<stg><name>top_kernel_Pipeline_VITIS_LOOP_64_4</name>


<trans_list>

<trans id="2273" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2247" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2256" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %jb = alloca i32 1

]]></Node>
<StgValue><ssdm name="jb"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv_i345_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv_i345

]]></Node>
<StgValue><ssdm name="conv_i345_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i

]]></Node>
<StgValue><ssdm name="i_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="24">
<![CDATA[
newFuncRoot:3 %conv_i345_cast = sext i24 %conv_i345_read

]]></Node>
<StgValue><ssdm name="conv_i345_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_31, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_30, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_29, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_28, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_27, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_26, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_25, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_24, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_23, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_22, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_21, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_20, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_19, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_18, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_17, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_16, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_15, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_14, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_13, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_12, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_11, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_10, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_9, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_8, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_21, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:36 %store_ln64 = store i7 0, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:37 %br_ln0 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5:0 %jb_1 = load i7 %jb

]]></Node>
<StgValue><ssdm name="jb_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_1, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_67_5:2 %br_ln64 = br i1 %tmp, void %VITIS_LOOP_67_5.split, void %for.inc44.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:3 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:4 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i_read, i1 %tmp_69

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:5 %zext_ln70 = zext i9 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:38 %A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_0_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:39 %A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_1_addr"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:40 %A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_2_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:41 %A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_3_addr"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:42 %A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_4_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:43 %A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_5_addr"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:44 %A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_6_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:45 %A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_7_addr"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:46 %A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_8_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:47 %A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_9_addr"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:48 %A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_10_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:49 %A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_11_addr"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:50 %A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_12_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:51 %A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_13_addr"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:52 %A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_14_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:53 %A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_15_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:54 %A_16_addr = getelementptr i24 %A_16, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_16_addr"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:55 %A_17_addr = getelementptr i24 %A_17, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_17_addr"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:56 %A_18_addr = getelementptr i24 %A_18, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_18_addr"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:57 %A_19_addr = getelementptr i24 %A_19, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_19_addr"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:58 %A_20_addr = getelementptr i24 %A_20, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_20_addr"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:59 %A_21_addr = getelementptr i24 %A_21, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_21_addr"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:60 %A_22_addr = getelementptr i24 %A_22, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_22_addr"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:61 %A_23_addr = getelementptr i24 %A_23, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_23_addr"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:62 %A_24_addr = getelementptr i24 %A_24, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_24_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:63 %A_25_addr = getelementptr i24 %A_25, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_25_addr"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:64 %A_26_addr = getelementptr i24 %A_26, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_26_addr"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:65 %A_27_addr = getelementptr i24 %A_27, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_27_addr"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:66 %A_28_addr = getelementptr i24 %A_28, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_28_addr"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:67 %A_29_addr = getelementptr i24 %A_29, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_29_addr"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:68 %A_30_addr = getelementptr i24 %A_30, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_30_addr"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:69 %A_31_addr = getelementptr i24 %A_31, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="A_31_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:70 %A_0_load = load i9 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:88 %A_1_load = load i9 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:106 %A_2_load = load i9 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:124 %A_3_load = load i9 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:142 %A_4_load = load i9 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:160 %A_5_load = load i9 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:178 %A_6_load = load i9 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:196 %A_7_load = load i9 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:214 %A_8_load = load i9 %A_8_addr

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:232 %A_9_load = load i9 %A_9_addr

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:250 %A_10_load = load i9 %A_10_addr

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:268 %A_11_load = load i9 %A_11_addr

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:286 %A_12_load = load i9 %A_12_addr

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:304 %A_13_load = load i9 %A_13_addr

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:322 %A_14_load = load i9 %A_14_addr

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:340 %A_15_load = load i9 %A_15_addr

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:358 %A_16_load = load i9 %A_16_addr

]]></Node>
<StgValue><ssdm name="A_16_load"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:376 %A_17_load = load i9 %A_17_addr

]]></Node>
<StgValue><ssdm name="A_17_load"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:394 %A_18_load = load i9 %A_18_addr

]]></Node>
<StgValue><ssdm name="A_18_load"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:412 %A_19_load = load i9 %A_19_addr

]]></Node>
<StgValue><ssdm name="A_19_load"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:430 %A_20_load = load i9 %A_20_addr

]]></Node>
<StgValue><ssdm name="A_20_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:448 %A_21_load = load i9 %A_21_addr

]]></Node>
<StgValue><ssdm name="A_21_load"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:466 %A_22_load = load i9 %A_22_addr

]]></Node>
<StgValue><ssdm name="A_22_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:484 %A_23_load = load i9 %A_23_addr

]]></Node>
<StgValue><ssdm name="A_23_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:502 %A_24_load = load i9 %A_24_addr

]]></Node>
<StgValue><ssdm name="A_24_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:520 %A_25_load = load i9 %A_25_addr

]]></Node>
<StgValue><ssdm name="A_25_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:538 %A_26_load = load i9 %A_26_addr

]]></Node>
<StgValue><ssdm name="A_26_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:556 %A_27_load = load i9 %A_27_addr

]]></Node>
<StgValue><ssdm name="A_27_load"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:574 %A_28_load = load i9 %A_28_addr

]]></Node>
<StgValue><ssdm name="A_28_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:592 %A_29_load = load i9 %A_29_addr

]]></Node>
<StgValue><ssdm name="A_29_load"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:610 %A_30_load = load i9 %A_30_addr

]]></Node>
<StgValue><ssdm name="A_30_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:628 %A_31_load = load i9 %A_31_addr

]]></Node>
<StgValue><ssdm name="A_31_load"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_67_5.split:678 %add_ln64 = add i7 %jb_1, i7 32

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:679 %store_ln64 = store i7 %add_ln64, i7 %jb

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:70 %A_0_load = load i9 %A_0_addr

]]></Node>
<StgValue><ssdm name="A_0_load"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:71 %shl_ln1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_0_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:88 %A_1_load = load i9 %A_1_addr

]]></Node>
<StgValue><ssdm name="A_1_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:89 %shl_ln70_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_1_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_1"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:106 %A_2_load = load i9 %A_2_addr

]]></Node>
<StgValue><ssdm name="A_2_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:107 %shl_ln70_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_2_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:124 %A_3_load = load i9 %A_3_addr

]]></Node>
<StgValue><ssdm name="A_3_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:125 %shl_ln70_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_3_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_3"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:142 %A_4_load = load i9 %A_4_addr

]]></Node>
<StgValue><ssdm name="A_4_load"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:143 %shl_ln70_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_4_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_4"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:160 %A_5_load = load i9 %A_5_addr

]]></Node>
<StgValue><ssdm name="A_5_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:161 %shl_ln70_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_5_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_5"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:178 %A_6_load = load i9 %A_6_addr

]]></Node>
<StgValue><ssdm name="A_6_load"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:179 %shl_ln70_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_6_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:196 %A_7_load = load i9 %A_7_addr

]]></Node>
<StgValue><ssdm name="A_7_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:197 %shl_ln70_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_7_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_7"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:214 %A_8_load = load i9 %A_8_addr

]]></Node>
<StgValue><ssdm name="A_8_load"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:215 %shl_ln70_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_8_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_8"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:232 %A_9_load = load i9 %A_9_addr

]]></Node>
<StgValue><ssdm name="A_9_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:233 %shl_ln70_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_9_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_9"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:250 %A_10_load = load i9 %A_10_addr

]]></Node>
<StgValue><ssdm name="A_10_load"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:251 %shl_ln70_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_10_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_s"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:268 %A_11_load = load i9 %A_11_addr

]]></Node>
<StgValue><ssdm name="A_11_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:269 %shl_ln70_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_11_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_10"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:286 %A_12_load = load i9 %A_12_addr

]]></Node>
<StgValue><ssdm name="A_12_load"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:287 %shl_ln70_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_12_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_11"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:304 %A_13_load = load i9 %A_13_addr

]]></Node>
<StgValue><ssdm name="A_13_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:305 %shl_ln70_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_13_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_12"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:322 %A_14_load = load i9 %A_14_addr

]]></Node>
<StgValue><ssdm name="A_14_load"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:323 %shl_ln70_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_14_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_13"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:340 %A_15_load = load i9 %A_15_addr

]]></Node>
<StgValue><ssdm name="A_15_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:341 %shl_ln70_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_15_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_14"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:358 %A_16_load = load i9 %A_16_addr

]]></Node>
<StgValue><ssdm name="A_16_load"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:359 %shl_ln70_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_16_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_15"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:376 %A_17_load = load i9 %A_17_addr

]]></Node>
<StgValue><ssdm name="A_17_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:377 %shl_ln70_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_17_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_16"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:394 %A_18_load = load i9 %A_18_addr

]]></Node>
<StgValue><ssdm name="A_18_load"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:395 %shl_ln70_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_18_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_17"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:412 %A_19_load = load i9 %A_19_addr

]]></Node>
<StgValue><ssdm name="A_19_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:413 %shl_ln70_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_19_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_18"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:430 %A_20_load = load i9 %A_20_addr

]]></Node>
<StgValue><ssdm name="A_20_load"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:431 %shl_ln70_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_20_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_19"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:448 %A_21_load = load i9 %A_21_addr

]]></Node>
<StgValue><ssdm name="A_21_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:449 %shl_ln70_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_21_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_20"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:466 %A_22_load = load i9 %A_22_addr

]]></Node>
<StgValue><ssdm name="A_22_load"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:467 %shl_ln70_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_22_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_21"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:484 %A_23_load = load i9 %A_23_addr

]]></Node>
<StgValue><ssdm name="A_23_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:485 %shl_ln70_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_23_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_22"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:502 %A_24_load = load i9 %A_24_addr

]]></Node>
<StgValue><ssdm name="A_24_load"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:503 %shl_ln70_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_24_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_23"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:520 %A_25_load = load i9 %A_25_addr

]]></Node>
<StgValue><ssdm name="A_25_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:521 %shl_ln70_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_25_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_24"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:538 %A_26_load = load i9 %A_26_addr

]]></Node>
<StgValue><ssdm name="A_26_load"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:539 %shl_ln70_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_26_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_25"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:556 %A_27_load = load i9 %A_27_addr

]]></Node>
<StgValue><ssdm name="A_27_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:557 %shl_ln70_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_27_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_26"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:574 %A_28_load = load i9 %A_28_addr

]]></Node>
<StgValue><ssdm name="A_28_load"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:575 %shl_ln70_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_28_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_27"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:592 %A_29_load = load i9 %A_29_addr

]]></Node>
<StgValue><ssdm name="A_29_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:593 %shl_ln70_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_29_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_28"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:610 %A_30_load = load i9 %A_30_addr

]]></Node>
<StgValue><ssdm name="A_30_load"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:611 %shl_ln70_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_30_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_29"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:628 %A_31_load = load i9 %A_31_addr

]]></Node>
<StgValue><ssdm name="A_31_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="40" op_0_bw="40" op_1_bw="24" op_2_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:629 %shl_ln70_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %A_31_load, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln70_30"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="44" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="254" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="43" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="286" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="42" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="318" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="41" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="350" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="40" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="382" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="383" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="384" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="385" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="386" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="387" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="388" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="389" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="390" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="391" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="392" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="393" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="394" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="395" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="39" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="414" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="38" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="446" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="451" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="452" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="453" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="454" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="455" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="456" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="457" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="458" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="459" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="460" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="461" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="462" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="463" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="37" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="478" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="481" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="482" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="483" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="484" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="485" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="486" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="487" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="488" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="489" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="490" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="491" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="492" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="493" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="494" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="495" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="496" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="497" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="498" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="499" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="500" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="501" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="502" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="503" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="504" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="505" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="506" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="507" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="508" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="509" st_id="10" stage="36" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="510" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="511" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="512" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="513" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="514" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="515" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="516" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="517" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="518" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="519" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="520" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="521" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="522" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="532" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="533" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="534" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="535" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="536" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="537" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="538" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="539" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="540" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="541" st_id="11" stage="35" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="542" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="545" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="546" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="547" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="548" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="549" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="550" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="551" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="552" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="553" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="554" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="555" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="556" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="557" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="558" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="559" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="560" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="561" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="562" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="563" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="564" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="565" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="566" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="567" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="568" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="569" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="570" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="34" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="574" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="577" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="578" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="579" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="580" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="581" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="582" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="583" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="584" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="585" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="586" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="587" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="588" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="591" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="592" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="593" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="594" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="33" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="606" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="635" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="636" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="637" st_id="14" stage="32" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="638" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="31" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="670" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="30" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="702" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="703" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="29" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="734" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="735" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="736" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="737" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="738" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="739" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="740" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="741" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="742" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="743" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="744" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="745" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="28" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="766" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="27" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="798" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="806" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="807" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="808" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="809" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="810" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="811" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="812" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="813" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="814" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="815" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="816" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="817" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="818" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="819" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="820" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="821" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="822" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="823" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="824" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="825" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="826" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="827" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="828" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="829" st_id="20" stage="26" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="830" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="844" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="845" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="846" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="847" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="848" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="849" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="850" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="851" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="852" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="853" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="854" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="855" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="856" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="857" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="858" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="859" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="860" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="861" st_id="21" stage="25" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="862" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="863" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="864" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="865" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="866" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="869" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="870" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="871" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="872" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="873" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="874" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="875" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="876" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="877" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="878" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="879" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="880" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="881" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="882" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="883" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="884" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="885" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="886" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="887" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="888" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="889" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="890" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="891" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="892" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="893" st_id="22" stage="24" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="894" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="895" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="896" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="897" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="898" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="907" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="915" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="916" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="917" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="918" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="924" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="925" st_id="23" stage="23" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="926" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="927" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="928" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="932" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="937" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="938" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="942" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="950" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="955" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="957" st_id="24" stage="22" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="958" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="959" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="960" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="961" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="962" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="963" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="964" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="965" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="966" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="967" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="968" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="969" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="970" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="971" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="972" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="973" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="974" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="975" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="976" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="977" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="978" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="979" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="980" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="981" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="982" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="983" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="984" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="985" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="986" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="987" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="988" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="989" st_id="25" stage="21" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="990" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="991" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="992" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="993" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="994" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="995" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="996" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="997" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="998" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="999" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1000" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1001" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1002" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1003" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1004" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1005" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1006" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1007" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1008" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1009" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="20" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="1022" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1023" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1024" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1025" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1026" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1027" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1028" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1029" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1030" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1031" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1032" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1033" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1034" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1035" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1036" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1037" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1038" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1039" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1040" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1041" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1042" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1043" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1044" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1045" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1046" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1050" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1051" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1052" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1053" st_id="27" stage="19" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="1054" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1055" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1056" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1057" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1058" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1059" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1060" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1061" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1062" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1063" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1064" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1065" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1066" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1067" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1068" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1069" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1070" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1071" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1072" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1073" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1074" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1075" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1076" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1077" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1078" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1079" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1080" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1081" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1082" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1083" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1084" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1085" st_id="28" stage="18" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="1086" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1087" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1088" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1089" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1090" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1091" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1092" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1093" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1094" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1095" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1096" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1097" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1098" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1099" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1100" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1101" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1102" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1103" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1104" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1105" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1106" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1107" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1108" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1109" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1110" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1111" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1112" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1113" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1114" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1115" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1116" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1117" st_id="29" stage="17" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="1118" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1119" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1120" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1121" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1122" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1123" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1124" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1125" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1126" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1127" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1128" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1129" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1130" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1131" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1132" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1133" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1134" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1135" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1136" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1137" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1138" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1139" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1140" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1141" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1142" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1143" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1144" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1145" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1146" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1147" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1148" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1149" st_id="30" stage="16" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="1150" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1151" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1152" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1153" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1154" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1155" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1156" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1157" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1158" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1159" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1160" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1161" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1162" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1163" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1164" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1165" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1166" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1167" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1168" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1169" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1170" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1171" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1172" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1173" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1174" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1175" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1176" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1177" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1178" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1179" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1180" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1181" st_id="31" stage="15" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="1182" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1183" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1184" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1185" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1186" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1187" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1188" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1189" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1190" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1191" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1192" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1193" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1194" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1195" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1196" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1197" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1198" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1199" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1200" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1201" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1202" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1203" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1204" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1205" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1206" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1207" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1208" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1209" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1210" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1211" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1212" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1213" st_id="32" stage="14" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="1214" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1215" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1216" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1217" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1218" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1219" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1220" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1221" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1222" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1223" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1224" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1225" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1226" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1227" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1228" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1229" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1230" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1231" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1232" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1233" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1234" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1235" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1236" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1237" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1238" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1239" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1240" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1241" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1242" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1243" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1244" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1245" st_id="33" stage="13" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="1246" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1247" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1248" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1249" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1250" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1251" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1252" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1253" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1254" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1255" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1256" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1257" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1258" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1259" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1260" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1261" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1262" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1263" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1264" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1265" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1266" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1267" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1268" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1269" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1270" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1271" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1272" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1273" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1274" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1275" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1277" st_id="34" stage="12" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="1278" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1279" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1280" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1281" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1282" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1283" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1284" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1285" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1286" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1287" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1288" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1289" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1290" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1291" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1292" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1293" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1294" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1295" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1296" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1297" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1298" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1299" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1300" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1301" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1302" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1303" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1304" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1305" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1306" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1307" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1308" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1309" st_id="35" stage="11" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="1310" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1311" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1312" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1313" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1314" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1315" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1316" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1317" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1318" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1319" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1320" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1321" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1322" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1323" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1324" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1325" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1326" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1327" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1328" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1329" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1330" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1331" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1332" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1333" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1334" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1335" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1336" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1337" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1338" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1339" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1340" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1341" st_id="36" stage="10" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="1342" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1343" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1344" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1345" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1346" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1347" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1348" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1349" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1350" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1351" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1352" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1353" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1354" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1355" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1356" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1357" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1358" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1359" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1360" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1361" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1362" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1363" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1364" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1365" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1366" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1367" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1368" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1369" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1370" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1371" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1372" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1373" st_id="37" stage="9" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="1374" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1375" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1376" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1377" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1378" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1379" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1380" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1381" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1382" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1383" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1384" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1385" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1386" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1387" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1388" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1389" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1390" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1391" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1392" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1393" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1394" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1395" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1396" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1397" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1398" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1399" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1400" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1401" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1402" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1403" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1404" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1405" st_id="38" stage="8" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="1406" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1407" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1408" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1409" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1410" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1411" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1412" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1413" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1414" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1415" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1416" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1417" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1418" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1419" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1420" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1421" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1422" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1423" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1424" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1425" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1426" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1427" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1428" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1429" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1430" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1431" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1432" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1433" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1434" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1435" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1436" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1437" st_id="39" stage="7" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="1438" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1439" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1440" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1441" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1442" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1443" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1444" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1445" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1446" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1447" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1448" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1449" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1450" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1451" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1452" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1453" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1454" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1455" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1456" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1457" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1458" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1459" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1460" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1461" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1462" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1463" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1464" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1465" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1466" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1467" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1468" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1469" st_id="40" stage="6" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="1470" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1471" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1479" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1480" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1481" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1482" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1483" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1484" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1485" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1486" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1487" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1488" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1489" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1490" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1491" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1492" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1493" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1494" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1495" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1496" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1497" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1498" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1499" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1500" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1501" st_id="41" stage="5" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="1502" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1503" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1504" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1505" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1506" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1507" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1508" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1509" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1510" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1511" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1512" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1513" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1514" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1515" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1516" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1517" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1518" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1519" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1520" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1521" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1522" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1523" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1524" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1525" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1526" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1527" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1528" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1529" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1530" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1531" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1532" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1533" st_id="42" stage="4" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="1534" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1535" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1536" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1537" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1538" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1539" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1540" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1541" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1542" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1543" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1544" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1545" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1546" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1547" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1548" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1549" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1550" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1551" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1552" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1553" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1554" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1555" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1556" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1557" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1558" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1559" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1560" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1561" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1562" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1563" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1564" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1565" st_id="43" stage="3" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="1566" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1567" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1568" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1569" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1570" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1571" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1572" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1573" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1574" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1575" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1576" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1577" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1578" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1579" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1580" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1581" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1582" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1583" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1584" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1585" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1586" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1587" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1588" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1589" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="1590" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="1591" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="1592" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="1593" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="1594" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="1595" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="1596" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="1597" st_id="44" stage="2" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>

<operation id="2178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0">
<![CDATA[
for.inc44.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="1598" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:0 %specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln66"/></StgValue>
</operation>

<operation id="1599" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:1 %speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln64"/></StgValue>
</operation>

<operation id="1600" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:2 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="1601" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:6 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp"/></StgValue>
</operation>

<operation id="1602" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:7 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_79 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_79"/></StgValue>
</operation>

<operation id="1603" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_80 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_80"/></StgValue>
</operation>

<operation id="1604" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_81 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_81"/></StgValue>
</operation>

<operation id="1605" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_82 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_82"/></StgValue>
</operation>

<operation id="1606" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:11 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_83 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_83"/></StgValue>
</operation>

<operation id="1607" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:12 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_84 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_84"/></StgValue>
</operation>

<operation id="1608" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:13 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_85 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_85"/></StgValue>
</operation>

<operation id="1609" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:14 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_86 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_86"/></StgValue>
</operation>

<operation id="1610" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:15 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_87 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_87"/></StgValue>
</operation>

<operation id="1611" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:16 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_88 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_88"/></StgValue>
</operation>

<operation id="1612" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:17 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_89 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_89"/></StgValue>
</operation>

<operation id="1613" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:18 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_90 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_90"/></StgValue>
</operation>

<operation id="1614" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:19 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_91 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_91"/></StgValue>
</operation>

<operation id="1615" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:20 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_92 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_92"/></StgValue>
</operation>

<operation id="1616" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:21 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_93 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_93"/></StgValue>
</operation>

<operation id="1617" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:22 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_94 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_94"/></StgValue>
</operation>

<operation id="1618" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:23 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_95 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_95"/></StgValue>
</operation>

<operation id="1619" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_96 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_96"/></StgValue>
</operation>

<operation id="1620" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:25 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_97 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_97"/></StgValue>
</operation>

<operation id="1621" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:26 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_98 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_98"/></StgValue>
</operation>

<operation id="1622" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:27 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_99 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_99"/></StgValue>
</operation>

<operation id="1623" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:28 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr"/></StgValue>
</operation>

<operation id="1624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:29 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr"/></StgValue>
</operation>

<operation id="1625" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:30 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="1626" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:31 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="1627" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:32 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="1628" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:33 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="1629" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:34 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="1630" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:35 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="1631" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:36 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="1632" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:37 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="1633" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:72 %sdiv_ln70 = sdiv i40 %shl_ln1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70"/></StgValue>
</operation>

<operation id="1634" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:73 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 39

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1635" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:74 %trunc_ln70 = trunc i40 %sdiv_ln70

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="1636" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:75 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70, i32 23

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1637" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:76 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1638" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:77 %icmp_ln70 = icmp_ne  i16 %tmp_1, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="1639" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:78 %icmp_ln70_1 = icmp_ne  i16 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_1"/></StgValue>
</operation>

<operation id="1640" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:79 %or_ln70 = or i1 %tmp_72, i1 %icmp_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="1641" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:80 %xor_ln70 = xor i1 %tmp_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="1642" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:81 %and_ln70 = and i1 %or_ln70, i1 %xor_ln70

]]></Node>
<StgValue><ssdm name="and_ln70"/></StgValue>
</operation>

<operation id="1643" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:82 %xor_ln70_1 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_1"/></StgValue>
</operation>

<operation id="1644" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:83 %or_ln70_1 = or i1 %icmp_ln70, i1 %xor_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70_1"/></StgValue>
</operation>

<operation id="1645" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:84 %and_ln70_1 = and i1 %or_ln70_1, i1 %tmp_71

]]></Node>
<StgValue><ssdm name="and_ln70_1"/></StgValue>
</operation>

<operation id="1646" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:85 %select_ln70 = select i1 %and_ln70, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="1647" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:86 %or_ln70_2 = or i1 %and_ln70, i1 %and_ln70_1

]]></Node>
<StgValue><ssdm name="or_ln70_2"/></StgValue>
</operation>

<operation id="1648" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:87 %select_ln70_1 = select i1 %or_ln70_2, i24 %select_ln70, i24 %trunc_ln70

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="1649" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:90 %sdiv_ln70_1 = sdiv i40 %shl_ln70_1, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_1"/></StgValue>
</operation>

<operation id="1650" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:91 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1651" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:92 %trunc_ln70_1 = trunc i40 %sdiv_ln70_1

]]></Node>
<StgValue><ssdm name="trunc_ln70_1"/></StgValue>
</operation>

<operation id="1652" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:93 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1653" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:94 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_1, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1654" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:95 %icmp_ln70_2 = icmp_ne  i16 %tmp_2, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_2"/></StgValue>
</operation>

<operation id="1655" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:96 %icmp_ln70_3 = icmp_ne  i16 %tmp_2, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_3"/></StgValue>
</operation>

<operation id="1656" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:97 %or_ln70_3 = or i1 %tmp_75, i1 %icmp_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_3"/></StgValue>
</operation>

<operation id="1657" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:98 %xor_ln70_2 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_2"/></StgValue>
</operation>

<operation id="1658" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:99 %and_ln70_2 = and i1 %or_ln70_3, i1 %xor_ln70_2

]]></Node>
<StgValue><ssdm name="and_ln70_2"/></StgValue>
</operation>

<operation id="1659" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:100 %xor_ln70_3 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_3"/></StgValue>
</operation>

<operation id="1660" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:101 %or_ln70_4 = or i1 %icmp_ln70_2, i1 %xor_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_4"/></StgValue>
</operation>

<operation id="1661" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:102 %and_ln70_3 = and i1 %or_ln70_4, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln70_3"/></StgValue>
</operation>

<operation id="1662" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:103 %select_ln70_2 = select i1 %and_ln70_2, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_2"/></StgValue>
</operation>

<operation id="1663" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:104 %or_ln70_5 = or i1 %and_ln70_2, i1 %and_ln70_3

]]></Node>
<StgValue><ssdm name="or_ln70_5"/></StgValue>
</operation>

<operation id="1664" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:105 %select_ln70_3 = select i1 %or_ln70_5, i24 %select_ln70_2, i24 %trunc_ln70_1

]]></Node>
<StgValue><ssdm name="select_ln70_3"/></StgValue>
</operation>

<operation id="1665" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:108 %sdiv_ln70_2 = sdiv i40 %shl_ln70_2, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_2"/></StgValue>
</operation>

<operation id="1666" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:109 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1667" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:110 %trunc_ln70_2 = trunc i40 %sdiv_ln70_2

]]></Node>
<StgValue><ssdm name="trunc_ln70_2"/></StgValue>
</operation>

<operation id="1668" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:111 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1669" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:112 %tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_2, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1670" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:113 %icmp_ln70_4 = icmp_ne  i16 %tmp_3, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_4"/></StgValue>
</operation>

<operation id="1671" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:114 %icmp_ln70_5 = icmp_ne  i16 %tmp_3, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_5"/></StgValue>
</operation>

<operation id="1672" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:115 %or_ln70_6 = or i1 %tmp_78, i1 %icmp_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_6"/></StgValue>
</operation>

<operation id="1673" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:116 %xor_ln70_4 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_4"/></StgValue>
</operation>

<operation id="1674" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:117 %and_ln70_4 = and i1 %or_ln70_6, i1 %xor_ln70_4

]]></Node>
<StgValue><ssdm name="and_ln70_4"/></StgValue>
</operation>

<operation id="1675" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:118 %xor_ln70_5 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_5"/></StgValue>
</operation>

<operation id="1676" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:119 %or_ln70_7 = or i1 %icmp_ln70_4, i1 %xor_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_7"/></StgValue>
</operation>

<operation id="1677" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:120 %and_ln70_5 = and i1 %or_ln70_7, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln70_5"/></StgValue>
</operation>

<operation id="1678" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:121 %select_ln70_4 = select i1 %and_ln70_4, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_4"/></StgValue>
</operation>

<operation id="1679" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:122 %or_ln70_8 = or i1 %and_ln70_4, i1 %and_ln70_5

]]></Node>
<StgValue><ssdm name="or_ln70_8"/></StgValue>
</operation>

<operation id="1680" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:123 %select_ln70_5 = select i1 %or_ln70_8, i24 %select_ln70_4, i24 %trunc_ln70_2

]]></Node>
<StgValue><ssdm name="select_ln70_5"/></StgValue>
</operation>

<operation id="1681" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:126 %sdiv_ln70_3 = sdiv i40 %shl_ln70_3, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_3"/></StgValue>
</operation>

<operation id="1682" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:127 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1683" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:128 %trunc_ln70_3 = trunc i40 %sdiv_ln70_3

]]></Node>
<StgValue><ssdm name="trunc_ln70_3"/></StgValue>
</operation>

<operation id="1684" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:129 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1685" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:130 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_3, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1686" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:131 %icmp_ln70_6 = icmp_ne  i16 %tmp_4, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_6"/></StgValue>
</operation>

<operation id="1687" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:132 %icmp_ln70_7 = icmp_ne  i16 %tmp_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_7"/></StgValue>
</operation>

<operation id="1688" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:133 %or_ln70_9 = or i1 %tmp_81, i1 %icmp_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_9"/></StgValue>
</operation>

<operation id="1689" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:134 %xor_ln70_6 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_6"/></StgValue>
</operation>

<operation id="1690" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:135 %and_ln70_6 = and i1 %or_ln70_9, i1 %xor_ln70_6

]]></Node>
<StgValue><ssdm name="and_ln70_6"/></StgValue>
</operation>

<operation id="1691" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:136 %xor_ln70_7 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_7"/></StgValue>
</operation>

<operation id="1692" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:137 %or_ln70_10 = or i1 %icmp_ln70_6, i1 %xor_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_10"/></StgValue>
</operation>

<operation id="1693" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:138 %and_ln70_7 = and i1 %or_ln70_10, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln70_7"/></StgValue>
</operation>

<operation id="1694" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:139 %select_ln70_6 = select i1 %and_ln70_6, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_6"/></StgValue>
</operation>

<operation id="1695" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:140 %or_ln70_11 = or i1 %and_ln70_6, i1 %and_ln70_7

]]></Node>
<StgValue><ssdm name="or_ln70_11"/></StgValue>
</operation>

<operation id="1696" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:141 %select_ln70_7 = select i1 %or_ln70_11, i24 %select_ln70_6, i24 %trunc_ln70_3

]]></Node>
<StgValue><ssdm name="select_ln70_7"/></StgValue>
</operation>

<operation id="1697" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:144 %sdiv_ln70_4 = sdiv i40 %shl_ln70_4, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_4"/></StgValue>
</operation>

<operation id="1698" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:145 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1699" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:146 %trunc_ln70_4 = trunc i40 %sdiv_ln70_4

]]></Node>
<StgValue><ssdm name="trunc_ln70_4"/></StgValue>
</operation>

<operation id="1700" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:147 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1701" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:148 %tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_4, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1702" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:149 %icmp_ln70_8 = icmp_ne  i16 %tmp_5, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_8"/></StgValue>
</operation>

<operation id="1703" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:150 %icmp_ln70_9 = icmp_ne  i16 %tmp_5, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_9"/></StgValue>
</operation>

<operation id="1704" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:151 %or_ln70_12 = or i1 %tmp_84, i1 %icmp_ln70_9

]]></Node>
<StgValue><ssdm name="or_ln70_12"/></StgValue>
</operation>

<operation id="1705" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:152 %xor_ln70_8 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_8"/></StgValue>
</operation>

<operation id="1706" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:153 %and_ln70_8 = and i1 %or_ln70_12, i1 %xor_ln70_8

]]></Node>
<StgValue><ssdm name="and_ln70_8"/></StgValue>
</operation>

<operation id="1707" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:154 %xor_ln70_9 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_9"/></StgValue>
</operation>

<operation id="1708" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:155 %or_ln70_13 = or i1 %icmp_ln70_8, i1 %xor_ln70_9

]]></Node>
<StgValue><ssdm name="or_ln70_13"/></StgValue>
</operation>

<operation id="1709" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:156 %and_ln70_9 = and i1 %or_ln70_13, i1 %tmp_83

]]></Node>
<StgValue><ssdm name="and_ln70_9"/></StgValue>
</operation>

<operation id="1710" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:157 %select_ln70_8 = select i1 %and_ln70_8, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_8"/></StgValue>
</operation>

<operation id="1711" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:158 %or_ln70_14 = or i1 %and_ln70_8, i1 %and_ln70_9

]]></Node>
<StgValue><ssdm name="or_ln70_14"/></StgValue>
</operation>

<operation id="1712" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:159 %select_ln70_9 = select i1 %or_ln70_14, i24 %select_ln70_8, i24 %trunc_ln70_4

]]></Node>
<StgValue><ssdm name="select_ln70_9"/></StgValue>
</operation>

<operation id="1713" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:162 %sdiv_ln70_5 = sdiv i40 %shl_ln70_5, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_5"/></StgValue>
</operation>

<operation id="1714" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:163 %tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1715" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:164 %trunc_ln70_5 = trunc i40 %sdiv_ln70_5

]]></Node>
<StgValue><ssdm name="trunc_ln70_5"/></StgValue>
</operation>

<operation id="1716" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:165 %tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1717" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:166 %tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_5, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1718" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:167 %icmp_ln70_10 = icmp_ne  i16 %tmp_6, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_10"/></StgValue>
</operation>

<operation id="1719" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:168 %icmp_ln70_11 = icmp_ne  i16 %tmp_6, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_11"/></StgValue>
</operation>

<operation id="1720" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:169 %or_ln70_15 = or i1 %tmp_87, i1 %icmp_ln70_11

]]></Node>
<StgValue><ssdm name="or_ln70_15"/></StgValue>
</operation>

<operation id="1721" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:170 %xor_ln70_10 = xor i1 %tmp_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_10"/></StgValue>
</operation>

<operation id="1722" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:171 %and_ln70_10 = and i1 %or_ln70_15, i1 %xor_ln70_10

]]></Node>
<StgValue><ssdm name="and_ln70_10"/></StgValue>
</operation>

<operation id="1723" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:172 %xor_ln70_11 = xor i1 %tmp_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_11"/></StgValue>
</operation>

<operation id="1724" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:173 %or_ln70_16 = or i1 %icmp_ln70_10, i1 %xor_ln70_11

]]></Node>
<StgValue><ssdm name="or_ln70_16"/></StgValue>
</operation>

<operation id="1725" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:174 %and_ln70_11 = and i1 %or_ln70_16, i1 %tmp_86

]]></Node>
<StgValue><ssdm name="and_ln70_11"/></StgValue>
</operation>

<operation id="1726" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:175 %select_ln70_10 = select i1 %and_ln70_10, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_10"/></StgValue>
</operation>

<operation id="1727" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:176 %or_ln70_17 = or i1 %and_ln70_10, i1 %and_ln70_11

]]></Node>
<StgValue><ssdm name="or_ln70_17"/></StgValue>
</operation>

<operation id="1728" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:177 %select_ln70_11 = select i1 %or_ln70_17, i24 %select_ln70_10, i24 %trunc_ln70_5

]]></Node>
<StgValue><ssdm name="select_ln70_11"/></StgValue>
</operation>

<operation id="1729" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:180 %sdiv_ln70_6 = sdiv i40 %shl_ln70_6, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_6"/></StgValue>
</operation>

<operation id="1730" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:181 %tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1731" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:182 %trunc_ln70_6 = trunc i40 %sdiv_ln70_6

]]></Node>
<StgValue><ssdm name="trunc_ln70_6"/></StgValue>
</operation>

<operation id="1732" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:183 %tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="1733" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:184 %tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_6, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1734" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:185 %icmp_ln70_12 = icmp_ne  i16 %tmp_7, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_12"/></StgValue>
</operation>

<operation id="1735" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:186 %icmp_ln70_13 = icmp_ne  i16 %tmp_7, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_13"/></StgValue>
</operation>

<operation id="1736" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:187 %or_ln70_18 = or i1 %tmp_90, i1 %icmp_ln70_13

]]></Node>
<StgValue><ssdm name="or_ln70_18"/></StgValue>
</operation>

<operation id="1737" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:188 %xor_ln70_12 = xor i1 %tmp_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_12"/></StgValue>
</operation>

<operation id="1738" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:189 %and_ln70_12 = and i1 %or_ln70_18, i1 %xor_ln70_12

]]></Node>
<StgValue><ssdm name="and_ln70_12"/></StgValue>
</operation>

<operation id="1739" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:190 %xor_ln70_13 = xor i1 %tmp_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_13"/></StgValue>
</operation>

<operation id="1740" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:191 %or_ln70_19 = or i1 %icmp_ln70_12, i1 %xor_ln70_13

]]></Node>
<StgValue><ssdm name="or_ln70_19"/></StgValue>
</operation>

<operation id="1741" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:192 %and_ln70_13 = and i1 %or_ln70_19, i1 %tmp_89

]]></Node>
<StgValue><ssdm name="and_ln70_13"/></StgValue>
</operation>

<operation id="1742" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:193 %select_ln70_12 = select i1 %and_ln70_12, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_12"/></StgValue>
</operation>

<operation id="1743" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:194 %or_ln70_20 = or i1 %and_ln70_12, i1 %and_ln70_13

]]></Node>
<StgValue><ssdm name="or_ln70_20"/></StgValue>
</operation>

<operation id="1744" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:195 %select_ln70_13 = select i1 %or_ln70_20, i24 %select_ln70_12, i24 %trunc_ln70_6

]]></Node>
<StgValue><ssdm name="select_ln70_13"/></StgValue>
</operation>

<operation id="1745" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:198 %sdiv_ln70_7 = sdiv i40 %shl_ln70_7, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_7"/></StgValue>
</operation>

<operation id="1746" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:199 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1747" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:200 %trunc_ln70_7 = trunc i40 %sdiv_ln70_7

]]></Node>
<StgValue><ssdm name="trunc_ln70_7"/></StgValue>
</operation>

<operation id="1748" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:201 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1749" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:202 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_7, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1750" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:203 %icmp_ln70_14 = icmp_ne  i16 %tmp_8, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_14"/></StgValue>
</operation>

<operation id="1751" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:204 %icmp_ln70_15 = icmp_ne  i16 %tmp_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_15"/></StgValue>
</operation>

<operation id="1752" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:205 %or_ln70_21 = or i1 %tmp_93, i1 %icmp_ln70_15

]]></Node>
<StgValue><ssdm name="or_ln70_21"/></StgValue>
</operation>

<operation id="1753" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:206 %xor_ln70_14 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_14"/></StgValue>
</operation>

<operation id="1754" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:207 %and_ln70_14 = and i1 %or_ln70_21, i1 %xor_ln70_14

]]></Node>
<StgValue><ssdm name="and_ln70_14"/></StgValue>
</operation>

<operation id="1755" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:208 %xor_ln70_15 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_15"/></StgValue>
</operation>

<operation id="1756" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:209 %or_ln70_22 = or i1 %icmp_ln70_14, i1 %xor_ln70_15

]]></Node>
<StgValue><ssdm name="or_ln70_22"/></StgValue>
</operation>

<operation id="1757" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:210 %and_ln70_15 = and i1 %or_ln70_22, i1 %tmp_92

]]></Node>
<StgValue><ssdm name="and_ln70_15"/></StgValue>
</operation>

<operation id="1758" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:211 %select_ln70_14 = select i1 %and_ln70_14, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_14"/></StgValue>
</operation>

<operation id="1759" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:212 %or_ln70_23 = or i1 %and_ln70_14, i1 %and_ln70_15

]]></Node>
<StgValue><ssdm name="or_ln70_23"/></StgValue>
</operation>

<operation id="1760" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:213 %select_ln70_15 = select i1 %or_ln70_23, i24 %select_ln70_14, i24 %trunc_ln70_7

]]></Node>
<StgValue><ssdm name="select_ln70_15"/></StgValue>
</operation>

<operation id="1761" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:216 %sdiv_ln70_8 = sdiv i40 %shl_ln70_8, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_8"/></StgValue>
</operation>

<operation id="1762" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:217 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1763" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:218 %trunc_ln70_8 = trunc i40 %sdiv_ln70_8

]]></Node>
<StgValue><ssdm name="trunc_ln70_8"/></StgValue>
</operation>

<operation id="1764" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:219 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1765" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:220 %tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_8, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1766" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:221 %icmp_ln70_16 = icmp_ne  i16 %tmp_9, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_16"/></StgValue>
</operation>

<operation id="1767" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:222 %icmp_ln70_17 = icmp_ne  i16 %tmp_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_17"/></StgValue>
</operation>

<operation id="1768" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:223 %or_ln70_24 = or i1 %tmp_96, i1 %icmp_ln70_17

]]></Node>
<StgValue><ssdm name="or_ln70_24"/></StgValue>
</operation>

<operation id="1769" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:224 %xor_ln70_16 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_16"/></StgValue>
</operation>

<operation id="1770" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:225 %and_ln70_16 = and i1 %or_ln70_24, i1 %xor_ln70_16

]]></Node>
<StgValue><ssdm name="and_ln70_16"/></StgValue>
</operation>

<operation id="1771" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:226 %xor_ln70_17 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_17"/></StgValue>
</operation>

<operation id="1772" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:227 %or_ln70_25 = or i1 %icmp_ln70_16, i1 %xor_ln70_17

]]></Node>
<StgValue><ssdm name="or_ln70_25"/></StgValue>
</operation>

<operation id="1773" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:228 %and_ln70_17 = and i1 %or_ln70_25, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln70_17"/></StgValue>
</operation>

<operation id="1774" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:229 %select_ln70_16 = select i1 %and_ln70_16, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_16"/></StgValue>
</operation>

<operation id="1775" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:230 %or_ln70_26 = or i1 %and_ln70_16, i1 %and_ln70_17

]]></Node>
<StgValue><ssdm name="or_ln70_26"/></StgValue>
</operation>

<operation id="1776" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:231 %select_ln70_17 = select i1 %or_ln70_26, i24 %select_ln70_16, i24 %trunc_ln70_8

]]></Node>
<StgValue><ssdm name="select_ln70_17"/></StgValue>
</operation>

<operation id="1777" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:234 %sdiv_ln70_9 = sdiv i40 %shl_ln70_9, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_9"/></StgValue>
</operation>

<operation id="1778" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:235 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_9, i32 39

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1779" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:236 %trunc_ln70_9 = trunc i40 %sdiv_ln70_9

]]></Node>
<StgValue><ssdm name="trunc_ln70_9"/></StgValue>
</operation>

<operation id="1780" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:237 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1781" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:238 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_9, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="1782" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:239 %icmp_ln70_18 = icmp_ne  i16 %tmp_10, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_18"/></StgValue>
</operation>

<operation id="1783" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:240 %icmp_ln70_19 = icmp_ne  i16 %tmp_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_19"/></StgValue>
</operation>

<operation id="1784" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:241 %or_ln70_27 = or i1 %tmp_99, i1 %icmp_ln70_19

]]></Node>
<StgValue><ssdm name="or_ln70_27"/></StgValue>
</operation>

<operation id="1785" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:242 %xor_ln70_18 = xor i1 %tmp_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_18"/></StgValue>
</operation>

<operation id="1786" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:243 %and_ln70_18 = and i1 %or_ln70_27, i1 %xor_ln70_18

]]></Node>
<StgValue><ssdm name="and_ln70_18"/></StgValue>
</operation>

<operation id="1787" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:244 %xor_ln70_19 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_19"/></StgValue>
</operation>

<operation id="1788" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:245 %or_ln70_28 = or i1 %icmp_ln70_18, i1 %xor_ln70_19

]]></Node>
<StgValue><ssdm name="or_ln70_28"/></StgValue>
</operation>

<operation id="1789" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:246 %and_ln70_19 = and i1 %or_ln70_28, i1 %tmp_98

]]></Node>
<StgValue><ssdm name="and_ln70_19"/></StgValue>
</operation>

<operation id="1790" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:247 %select_ln70_18 = select i1 %and_ln70_18, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_18"/></StgValue>
</operation>

<operation id="1791" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:248 %or_ln70_29 = or i1 %and_ln70_18, i1 %and_ln70_19

]]></Node>
<StgValue><ssdm name="or_ln70_29"/></StgValue>
</operation>

<operation id="1792" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:249 %select_ln70_19 = select i1 %or_ln70_29, i24 %select_ln70_18, i24 %trunc_ln70_9

]]></Node>
<StgValue><ssdm name="select_ln70_19"/></StgValue>
</operation>

<operation id="1793" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:252 %sdiv_ln70_10 = sdiv i40 %shl_ln70_s, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_10"/></StgValue>
</operation>

<operation id="1794" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:253 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1795" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:254 %trunc_ln70_10 = trunc i40 %sdiv_ln70_10

]]></Node>
<StgValue><ssdm name="trunc_ln70_10"/></StgValue>
</operation>

<operation id="1796" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:255 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1797" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:256 %tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_10, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1798" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:257 %icmp_ln70_20 = icmp_ne  i16 %tmp_11, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_20"/></StgValue>
</operation>

<operation id="1799" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:258 %icmp_ln70_21 = icmp_ne  i16 %tmp_11, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_21"/></StgValue>
</operation>

<operation id="1800" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:259 %or_ln70_30 = or i1 %tmp_102, i1 %icmp_ln70_21

]]></Node>
<StgValue><ssdm name="or_ln70_30"/></StgValue>
</operation>

<operation id="1801" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:260 %xor_ln70_20 = xor i1 %tmp_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_20"/></StgValue>
</operation>

<operation id="1802" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:261 %and_ln70_20 = and i1 %or_ln70_30, i1 %xor_ln70_20

]]></Node>
<StgValue><ssdm name="and_ln70_20"/></StgValue>
</operation>

<operation id="1803" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:262 %xor_ln70_21 = xor i1 %tmp_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_21"/></StgValue>
</operation>

<operation id="1804" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:263 %or_ln70_31 = or i1 %icmp_ln70_20, i1 %xor_ln70_21

]]></Node>
<StgValue><ssdm name="or_ln70_31"/></StgValue>
</operation>

<operation id="1805" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:264 %and_ln70_21 = and i1 %or_ln70_31, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln70_21"/></StgValue>
</operation>

<operation id="1806" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:265 %select_ln70_20 = select i1 %and_ln70_20, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_20"/></StgValue>
</operation>

<operation id="1807" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:266 %or_ln70_32 = or i1 %and_ln70_20, i1 %and_ln70_21

]]></Node>
<StgValue><ssdm name="or_ln70_32"/></StgValue>
</operation>

<operation id="1808" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:267 %select_ln70_21 = select i1 %or_ln70_32, i24 %select_ln70_20, i24 %trunc_ln70_10

]]></Node>
<StgValue><ssdm name="select_ln70_21"/></StgValue>
</operation>

<operation id="1809" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:270 %sdiv_ln70_11 = sdiv i40 %shl_ln70_10, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_11"/></StgValue>
</operation>

<operation id="1810" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:271 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_11, i32 39

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1811" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:272 %trunc_ln70_11 = trunc i40 %sdiv_ln70_11

]]></Node>
<StgValue><ssdm name="trunc_ln70_11"/></StgValue>
</operation>

<operation id="1812" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:273 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1813" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:274 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_11, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1814" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:275 %icmp_ln70_22 = icmp_ne  i16 %tmp_12, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_22"/></StgValue>
</operation>

<operation id="1815" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:276 %icmp_ln70_23 = icmp_ne  i16 %tmp_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_23"/></StgValue>
</operation>

<operation id="1816" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:277 %or_ln70_33 = or i1 %tmp_105, i1 %icmp_ln70_23

]]></Node>
<StgValue><ssdm name="or_ln70_33"/></StgValue>
</operation>

<operation id="1817" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:278 %xor_ln70_22 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_22"/></StgValue>
</operation>

<operation id="1818" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:279 %and_ln70_22 = and i1 %or_ln70_33, i1 %xor_ln70_22

]]></Node>
<StgValue><ssdm name="and_ln70_22"/></StgValue>
</operation>

<operation id="1819" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:280 %xor_ln70_23 = xor i1 %tmp_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_23"/></StgValue>
</operation>

<operation id="1820" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:281 %or_ln70_34 = or i1 %icmp_ln70_22, i1 %xor_ln70_23

]]></Node>
<StgValue><ssdm name="or_ln70_34"/></StgValue>
</operation>

<operation id="1821" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:282 %and_ln70_23 = and i1 %or_ln70_34, i1 %tmp_104

]]></Node>
<StgValue><ssdm name="and_ln70_23"/></StgValue>
</operation>

<operation id="1822" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:283 %select_ln70_22 = select i1 %and_ln70_22, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_22"/></StgValue>
</operation>

<operation id="1823" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:284 %or_ln70_35 = or i1 %and_ln70_22, i1 %and_ln70_23

]]></Node>
<StgValue><ssdm name="or_ln70_35"/></StgValue>
</operation>

<operation id="1824" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:285 %select_ln70_23 = select i1 %or_ln70_35, i24 %select_ln70_22, i24 %trunc_ln70_11

]]></Node>
<StgValue><ssdm name="select_ln70_23"/></StgValue>
</operation>

<operation id="1825" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:288 %sdiv_ln70_12 = sdiv i40 %shl_ln70_11, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_12"/></StgValue>
</operation>

<operation id="1826" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:289 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_12, i32 39

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1827" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:290 %trunc_ln70_12 = trunc i40 %sdiv_ln70_12

]]></Node>
<StgValue><ssdm name="trunc_ln70_12"/></StgValue>
</operation>

<operation id="1828" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:291 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1829" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:292 %tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_12, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1830" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:293 %icmp_ln70_24 = icmp_ne  i16 %tmp_13, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_24"/></StgValue>
</operation>

<operation id="1831" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:294 %icmp_ln70_25 = icmp_ne  i16 %tmp_13, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_25"/></StgValue>
</operation>

<operation id="1832" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:295 %or_ln70_36 = or i1 %tmp_107, i1 %icmp_ln70_25

]]></Node>
<StgValue><ssdm name="or_ln70_36"/></StgValue>
</operation>

<operation id="1833" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:296 %xor_ln70_24 = xor i1 %tmp_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_24"/></StgValue>
</operation>

<operation id="1834" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:297 %and_ln70_24 = and i1 %or_ln70_36, i1 %xor_ln70_24

]]></Node>
<StgValue><ssdm name="and_ln70_24"/></StgValue>
</operation>

<operation id="1835" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:298 %xor_ln70_25 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_25"/></StgValue>
</operation>

<operation id="1836" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:299 %or_ln70_37 = or i1 %icmp_ln70_24, i1 %xor_ln70_25

]]></Node>
<StgValue><ssdm name="or_ln70_37"/></StgValue>
</operation>

<operation id="1837" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:300 %and_ln70_25 = and i1 %or_ln70_37, i1 %tmp_106

]]></Node>
<StgValue><ssdm name="and_ln70_25"/></StgValue>
</operation>

<operation id="1838" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:301 %select_ln70_24 = select i1 %and_ln70_24, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_24"/></StgValue>
</operation>

<operation id="1839" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:302 %or_ln70_38 = or i1 %and_ln70_24, i1 %and_ln70_25

]]></Node>
<StgValue><ssdm name="or_ln70_38"/></StgValue>
</operation>

<operation id="1840" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:303 %select_ln70_25 = select i1 %or_ln70_38, i24 %select_ln70_24, i24 %trunc_ln70_12

]]></Node>
<StgValue><ssdm name="select_ln70_25"/></StgValue>
</operation>

<operation id="1841" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:306 %sdiv_ln70_13 = sdiv i40 %shl_ln70_12, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_13"/></StgValue>
</operation>

<operation id="1842" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:307 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1843" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:308 %trunc_ln70_13 = trunc i40 %sdiv_ln70_13

]]></Node>
<StgValue><ssdm name="trunc_ln70_13"/></StgValue>
</operation>

<operation id="1844" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:309 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1845" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:310 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_13, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1846" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:311 %icmp_ln70_26 = icmp_ne  i16 %tmp_14, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_26"/></StgValue>
</operation>

<operation id="1847" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:312 %icmp_ln70_27 = icmp_ne  i16 %tmp_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_27"/></StgValue>
</operation>

<operation id="1848" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:313 %or_ln70_39 = or i1 %tmp_109, i1 %icmp_ln70_27

]]></Node>
<StgValue><ssdm name="or_ln70_39"/></StgValue>
</operation>

<operation id="1849" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:314 %xor_ln70_26 = xor i1 %tmp_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_26"/></StgValue>
</operation>

<operation id="1850" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:315 %and_ln70_26 = and i1 %or_ln70_39, i1 %xor_ln70_26

]]></Node>
<StgValue><ssdm name="and_ln70_26"/></StgValue>
</operation>

<operation id="1851" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:316 %xor_ln70_27 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_27"/></StgValue>
</operation>

<operation id="1852" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:317 %or_ln70_40 = or i1 %icmp_ln70_26, i1 %xor_ln70_27

]]></Node>
<StgValue><ssdm name="or_ln70_40"/></StgValue>
</operation>

<operation id="1853" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:318 %and_ln70_27 = and i1 %or_ln70_40, i1 %tmp_108

]]></Node>
<StgValue><ssdm name="and_ln70_27"/></StgValue>
</operation>

<operation id="1854" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:319 %select_ln70_26 = select i1 %and_ln70_26, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_26"/></StgValue>
</operation>

<operation id="1855" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:320 %or_ln70_41 = or i1 %and_ln70_26, i1 %and_ln70_27

]]></Node>
<StgValue><ssdm name="or_ln70_41"/></StgValue>
</operation>

<operation id="1856" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:321 %select_ln70_27 = select i1 %or_ln70_41, i24 %select_ln70_26, i24 %trunc_ln70_13

]]></Node>
<StgValue><ssdm name="select_ln70_27"/></StgValue>
</operation>

<operation id="1857" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:324 %sdiv_ln70_14 = sdiv i40 %shl_ln70_13, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_14"/></StgValue>
</operation>

<operation id="1858" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:325 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_14, i32 39

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1859" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:326 %trunc_ln70_14 = trunc i40 %sdiv_ln70_14

]]></Node>
<StgValue><ssdm name="trunc_ln70_14"/></StgValue>
</operation>

<operation id="1860" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:327 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1861" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:328 %tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_14, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1862" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:329 %icmp_ln70_28 = icmp_ne  i16 %tmp_15, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_28"/></StgValue>
</operation>

<operation id="1863" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:330 %icmp_ln70_29 = icmp_ne  i16 %tmp_15, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_29"/></StgValue>
</operation>

<operation id="1864" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:331 %or_ln70_42 = or i1 %tmp_111, i1 %icmp_ln70_29

]]></Node>
<StgValue><ssdm name="or_ln70_42"/></StgValue>
</operation>

<operation id="1865" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:332 %xor_ln70_28 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_28"/></StgValue>
</operation>

<operation id="1866" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:333 %and_ln70_28 = and i1 %or_ln70_42, i1 %xor_ln70_28

]]></Node>
<StgValue><ssdm name="and_ln70_28"/></StgValue>
</operation>

<operation id="1867" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:334 %xor_ln70_29 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_29"/></StgValue>
</operation>

<operation id="1868" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:335 %or_ln70_43 = or i1 %icmp_ln70_28, i1 %xor_ln70_29

]]></Node>
<StgValue><ssdm name="or_ln70_43"/></StgValue>
</operation>

<operation id="1869" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:336 %and_ln70_29 = and i1 %or_ln70_43, i1 %tmp_110

]]></Node>
<StgValue><ssdm name="and_ln70_29"/></StgValue>
</operation>

<operation id="1870" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:337 %select_ln70_28 = select i1 %and_ln70_28, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_28"/></StgValue>
</operation>

<operation id="1871" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:338 %or_ln70_44 = or i1 %and_ln70_28, i1 %and_ln70_29

]]></Node>
<StgValue><ssdm name="or_ln70_44"/></StgValue>
</operation>

<operation id="1872" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:339 %select_ln70_29 = select i1 %or_ln70_44, i24 %select_ln70_28, i24 %trunc_ln70_14

]]></Node>
<StgValue><ssdm name="select_ln70_29"/></StgValue>
</operation>

<operation id="1873" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:342 %sdiv_ln70_15 = sdiv i40 %shl_ln70_14, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_15"/></StgValue>
</operation>

<operation id="1874" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:343 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_15, i32 39

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1875" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:344 %trunc_ln70_15 = trunc i40 %sdiv_ln70_15

]]></Node>
<StgValue><ssdm name="trunc_ln70_15"/></StgValue>
</operation>

<operation id="1876" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:345 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1877" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:346 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_15, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1878" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:347 %icmp_ln70_30 = icmp_ne  i16 %tmp_16, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_30"/></StgValue>
</operation>

<operation id="1879" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:348 %icmp_ln70_31 = icmp_ne  i16 %tmp_16, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_31"/></StgValue>
</operation>

<operation id="1880" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:349 %or_ln70_45 = or i1 %tmp_113, i1 %icmp_ln70_31

]]></Node>
<StgValue><ssdm name="or_ln70_45"/></StgValue>
</operation>

<operation id="1881" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:350 %xor_ln70_30 = xor i1 %tmp_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_30"/></StgValue>
</operation>

<operation id="1882" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:351 %and_ln70_30 = and i1 %or_ln70_45, i1 %xor_ln70_30

]]></Node>
<StgValue><ssdm name="and_ln70_30"/></StgValue>
</operation>

<operation id="1883" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:352 %xor_ln70_31 = xor i1 %tmp_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_31"/></StgValue>
</operation>

<operation id="1884" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:353 %or_ln70_46 = or i1 %icmp_ln70_30, i1 %xor_ln70_31

]]></Node>
<StgValue><ssdm name="or_ln70_46"/></StgValue>
</operation>

<operation id="1885" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:354 %and_ln70_31 = and i1 %or_ln70_46, i1 %tmp_112

]]></Node>
<StgValue><ssdm name="and_ln70_31"/></StgValue>
</operation>

<operation id="1886" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:355 %select_ln70_30 = select i1 %and_ln70_30, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_30"/></StgValue>
</operation>

<operation id="1887" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:356 %or_ln70_47 = or i1 %and_ln70_30, i1 %and_ln70_31

]]></Node>
<StgValue><ssdm name="or_ln70_47"/></StgValue>
</operation>

<operation id="1888" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:357 %select_ln70_31 = select i1 %or_ln70_47, i24 %select_ln70_30, i24 %trunc_ln70_15

]]></Node>
<StgValue><ssdm name="select_ln70_31"/></StgValue>
</operation>

<operation id="1889" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:360 %sdiv_ln70_16 = sdiv i40 %shl_ln70_15, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_16"/></StgValue>
</operation>

<operation id="1890" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:361 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_16, i32 39

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1891" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:362 %trunc_ln70_16 = trunc i40 %sdiv_ln70_16

]]></Node>
<StgValue><ssdm name="trunc_ln70_16"/></StgValue>
</operation>

<operation id="1892" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:363 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1893" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:364 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_16, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1894" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:365 %icmp_ln70_32 = icmp_ne  i16 %tmp_17, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_32"/></StgValue>
</operation>

<operation id="1895" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:366 %icmp_ln70_33 = icmp_ne  i16 %tmp_17, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_33"/></StgValue>
</operation>

<operation id="1896" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:367 %or_ln70_48 = or i1 %tmp_115, i1 %icmp_ln70_33

]]></Node>
<StgValue><ssdm name="or_ln70_48"/></StgValue>
</operation>

<operation id="1897" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:368 %xor_ln70_32 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_32"/></StgValue>
</operation>

<operation id="1898" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:369 %and_ln70_32 = and i1 %or_ln70_48, i1 %xor_ln70_32

]]></Node>
<StgValue><ssdm name="and_ln70_32"/></StgValue>
</operation>

<operation id="1899" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:370 %xor_ln70_33 = xor i1 %tmp_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_33"/></StgValue>
</operation>

<operation id="1900" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:371 %or_ln70_49 = or i1 %icmp_ln70_32, i1 %xor_ln70_33

]]></Node>
<StgValue><ssdm name="or_ln70_49"/></StgValue>
</operation>

<operation id="1901" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:372 %and_ln70_33 = and i1 %or_ln70_49, i1 %tmp_114

]]></Node>
<StgValue><ssdm name="and_ln70_33"/></StgValue>
</operation>

<operation id="1902" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:373 %select_ln70_32 = select i1 %and_ln70_32, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_32"/></StgValue>
</operation>

<operation id="1903" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:374 %or_ln70_50 = or i1 %and_ln70_32, i1 %and_ln70_33

]]></Node>
<StgValue><ssdm name="or_ln70_50"/></StgValue>
</operation>

<operation id="1904" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:375 %select_ln70_33 = select i1 %or_ln70_50, i24 %select_ln70_32, i24 %trunc_ln70_16

]]></Node>
<StgValue><ssdm name="select_ln70_33"/></StgValue>
</operation>

<operation id="1905" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:378 %sdiv_ln70_17 = sdiv i40 %shl_ln70_16, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_17"/></StgValue>
</operation>

<operation id="1906" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:379 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_17, i32 39

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1907" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:380 %trunc_ln70_17 = trunc i40 %sdiv_ln70_17

]]></Node>
<StgValue><ssdm name="trunc_ln70_17"/></StgValue>
</operation>

<operation id="1908" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:381 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_17, i32 23

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1909" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:382 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_17, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1910" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:383 %icmp_ln70_34 = icmp_ne  i16 %tmp_18, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_34"/></StgValue>
</operation>

<operation id="1911" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:384 %icmp_ln70_35 = icmp_ne  i16 %tmp_18, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_35"/></StgValue>
</operation>

<operation id="1912" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:385 %or_ln70_51 = or i1 %tmp_117, i1 %icmp_ln70_35

]]></Node>
<StgValue><ssdm name="or_ln70_51"/></StgValue>
</operation>

<operation id="1913" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:386 %xor_ln70_34 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_34"/></StgValue>
</operation>

<operation id="1914" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:387 %and_ln70_34 = and i1 %or_ln70_51, i1 %xor_ln70_34

]]></Node>
<StgValue><ssdm name="and_ln70_34"/></StgValue>
</operation>

<operation id="1915" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:388 %xor_ln70_35 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_35"/></StgValue>
</operation>

<operation id="1916" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:389 %or_ln70_52 = or i1 %icmp_ln70_34, i1 %xor_ln70_35

]]></Node>
<StgValue><ssdm name="or_ln70_52"/></StgValue>
</operation>

<operation id="1917" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:390 %and_ln70_35 = and i1 %or_ln70_52, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="and_ln70_35"/></StgValue>
</operation>

<operation id="1918" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:391 %select_ln70_34 = select i1 %and_ln70_34, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_34"/></StgValue>
</operation>

<operation id="1919" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:392 %or_ln70_53 = or i1 %and_ln70_34, i1 %and_ln70_35

]]></Node>
<StgValue><ssdm name="or_ln70_53"/></StgValue>
</operation>

<operation id="1920" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:393 %select_ln70_35 = select i1 %or_ln70_53, i24 %select_ln70_34, i24 %trunc_ln70_17

]]></Node>
<StgValue><ssdm name="select_ln70_35"/></StgValue>
</operation>

<operation id="1921" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:396 %sdiv_ln70_18 = sdiv i40 %shl_ln70_17, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_18"/></StgValue>
</operation>

<operation id="1922" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:397 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_18, i32 39

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1923" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:398 %trunc_ln70_18 = trunc i40 %sdiv_ln70_18

]]></Node>
<StgValue><ssdm name="trunc_ln70_18"/></StgValue>
</operation>

<operation id="1924" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:399 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1925" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:400 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_18, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1926" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:401 %icmp_ln70_36 = icmp_ne  i16 %tmp_19, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_36"/></StgValue>
</operation>

<operation id="1927" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:402 %icmp_ln70_37 = icmp_ne  i16 %tmp_19, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_37"/></StgValue>
</operation>

<operation id="1928" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:403 %or_ln70_54 = or i1 %tmp_119, i1 %icmp_ln70_37

]]></Node>
<StgValue><ssdm name="or_ln70_54"/></StgValue>
</operation>

<operation id="1929" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:404 %xor_ln70_36 = xor i1 %tmp_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_36"/></StgValue>
</operation>

<operation id="1930" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:405 %and_ln70_36 = and i1 %or_ln70_54, i1 %xor_ln70_36

]]></Node>
<StgValue><ssdm name="and_ln70_36"/></StgValue>
</operation>

<operation id="1931" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:406 %xor_ln70_37 = xor i1 %tmp_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_37"/></StgValue>
</operation>

<operation id="1932" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:407 %or_ln70_55 = or i1 %icmp_ln70_36, i1 %xor_ln70_37

]]></Node>
<StgValue><ssdm name="or_ln70_55"/></StgValue>
</operation>

<operation id="1933" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:408 %and_ln70_37 = and i1 %or_ln70_55, i1 %tmp_118

]]></Node>
<StgValue><ssdm name="and_ln70_37"/></StgValue>
</operation>

<operation id="1934" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:409 %select_ln70_36 = select i1 %and_ln70_36, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_36"/></StgValue>
</operation>

<operation id="1935" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:410 %or_ln70_56 = or i1 %and_ln70_36, i1 %and_ln70_37

]]></Node>
<StgValue><ssdm name="or_ln70_56"/></StgValue>
</operation>

<operation id="1936" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:411 %select_ln70_37 = select i1 %or_ln70_56, i24 %select_ln70_36, i24 %trunc_ln70_18

]]></Node>
<StgValue><ssdm name="select_ln70_37"/></StgValue>
</operation>

<operation id="1937" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:414 %sdiv_ln70_19 = sdiv i40 %shl_ln70_18, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_19"/></StgValue>
</operation>

<operation id="1938" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:415 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_19, i32 39

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1939" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:416 %trunc_ln70_19 = trunc i40 %sdiv_ln70_19

]]></Node>
<StgValue><ssdm name="trunc_ln70_19"/></StgValue>
</operation>

<operation id="1940" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:417 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1941" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:418 %tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_19, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1942" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:419 %icmp_ln70_38 = icmp_ne  i16 %tmp_20, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_38"/></StgValue>
</operation>

<operation id="1943" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:420 %icmp_ln70_39 = icmp_ne  i16 %tmp_20, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_39"/></StgValue>
</operation>

<operation id="1944" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:421 %or_ln70_57 = or i1 %tmp_121, i1 %icmp_ln70_39

]]></Node>
<StgValue><ssdm name="or_ln70_57"/></StgValue>
</operation>

<operation id="1945" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:422 %xor_ln70_38 = xor i1 %tmp_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_38"/></StgValue>
</operation>

<operation id="1946" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:423 %and_ln70_38 = and i1 %or_ln70_57, i1 %xor_ln70_38

]]></Node>
<StgValue><ssdm name="and_ln70_38"/></StgValue>
</operation>

<operation id="1947" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:424 %xor_ln70_39 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_39"/></StgValue>
</operation>

<operation id="1948" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:425 %or_ln70_58 = or i1 %icmp_ln70_38, i1 %xor_ln70_39

]]></Node>
<StgValue><ssdm name="or_ln70_58"/></StgValue>
</operation>

<operation id="1949" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:426 %and_ln70_39 = and i1 %or_ln70_58, i1 %tmp_120

]]></Node>
<StgValue><ssdm name="and_ln70_39"/></StgValue>
</operation>

<operation id="1950" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:427 %select_ln70_38 = select i1 %and_ln70_38, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_38"/></StgValue>
</operation>

<operation id="1951" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:428 %or_ln70_59 = or i1 %and_ln70_38, i1 %and_ln70_39

]]></Node>
<StgValue><ssdm name="or_ln70_59"/></StgValue>
</operation>

<operation id="1952" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:429 %select_ln70_39 = select i1 %or_ln70_59, i24 %select_ln70_38, i24 %trunc_ln70_19

]]></Node>
<StgValue><ssdm name="select_ln70_39"/></StgValue>
</operation>

<operation id="1953" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:432 %sdiv_ln70_20 = sdiv i40 %shl_ln70_19, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_20"/></StgValue>
</operation>

<operation id="1954" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:433 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_20, i32 39

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1955" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:434 %trunc_ln70_20 = trunc i40 %sdiv_ln70_20

]]></Node>
<StgValue><ssdm name="trunc_ln70_20"/></StgValue>
</operation>

<operation id="1956" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:435 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1957" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:436 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_20, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1958" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:437 %icmp_ln70_40 = icmp_ne  i16 %tmp_21, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_40"/></StgValue>
</operation>

<operation id="1959" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:438 %icmp_ln70_41 = icmp_ne  i16 %tmp_21, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_41"/></StgValue>
</operation>

<operation id="1960" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:439 %or_ln70_60 = or i1 %tmp_123, i1 %icmp_ln70_41

]]></Node>
<StgValue><ssdm name="or_ln70_60"/></StgValue>
</operation>

<operation id="1961" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:440 %xor_ln70_40 = xor i1 %tmp_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_40"/></StgValue>
</operation>

<operation id="1962" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:441 %and_ln70_40 = and i1 %or_ln70_60, i1 %xor_ln70_40

]]></Node>
<StgValue><ssdm name="and_ln70_40"/></StgValue>
</operation>

<operation id="1963" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:442 %xor_ln70_41 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_41"/></StgValue>
</operation>

<operation id="1964" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:443 %or_ln70_61 = or i1 %icmp_ln70_40, i1 %xor_ln70_41

]]></Node>
<StgValue><ssdm name="or_ln70_61"/></StgValue>
</operation>

<operation id="1965" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:444 %and_ln70_41 = and i1 %or_ln70_61, i1 %tmp_122

]]></Node>
<StgValue><ssdm name="and_ln70_41"/></StgValue>
</operation>

<operation id="1966" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:445 %select_ln70_40 = select i1 %and_ln70_40, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_40"/></StgValue>
</operation>

<operation id="1967" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:446 %or_ln70_62 = or i1 %and_ln70_40, i1 %and_ln70_41

]]></Node>
<StgValue><ssdm name="or_ln70_62"/></StgValue>
</operation>

<operation id="1968" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:447 %select_ln70_41 = select i1 %or_ln70_62, i24 %select_ln70_40, i24 %trunc_ln70_20

]]></Node>
<StgValue><ssdm name="select_ln70_41"/></StgValue>
</operation>

<operation id="1969" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:450 %sdiv_ln70_21 = sdiv i40 %shl_ln70_20, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_21"/></StgValue>
</operation>

<operation id="1970" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:451 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_21, i32 39

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1971" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:452 %trunc_ln70_21 = trunc i40 %sdiv_ln70_21

]]></Node>
<StgValue><ssdm name="trunc_ln70_21"/></StgValue>
</operation>

<operation id="1972" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:453 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1973" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:454 %tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_21, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1974" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:455 %icmp_ln70_42 = icmp_ne  i16 %tmp_22, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_42"/></StgValue>
</operation>

<operation id="1975" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:456 %icmp_ln70_43 = icmp_ne  i16 %tmp_22, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_43"/></StgValue>
</operation>

<operation id="1976" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:457 %or_ln70_63 = or i1 %tmp_125, i1 %icmp_ln70_43

]]></Node>
<StgValue><ssdm name="or_ln70_63"/></StgValue>
</operation>

<operation id="1977" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:458 %xor_ln70_42 = xor i1 %tmp_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_42"/></StgValue>
</operation>

<operation id="1978" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:459 %and_ln70_42 = and i1 %or_ln70_63, i1 %xor_ln70_42

]]></Node>
<StgValue><ssdm name="and_ln70_42"/></StgValue>
</operation>

<operation id="1979" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:460 %xor_ln70_43 = xor i1 %tmp_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_43"/></StgValue>
</operation>

<operation id="1980" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:461 %or_ln70_64 = or i1 %icmp_ln70_42, i1 %xor_ln70_43

]]></Node>
<StgValue><ssdm name="or_ln70_64"/></StgValue>
</operation>

<operation id="1981" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:462 %and_ln70_43 = and i1 %or_ln70_64, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="and_ln70_43"/></StgValue>
</operation>

<operation id="1982" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:463 %select_ln70_42 = select i1 %and_ln70_42, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_42"/></StgValue>
</operation>

<operation id="1983" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:464 %or_ln70_65 = or i1 %and_ln70_42, i1 %and_ln70_43

]]></Node>
<StgValue><ssdm name="or_ln70_65"/></StgValue>
</operation>

<operation id="1984" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:465 %select_ln70_43 = select i1 %or_ln70_65, i24 %select_ln70_42, i24 %trunc_ln70_21

]]></Node>
<StgValue><ssdm name="select_ln70_43"/></StgValue>
</operation>

<operation id="1985" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:468 %sdiv_ln70_22 = sdiv i40 %shl_ln70_21, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_22"/></StgValue>
</operation>

<operation id="1986" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:469 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_22, i32 39

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1987" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:470 %trunc_ln70_22 = trunc i40 %sdiv_ln70_22

]]></Node>
<StgValue><ssdm name="trunc_ln70_22"/></StgValue>
</operation>

<operation id="1988" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:471 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1989" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:472 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_22, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1990" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:473 %icmp_ln70_44 = icmp_ne  i16 %tmp_23, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_44"/></StgValue>
</operation>

<operation id="1991" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:474 %icmp_ln70_45 = icmp_ne  i16 %tmp_23, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_45"/></StgValue>
</operation>

<operation id="1992" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:475 %or_ln70_66 = or i1 %tmp_127, i1 %icmp_ln70_45

]]></Node>
<StgValue><ssdm name="or_ln70_66"/></StgValue>
</operation>

<operation id="1993" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:476 %xor_ln70_44 = xor i1 %tmp_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_44"/></StgValue>
</operation>

<operation id="1994" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:477 %and_ln70_44 = and i1 %or_ln70_66, i1 %xor_ln70_44

]]></Node>
<StgValue><ssdm name="and_ln70_44"/></StgValue>
</operation>

<operation id="1995" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:478 %xor_ln70_45 = xor i1 %tmp_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_45"/></StgValue>
</operation>

<operation id="1996" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:479 %or_ln70_67 = or i1 %icmp_ln70_44, i1 %xor_ln70_45

]]></Node>
<StgValue><ssdm name="or_ln70_67"/></StgValue>
</operation>

<operation id="1997" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:480 %and_ln70_45 = and i1 %or_ln70_67, i1 %tmp_126

]]></Node>
<StgValue><ssdm name="and_ln70_45"/></StgValue>
</operation>

<operation id="1998" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:481 %select_ln70_44 = select i1 %and_ln70_44, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_44"/></StgValue>
</operation>

<operation id="1999" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:482 %or_ln70_68 = or i1 %and_ln70_44, i1 %and_ln70_45

]]></Node>
<StgValue><ssdm name="or_ln70_68"/></StgValue>
</operation>

<operation id="2000" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:483 %select_ln70_45 = select i1 %or_ln70_68, i24 %select_ln70_44, i24 %trunc_ln70_22

]]></Node>
<StgValue><ssdm name="select_ln70_45"/></StgValue>
</operation>

<operation id="2001" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:486 %sdiv_ln70_23 = sdiv i40 %shl_ln70_22, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_23"/></StgValue>
</operation>

<operation id="2002" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:487 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_23, i32 39

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="2003" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:488 %trunc_ln70_23 = trunc i40 %sdiv_ln70_23

]]></Node>
<StgValue><ssdm name="trunc_ln70_23"/></StgValue>
</operation>

<operation id="2004" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:489 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2005" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:490 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_23, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="2006" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:491 %icmp_ln70_46 = icmp_ne  i16 %tmp_24, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_46"/></StgValue>
</operation>

<operation id="2007" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:492 %icmp_ln70_47 = icmp_ne  i16 %tmp_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_47"/></StgValue>
</operation>

<operation id="2008" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:493 %or_ln70_69 = or i1 %tmp_129, i1 %icmp_ln70_47

]]></Node>
<StgValue><ssdm name="or_ln70_69"/></StgValue>
</operation>

<operation id="2009" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:494 %xor_ln70_46 = xor i1 %tmp_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_46"/></StgValue>
</operation>

<operation id="2010" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:495 %and_ln70_46 = and i1 %or_ln70_69, i1 %xor_ln70_46

]]></Node>
<StgValue><ssdm name="and_ln70_46"/></StgValue>
</operation>

<operation id="2011" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:496 %xor_ln70_47 = xor i1 %tmp_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_47"/></StgValue>
</operation>

<operation id="2012" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:497 %or_ln70_70 = or i1 %icmp_ln70_46, i1 %xor_ln70_47

]]></Node>
<StgValue><ssdm name="or_ln70_70"/></StgValue>
</operation>

<operation id="2013" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:498 %and_ln70_47 = and i1 %or_ln70_70, i1 %tmp_128

]]></Node>
<StgValue><ssdm name="and_ln70_47"/></StgValue>
</operation>

<operation id="2014" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:499 %select_ln70_46 = select i1 %and_ln70_46, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_46"/></StgValue>
</operation>

<operation id="2015" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:500 %or_ln70_71 = or i1 %and_ln70_46, i1 %and_ln70_47

]]></Node>
<StgValue><ssdm name="or_ln70_71"/></StgValue>
</operation>

<operation id="2016" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:501 %select_ln70_47 = select i1 %or_ln70_71, i24 %select_ln70_46, i24 %trunc_ln70_23

]]></Node>
<StgValue><ssdm name="select_ln70_47"/></StgValue>
</operation>

<operation id="2017" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:504 %sdiv_ln70_24 = sdiv i40 %shl_ln70_23, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_24"/></StgValue>
</operation>

<operation id="2018" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:505 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="2019" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:506 %trunc_ln70_24 = trunc i40 %sdiv_ln70_24

]]></Node>
<StgValue><ssdm name="trunc_ln70_24"/></StgValue>
</operation>

<operation id="2020" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:507 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_24, i32 23

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2021" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:508 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_24, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="2022" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:509 %icmp_ln70_48 = icmp_ne  i16 %tmp_25, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_48"/></StgValue>
</operation>

<operation id="2023" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:510 %icmp_ln70_49 = icmp_ne  i16 %tmp_25, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_49"/></StgValue>
</operation>

<operation id="2024" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:511 %or_ln70_72 = or i1 %tmp_131, i1 %icmp_ln70_49

]]></Node>
<StgValue><ssdm name="or_ln70_72"/></StgValue>
</operation>

<operation id="2025" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:512 %xor_ln70_48 = xor i1 %tmp_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_48"/></StgValue>
</operation>

<operation id="2026" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:513 %and_ln70_48 = and i1 %or_ln70_72, i1 %xor_ln70_48

]]></Node>
<StgValue><ssdm name="and_ln70_48"/></StgValue>
</operation>

<operation id="2027" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:514 %xor_ln70_49 = xor i1 %tmp_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_49"/></StgValue>
</operation>

<operation id="2028" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:515 %or_ln70_73 = or i1 %icmp_ln70_48, i1 %xor_ln70_49

]]></Node>
<StgValue><ssdm name="or_ln70_73"/></StgValue>
</operation>

<operation id="2029" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:516 %and_ln70_49 = and i1 %or_ln70_73, i1 %tmp_130

]]></Node>
<StgValue><ssdm name="and_ln70_49"/></StgValue>
</operation>

<operation id="2030" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:517 %select_ln70_48 = select i1 %and_ln70_48, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_48"/></StgValue>
</operation>

<operation id="2031" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:518 %or_ln70_74 = or i1 %and_ln70_48, i1 %and_ln70_49

]]></Node>
<StgValue><ssdm name="or_ln70_74"/></StgValue>
</operation>

<operation id="2032" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:519 %select_ln70_49 = select i1 %or_ln70_74, i24 %select_ln70_48, i24 %trunc_ln70_24

]]></Node>
<StgValue><ssdm name="select_ln70_49"/></StgValue>
</operation>

<operation id="2033" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:522 %sdiv_ln70_25 = sdiv i40 %shl_ln70_24, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_25"/></StgValue>
</operation>

<operation id="2034" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:523 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_25, i32 39

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="2035" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:524 %trunc_ln70_25 = trunc i40 %sdiv_ln70_25

]]></Node>
<StgValue><ssdm name="trunc_ln70_25"/></StgValue>
</operation>

<operation id="2036" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:525 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2037" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:526 %tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_25, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="2038" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:527 %icmp_ln70_50 = icmp_ne  i16 %tmp_26, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_50"/></StgValue>
</operation>

<operation id="2039" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:528 %icmp_ln70_51 = icmp_ne  i16 %tmp_26, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_51"/></StgValue>
</operation>

<operation id="2040" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:529 %or_ln70_75 = or i1 %tmp_133, i1 %icmp_ln70_51

]]></Node>
<StgValue><ssdm name="or_ln70_75"/></StgValue>
</operation>

<operation id="2041" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:530 %xor_ln70_50 = xor i1 %tmp_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_50"/></StgValue>
</operation>

<operation id="2042" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:531 %and_ln70_50 = and i1 %or_ln70_75, i1 %xor_ln70_50

]]></Node>
<StgValue><ssdm name="and_ln70_50"/></StgValue>
</operation>

<operation id="2043" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:532 %xor_ln70_51 = xor i1 %tmp_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_51"/></StgValue>
</operation>

<operation id="2044" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:533 %or_ln70_76 = or i1 %icmp_ln70_50, i1 %xor_ln70_51

]]></Node>
<StgValue><ssdm name="or_ln70_76"/></StgValue>
</operation>

<operation id="2045" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:534 %and_ln70_51 = and i1 %or_ln70_76, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="and_ln70_51"/></StgValue>
</operation>

<operation id="2046" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:535 %select_ln70_50 = select i1 %and_ln70_50, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_50"/></StgValue>
</operation>

<operation id="2047" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:536 %or_ln70_77 = or i1 %and_ln70_50, i1 %and_ln70_51

]]></Node>
<StgValue><ssdm name="or_ln70_77"/></StgValue>
</operation>

<operation id="2048" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:537 %select_ln70_51 = select i1 %or_ln70_77, i24 %select_ln70_50, i24 %trunc_ln70_25

]]></Node>
<StgValue><ssdm name="select_ln70_51"/></StgValue>
</operation>

<operation id="2049" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:540 %sdiv_ln70_26 = sdiv i40 %shl_ln70_25, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_26"/></StgValue>
</operation>

<operation id="2050" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:541 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_26, i32 39

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2051" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:542 %trunc_ln70_26 = trunc i40 %sdiv_ln70_26

]]></Node>
<StgValue><ssdm name="trunc_ln70_26"/></StgValue>
</operation>

<operation id="2052" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:543 %tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2053" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:544 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_26, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="2054" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:545 %icmp_ln70_52 = icmp_ne  i16 %tmp_27, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_52"/></StgValue>
</operation>

<operation id="2055" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:546 %icmp_ln70_53 = icmp_ne  i16 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_53"/></StgValue>
</operation>

<operation id="2056" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:547 %or_ln70_78 = or i1 %tmp_135, i1 %icmp_ln70_53

]]></Node>
<StgValue><ssdm name="or_ln70_78"/></StgValue>
</operation>

<operation id="2057" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:548 %xor_ln70_52 = xor i1 %tmp_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_52"/></StgValue>
</operation>

<operation id="2058" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:549 %and_ln70_52 = and i1 %or_ln70_78, i1 %xor_ln70_52

]]></Node>
<StgValue><ssdm name="and_ln70_52"/></StgValue>
</operation>

<operation id="2059" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:550 %xor_ln70_53 = xor i1 %tmp_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_53"/></StgValue>
</operation>

<operation id="2060" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:551 %or_ln70_79 = or i1 %icmp_ln70_52, i1 %xor_ln70_53

]]></Node>
<StgValue><ssdm name="or_ln70_79"/></StgValue>
</operation>

<operation id="2061" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:552 %and_ln70_53 = and i1 %or_ln70_79, i1 %tmp_134

]]></Node>
<StgValue><ssdm name="and_ln70_53"/></StgValue>
</operation>

<operation id="2062" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:553 %select_ln70_52 = select i1 %and_ln70_52, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_52"/></StgValue>
</operation>

<operation id="2063" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:554 %or_ln70_80 = or i1 %and_ln70_52, i1 %and_ln70_53

]]></Node>
<StgValue><ssdm name="or_ln70_80"/></StgValue>
</operation>

<operation id="2064" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:555 %select_ln70_53 = select i1 %or_ln70_80, i24 %select_ln70_52, i24 %trunc_ln70_26

]]></Node>
<StgValue><ssdm name="select_ln70_53"/></StgValue>
</operation>

<operation id="2065" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:558 %sdiv_ln70_27 = sdiv i40 %shl_ln70_26, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_27"/></StgValue>
</operation>

<operation id="2066" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:559 %tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_27, i32 39

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2067" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:560 %trunc_ln70_27 = trunc i40 %sdiv_ln70_27

]]></Node>
<StgValue><ssdm name="trunc_ln70_27"/></StgValue>
</operation>

<operation id="2068" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:561 %tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="2069" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:562 %tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_27, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="2070" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:563 %icmp_ln70_54 = icmp_ne  i16 %tmp_28, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_54"/></StgValue>
</operation>

<operation id="2071" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:564 %icmp_ln70_55 = icmp_ne  i16 %tmp_28, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_55"/></StgValue>
</operation>

<operation id="2072" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:565 %or_ln70_81 = or i1 %tmp_137, i1 %icmp_ln70_55

]]></Node>
<StgValue><ssdm name="or_ln70_81"/></StgValue>
</operation>

<operation id="2073" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:566 %xor_ln70_54 = xor i1 %tmp_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_54"/></StgValue>
</operation>

<operation id="2074" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:567 %and_ln70_54 = and i1 %or_ln70_81, i1 %xor_ln70_54

]]></Node>
<StgValue><ssdm name="and_ln70_54"/></StgValue>
</operation>

<operation id="2075" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:568 %xor_ln70_55 = xor i1 %tmp_137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_55"/></StgValue>
</operation>

<operation id="2076" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:569 %or_ln70_82 = or i1 %icmp_ln70_54, i1 %xor_ln70_55

]]></Node>
<StgValue><ssdm name="or_ln70_82"/></StgValue>
</operation>

<operation id="2077" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:570 %and_ln70_55 = and i1 %or_ln70_82, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln70_55"/></StgValue>
</operation>

<operation id="2078" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:571 %select_ln70_54 = select i1 %and_ln70_54, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_54"/></StgValue>
</operation>

<operation id="2079" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:572 %or_ln70_83 = or i1 %and_ln70_54, i1 %and_ln70_55

]]></Node>
<StgValue><ssdm name="or_ln70_83"/></StgValue>
</operation>

<operation id="2080" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:573 %select_ln70_55 = select i1 %or_ln70_83, i24 %select_ln70_54, i24 %trunc_ln70_27

]]></Node>
<StgValue><ssdm name="select_ln70_55"/></StgValue>
</operation>

<operation id="2081" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:576 %sdiv_ln70_28 = sdiv i40 %shl_ln70_27, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_28"/></StgValue>
</operation>

<operation id="2082" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:577 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_28, i32 39

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="2083" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:578 %trunc_ln70_28 = trunc i40 %sdiv_ln70_28

]]></Node>
<StgValue><ssdm name="trunc_ln70_28"/></StgValue>
</operation>

<operation id="2084" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:579 %tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="2085" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:580 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_28, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="2086" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:581 %icmp_ln70_56 = icmp_ne  i16 %tmp_29, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_56"/></StgValue>
</operation>

<operation id="2087" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:582 %icmp_ln70_57 = icmp_ne  i16 %tmp_29, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_57"/></StgValue>
</operation>

<operation id="2088" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:583 %or_ln70_84 = or i1 %tmp_139, i1 %icmp_ln70_57

]]></Node>
<StgValue><ssdm name="or_ln70_84"/></StgValue>
</operation>

<operation id="2089" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:584 %xor_ln70_56 = xor i1 %tmp_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_56"/></StgValue>
</operation>

<operation id="2090" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:585 %and_ln70_56 = and i1 %or_ln70_84, i1 %xor_ln70_56

]]></Node>
<StgValue><ssdm name="and_ln70_56"/></StgValue>
</operation>

<operation id="2091" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:586 %xor_ln70_57 = xor i1 %tmp_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_57"/></StgValue>
</operation>

<operation id="2092" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:587 %or_ln70_85 = or i1 %icmp_ln70_56, i1 %xor_ln70_57

]]></Node>
<StgValue><ssdm name="or_ln70_85"/></StgValue>
</operation>

<operation id="2093" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:588 %and_ln70_57 = and i1 %or_ln70_85, i1 %tmp_138

]]></Node>
<StgValue><ssdm name="and_ln70_57"/></StgValue>
</operation>

<operation id="2094" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:589 %select_ln70_56 = select i1 %and_ln70_56, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_56"/></StgValue>
</operation>

<operation id="2095" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:590 %or_ln70_86 = or i1 %and_ln70_56, i1 %and_ln70_57

]]></Node>
<StgValue><ssdm name="or_ln70_86"/></StgValue>
</operation>

<operation id="2096" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:591 %select_ln70_57 = select i1 %or_ln70_86, i24 %select_ln70_56, i24 %trunc_ln70_28

]]></Node>
<StgValue><ssdm name="select_ln70_57"/></StgValue>
</operation>

<operation id="2097" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:594 %sdiv_ln70_29 = sdiv i40 %shl_ln70_28, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_29"/></StgValue>
</operation>

<operation id="2098" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:595 %tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_29, i32 39

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="2099" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:596 %trunc_ln70_29 = trunc i40 %sdiv_ln70_29

]]></Node>
<StgValue><ssdm name="trunc_ln70_29"/></StgValue>
</operation>

<operation id="2100" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:597 %tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_29, i32 23

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="2101" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:598 %tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_29, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="2102" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:599 %icmp_ln70_58 = icmp_ne  i16 %tmp_30, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_58"/></StgValue>
</operation>

<operation id="2103" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:600 %icmp_ln70_59 = icmp_ne  i16 %tmp_30, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_59"/></StgValue>
</operation>

<operation id="2104" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:601 %or_ln70_87 = or i1 %tmp_141, i1 %icmp_ln70_59

]]></Node>
<StgValue><ssdm name="or_ln70_87"/></StgValue>
</operation>

<operation id="2105" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:602 %xor_ln70_58 = xor i1 %tmp_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_58"/></StgValue>
</operation>

<operation id="2106" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:603 %and_ln70_58 = and i1 %or_ln70_87, i1 %xor_ln70_58

]]></Node>
<StgValue><ssdm name="and_ln70_58"/></StgValue>
</operation>

<operation id="2107" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:604 %xor_ln70_59 = xor i1 %tmp_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_59"/></StgValue>
</operation>

<operation id="2108" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:605 %or_ln70_88 = or i1 %icmp_ln70_58, i1 %xor_ln70_59

]]></Node>
<StgValue><ssdm name="or_ln70_88"/></StgValue>
</operation>

<operation id="2109" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:606 %and_ln70_59 = and i1 %or_ln70_88, i1 %tmp_140

]]></Node>
<StgValue><ssdm name="and_ln70_59"/></StgValue>
</operation>

<operation id="2110" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:607 %select_ln70_58 = select i1 %and_ln70_58, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_58"/></StgValue>
</operation>

<operation id="2111" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:608 %or_ln70_89 = or i1 %and_ln70_58, i1 %and_ln70_59

]]></Node>
<StgValue><ssdm name="or_ln70_89"/></StgValue>
</operation>

<operation id="2112" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:609 %select_ln70_59 = select i1 %or_ln70_89, i24 %select_ln70_58, i24 %trunc_ln70_29

]]></Node>
<StgValue><ssdm name="select_ln70_59"/></StgValue>
</operation>

<operation id="2113" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:612 %sdiv_ln70_30 = sdiv i40 %shl_ln70_29, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_30"/></StgValue>
</operation>

<operation id="2114" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:613 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="2115" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:614 %trunc_ln70_30 = trunc i40 %sdiv_ln70_30

]]></Node>
<StgValue><ssdm name="trunc_ln70_30"/></StgValue>
</operation>

<operation id="2116" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:615 %tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_30, i32 23

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="2117" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:616 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_30, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="2118" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:617 %icmp_ln70_60 = icmp_ne  i16 %tmp_31, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_60"/></StgValue>
</operation>

<operation id="2119" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:618 %icmp_ln70_61 = icmp_ne  i16 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_61"/></StgValue>
</operation>

<operation id="2120" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:619 %or_ln70_90 = or i1 %tmp_143, i1 %icmp_ln70_61

]]></Node>
<StgValue><ssdm name="or_ln70_90"/></StgValue>
</operation>

<operation id="2121" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:620 %xor_ln70_60 = xor i1 %tmp_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_60"/></StgValue>
</operation>

<operation id="2122" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:621 %and_ln70_60 = and i1 %or_ln70_90, i1 %xor_ln70_60

]]></Node>
<StgValue><ssdm name="and_ln70_60"/></StgValue>
</operation>

<operation id="2123" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:622 %xor_ln70_61 = xor i1 %tmp_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_61"/></StgValue>
</operation>

<operation id="2124" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:623 %or_ln70_91 = or i1 %icmp_ln70_60, i1 %xor_ln70_61

]]></Node>
<StgValue><ssdm name="or_ln70_91"/></StgValue>
</operation>

<operation id="2125" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:624 %and_ln70_61 = and i1 %or_ln70_91, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="and_ln70_61"/></StgValue>
</operation>

<operation id="2126" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:625 %select_ln70_60 = select i1 %and_ln70_60, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_60"/></StgValue>
</operation>

<operation id="2127" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:626 %or_ln70_92 = or i1 %and_ln70_60, i1 %and_ln70_61

]]></Node>
<StgValue><ssdm name="or_ln70_92"/></StgValue>
</operation>

<operation id="2128" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:627 %select_ln70_61 = select i1 %or_ln70_92, i24 %select_ln70_60, i24 %trunc_ln70_30

]]></Node>
<StgValue><ssdm name="select_ln70_61"/></StgValue>
</operation>

<operation id="2129" st_id="45" stage="1" lat="44">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:630 %sdiv_ln70_31 = sdiv i40 %shl_ln70_30, i40 %conv_i345_cast

]]></Node>
<StgValue><ssdm name="sdiv_ln70_31"/></StgValue>
</operation>

<operation id="2130" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:631 %tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="2131" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5.split:632 %trunc_ln70_31 = trunc i40 %sdiv_ln70_31

]]></Node>
<StgValue><ssdm name="trunc_ln70_31"/></StgValue>
</operation>

<operation id="2132" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:633 %tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sdiv_ln70_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="2133" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:634 %tmp_32 = partselect i16 @_ssdm_op_PartSelect.i16.i40.i32.i32, i40 %sdiv_ln70_31, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2134" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:635 %icmp_ln70_62 = icmp_ne  i16 %tmp_32, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln70_62"/></StgValue>
</operation>

<operation id="2135" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_67_5.split:636 %icmp_ln70_63 = icmp_ne  i16 %tmp_32, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln70_63"/></StgValue>
</operation>

<operation id="2136" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:637 %or_ln70_93 = or i1 %tmp_145, i1 %icmp_ln70_63

]]></Node>
<StgValue><ssdm name="or_ln70_93"/></StgValue>
</operation>

<operation id="2137" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:638 %xor_ln70_62 = xor i1 %tmp_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_62"/></StgValue>
</operation>

<operation id="2138" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:639 %and_ln70_62 = and i1 %or_ln70_93, i1 %xor_ln70_62

]]></Node>
<StgValue><ssdm name="and_ln70_62"/></StgValue>
</operation>

<operation id="2139" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:640 %xor_ln70_63 = xor i1 %tmp_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln70_63"/></StgValue>
</operation>

<operation id="2140" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:641 %or_ln70_94 = or i1 %icmp_ln70_62, i1 %xor_ln70_63

]]></Node>
<StgValue><ssdm name="or_ln70_94"/></StgValue>
</operation>

<operation id="2141" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:642 %and_ln70_63 = and i1 %or_ln70_94, i1 %tmp_144

]]></Node>
<StgValue><ssdm name="and_ln70_63"/></StgValue>
</operation>

<operation id="2142" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:643 %select_ln70_62 = select i1 %and_ln70_62, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln70_62"/></StgValue>
</operation>

<operation id="2143" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_67_5.split:644 %or_ln70_95 = or i1 %and_ln70_62, i1 %and_ln70_63

]]></Node>
<StgValue><ssdm name="or_ln70_95"/></StgValue>
</operation>

<operation id="2144" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
VITIS_LOOP_67_5.split:645 %select_ln70_63 = select i1 %or_ln70_95, i24 %select_ln70_62, i24 %trunc_ln70_31

]]></Node>
<StgValue><ssdm name="select_ln70_63"/></StgValue>
</operation>

<operation id="2145" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:646 %store_ln70 = store i24 %select_ln70_1, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2146" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:647 %store_ln70 = store i24 %select_ln70_3, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2147" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:648 %store_ln70 = store i24 %select_ln70_5, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2148" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:649 %store_ln70 = store i24 %select_ln70_7, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2149" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:650 %store_ln70 = store i24 %select_ln70_9, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2150" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:651 %store_ln70 = store i24 %select_ln70_11, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2151" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:652 %store_ln70 = store i24 %select_ln70_13, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2152" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:653 %store_ln70 = store i24 %select_ln70_15, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2153" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:654 %store_ln70 = store i24 %select_ln70_17, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2154" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:655 %store_ln70 = store i24 %select_ln70_19, i9 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2155" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:656 %store_ln70 = store i24 %select_ln70_21, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2156" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:657 %store_ln70 = store i24 %select_ln70_23, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_79

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2157" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:658 %store_ln70 = store i24 %select_ln70_25, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_80

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2158" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:659 %store_ln70 = store i24 %select_ln70_27, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_81

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2159" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:660 %store_ln70 = store i24 %select_ln70_29, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_82

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2160" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:661 %store_ln70 = store i24 %select_ln70_31, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_83

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2161" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:662 %store_ln70 = store i24 %select_ln70_33, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_84

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2162" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:663 %store_ln70 = store i24 %select_ln70_35, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_85

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2163" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:664 %store_ln70 = store i24 %select_ln70_37, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_86

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2164" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:665 %store_ln70 = store i24 %select_ln70_39, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_87

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2165" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:666 %store_ln70 = store i24 %select_ln70_41, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_88

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2166" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:667 %store_ln70 = store i24 %select_ln70_43, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_89

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2167" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:668 %store_ln70 = store i24 %select_ln70_45, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_90

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2168" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:669 %store_ln70 = store i24 %select_ln70_47, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_91

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2169" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:670 %store_ln70 = store i24 %select_ln70_49, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_92

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2170" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:671 %store_ln70 = store i24 %select_ln70_51, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_93

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2171" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:672 %store_ln70 = store i24 %select_ln70_53, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_94

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2172" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:673 %store_ln70 = store i24 %select_ln70_55, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_95

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2173" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:674 %store_ln70 = store i24 %select_ln70_57, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_96

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2174" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:675 %store_ln70 = store i24 %select_ln70_59, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_97

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2175" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:676 %store_ln70 = store i24 %select_ln70_61, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_98

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2176" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="24" op_1_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:677 %store_ln70 = store i24 %select_ln70_63, i9 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_99

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="2177" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:680 %br_ln64 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
