#ifndef _CMNANA_SWFABRIC_MSG_H_
#define _CMNANA_SWFABRIC_MSG_H_

// ******************************************************************************
// ------------------------------------------------------------------------------
//                               INTEL CONFIDENTIAL
// ------------------------------------------------------------------------------
//    Copyright (c) 2018 - 2024 Intel Corporation
//
//    This software and the related documents are Intel copyrighted materials,
//    and your use of them is governed by the express license under which they
//    were provided to you ("License").
//    Unless the License provides otherwise, you may not use, modify, copy, publish,
//    distribute, disclose or transmit this software or the related documents
//    without Intel's prior written permission.
//
//    This software and the related documents are provided as is, with no express or
//    implied warranties, other than those that are expressly stated in the License.
// ------------------------------------------------------------------------------
//
//    DO NOT EDIT THIS FILE !!!
//
//    This file has been automatically generated by OneSource
//
// ******************************************************************************

#ifndef __KERNEL__
#include <stdint.h>
#endif // __KERNEL__
// ******************************************* Base address macros

#define DLNK_JESD0_PHY_PMA0_CMNANA_SWFABRIC_BASE  ( 0x060208c0 )
#define DLNK_JESD1_PHY_PMA0_CMNANA_SWFABRIC_BASE  ( 0x068208c0 )
#define DLNK_JESD2_PHY_PMA0_CMNANA_SWFABRIC_BASE  ( 0x070208c0 )
#define DLNK_JESD3_PHY_PMA0_CMNANA_SWFABRIC_BASE  ( 0x078208c0 )

// ******************************************* /Base address macros


// ******************************************* Register offset macros

#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_OFFSET ( 0x00000000U )
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_OFFSET ( 0x00000004U )
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_OFFSET ( 0x00000008U )
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_OFFSET ( 0x0000000cU )
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_OFFSET ( 0x00000010U )
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_OFFSET ( 0x00000014U )

// ******************************************* /Register offset macros


// ******************************************* AddressSpace macros
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_OFFSET ) ))
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_OFFSET ) ))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_OFFSET ) ))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_OFFSET ) ))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_OFFSET ) ))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_ADR(_BASE) (( ( _BASE ) + ( CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_OFFSET ) ))

// ******************************************* /Address Space

//************************************************ RegisterStructs


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNREG_CTRL1 register description at address offset 0x0
  *
  * Register default value:        0x00020002
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnreg_ctrl1
  * cmnreg_ctrl1
  */

typedef union {
  struct {
    uint32_t SWFABRIC0_BLEED_TUNE : 3;
    ///< control to tune a bleeding current value<2:0> = 111: highest bleed
    ///< current<2:0> = 000: lowest bleed current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2"
    uint32_t REG_SWFABRIC0_PD_B : 1;
    ///< enable regulator
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t SWFABRIC0_STG1_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t SWFABRIC0_STG2_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t SWFABRIC0_DCMON_SEL : 3;
    ///< dcmon select bits,
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t SWFABRIC0_DCMON_EN : 1;
    ///< dcmon enabled
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t SWFABRIC1_BLEED_TUNE : 3;
    ///< control to tune a bleeding current value<2:0> = 111: highest bleed
    ///< current<2:0> = 000: lowest bleed current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x2"
    uint32_t REG_SWFABRIC1_PD_B : 1;
    ///< enable regulator
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t SWFABRIC1_STG1_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t SWFABRIC1_STG2_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t SWFABRIC1_DCMON_SEL : 3;
    ///< dcmon select bits,
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t SWFABRIC1_DCMON_EN : 1;
    ///< dcmon enabled
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnreg_ctrl1_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_DEFAULT (0x00020002U)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_RD_MASK (0x03ff03ffU)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_WR_MASK (0x03ff03ffU)


///< control to tune a bleeding current value<2:0> = 111: highest bleed
///< current<2:0> = 000: lowest bleed current
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_BLEED_TUNE_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_BLEED_TUNE_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_BLEED_TUNE_BF_MSK (0x00000007)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_BLEED_TUNE_BF_DEF (0x00000002)

///< enable regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_PD_B_BF_OFF ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_PD_B_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_PD_B_BF_MSK (0x00000008)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_PD_B_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG1_BYP_EN_BF_OFF ( 4)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG1_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG1_BYP_EN_BF_MSK (0x00000010)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG1_BYP_EN_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG2_BYP_EN_BF_OFF ( 5)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG2_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG2_BYP_EN_BF_MSK (0x00000020)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_STG2_BYP_EN_BF_DEF (0x00000000)

///< dcmon select bits,
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_SEL_BF_OFF ( 6)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_SEL_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_SEL_BF_MSK (0x000001C0)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_SEL_BF_DEF (0x00000000)

///< dcmon enabled
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_EN_BF_OFF ( 9)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_EN_BF_MSK (0x00000200)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC0_DCMON_EN_BF_DEF (0x00000000)

///< control to tune a bleeding current value<2:0> = 111: highest bleed
///< current<2:0> = 000: lowest bleed current
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_BLEED_TUNE_BF_OFF (16)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_BLEED_TUNE_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_BLEED_TUNE_BF_MSK (0x00070000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_BLEED_TUNE_BF_DEF (0x00020000)

///< enable regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_PD_B_BF_OFF (19)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_PD_B_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_PD_B_BF_MSK (0x00080000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_PD_B_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG1_BYP_EN_BF_OFF (20)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG1_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG1_BYP_EN_BF_MSK (0x00100000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG1_BYP_EN_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG2_BYP_EN_BF_OFF (21)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG2_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG2_BYP_EN_BF_MSK (0x00200000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_STG2_BYP_EN_BF_DEF (0x00000000)

///< dcmon select bits,
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_SEL_BF_OFF (22)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_SEL_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_SEL_BF_MSK (0x01C00000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_SEL_BF_DEF (0x00000000)

///< dcmon enabled
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_EN_BF_OFF (25)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_EN_BF_MSK (0x02000000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_SWFABRIC1_DCMON_EN_BF_DEF (0x00000000)


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNREG_CTRL2 register description at address offset 0x4
  *
  * Register default value:        0x00020002
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnreg_ctrl2
  * cmnreg_ctrl2
  */

typedef union {
  struct {
    uint32_t SWFABRIC2_BLEED_TUNE : 3;
    ///< control to tune a bleeding current value<2:0> = 111: highest bleed
    ///< current<2:0> = 000: lowest bleed current
    ///< AccessType="RW" BitOffset="0" ResetValue="0x2"
    uint32_t REG_SWFABRIC2_PD_B : 1;
    ///< enable regulator
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t SWFABRIC2_STG1_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t SWFABRIC2_STG2_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t SWFABRIC2_DCMON_SEL : 3;
    ///< dcmon select bits,
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t SWFABRIC2_DCMON_EN : 1;
    ///< dcmon enabled
    ///< AccessType="RW" BitOffset="9" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="10" ResetValue="None"
    uint32_t SWFABRIC3_BLEED_TUNE : 3;
    ///< control to tune a bleeding current value<2:0> = 111: highest bleed
    ///< current<2:0> = 000: lowest bleed current
    ///< AccessType="RW" BitOffset="16" ResetValue="0x2"
    uint32_t REG_SWFABRIC3_PD_B : 1;
    ///< enable regulator
    ///< AccessType="RW" BitOffset="19" ResetValue="0x0"
    uint32_t SWFABRIC3_STG1_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t SWFABRIC3_STG2_BYP_EN : 1;
    ///< bypass regulator
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t SWFABRIC3_DCMON_SEL : 3;
    ///< dcmon select bits,
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t SWFABRIC3_DCMON_EN : 1;
    ///< dcmon enabled
    ///< AccessType="RW" BitOffset="25" ResetValue="0x0"
    uint32_t  : 6;
    ///< Reserved
    ///< AccessType="RO" BitOffset="26" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnreg_ctrl2_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_DEFAULT (0x00020002U)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_RD_MASK (0x03ff03ffU)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_WR_MASK (0x03ff03ffU)


///< control to tune a bleeding current value<2:0> = 111: highest bleed
///< current<2:0> = 000: lowest bleed current
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_BLEED_TUNE_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_BLEED_TUNE_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_BLEED_TUNE_BF_MSK (0x00000007)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_BLEED_TUNE_BF_DEF (0x00000002)

///< enable regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_PD_B_BF_OFF ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_PD_B_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_PD_B_BF_MSK (0x00000008)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_PD_B_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG1_BYP_EN_BF_OFF ( 4)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG1_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG1_BYP_EN_BF_MSK (0x00000010)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG1_BYP_EN_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG2_BYP_EN_BF_OFF ( 5)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG2_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG2_BYP_EN_BF_MSK (0x00000020)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_STG2_BYP_EN_BF_DEF (0x00000000)

///< dcmon select bits,
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_SEL_BF_OFF ( 6)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_SEL_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_SEL_BF_MSK (0x000001C0)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_SEL_BF_DEF (0x00000000)

///< dcmon enabled
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_EN_BF_OFF ( 9)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_EN_BF_MSK (0x00000200)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC2_DCMON_EN_BF_DEF (0x00000000)

///< control to tune a bleeding current value<2:0> = 111: highest bleed
///< current<2:0> = 000: lowest bleed current
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_BLEED_TUNE_BF_OFF (16)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_BLEED_TUNE_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_BLEED_TUNE_BF_MSK (0x00070000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_BLEED_TUNE_BF_DEF (0x00020000)

///< enable regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_PD_B_BF_OFF (19)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_PD_B_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_PD_B_BF_MSK (0x00080000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_PD_B_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG1_BYP_EN_BF_OFF (20)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG1_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG1_BYP_EN_BF_MSK (0x00100000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG1_BYP_EN_BF_DEF (0x00000000)

///< bypass regulator
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG2_BYP_EN_BF_OFF (21)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG2_BYP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG2_BYP_EN_BF_MSK (0x00200000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_STG2_BYP_EN_BF_DEF (0x00000000)

///< dcmon select bits,
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_SEL_BF_OFF (22)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_SEL_BF_WID ( 3)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_SEL_BF_MSK (0x01C00000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_SEL_BF_DEF (0x00000000)

///< dcmon enabled
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_EN_BF_OFF (25)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_EN_BF_MSK (0x02000000)
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_SWFABRIC3_DCMON_EN_BF_DEF (0x00000000)


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNSWFABRIC_CTRL0 register description at address offset 0x8
  *
  * Register default value:        0x00000000
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnswfabric_ctrl0
  * cmnswfabric_ctrl0
  */

typedef union {
  struct {
    uint32_t SWFABRIC0_INPUT_SEL : 4;
    ///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
    ///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
    ///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SWFABRIC0_BOT_EN : 1;
    ///< bot ref clock enabled
    ///< AccessType="RW" BitOffset="4" ResetValue="0x0"
    uint32_t SWFABRIC0_LEFT_EN : 1;
    ///< left ref clock enabled
    ///< AccessType="RW" BitOffset="5" ResetValue="0x0"
    uint32_t SWFABRIC0_RIGHT_EN : 1;
    ///< right ref clock enabled
    ///< AccessType="RW" BitOffset="6" ResetValue="0x0"
    uint32_t SWFABRIC0_TOP_EN : 1;
    ///< top ref clock enabled
    ///< AccessType="RW" BitOffset="7" ResetValue="0x0"
    uint32_t SWFABRIC1_INPUT_SEL : 4;
    ///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
    ///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
    ///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
    ///< AccessType="RW" BitOffset="8" ResetValue="0x0"
    uint32_t SWFABRIC1_BOT_EN : 1;
    ///< bot ref clock enabled
    ///< AccessType="RW" BitOffset="12" ResetValue="0x0"
    uint32_t SWFABRIC1_LEFT_EN : 1;
    ///< left ref clock enabled
    ///< AccessType="RW" BitOffset="13" ResetValue="0x0"
    uint32_t SWFABRIC1_RIGHT_EN : 1;
    ///< right ref clock enabled
    ///< AccessType="RW" BitOffset="14" ResetValue="0x0"
    uint32_t SWFABRIC1_TOP_EN : 1;
    ///< top ref clock enabled
    ///< AccessType="RW" BitOffset="15" ResetValue="0x0"
    uint32_t SWFABRIC2_INPUT_SEL : 4;
    ///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
    ///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
    ///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
    ///< AccessType="RW" BitOffset="16" ResetValue="0x0"
    uint32_t SWFABRIC2_BOT_EN : 1;
    ///< bot ref clock enabled
    ///< AccessType="RW" BitOffset="20" ResetValue="0x0"
    uint32_t SWFABRIC2_LEFT_EN : 1;
    ///< left ref clock enabled
    ///< AccessType="RW" BitOffset="21" ResetValue="0x0"
    uint32_t SWFABRIC2_RIGHT_EN : 1;
    ///< right ref clock enabled
    ///< AccessType="RW" BitOffset="22" ResetValue="0x0"
    uint32_t SWFABRIC2_TOP_EN : 1;
    ///< top ref clock enabled
    ///< AccessType="RW" BitOffset="23" ResetValue="0x0"
    uint32_t SWFABRIC3_INPUT_SEL : 4;
    ///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
    ///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
    ///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
    ///< AccessType="RW" BitOffset="24" ResetValue="0x0"
    uint32_t SWFABRIC3_BOT_EN : 1;
    ///< bot ref clock enabled
    ///< AccessType="RW" BitOffset="28" ResetValue="0x0"
    uint32_t SWFABRIC3_LEFT_EN : 1;
    ///< left ref clock enabled
    ///< AccessType="RW" BitOffset="29" ResetValue="0x0"
    uint32_t SWFABRIC3_RIGHT_EN : 1;
    ///< right ref clock enabled
    ///< AccessType="RW" BitOffset="30" ResetValue="0x0"
    uint32_t SWFABRIC3_TOP_EN : 1;
    ///< top ref clock enabled
    ///< AccessType="RW" BitOffset="31" ResetValue="0x0"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnswfabric_ctrl0_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_DEFAULT (0x00000000U)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_RD_MASK (0xffffffffU)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_WR_MASK (0xffffffffU)


///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_INPUT_SEL_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_INPUT_SEL_BF_WID ( 4)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_INPUT_SEL_BF_MSK (0x0000000F)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_INPUT_SEL_BF_DEF (0x00000000)

///< bot ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_BOT_EN_BF_OFF ( 4)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_BOT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_BOT_EN_BF_MSK (0x00000010)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_BOT_EN_BF_DEF (0x00000000)

///< left ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_LEFT_EN_BF_OFF ( 5)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_LEFT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_LEFT_EN_BF_MSK (0x00000020)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_LEFT_EN_BF_DEF (0x00000000)

///< right ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_RIGHT_EN_BF_OFF ( 6)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_RIGHT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_RIGHT_EN_BF_MSK (0x00000040)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_RIGHT_EN_BF_DEF (0x00000000)

///< top ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_TOP_EN_BF_OFF ( 7)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_TOP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_TOP_EN_BF_MSK (0x00000080)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC0_TOP_EN_BF_DEF (0x00000000)

///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_INPUT_SEL_BF_OFF ( 8)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_INPUT_SEL_BF_WID ( 4)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_INPUT_SEL_BF_MSK (0x00000F00)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_INPUT_SEL_BF_DEF (0x00000000)

///< bot ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_BOT_EN_BF_OFF (12)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_BOT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_BOT_EN_BF_MSK (0x00001000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_BOT_EN_BF_DEF (0x00000000)

///< left ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_LEFT_EN_BF_OFF (13)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_LEFT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_LEFT_EN_BF_MSK (0x00002000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_LEFT_EN_BF_DEF (0x00000000)

///< right ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_RIGHT_EN_BF_OFF (14)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_RIGHT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_RIGHT_EN_BF_MSK (0x00004000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_RIGHT_EN_BF_DEF (0x00000000)

///< top ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_TOP_EN_BF_OFF (15)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_TOP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_TOP_EN_BF_MSK (0x00008000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC1_TOP_EN_BF_DEF (0x00000000)

///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_INPUT_SEL_BF_OFF (16)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_INPUT_SEL_BF_WID ( 4)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_INPUT_SEL_BF_MSK (0x000F0000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_INPUT_SEL_BF_DEF (0x00000000)

///< bot ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_BOT_EN_BF_OFF (20)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_BOT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_BOT_EN_BF_MSK (0x00100000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_BOT_EN_BF_DEF (0x00000000)

///< left ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_LEFT_EN_BF_OFF (21)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_LEFT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_LEFT_EN_BF_MSK (0x00200000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_LEFT_EN_BF_DEF (0x00000000)

///< right ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_RIGHT_EN_BF_OFF (22)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_RIGHT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_RIGHT_EN_BF_MSK (0x00400000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_RIGHT_EN_BF_DEF (0x00000000)

///< top ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_TOP_EN_BF_OFF (23)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_TOP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_TOP_EN_BF_MSK (0x00800000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC2_TOP_EN_BF_DEF (0x00000000)

///< Input selection for 9 of ref clocks0000: vss0001: iock_ref_left0010:
///< iock_ref_right0011: iock_ref_top0100: iock_ref_bot0101: ick_plla_div0110:
///< ick_pllb_div0111: ick_refbuf0_hs1000: ick_refbuf1_hs1001: ick_rxdco_div
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_INPUT_SEL_BF_OFF (24)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_INPUT_SEL_BF_WID ( 4)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_INPUT_SEL_BF_MSK (0x0F000000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_INPUT_SEL_BF_DEF (0x00000000)

///< bot ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_BOT_EN_BF_OFF (28)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_BOT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_BOT_EN_BF_MSK (0x10000000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_BOT_EN_BF_DEF (0x00000000)

///< left ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_LEFT_EN_BF_OFF (29)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_LEFT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_LEFT_EN_BF_MSK (0x20000000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_LEFT_EN_BF_DEF (0x00000000)

///< right ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_RIGHT_EN_BF_OFF (30)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_RIGHT_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_RIGHT_EN_BF_MSK (0x40000000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_RIGHT_EN_BF_DEF (0x00000000)

///< top ref clock enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_TOP_EN_BF_OFF (31)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_TOP_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_TOP_EN_BF_MSK (0x80000000)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_SWFABRIC3_TOP_EN_BF_DEF (0x00000000)


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNSWFABRIC_CTRL1 register description at address offset 0xc
  *
  * Register default value:        0x00000000
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnswfabric_ctrl1
  * cmnswfabric_ctrl1
  */

typedef union {
  struct {
    uint32_t SWFABRIC0_TO_REFCKSEL_EN : 1;
    ///< refck to refck_sel enabled
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SWFABRIC1_TO_REFCKSEL_EN : 1;
    ///< refck to refck_sel enabled
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t SWFABRIC2_TO_REFCKSEL_EN : 1;
    ///< refck to refck_sel enabled
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t SWFABRIC3_TO_REFCKSEL_EN : 1;
    ///< refck to refck_sel enabled
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t  : 28;
    ///< Reserved
    ///< AccessType="RO" BitOffset="4" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnswfabric_ctrl1_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_DEFAULT (0x00000000U)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_RD_MASK (0x0000000fU)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_WR_MASK (0x0000000fU)


///< refck to refck_sel enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC0_TO_REFCKSEL_EN_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC0_TO_REFCKSEL_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC0_TO_REFCKSEL_EN_BF_MSK (0x00000001)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC0_TO_REFCKSEL_EN_BF_DEF (0x00000000)

///< refck to refck_sel enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC1_TO_REFCKSEL_EN_BF_OFF ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC1_TO_REFCKSEL_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC1_TO_REFCKSEL_EN_BF_MSK (0x00000002)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC1_TO_REFCKSEL_EN_BF_DEF (0x00000000)

///< refck to refck_sel enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC2_TO_REFCKSEL_EN_BF_OFF ( 2)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC2_TO_REFCKSEL_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC2_TO_REFCKSEL_EN_BF_MSK (0x00000004)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC2_TO_REFCKSEL_EN_BF_DEF (0x00000000)

///< refck to refck_sel enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC3_TO_REFCKSEL_EN_BF_OFF ( 3)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC3_TO_REFCKSEL_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC3_TO_REFCKSEL_EN_BF_MSK (0x00000008)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_SWFABRIC3_TO_REFCKSEL_EN_BF_DEF (0x00000000)


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNSWFABRIC_DFX0 register description at address offset 0x10
  *
  * Register default value:        0x00000000
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnswfabric_dfx0
  * cmnswfabric_dfx0
  */

typedef union {
  struct {
    uint32_t SWFABRIC0_HSMON_EN : 1;
    ///< 1: hsmon enabled
    ///< AccessType="RW" BitOffset="0" ResetValue="0x0"
    uint32_t SWFABRIC1_HSMON_EN : 1;
    ///< 1: hsmon enabled
    ///< AccessType="RW" BitOffset="1" ResetValue="0x0"
    uint32_t SWFABRIC2_HSMON_EN : 1;
    ///< 1: hsmon enabled
    ///< AccessType="RW" BitOffset="2" ResetValue="0x0"
    uint32_t SWFABRIC3_HSMON_EN : 1;
    ///< 1: hsmon enabled
    ///< AccessType="RW" BitOffset="3" ResetValue="0x0"
    uint32_t  : 28;
    ///< Reserved
    ///< AccessType="RO" BitOffset="4" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnswfabric_dfx0_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_DEFAULT (0x00000000U)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_RD_MASK (0x0000000fU)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_WR_MASK (0x0000000fU)


///< 1: hsmon enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC0_HSMON_EN_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC0_HSMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC0_HSMON_EN_BF_MSK (0x00000001)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC0_HSMON_EN_BF_DEF (0x00000000)

///< 1: hsmon enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC1_HSMON_EN_BF_OFF ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC1_HSMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC1_HSMON_EN_BF_MSK (0x00000002)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC1_HSMON_EN_BF_DEF (0x00000000)

///< 1: hsmon enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC2_HSMON_EN_BF_OFF ( 2)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC2_HSMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC2_HSMON_EN_BF_MSK (0x00000004)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC2_HSMON_EN_BF_DEF (0x00000000)

///< 1: hsmon enabled
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC3_HSMON_EN_BF_OFF ( 3)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC3_HSMON_EN_BF_WID ( 1)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC3_HSMON_EN_BF_MSK (0x00000008)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_SWFABRIC3_HSMON_EN_BF_DEF (0x00000000)


/** @brief CMNANA_SWFABRIC_REGS_MSG_CMNANA_SWFABRIC_REGS_CMNSWFABRIC_SPARE0 register description at address offset 0x14
  *
  * Register default value:        0x0000E000
  * Register full path in IP: CMNANA_SWFABRIC_regs_MSG/CMNANA_SWFABRIC_regs/cmnswfabric_spare0
  * cmnswfabric_spare0
  */

typedef union {
  struct {
    uint32_t CMN_SWFABRIC_SPARE : 16;
    ///< ---
    ///< AccessType="RW" BitOffset="0" ResetValue="0xE000"
    uint32_t  : 16;
    ///< Reserved
    ///< AccessType="RO" BitOffset="16" ResetValue="None"
  } ;
  uint32_t value;
} cmnana_swfabric_msg_cmnswfabric_spare0_reg_t;

#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_DEFAULT (0x0000e000U)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_RD_MASK (0x0000ffffU)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_WR_MASK (0x0000ffffU)


#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_CMN_SWFABRIC_SPARE_BF_OFF ( 0)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_CMN_SWFABRIC_SPARE_BF_WID (16)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_CMN_SWFABRIC_SPARE_BF_MSK (0x0000FFFF)
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_CMN_SWFABRIC_SPARE_BF_DEF (0x0000E000)

//************************************************ /RegisterStructs


// ******************************************* Register pointer macros

#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_REG(_BASE) ((cmnana_swfabric_msg_cmnreg_ctrl1_reg_t*) CMNANA_SWFABRIC_MSG_CMNREG_CTRL1_ADR(_BASE))
#define CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_REG(_BASE) ((cmnana_swfabric_msg_cmnreg_ctrl2_reg_t*) CMNANA_SWFABRIC_MSG_CMNREG_CTRL2_ADR(_BASE))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_REG(_BASE) ((cmnana_swfabric_msg_cmnswfabric_ctrl0_reg_t*) CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL0_ADR(_BASE))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_REG(_BASE) ((cmnana_swfabric_msg_cmnswfabric_ctrl1_reg_t*) CMNANA_SWFABRIC_MSG_CMNSWFABRIC_CTRL1_ADR(_BASE))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_REG(_BASE) ((cmnana_swfabric_msg_cmnswfabric_dfx0_reg_t*) CMNANA_SWFABRIC_MSG_CMNSWFABRIC_DFX0_ADR(_BASE))
#define CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_REG(_BASE) ((cmnana_swfabric_msg_cmnswfabric_spare0_reg_t*) CMNANA_SWFABRIC_MSG_CMNSWFABRIC_SPARE0_ADR(_BASE))

// ******************************************* /Register pointer macros


// ******************************************* AddressSpace struct
typedef struct
{
    cmnana_swfabric_msg_cmnreg_ctrl1_reg_t CMNREG_CTRL1; /*< Address offset = 0x0 */
    cmnana_swfabric_msg_cmnreg_ctrl2_reg_t CMNREG_CTRL2; /*< Address offset = 0x4 */
    cmnana_swfabric_msg_cmnswfabric_ctrl0_reg_t CMNSWFABRIC_CTRL0; /*< Address offset = 0x8 */
    cmnana_swfabric_msg_cmnswfabric_ctrl1_reg_t CMNSWFABRIC_CTRL1; /*< Address offset = 0xc */
    cmnana_swfabric_msg_cmnswfabric_dfx0_reg_t CMNSWFABRIC_DFX0; /*< Address offset = 0x10 */
    cmnana_swfabric_msg_cmnswfabric_spare0_reg_t CMNSWFABRIC_SPARE0; /*< Address offset = 0x14 */
} cmnana_swfabric_msg_t;     // size: 0x0018

// AddressSpace struct pointer
//
#define DLNK_JESD0_PHY_PMA0_CMNANA_SWFABRIC  ((cmnana_swfabric_msg_t*) DLNK_JESD0_PHY_PMA0_CMNANA_SWFABRIC_BASE)
#define DLNK_JESD1_PHY_PMA0_CMNANA_SWFABRIC  ((cmnana_swfabric_msg_t*) DLNK_JESD1_PHY_PMA0_CMNANA_SWFABRIC_BASE)
#define DLNK_JESD2_PHY_PMA0_CMNANA_SWFABRIC  ((cmnana_swfabric_msg_t*) DLNK_JESD2_PHY_PMA0_CMNANA_SWFABRIC_BASE)
#define DLNK_JESD3_PHY_PMA0_CMNANA_SWFABRIC  ((cmnana_swfabric_msg_t*) DLNK_JESD3_PHY_PMA0_CMNANA_SWFABRIC_BASE)

// ******************************************* /Address Space

#endif      // _CMNANA_SWFABRIC_MSG_H_

