
EWS_RFM73_CHAT_EXAMPLE.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d8  00800100  000006d0  00000764  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006d0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000041  008001d8  008001d8  0000083c  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  0000083c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000199  00000000  00000000  0000085c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008b4  00000000  00000000  000009f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000282  00000000  00000000  000012a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000830  00000000  00000000  0000152b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000120  00000000  00000000  00001d5c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000288  00000000  00000000  00001e7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000426  00000000  00000000  00002104  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000018  00000000  00000000  0000252a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 df 02 	jmp	0x5be	; 0x5be <__vector_18>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e0 ed       	ldi	r30, 0xD0	; 208
  7c:	f6 e0       	ldi	r31, 0x06	; 6
  7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
  84:	a8 3d       	cpi	r26, 0xD8	; 216
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
  8a:	12 e0       	ldi	r17, 0x02	; 2
  8c:	a8 ed       	ldi	r26, 0xD8	; 216
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a9 31       	cpi	r26, 0x19	; 25
  96:	b1 07       	cpc	r27, r17
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 2e 03 	call	0x65c	; 0x65c <main>
  9e:	0c 94 66 03 	jmp	0x6cc	; 0x6cc <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <SPI_RW>:
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  a6:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  a8:	0d b4       	in	r0, 0x2d	; 45
  aa:	07 fe       	sbrs	r0, 7
  ac:	fd cf       	rjmp	.-6      	; 0xa8 <SPI_RW+0x2>
	return SPDR;					// return value in SPI Data Register
  ae:	8e b5       	in	r24, 0x2e	; 46
}  
  b0:	08 95       	ret

000000b2 <SPI_Write_Reg>:
Description:                                                
	Writes value 'value' to register 'reg'              
 **************************************************/        
void SPI_Write_Reg(uint8_t reg, uint8_t value)                 
{
	cbi(PORTB,CSN);     // CSN low, init SPI transaction
  b2:	2a 98       	cbi	0x05, 2	; 5
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  b4:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  b6:	0d b4       	in	r0, 0x2d	; 45
  b8:	07 fe       	sbrs	r0, 7
  ba:	fd cf       	rjmp	.-6      	; 0xb6 <SPI_Write_Reg+0x4>
	return SPDR;					// return value in SPI Data Register
  bc:	8e b5       	in	r24, 0x2e	; 46
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  be:	6e bd       	out	0x2e, r22	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  c0:	0d b4       	in	r0, 0x2d	; 45
  c2:	07 fe       	sbrs	r0, 7
  c4:	fd cf       	rjmp	.-6      	; 0xc0 <SPI_Write_Reg+0xe>
	return SPDR;					// return value in SPI Data Register
  c6:	8e b5       	in	r24, 0x2e	; 46
void SPI_Write_Reg(uint8_t reg, uint8_t value)                 
{
	cbi(PORTB,CSN);     // CSN low, init SPI transaction
	SPI_RW(reg);     	// select register
	SPI_RW(value);      // ..and write value to it..
	sbi(PORTB,CSN);     // CSN high again
  c8:	2a 9a       	sbi	0x05, 2	; 5
}                                                         
  ca:	08 95       	ret

000000cc <SPI_Read_Reg>:
	Read one uint8_t from BK2421 register, 'reg'           
 **************************************************/        
uint8_t SPI_Read_Reg(uint8_t reg)                               
{                                                           
	uint8_t value;
	cbi(PORTB,CSN);      	// CSN low, initialize SPI communication...
  cc:	2a 98       	cbi	0x05, 2	; 5
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  ce:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  d0:	0d b4       	in	r0, 0x2d	; 45
  d2:	07 fe       	sbrs	r0, 7
  d4:	fd cf       	rjmp	.-6      	; 0xd0 <SPI_Read_Reg+0x4>
	return SPDR;					// return value in SPI Data Register
  d6:	8e b5       	in	r24, 0x2e	; 46
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  d8:	1e bc       	out	0x2e, r1	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  da:	0d b4       	in	r0, 0x2d	; 45
  dc:	07 fe       	sbrs	r0, 7
  de:	fd cf       	rjmp	.-6      	; 0xda <SPI_Read_Reg+0xe>
	return SPDR;					// return value in SPI Data Register
  e0:	8e b5       	in	r24, 0x2e	; 46
{                                                           
	uint8_t value;
	cbi(PORTB,CSN);      	// CSN low, initialize SPI communication...
	SPI_RW(reg);            // Select register to read from..
	value = SPI_RW(0);    	// ..then read register value
	sbi(PORTB,CSN);         // CSN high, terminate SPI communication
  e2:	2a 9a       	sbi	0x05, 2	; 5

	return(value);        	// return register value
}                                                           
  e4:	08 95       	ret

000000e6 <SPI_Read_Buf>:
 **************************************************/        
void SPI_Read_Buf(uint8_t reg, uint8_t *pBuf, uint8_t length)     
{                                                           
	uint8_t status,byte_ctr;                              
                                                            
	cbi(PORTB,CSN);                    	// Set CSN l
  e6:	2a 98       	cbi	0x05, 2	; 5
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  e8:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  ea:	0d b4       	in	r0, 0x2d	; 45
  ec:	07 fe       	sbrs	r0, 7
  ee:	fd cf       	rjmp	.-6      	; 0xea <SPI_Read_Buf+0x4>
	return SPDR;					// return value in SPI Data Register
  f0:	8e b5       	in	r24, 0x2e	; 46
  f2:	fb 01       	movw	r30, r22
  f4:	90 e0       	ldi	r25, 0x00	; 0
  f6:	07 c0       	rjmp	.+14     	; 0x106 <SPI_Read_Buf+0x20>
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
  f8:	1e bc       	out	0x2e, r1	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
  fa:	0d b4       	in	r0, 0x2d	; 45
  fc:	07 fe       	sbrs	r0, 7
  fe:	fd cf       	rjmp	.-6      	; 0xfa <SPI_Read_Buf+0x14>
	return SPDR;					// return value in SPI Data Register
 100:	8e b5       	in	r24, 0x2e	; 46
                                                            
	cbi(PORTB,CSN);                    	// Set CSN l
	status = SPI_RW(reg);       		// Select register to write, and read status uint8_t
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
		pBuf[byte_ctr] = SPI_RW(0);    	// Perform SPI_RW to read uint8_t from RFM73 
 102:	81 93       	st	Z+, r24
	uint8_t status,byte_ctr;                              
                                                            
	cbi(PORTB,CSN);                    	// Set CSN l
	status = SPI_RW(reg);       		// Select register to write, and read status uint8_t
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 104:	9f 5f       	subi	r25, 0xFF	; 255
 106:	94 17       	cp	r25, r20
 108:	b8 f3       	brcs	.-18     	; 0xf8 <SPI_Read_Buf+0x12>
		pBuf[byte_ctr] = SPI_RW(0);    	// Perform SPI_RW to read uint8_t from RFM73 
                                                            
	sbi(PORTB,CSN);                  	// Set CSN high again
 10a:	2a 9a       	sbi	0x05, 2	; 5
               
}                                                           
 10c:	08 95       	ret

0000010e <SPI_Write_Buf>:
 **************************************************/        
void SPI_Write_Buf(uint8_t reg, uint8_t *pBuf, uint8_t length)    
{                                                           
	uint8_t byte_ctr;                              
                                                            
	cbi(PORTB,CSN);           	// Set CSN low, init SPI tranaction
 10e:	2a 98       	cbi	0x05, 2	; 5
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
 110:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
 112:	0d b4       	in	r0, 0x2d	; 45
 114:	07 fe       	sbrs	r0, 7
 116:	fd cf       	rjmp	.-6      	; 0x112 <SPI_Write_Buf+0x4>
	return SPDR;					// return value in SPI Data Register
 118:	8e b5       	in	r24, 0x2e	; 46
 11a:	fb 01       	movw	r30, r22
 11c:	07 c0       	rjmp	.+14     	; 0x12c <SPI_Write_Buf+0x1e>
	uint8_t byte_ctr;                              
                                                            
	cbi(PORTB,CSN);           	// Set CSN low, init SPI tranaction
	SPI_RW(reg);    			// Select register to write to and read status uint8_t
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all uint8_t in buffer(*pBuf) 
		SPI_RW(*pBuf++);                                    
 11e:	80 81       	ld	r24, Z
	return(value);           		  // return read uint8_t
}*/

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
 120:	8e bd       	out	0x2e, r24	; 46
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
 122:	0d b4       	in	r0, 0x2d	; 45
 124:	07 fe       	sbrs	r0, 7
 126:	fd cf       	rjmp	.-6      	; 0x122 <SPI_Write_Buf+0x14>
	uint8_t byte_ctr;                              
                                                            
	cbi(PORTB,CSN);           	// Set CSN low, init SPI tranaction
	SPI_RW(reg);    			// Select register to write to and read status uint8_t
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all uint8_t in buffer(*pBuf) 
		SPI_RW(*pBuf++);                                    
 128:	31 96       	adiw	r30, 0x01	; 1

uint8_t SPI_RW(uint8_t value)                                    
{  
	SPDR = value;					// send data via SPI - put in SPI Data Register
	while((SPSR&0x80) == 0x00);	// wait for SPI interrupt flag indicating transmit complete
	return SPDR;					// return value in SPI Data Register
 12a:	8e b5       	in	r24, 0x2e	; 46
{                                                           
	uint8_t byte_ctr;                              
                                                            
	cbi(PORTB,CSN);           	// Set CSN low, init SPI tranaction
	SPI_RW(reg);    			// Select register to write to and read status uint8_t
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all uint8_t in buffer(*pBuf) 
 12c:	8e 2f       	mov	r24, r30
 12e:	86 1b       	sub	r24, r22
 130:	84 17       	cp	r24, r20
 132:	a8 f3       	brcs	.-22     	; 0x11e <SPI_Write_Buf+0x10>
		SPI_RW(*pBuf++);                                    
	sbi(PORTB,CSN);       		// Set CSN high again    
 134:	2a 9a       	sbi	0x05, 2	; 5

}
 136:	08 95       	ret

00000138 <SwitchToRxMode>:
 **************************************************/
void SwitchToRxMode()
{
	uint8_t value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 138:	82 ee       	ldi	r24, 0xE2	; 226
 13a:	60 e0       	ldi	r22, 0x00	; 0
 13c:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 140:	87 e0       	ldi	r24, 0x07	; 7
 142:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
 146:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 148:	87 e2       	ldi	r24, 0x27	; 39
 14a:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>

	cbi(PORTC,CE);
 14e:	42 98       	cbi	0x08, 2	; 8

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 150:	80 e0       	ldi	r24, 0x00	; 0
 152:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 156:	68 2f       	mov	r22, r24
 158:	61 60       	ori	r22, 0x01	; 1
 15a:	80 e2       	ldi	r24, 0x20	; 32
 15c:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
	sbi(PORTC,CE);
 160:	42 9a       	sbi	0x08, 2	; 8
}
 162:	08 95       	ret

00000164 <SwitchToTxMode>:
	switch to Tx mode
 **************************************************/
void SwitchToTxMode()
{
	uint8_t value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 164:	81 ee       	ldi	r24, 0xE1	; 225
 166:	60 e0       	ldi	r22, 0x00	; 0
 168:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>

	cbi(PORTC,CE);
 16c:	42 98       	cbi	0x08, 2	; 8
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 16e:	80 e0       	ldi	r24, 0x00	; 0
 170:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 174:	68 2f       	mov	r22, r24
 176:	6e 7f       	andi	r22, 0xFE	; 254
 178:	80 e2       	ldi	r24, 0x20	; 32
 17a:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
	
	sbi(PORTC,CE);
 17e:	42 9a       	sbi	0x08, 2	; 8
}
 180:	08 95       	ret

00000182 <SwitchCFG>:
	          0:register bank0
Return:
     None
 **************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 182:	1f 93       	push	r17
 184:	18 2f       	mov	r17, r24
	uint8_t Tmp;

	Tmp=SPI_Read_Reg(7);
 186:	87 e0       	ldi	r24, 0x07	; 7
 188:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 18c:	87 ff       	sbrs	r24, 7
 18e:	03 c0       	rjmp	.+6      	; 0x196 <SwitchCFG+0x14>
 190:	11 23       	and	r17, r17
 192:	19 f0       	breq	.+6      	; 0x19a <SwitchCFG+0x18>
 194:	06 c0       	rjmp	.+12     	; 0x1a2 <SwitchCFG+0x20>
 196:	11 23       	and	r17, r17
 198:	21 f0       	breq	.+8      	; 0x1a2 <SwitchCFG+0x20>
	||( ((Tmp)==0)&&(_cfg) ) )
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 19a:	80 e5       	ldi	r24, 0x50	; 80
 19c:	63 e5       	ldi	r22, 0x53	; 83
 19e:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
	}
}
 1a2:	1f 91       	pop	r17
 1a4:	08 95       	ret

000001a6 <SetChannelNum>:
Description:
	set channel number

 **************************************************/
void SetChannelNum(uint8_t ch)
{
 1a6:	68 2f       	mov	r22, r24
	SPI_Write_Reg((uint8_t)(WRITE_REG|5),(uint8_t)(ch));
 1a8:	85 e2       	ldi	r24, 0x25	; 37
 1aa:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
}
 1ae:	08 95       	ret

000001b0 <RFM73_Initialize>:

Description:                                                
	register initialization
 **************************************************/   
void RFM73_Initialize()
{
 1b0:	cf 92       	push	r12
 1b2:	df 92       	push	r13
 1b4:	ef 92       	push	r14
 1b6:	ff 92       	push	r15
 1b8:	0f 93       	push	r16
 1ba:	1f 93       	push	r17
 1bc:	df 93       	push	r29
 1be:	cf 93       	push	r28
 1c0:	cd b7       	in	r28, 0x3d	; 61
 1c2:	de b7       	in	r29, 0x3e	; 62
 1c4:	2c 97       	sbiw	r28, 0x0c	; 12
 1c6:	0f b6       	in	r0, 0x3f	; 63
 1c8:	f8 94       	cli
 1ca:	de bf       	out	0x3e, r29	; 62
 1cc:	0f be       	out	0x3f, r0	; 63
 1ce:	cd bf       	out	0x3d, r28	; 61
 1d0:	80 ed       	ldi	r24, 0xD0	; 208
 1d2:	97 e0       	ldi	r25, 0x07	; 7
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 1d4:	28 ec       	ldi	r18, 0xC8	; 200
 1d6:	30 e0       	ldi	r19, 0x00	; 0
 1d8:	f9 01       	movw	r30, r18
 1da:	31 97       	sbiw	r30, 0x01	; 1
 1dc:	f1 f7       	brne	.-4      	; 0x1da <RFM73_Initialize+0x2a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 1de:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 1e0:	d9 f7       	brne	.-10     	; 0x1d8 <RFM73_Initialize+0x28>
	uint8_t i,j;
 	uint8_t WriteArr[12];

	_delay_ms(200);
	
	SwitchCFG(0);
 1e2:	80 e0       	ldi	r24, 0x00	; 0
 1e4:	0e 94 c1 00 	call	0x182	; 0x182 <SwitchCFG>
 1e8:	a0 ea       	ldi	r26, 0xA0	; 160
 1ea:	ea 2e       	mov	r14, r26
 1ec:	a1 e0       	ldi	r26, 0x01	; 1
 1ee:	fa 2e       	mov	r15, r26

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 1f0:	f7 01       	movw	r30, r14
 1f2:	80 81       	ld	r24, Z
 1f4:	80 62       	ori	r24, 0x20	; 32
 1f6:	61 81       	ldd	r22, Z+1	; 0x01
 1f8:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
 1fc:	82 e0       	ldi	r24, 0x02	; 2
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	e8 0e       	add	r14, r24
 202:	f9 1e       	adc	r15, r25

	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 204:	98 ec       	ldi	r25, 0xC8	; 200
 206:	e9 16       	cp	r14, r25
 208:	91 e0       	ldi	r25, 0x01	; 1
 20a:	f9 06       	cpc	r15, r25
 20c:	89 f7       	brne	.-30     	; 0x1f0 <RFM73_Initialize+0x40>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 20e:	f4 e3       	ldi	r31, 0x34	; 52
 210:	cf 2e       	mov	r12, r31
 212:	c9 82       	std	Y+1, r12	; 0x01
 214:	e3 e4       	ldi	r30, 0x43	; 67
 216:	de 2e       	mov	r13, r30
 218:	da 82       	std	Y+2, r13	; 0x02
 21a:	70 e1       	ldi	r23, 0x10	; 16
 21c:	f7 2e       	mov	r15, r23
 21e:	fb 82       	std	Y+3, r15	; 0x03
 220:	fc 82       	std	Y+4, r15	; 0x04
 222:	ee 24       	eor	r14, r14
 224:	e3 94       	inc	r14
 226:	ed 82       	std	Y+5, r14	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 228:	8a e2       	ldi	r24, 0x2A	; 42
 22a:	8e 01       	movw	r16, r28
 22c:	0f 5f       	subi	r16, 0xFF	; 255
 22e:	1f 4f       	sbci	r17, 0xFF	; 255
 230:	b8 01       	movw	r22, r16
 232:	45 e0       	ldi	r20, 0x05	; 5
 234:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 238:	89 e3       	ldi	r24, 0x39	; 57
 23a:	89 83       	std	Y+1, r24	; 0x01
 23c:	88 e3       	ldi	r24, 0x38	; 56
 23e:	8a 83       	std	Y+2, r24	; 0x02
 240:	87 e3       	ldi	r24, 0x37	; 55
 242:	8b 83       	std	Y+3, r24	; 0x03
 244:	86 e3       	ldi	r24, 0x36	; 54
 246:	8c 83       	std	Y+4, r24	; 0x04
 248:	82 ec       	ldi	r24, 0xC2	; 194
 24a:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 24c:	8b e2       	ldi	r24, 0x2B	; 43
 24e:	b8 01       	movw	r22, r16
 250:	45 e0       	ldi	r20, 0x05	; 5
 252:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 256:	c9 82       	std	Y+1, r12	; 0x01
 258:	da 82       	std	Y+2, r13	; 0x02
 25a:	fb 82       	std	Y+3, r15	; 0x03
 25c:	fc 82       	std	Y+4, r15	; 0x04
 25e:	ed 82       	std	Y+5, r14	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 260:	80 e3       	ldi	r24, 0x30	; 48
 262:	b8 01       	movw	r22, r16
 264:	45 e0       	ldi	r20, 0x05	; 5
 266:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register 如果要支持动态长度或者 Payload With ACK，需要先给芯片发送 ACTIVATE命令（数据为0x73),然后使能动态长度或者 Payload With ACK (REG28,REG29).
 26a:	8d e1       	ldi	r24, 0x1D	; 29
 26c:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 270:	88 23       	and	r24, r24
 272:	21 f4       	brne	.+8      	; 0x27c <RFM73_Initialize+0xcc>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 274:	80 e5       	ldi	r24, 0x50	; 80
 276:	63 e7       	ldi	r22, 0x73	; 115
 278:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 27c:	80 91 cc 01 	lds	r24, 0x01CC
 280:	80 62       	ori	r24, 0x20	; 32
 282:	60 91 cd 01 	lds	r22, 0x01CD
 286:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
 28a:	80 91 ca 01 	lds	r24, 0x01CA
 28e:	80 62       	ori	r24, 0x20	; 32
 290:	60 91 cb 01 	lds	r22, 0x01CB
 294:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 298:	81 e0       	ldi	r24, 0x01	; 1
 29a:	0e 94 c1 00 	call	0x182	; 0x182 <SwitchCFG>
 29e:	6d e5       	ldi	r22, 0x5D	; 93
 2a0:	e6 2e       	mov	r14, r22
 2a2:	61 e0       	ldi	r22, 0x01	; 1
 2a4:	f6 2e       	mov	r15, r22
 2a6:	00 e0       	ldi	r16, 0x00	; 0
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2a8:	6e 01       	movw	r12, r28
 2aa:	08 94       	sec
 2ac:	c1 1c       	adc	r12, r1
 2ae:	d1 1c       	adc	r13, r1
 2b0:	09 c0       	rjmp	.+18     	; 0x2c4 <RFM73_Initialize+0x114>
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 2b2:	51 e8       	ldi	r21, 0x81	; 129
 2b4:	e5 2e       	mov	r14, r21
 2b6:	51 e0       	ldi	r21, 0x01	; 1
 2b8:	f5 2e       	mov	r15, r21
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 2ba:	6e 01       	movw	r12, r28
 2bc:	08 94       	sec
 2be:	c1 1c       	adc	r12, r1
 2c0:	d1 1c       	adc	r13, r1
 2c2:	3d c0       	rjmp	.+122    	; 0x33e <RFM73_Initialize+0x18e>
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 2c4:	f7 01       	movw	r30, r14
 2c6:	81 91       	ld	r24, Z+
 2c8:	91 91       	ld	r25, Z+
 2ca:	a1 91       	ld	r26, Z+
 2cc:	b1 91       	ld	r27, Z+
 2ce:	7f 01       	movw	r14, r30
 2d0:	89 83       	std	Y+1, r24	; 0x01
 2d2:	29 2f       	mov	r18, r25
 2d4:	3a 2f       	mov	r19, r26
 2d6:	4b 2f       	mov	r20, r27
 2d8:	55 27       	eor	r21, r21
 2da:	2a 83       	std	Y+2, r18	; 0x02
 2dc:	9d 01       	movw	r18, r26
 2de:	44 27       	eor	r20, r20
 2e0:	55 27       	eor	r21, r21
 2e2:	2b 83       	std	Y+3, r18	; 0x03
 2e4:	8b 2f       	mov	r24, r27
 2e6:	99 27       	eor	r25, r25
 2e8:	aa 27       	eor	r26, r26
 2ea:	bb 27       	eor	r27, r27
 2ec:	8c 83       	std	Y+4, r24	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2ee:	80 2f       	mov	r24, r16
 2f0:	80 62       	ori	r24, 0x20	; 32
 2f2:	b6 01       	movw	r22, r12
 2f4:	44 e0       	ldi	r20, 0x04	; 4
 2f6:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 2fa:	0f 5f       	subi	r16, 0xFF	; 255
 2fc:	09 30       	cpi	r16, 0x09	; 9
 2fe:	11 f7       	brne	.-60     	; 0x2c4 <RFM73_Initialize+0x114>
 300:	d8 cf       	rjmp	.-80     	; 0x2b2 <RFM73_Initialize+0x102>
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 302:	db 01       	movw	r26, r22
 304:	ca 01       	movw	r24, r20
 306:	02 2e       	mov	r0, r18
 308:	04 c0       	rjmp	.+8      	; 0x312 <RFM73_Initialize+0x162>
 30a:	b6 95       	lsr	r27
 30c:	a7 95       	ror	r26
 30e:	97 95       	ror	r25
 310:	87 95       	ror	r24
 312:	0a 94       	dec	r0
 314:	d2 f7       	brpl	.-12     	; 0x30a <RFM73_Initialize+0x15a>
 316:	81 93       	st	Z+, r24
 318:	28 50       	subi	r18, 0x08	; 8
 31a:	30 40       	sbci	r19, 0x00	; 0
		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
 31c:	8f ef       	ldi	r24, 0xFF	; 255
 31e:	28 3f       	cpi	r18, 0xF8	; 248
 320:	38 07       	cpc	r19, r24
 322:	79 f7       	brne	.-34     	; 0x302 <RFM73_Initialize+0x152>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 324:	80 2f       	mov	r24, r16
 326:	80 62       	ori	r24, 0x20	; 32
 328:	b6 01       	movw	r22, r12
 32a:	44 e0       	ldi	r20, 0x04	; 4
 32c:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 330:	0f 5f       	subi	r16, 0xFF	; 255
 332:	e4 e0       	ldi	r30, 0x04	; 4
 334:	f0 e0       	ldi	r31, 0x00	; 0
 336:	ee 0e       	add	r14, r30
 338:	ff 1e       	adc	r15, r31
 33a:	0e 30       	cpi	r16, 0x0E	; 14
 33c:	49 f0       	breq	.+18     	; 0x350 <RFM73_Initialize+0x1a0>
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 33e:	f7 01       	movw	r30, r14
 340:	40 81       	ld	r20, Z
 342:	51 81       	ldd	r21, Z+1	; 0x01
 344:	62 81       	ldd	r22, Z+2	; 0x02
 346:	73 81       	ldd	r23, Z+3	; 0x03
 348:	f6 01       	movw	r30, r12
 34a:	28 e1       	ldi	r18, 0x18	; 24
 34c:	30 e0       	ldi	r19, 0x00	; 0
 34e:	d9 cf       	rjmp	.-78     	; 0x302 <RFM73_Initialize+0x152>
 350:	20 e0       	ldi	r18, 0x00	; 0
 352:	30 e0       	ldi	r19, 0x00	; 0
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 354:	7e 01       	movw	r14, r28
 356:	08 94       	sec
 358:	e1 1c       	adc	r14, r1
 35a:	f1 1c       	adc	r15, r1
 35c:	f7 01       	movw	r30, r14
 35e:	e2 0f       	add	r30, r18
 360:	f3 1f       	adc	r31, r19
 362:	d9 01       	movw	r26, r18
 364:	ab 56       	subi	r26, 0x6B	; 107
 366:	be 4f       	sbci	r27, 0xFE	; 254
 368:	8c 91       	ld	r24, X
 36a:	80 83       	st	Z, r24
 36c:	2f 5f       	subi	r18, 0xFF	; 255
 36e:	3f 4f       	sbci	r19, 0xFF	; 255

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 370:	2b 30       	cpi	r18, 0x0B	; 11
 372:	31 05       	cpc	r19, r1
 374:	99 f7       	brne	.-26     	; 0x35c <RFM73_Initialize+0x1ac>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 376:	8e e2       	ldi	r24, 0x2E	; 46
 378:	b7 01       	movw	r22, r14
 37a:	4b e0       	ldi	r20, 0x0B	; 11
 37c:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 380:	86 e9       	ldi	r24, 0x96	; 150
 382:	8a 83       	std	Y+2, r24	; 0x02
 384:	82 e8       	ldi	r24, 0x82	; 130
 386:	8b 83       	std	Y+3, r24	; 0x03
 388:	8b e1       	ldi	r24, 0x1B	; 27
 38a:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 38c:	8f ed       	ldi	r24, 0xDF	; 223
 38e:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 390:	84 e2       	ldi	r24, 0x24	; 36
 392:	b7 01       	movw	r22, r14
 394:	44 e0       	ldi	r20, 0x04	; 4
 396:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 39a:	89 81       	ldd	r24, Y+1	; 0x01
 39c:	89 7f       	andi	r24, 0xF9	; 249
 39e:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 3a0:	84 e2       	ldi	r24, 0x24	; 36
 3a2:	b7 01       	movw	r22, r14
 3a4:	44 e0       	ldi	r20, 0x04	; 4
 3a6:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
 3aa:	84 ef       	ldi	r24, 0xF4	; 244
 3ac:	91 e0       	ldi	r25, 0x01	; 1
 3ae:	28 ec       	ldi	r18, 0xC8	; 200
 3b0:	30 e0       	ldi	r19, 0x00	; 0
 3b2:	f9 01       	movw	r30, r18
 3b4:	31 97       	sbiw	r30, 0x01	; 1
 3b6:	f1 f7       	brne	.-4      	; 0x3b4 <RFM73_Initialize+0x204>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3b8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 3ba:	d9 f7       	brne	.-10     	; 0x3b2 <RFM73_Initialize+0x202>
	//test_data = SPI_Read_Reg(0x02);

	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 3bc:	80 e0       	ldi	r24, 0x00	; 0
 3be:	0e 94 c1 00 	call	0x182	; 0x182 <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 3c2:	0e 94 9c 00 	call	0x138	; 0x138 <SwitchToRxMode>
}
 3c6:	2c 96       	adiw	r28, 0x0c	; 12
 3c8:	0f b6       	in	r0, 0x3f	; 63
 3ca:	f8 94       	cli
 3cc:	de bf       	out	0x3e, r29	; 62
 3ce:	0f be       	out	0x3f, r0	; 63
 3d0:	cd bf       	out	0x3d, r28	; 61
 3d2:	cf 91       	pop	r28
 3d4:	df 91       	pop	r29
 3d6:	1f 91       	pop	r17
 3d8:	0f 91       	pop	r16
 3da:	ff 90       	pop	r15
 3dc:	ef 90       	pop	r14
 3de:	df 90       	pop	r13
 3e0:	cf 90       	pop	r12
 3e2:	08 95       	ret

000003e4 <power_on_delay>:
                                                            
Description:                                                
 
*********************************************************/
void power_on_delay(void)
{
 3e4:	80 e1       	ldi	r24, 0x10	; 16
 3e6:	97 e2       	ldi	r25, 0x27	; 39
 3e8:	28 ec       	ldi	r18, 0xC8	; 200
 3ea:	30 e0       	ldi	r19, 0x00	; 0
 3ec:	f9 01       	movw	r30, r18
 3ee:	31 97       	sbiw	r30, 0x01	; 1
 3f0:	f1 f7       	brne	.-4      	; 0x3ee <power_on_delay+0xa>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 3f2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 3f4:	d9 f7       	brne	.-10     	; 0x3ec <power_on_delay+0x8>
	_delay_ms(1000);
}
 3f6:	08 95       	ret

000003f8 <ioinit>:
{
	
	// Initialize I/O ports
    //1 = output, 0 = input
    //DDRB = 0b10110100; //MISO (PB6) & IRQ (PB0) are inputs, PB1 & PB3 are unused, the rest are outputs
    DDRB = 0b11101110; // MISO (PB4) & IRQ (PB0) are inputs, PB1 & PB3 are unused, the rest are outputs
 3f8:	8e ee       	ldi	r24, 0xEE	; 238
 3fa:	84 b9       	out	0x04, r24	; 4
	DDRC = 0b11111111;	// PC2 is used as an output for chip enable of RFM73 module
 3fc:	8f ef       	ldi	r24, 0xFF	; 255
 3fe:	87 b9       	out	0x07, r24	; 7
	
	// Initialize SPI port
	SPCR |= 0b01010011;		// Fosc/128
 400:	8c b5       	in	r24, 0x2c	; 44
 402:	83 65       	ori	r24, 0x53	; 83
 404:	8c bd       	out	0x2c, r24	; 44
	
	// Initialize UART0
	UCSR0B |= (1 << RXEN0) | (1 << TXEN0); // Turn on the transmission and reception circuitry
 406:	a1 ec       	ldi	r26, 0xC1	; 193
 408:	b0 e0       	ldi	r27, 0x00	; 0
 40a:	8c 91       	ld	r24, X
 40c:	88 61       	ori	r24, 0x18	; 24
 40e:	8c 93       	st	X, r24
	UCSR0C |= (1 << UCSZ00) | (1 << UCSZ01); // Use 8-bit character sizes
 410:	e2 ec       	ldi	r30, 0xC2	; 194
 412:	f0 e0       	ldi	r31, 0x00	; 0
 414:	80 81       	ld	r24, Z
 416:	86 60       	ori	r24, 0x06	; 6
 418:	80 83       	st	Z, r24
	UBRR0L = (unsigned char)BAUD_PRESCALE; // Load lower 8-bits of the baud rate value into the low byte of the UBRR register
 41a:	87 e6       	ldi	r24, 0x67	; 103
 41c:	80 93 c4 00 	sts	0x00C4, r24
	UBRR0H = (unsigned char)(BAUD_PRESCALE >> 8); // Load upper 8-bits of the baud rate value into the high byte of the UBRR register
 420:	10 92 c5 00 	sts	0x00C5, r1

	UCSR0B |= (1 << RXCIE0); // Enable the USART Receive Complete interrupt (USART_RXC)
 424:	8c 91       	ld	r24, X
 426:	80 68       	ori	r24, 0x80	; 128
 428:	8c 93       	st	X, r24
}
 42a:	08 95       	ret

0000042c <uart_putstr>:
	DESCRIPTION:  This function: 
		1. sends a character string on USART1
		2. uses no ISR's (checks for flags)
*************************************************************************/
void uart_putstr(const char *str)	// send a character string on USART1
{
 42c:	ac 01       	movw	r20, r24
 42e:	20 e0       	ldi	r18, 0x00	; 0
 430:	07 c0       	rjmp	.+14     	; 0x440 <uart_putstr+0x14>
	unsigned char i;
	i = 0;
	
	while (str[i] != '\0') 
	{
		while ( !( UCSR0A & (1<<UDRE0)) );	// wait for the Tx data buffer to be empty
 432:	80 91 c0 00 	lds	r24, 0x00C0
 436:	85 ff       	sbrs	r24, 5
 438:	fc cf       	rjmp	.-8      	; 0x432 <uart_putstr+0x6>
		UDR0 = str[i];	// send next character in buffer t
 43a:	e0 93 c6 00 	sts	0x00C6, r30
		i++;			
 43e:	2f 5f       	subi	r18, 0xFF	; 255
void uart_putstr(const char *str)	// send a character string on USART1
{
	unsigned char i;
	i = 0;
	
	while (str[i] != '\0') 
 440:	fa 01       	movw	r30, r20
 442:	e2 0f       	add	r30, r18
 444:	f1 1d       	adc	r31, r1
 446:	e0 81       	ld	r30, Z
 448:	ee 23       	and	r30, r30
 44a:	99 f7       	brne	.-26     	; 0x432 <uart_putstr+0x6>
	{
		while ( !( UCSR0A & (1<<UDRE0)) );	// wait for the Tx data buffer to be empty
		UDR0 = str[i];	// send next character in buffer t
		i++;			
	}
}
 44c:	08 95       	ret

0000044e <Receive_Packet>:
	None
Return:
	None
**************************************************/
void Receive_Packet(void)
{
 44e:	df 92       	push	r13
 450:	ef 92       	push	r14
 452:	ff 92       	push	r15
 454:	0f 93       	push	r16
 456:	1f 93       	push	r17
 458:	df 93       	push	r29
 45a:	cf 93       	push	r28
 45c:	cd b7       	in	r28, 0x3d	; 61
 45e:	de b7       	in	r29, 0x3e	; 62
 460:	a0 97       	sbiw	r28, 0x20	; 32
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	f8 94       	cli
 466:	de bf       	out	0x3e, r29	; 62
 468:	0f be       	out	0x3f, r0	; 63
 46a:	cd bf       	out	0x3d, r28	; 61
	uint8_t len,rx_count,j,sta,fifo_sta,chksum;
	uint8_t rx_buf[MAX_PACKET_LEN];

	rx_count = 0;	
	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 46c:	87 e0       	ldi	r24, 0x07	; 7
 46e:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
 472:	d8 2e       	mov	r13, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 474:	86 ff       	sbrs	r24, 6
 476:	55 c0       	rjmp	.+170    	; 0x522 <Receive_Packet+0xd4>
 478:	10 e0       	ldi	r17, 0x00	; 0
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len

			if(len<=MAX_PACKET_LEN)
			{
				SPI_Read_Buf(RD_RX_PLOAD,rx_buf,len);// read receive payload from RX_FIFO buffer
 47a:	7e 01       	movw	r14, r28
 47c:	08 94       	sec
 47e:	e1 1c       	adc	r14, r1
 480:	f1 1c       	adc	r15, r1

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 482:	80 e6       	ldi	r24, 0x60	; 96
 484:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
 488:	08 2f       	mov	r16, r24

			if(len<=MAX_PACKET_LEN)
 48a:	81 32       	cpi	r24, 0x21	; 33
 48c:	38 f4       	brcc	.+14     	; 0x49c <Receive_Packet+0x4e>
			{
				SPI_Read_Buf(RD_RX_PLOAD,rx_buf,len);// read receive payload from RX_FIFO buffer
 48e:	81 e6       	ldi	r24, 0x61	; 97
 490:	b7 01       	movw	r22, r14
 492:	40 2f       	mov	r20, r16
 494:	0e 94 73 00 	call	0xe6	; 0xe6 <SPI_Read_Buf>
				rx_count += len;	// keep tally of # of bytes received
 498:	10 0f       	add	r17, r16
 49a:	04 c0       	rjmp	.+8      	; 0x4a4 <Receive_Packet+0x56>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 49c:	82 ee       	ldi	r24, 0xE2	; 226
 49e:	60 e0       	ldi	r22, 0x00	; 0
 4a0:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 4a4:	87 e1       	ldi	r24, 0x17	; 23
 4a6:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 4aa:	80 ff       	sbrs	r24, 0
 4ac:	ea cf       	rjmp	.-44     	; 0x482 <Receive_Packet+0x34>
		
		rx_buf[rx_count] = '\0';	// mark end of buffer with null character
 4ae:	81 2f       	mov	r24, r17
 4b0:	90 e0       	ldi	r25, 0x00	; 0
 4b2:	9e 01       	movw	r18, r28
 4b4:	2f 5f       	subi	r18, 0xFF	; 255
 4b6:	3f 4f       	sbci	r19, 0xFF	; 255
 4b8:	f9 01       	movw	r30, r18
 4ba:	e8 0f       	add	r30, r24
 4bc:	f9 1f       	adc	r31, r25
 4be:	10 82       	st	Z, r1
 4c0:	40 e0       	ldi	r20, 0x00	; 0
 4c2:	50 e0       	ldi	r21, 0x00	; 0
		chksum = 0;
		for(j=0;j<(rx_count-1);j++)		// calculate checksum 
 4c4:	dc 01       	movw	r26, r24
 4c6:	11 97       	sbiw	r26, 0x01	; 1
 4c8:	05 c0       	rjmp	.+10     	; 0x4d4 <Receive_Packet+0x86>
		{
			chksum += rx_buf[j]; 
 4ca:	e2 0f       	add	r30, r18
 4cc:	f3 1f       	adc	r31, r19
 4ce:	80 81       	ld	r24, Z
 4d0:	58 0f       	add	r21, r24
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
		
		rx_buf[rx_count] = '\0';	// mark end of buffer with null character
		chksum = 0;
		for(j=0;j<(rx_count-1);j++)		// calculate checksum 
 4d2:	4f 5f       	subi	r20, 0xFF	; 255
 4d4:	e4 2f       	mov	r30, r20
 4d6:	f0 e0       	ldi	r31, 0x00	; 0
 4d8:	ea 17       	cp	r30, r26
 4da:	fb 07       	cpc	r31, r27
 4dc:	b4 f3       	brlt	.-20     	; 0x4ca <Receive_Packet+0x7c>
		{
			chksum += rx_buf[j]; 
		}

		if(chksum==rx_buf[rx_count-1])
 4de:	a2 0f       	add	r26, r18
 4e0:	b3 1f       	adc	r27, r19
 4e2:	8c 91       	ld	r24, X
 4e4:	58 17       	cp	r21, r24
 4e6:	e9 f4       	brne	.+58     	; 0x522 <Receive_Packet+0xd4>
		{
			sbi(PORTB,GREEN_LED);
 4e8:	28 9a       	sbi	0x05, 0	; 5
 4ea:	88 ee       	ldi	r24, 0xE8	; 232
 4ec:	93 e0       	ldi	r25, 0x03	; 3
 4ee:	28 ec       	ldi	r18, 0xC8	; 200
 4f0:	30 e0       	ldi	r19, 0x00	; 0
 4f2:	f9 01       	movw	r30, r18
 4f4:	31 97       	sbiw	r30, 0x01	; 1
 4f6:	f1 f7       	brne	.-4      	; 0x4f4 <Receive_Packet+0xa6>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 4f8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 4fa:	d9 f7       	brne	.-10     	; 0x4f2 <Receive_Packet+0xa4>
			_delay_ms(100);
			cbi(PORTB,GREEN_LED);
 4fc:	28 98       	cbi	0x05, 0	; 5

			//Send_Packet(W_TX_PAYLOAD_NOACK_CMD,rx_buf,17);	// not used...
			
 	//=========USE THE FOLLOWING FOR RX VERSION=======			
			SwitchToRxMode();//switch to RX mode				// RX VERSION
 4fe:	0e 94 9c 00 	call	0x138	; 0x138 <SwitchToRxMode>
			
			rx_buf[len-1] = '\0';		// terminate string with NULL character (and remove the checksum)
 502:	fe 01       	movw	r30, r28
 504:	e0 0f       	add	r30, r16
 506:	f1 1d       	adc	r31, r1
 508:	10 82       	st	Z, r1
			
			uart_putstr("Receiving: ");
 50a:	80 e0       	ldi	r24, 0x00	; 0
 50c:	91 e0       	ldi	r25, 0x01	; 1
 50e:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
			uart_putstr(rx_buf);
 512:	ce 01       	movw	r24, r28
 514:	01 96       	adiw	r24, 0x01	; 1
 516:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
			uart_putstr("\n\r\n\r");
 51a:	8c e0       	ldi	r24, 0x0C	; 12
 51c:	91 e0       	ldi	r25, 0x01	; 1
 51e:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
	//===============================================

		}	
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);	// clear RX_DR or TX_DS or MAX_RT interrupt flag	
 522:	87 e2       	ldi	r24, 0x27	; 39
 524:	6d 2d       	mov	r22, r13
 526:	0e 94 59 00 	call	0xb2	; 0xb2 <SPI_Write_Reg>
}
 52a:	a0 96       	adiw	r28, 0x20	; 32
 52c:	0f b6       	in	r0, 0x3f	; 63
 52e:	f8 94       	cli
 530:	de bf       	out	0x3e, r29	; 62
 532:	0f be       	out	0x3f, r0	; 63
 534:	cd bf       	out	0x3d, r28	; 61
 536:	cf 91       	pop	r28
 538:	df 91       	pop	r29
 53a:	1f 91       	pop	r17
 53c:	0f 91       	pop	r16
 53e:	ff 90       	pop	r15
 540:	ef 90       	pop	r14
 542:	df 90       	pop	r13
 544:	08 95       	ret

00000546 <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
void Send_Packet(uint8_t type,uint8_t* pbuf,uint8_t len)
{
 546:	0f 93       	push	r16
 548:	1f 93       	push	r17
 54a:	cf 93       	push	r28
 54c:	df 93       	push	r29
 54e:	08 2f       	mov	r16, r24
 550:	eb 01       	movw	r28, r22
 552:	14 2f       	mov	r17, r20
	uint8_t fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 554:	0e 94 b2 00 	call	0x164	; 0x164 <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 558:	87 e1       	ldi	r24, 0x17	; 23
 55a:	0e 94 66 00 	call	0xcc	; 0xcc <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 55e:	85 fd       	sbrc	r24, 5
 560:	29 c0       	rjmp	.+82     	; 0x5b4 <Send_Packet+0x6e>
	{ 
	  	sbi(PORTB,RED_LED);
 562:	29 9a       	sbi	0x05, 1	; 5
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 564:	80 2f       	mov	r24, r16
 566:	be 01       	movw	r22, r28
 568:	41 2f       	mov	r20, r17
 56a:	0e 94 87 00 	call	0x10e	; 0x10e <SPI_Write_Buf>
		
		pbuf[len-1] = '\0';				// remove checksum before sending to terminal
 56e:	fe 01       	movw	r30, r28
 570:	e1 0f       	add	r30, r17
 572:	f1 1d       	adc	r31, r1
 574:	31 97       	sbiw	r30, 0x01	; 1
 576:	10 82       	st	Z, r1
		uart_putstr("Sending: ");		// print sent message to terminal
 578:	81 e1       	ldi	r24, 0x11	; 17
 57a:	91 e0       	ldi	r25, 0x01	; 1
 57c:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
		uart_putstr(pbuf);	
 580:	ce 01       	movw	r24, r28
 582:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
		uart_putstr("\n\r\n\r");
 586:	8c e0       	ldi	r24, 0x0C	; 12
 588:	91 e0       	ldi	r25, 0x01	; 1
 58a:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
 58e:	84 ef       	ldi	r24, 0xF4	; 244
 590:	91 e0       	ldi	r25, 0x01	; 1
 592:	28 ec       	ldi	r18, 0xC8	; 200
 594:	30 e0       	ldi	r19, 0x00	; 0
 596:	f9 01       	movw	r30, r18
 598:	31 97       	sbiw	r30, 0x01	; 1
 59a:	f1 f7       	brne	.-4      	; 0x598 <Send_Packet+0x52>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 59c:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 59e:	d9 f7       	brne	.-10     	; 0x596 <Send_Packet+0x50>

		_delay_ms(50);
		cbi(PORTB,RED_LED);
 5a0:	29 98       	cbi	0x05, 1	; 5
 5a2:	84 ef       	ldi	r24, 0xF4	; 244
 5a4:	91 e0       	ldi	r25, 0x01	; 1
 5a6:	28 ec       	ldi	r18, 0xC8	; 200
 5a8:	30 e0       	ldi	r19, 0x00	; 0
 5aa:	f9 01       	movw	r30, r18
 5ac:	31 97       	sbiw	r30, 0x01	; 1
 5ae:	f1 f7       	brne	.-4      	; 0x5ac <Send_Packet+0x66>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 5b0:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 5b2:	d9 f7       	brne	.-10     	; 0x5aa <Send_Packet+0x64>
		_delay_ms(50);
	}	  	 	
}
 5b4:	df 91       	pop	r29
 5b6:	cf 91       	pop	r28
 5b8:	1f 91       	pop	r17
 5ba:	0f 91       	pop	r16
 5bc:	08 95       	ret

000005be <__vector_18>:
	DESCRIPTION:  This is the ISR function for handling a byte received on 
		UART1 (character entered by user to transmit, NOT received from RFM22B)
*************************************************************************/

ISR(USART_RX_vect)
{
 5be:	1f 92       	push	r1
 5c0:	0f 92       	push	r0
 5c2:	0f b6       	in	r0, 0x3f	; 63
 5c4:	0f 92       	push	r0
 5c6:	11 24       	eor	r1, r1
 5c8:	2f 93       	push	r18
 5ca:	3f 93       	push	r19
 5cc:	4f 93       	push	r20
 5ce:	5f 93       	push	r21
 5d0:	8f 93       	push	r24
 5d2:	9f 93       	push	r25
 5d4:	af 93       	push	r26
 5d6:	bf 93       	push	r27
 5d8:	ef 93       	push	r30
 5da:	ff 93       	push	r31
	uint8_t ReceivedByte,i,j,chksum;
	
	ReceivedByte = UDR0; // Fetch the recieved byte value into the variable "ByteReceived"
 5dc:	50 91 c6 00 	lds	r21, 0x00C6

	
	if (((i=(uint8_t)strlen(tx_buf)) > (MAX_PACKET_LEN-3)) || (ReceivedByte == '\r')) // send if packet full or msg done
 5e0:	e9 ef       	ldi	r30, 0xF9	; 249
 5e2:	f1 e0       	ldi	r31, 0x01	; 1
 5e4:	01 90       	ld	r0, Z+
 5e6:	00 20       	and	r0, r0
 5e8:	e9 f7       	brne	.-6      	; 0x5e4 <__vector_18+0x26>
 5ea:	31 97       	sbiw	r30, 0x01	; 1
 5ec:	e9 5f       	subi	r30, 0xF9	; 249
 5ee:	f1 40       	sbci	r31, 0x01	; 1
 5f0:	4e 2f       	mov	r20, r30
 5f2:	ee 31       	cpi	r30, 0x1E	; 30
 5f4:	40 f0       	brcs	.+16     	; 0x606 <__vector_18+0x48>
 5f6:	a9 ef       	ldi	r26, 0xF9	; 249
 5f8:	b1 e0       	ldi	r27, 0x01	; 1
 5fa:	90 e0       	ldi	r25, 0x00	; 0
	{
		chksum = 0;
		for(j=0;j<i;j++)		// calculate checksum 
 5fc:	2e 2f       	mov	r18, r30
 5fe:	30 e0       	ldi	r19, 0x00	; 0
 600:	2a 0f       	add	r18, r26
 602:	3b 1f       	adc	r19, r27
 604:	05 c0       	rjmp	.+10     	; 0x610 <__vector_18+0x52>
	uint8_t ReceivedByte,i,j,chksum;
	
	ReceivedByte = UDR0; // Fetch the recieved byte value into the variable "ByteReceived"

	
	if (((i=(uint8_t)strlen(tx_buf)) > (MAX_PACKET_LEN-3)) || (ReceivedByte == '\r')) // send if packet full or msg done
 606:	5d 30       	cpi	r21, 0x0D	; 13
 608:	79 f4       	brne	.+30     	; 0x628 <__vector_18+0x6a>
 60a:	f5 cf       	rjmp	.-22     	; 0x5f6 <__vector_18+0x38>
	{
		chksum = 0;
		for(j=0;j<i;j++)		// calculate checksum 
		{
			chksum +=tx_buf[j]; 
 60c:	8d 91       	ld	r24, X+
 60e:	98 0f       	add	r25, r24

	
	if (((i=(uint8_t)strlen(tx_buf)) > (MAX_PACKET_LEN-3)) || (ReceivedByte == '\r')) // send if packet full or msg done
	{
		chksum = 0;
		for(j=0;j<i;j++)		// calculate checksum 
 610:	a2 17       	cp	r26, r18
 612:	b3 07       	cpc	r27, r19
 614:	d9 f7       	brne	.-10     	; 0x60c <__vector_18+0x4e>
		{
			chksum +=tx_buf[j]; 
		}
		tx_buf[i] = chksum;		// add checksum to end of buffer
 616:	e4 2f       	mov	r30, r20
 618:	f0 e0       	ldi	r31, 0x00	; 0
 61a:	e7 50       	subi	r30, 0x07	; 7
 61c:	fe 4f       	sbci	r31, 0xFE	; 254
 61e:	90 83       	st	Z, r25
		txFlag = ON;			// set flag to indicate transmit
 620:	81 e0       	ldi	r24, 0x01	; 1
 622:	80 93 d8 01 	sts	0x01D8, r24
 626:	04 c0       	rjmp	.+8      	; 0x630 <__vector_18+0x72>
	}
	else
	{
		tx_buf[i] = ReceivedByte;	// add received byte to transmit buffer
 628:	f0 e0       	ldi	r31, 0x00	; 0
 62a:	e7 50       	subi	r30, 0x07	; 7
 62c:	fe 4f       	sbci	r31, 0xFE	; 254
 62e:	50 83       	st	Z, r21
	}
	tx_buf[i+1]	= '\0';			// add end to the buffer
 630:	e4 2f       	mov	r30, r20
 632:	f0 e0       	ldi	r31, 0x00	; 0
 634:	e7 50       	subi	r30, 0x07	; 7
 636:	fe 4f       	sbci	r31, 0xFE	; 254
 638:	11 82       	std	Z+1, r1	; 0x01
	UDR0 = ReceivedByte; // Send received byte to same UART channel (Echo mode)
 63a:	50 93 c6 00 	sts	0x00C6, r21
}
 63e:	ff 91       	pop	r31
 640:	ef 91       	pop	r30
 642:	bf 91       	pop	r27
 644:	af 91       	pop	r26
 646:	9f 91       	pop	r25
 648:	8f 91       	pop	r24
 64a:	5f 91       	pop	r21
 64c:	4f 91       	pop	r20
 64e:	3f 91       	pop	r19
 650:	2f 91       	pop	r18
 652:	0f 90       	pop	r0
 654:	0f be       	out	0x3f, r0	; 63
 656:	0f 90       	pop	r0
 658:	1f 90       	pop	r1
 65a:	18 95       	reti

0000065c <main>:

uint8_t txFlag=OFF;
//======================================

int main(void)
{
 65c:	cf 93       	push	r28
 65e:	df 93       	push	r29
	//uint8_t i,j;	//used in repetitive TX VERSION

	ioinit();	// initialize the MCU	
 660:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <ioinit>
	tx_buf[0] = '\0';	// initialize tx buffer
 664:	10 92 f9 01 	sts	0x01F9, r1
	sei();
 668:	78 94       	sei
 66a:	80 e1       	ldi	r24, 0x10	; 16
 66c:	97 e2       	ldi	r25, 0x27	; 39
 66e:	28 ec       	ldi	r18, 0xC8	; 200
 670:	30 e0       	ldi	r19, 0x00	; 0
 672:	f9 01       	movw	r30, r18
 674:	31 97       	sbiw	r30, 0x01	; 1
 676:	f1 f7       	brne	.-4      	; 0x674 <main+0x18>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 678:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 67a:	d9 f7       	brne	.-10     	; 0x672 <main+0x16>
	power_on_delay();  

	RFM73_Initialize();
 67c:	0e 94 d8 00 	call	0x1b0	; 0x1b0 <RFM73_Initialize>
	
	uart_putstr("**********Welcome to EWS_RFM73_CHAT_EXAMPLE!!!!!**********\n\r\n\r");
 680:	8b e1       	ldi	r24, 0x1B	; 27
 682:	91 e0       	ldi	r25, 0x01	; 1
 684:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>

		if(txFlag == ON)
		{
			uart_putstr("\n\r");
			cli();				// disable interrupts
			Send_Packet(W_TX_PAYLOAD_NOACK_CMD,tx_buf,(uint8_t)strlen(tx_buf));	// transmit packet
 688:	c9 ef       	ldi	r28, 0xF9	; 249
 68a:	d1 e0       	ldi	r29, 0x01	; 1
*/

//===Use the following code snippet for simple chat Example (both Tx & Rx)====
//=========Type message in hyperterminal, followed by '\r'====================

		if(txFlag == ON)
 68c:	80 91 d8 01 	lds	r24, 0x01D8
 690:	81 30       	cpi	r24, 0x01	; 1
 692:	c9 f4       	brne	.+50     	; 0x6c6 <main+0x6a>
		{
			uart_putstr("\n\r");
 694:	8a e5       	ldi	r24, 0x5A	; 90
 696:	91 e0       	ldi	r25, 0x01	; 1
 698:	0e 94 16 02 	call	0x42c	; 0x42c <uart_putstr>
			cli();				// disable interrupts
 69c:	f8 94       	cli
			Send_Packet(W_TX_PAYLOAD_NOACK_CMD,tx_buf,(uint8_t)strlen(tx_buf));	// transmit packet
 69e:	fe 01       	movw	r30, r28
 6a0:	01 90       	ld	r0, Z+
 6a2:	00 20       	and	r0, r0
 6a4:	e9 f7       	brne	.-6      	; 0x6a0 <main+0x44>
 6a6:	31 97       	sbiw	r30, 0x01	; 1
 6a8:	e9 5f       	subi	r30, 0xF9	; 249
 6aa:	f1 40       	sbci	r31, 0x01	; 1
 6ac:	80 eb       	ldi	r24, 0xB0	; 176
 6ae:	69 ef       	ldi	r22, 0xF9	; 249
 6b0:	71 e0       	ldi	r23, 0x01	; 1
 6b2:	4e 2f       	mov	r20, r30
 6b4:	0e 94 a3 02 	call	0x546	; 0x546 <Send_Packet>
			tx_buf[0] = '\0';	// clear tx_buf
 6b8:	10 92 f9 01 	sts	0x01F9, r1
			txFlag = OFF;		// clear txFlag
 6bc:	10 92 d8 01 	sts	0x01D8, r1
			sei();				// enable interrupts
 6c0:	78 94       	sei
			SwitchToRxMode();
 6c2:	0e 94 9c 00 	call	0x138	; 0x138 <SwitchToRxMode>
		}
//====================================================================

		Receive_Packet();		// receive packet (if there are any)
 6c6:	0e 94 27 02 	call	0x44e	; 0x44e <Receive_Packet>
 6ca:	e0 cf       	rjmp	.-64     	; 0x68c <main+0x30>

000006cc <_exit>:
 6cc:	f8 94       	cli

000006ce <__stop_program>:
 6ce:	ff cf       	rjmp	.-2      	; 0x6ce <__stop_program>
