# üîê SPN Cipher ‚Äì Encrypt / Decrypt / Hash with Verification  

This project implements a lightweight **Substitution‚ÄìPermutation Network (SPN)** style cipher in **SystemVerilog**, along with modules for:  
- **Encryption**  
- **Decryption**  
- **Key-based Hashing**  
- **Verification Flags**  
- **Self-checking Testbenches**  

It is intended as an educational hardware design exercise to explore block ciphers, reversible logic, and testbench automation.  

---

## üìÇ Project Structure  

```text
‚îú‚îÄ‚îÄ src/
‚îÇ   ‚îú‚îÄ‚îÄ encrypt.sv          # Encryption module
‚îÇ   ‚îú‚îÄ‚îÄ decrypt.sv          # Decryption module (inverse of encrypt)
‚îÇ   ‚îú‚îÄ‚îÄ hash.sv             # Hash function (key-based mixing on ciphertext)
‚îÇ   ‚îú‚îÄ‚îÄ flags.sv            # Flag generator (valid_flag, hash_match)
‚îÇ   ‚îú‚îÄ‚îÄ sboxes.sv           # S-box + inverse S-box logic with $readmemh
‚îÇ   ‚îú‚îÄ‚îÄ sbox.mem            # Lookup table for S-box
‚îÇ   ‚îî‚îÄ‚îÄ invsbox.mem         # Lookup table for inverse S-box
‚îÇ
‚îú‚îÄ‚îÄ tb/
‚îÇ   ‚îú‚îÄ‚îÄ tb_decrypt.sv       # Testbench for decryption module
‚îÇ   ‚îú‚îÄ‚îÄ tb_decrypt_hash.sv  # Testbench for decrypt + hash consistency
‚îÇ   ‚îú‚îÄ‚îÄ tb_roundtrip.sv     # Roundtrip test (encrypt‚Üídecrypt and decrypt‚Üíencrypt)
‚îÇ   ‚îú‚îÄ‚îÄ tb_roundtrip_rand.sv# Randomized roundtrip tests
‚îÇ   ‚îî‚îÄ‚îÄ tb_flags.sv         # Testbench for flag verification module
‚îÇ
‚îî‚îÄ‚îÄ README.md
```

## ‚öôÔ∏è Program Flow  

### üî∏ Encryption
- Input: 8-bit plaintext  
- Process:  
  - Byte ‚Üí S-box lookup  
  - Permutation / key mixing  
- Output: 8-bit ciphertext  

### üî∏ Decryption
- Input: 8-bit ciphertext  
- Process:  
  - Byte ‚Üí inverse S-box lookup  
  - Reverse permutation / key mixing  
- Output: 8-bit plaintext  

### üî∏ Hash
- Input: Encrypted byte (`enc_in`)  
- Process: Lightweight key-based mixing, nibble-swaps, and shifts  
- Output: 8-bit hash (used for integrity check)  

### üî∏ Flags
- Inputs:  
  - `plain` ‚Üí expected plaintext  
  - `enc_in` ‚Üí ciphertext  
  - `ref_hash` ‚Üí reference hash (golden hash)  
- Outputs:  
  - `valid_flag` ‚Üí HIGH if decrypt(enc_in) == plain  
  - `hash_match` ‚Üí HIGH if hash(enc_in) == ref_hash  

---

## üîÑ Verification Flow  

```text
            +-----------------+
 enc_in --->|     decrypt     |---> dec_plain
            +-----------------+
                     |
                     | compare with expected plain
                     v
                valid_flag

 enc_in --->+-----------------+
            |      hash       |---> hash_out
            +-----------------+
                     |
                     | compare with reference hash
                     v
                 hash_match
```
## üß™ Testbenches

Each testbench is self-checking using `assert` + `$fatal` for automated verification:

- **`tb_decrypt.sv`** ‚Äî Verifies decryption against fixed plaintext vectors
- **`tb_decrypt_hash.sv`** ‚Äî Tests decryption + hash operations compared to golden (reference) values  
- **`tb_roundtrip.sv`** ‚Äî Validates that `decrypt(encrypt(p)) == p` and `encrypt(decrypt(e)) == e`
- **`tb_roundtrip_rand.sv`** ‚Äî Executes multiple random round-trips with small delays for clean waveforms
- **`tb_flags.sv`** ‚Äî Asserts `valid_flag` and `hash_match` signals from the flags module


## ‚ñ∂Ô∏è Running the Project  

### 1. Compile  
```bash
# from project root
iverilog -g2012 -o build/tb_flags.vvp src/*.sv tb/tb_flags.sv
```
### 2) Run
```bash
vvp build/tb_flags.vvp
```
### 3) Waveforms

Add this to your testbench:
```bash
initial begin
  $dumpfile("wave.vcd");
  $dumpvars(0, tb_flags);
end
```

Then:
```bash
vvp build/tb_flags.vvp
gtkwave wave.vcd
```


## ‚úÖ Features

- **SystemVerilog-2012** compliant modules and testbenches
- **`$readmemh`** support for S-box / inverse S-box loading from `.mem` files
- **Randomized testing** with timing spacing for waveform readability
- **Flags module** exposes `valid_flag` and `hash_match` status signals
- **Comprehensive assertions** across all testbenches for automated pass/fail verification

## üöÄ Future Improvements

- [ ] Parameterize block/key size for flexibility
- [ ] Implement multi-round SPN for enhanced diffusion/confusion
- [ ] Generate S-boxes algorithmically instead of static `.mem` files
- [ ] Add functional coverage and constrained random verification
- [ ] Implement coverage-driven verification methodology
