<!-- Creator     : groff version 1.22.2 -->
<!-- CreationDate: Sat Nov 12 01:33:13 2016 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title>STRUCT SPI_MASTER</title>

</head>
<body>

<h1 align="center">STRUCT SPI_MASTER</h1>

<a href="#NAME">NAME</a><br>
<a href="#SYNOPSIS">SYNOPSIS</a><br>
<a href="#MEMBERS">MEMBERS</a><br>
<a href="#DESCRIPTION">DESCRIPTION</a><br>
<a href="#COPYRIGHT">COPYRIGHT</a><br>

<hr>


<h2>NAME
<a name="NAME"></a>
</h2>



<p style="margin-left:11%; margin-top: 1em">struct_spi_master
&minus; interface to SPI master controller</p>

<h2>SYNOPSIS
<a name="SYNOPSIS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">struct
spi_master { <br>
struct device dev; <br>
struct list_head list; <br>
s16 bus_num; <br>
u16 num_chipselect; <br>
u16 dma_alignment; <br>
u16 mode_bits; <br>
u32 bits_per_word_mask; <br>
u16 flags;</p>

<table width="100%" border="0" rules="none" frame="void"
       cellspacing="0" cellpadding="0">
<tr valign="top" align="left">
<td width="11%"></td>
<td width="-3%">


<p>#define SPI_MASTER_HALF_DUPLEX</p></td>
<td width="30%"></td>
<td width="8%"></td>
<td width="8%"></td>
<td width="8%"></td>
<td width="38%">


<p>BIT(0)</p></td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="-3%">


<p>#define SPI_MASTER_NO_RX</p></td>
<td width="30%"></td>
<td width="8%">


<p>BIT(1)</p></td>
<td width="8%"></td>
<td width="8%"></td>
<td width="38%">
</td></tr>
<tr valign="top" align="left">
<td width="11%"></td>
<td width="-3%">


<p>#define SPI_MASTER_NO_TX</p></td>
<td width="30%"></td>
<td width="8%">


<p>BIT(2)</p></td>
<td width="8%"></td>
<td width="8%"></td>
<td width="38%">
</td></tr>
</table>

<p style="margin-left:11%;">spinlock_t bus_lock_spinlock;
<br>
struct mutex bus_lock_mutex; <br>
bool bus_lock_flag; <br>
int (* setup) (struct spi_device *spi); <br>
int (* transfer) (struct spi_device *spi,struct spi_message
*mesg); <br>
void (* cleanup) (struct spi_device *spi); <br>
bool queued; <br>
struct kthread_worker kworker; <br>
struct task_struct * kworker_task; <br>
struct kthread_work pump_messages; <br>
spinlock_t queue_lock; <br>
struct list_head queue; <br>
struct spi_message * cur_msg; <br>
bool busy; <br>
bool running; <br>
bool rt; <br>
int (* prepare_transfer_hardware) (struct spi_master
*master); <br>
int (* transfer_one_message) (struct spi_master
*master,struct spi_message *mesg); <br>
int (* unprepare_transfer_hardware) (struct spi_master
*master); <br>
int * cs_gpios; <br>
};</p>

<h2>MEMBERS
<a name="MEMBERS"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">dev</p>

<p style="margin-left:17%;">device interface to this
driver</p>

<p style="margin-left:11%; margin-top: 1em">list</p>

<p style="margin-left:17%;">link with the global spi_master
list</p>

<p style="margin-left:11%; margin-top: 1em">bus_num</p>

<p style="margin-left:17%;">board&minus;specific (and often
SOC&minus;specific) identifier for a given SPI
controller.</p>


<p style="margin-left:11%; margin-top: 1em">num_chipselect</p>

<p style="margin-left:17%;">chipselects are used to
distinguish individual SPI slaves, and are numbered from
zero to num_chipselects. each slave has a chipselect signal,
but it's common that not every chipselect is connected to a
slave.</p>


<p style="margin-left:11%; margin-top: 1em">dma_alignment</p>

<p style="margin-left:17%;">SPI controller constraint on
DMA buffers alignment.</p>

<p style="margin-left:11%; margin-top: 1em">mode_bits</p>

<p style="margin-left:17%;">flags understood by this
controller driver</p>


<p style="margin-left:11%; margin-top: 1em">bits_per_word_mask</p>

<p style="margin-left:17%;">A mask indicating which values
of bits_per_word are supported by the driver. Bit n
indicates that a bits_per_word n+1 is suported. If set, the
SPI core will reject any transfer with an unsupported
bits_per_word. If not set, this value is simply ignored, and
it's up to the individual driver to perform any
validation.</p>

<p style="margin-left:11%; margin-top: 1em">flags</p>

<p style="margin-left:17%;">other constraints relevant to
this driver</p>


<p style="margin-left:11%; margin-top: 1em">bus_lock_spinlock</p>

<p style="margin-left:17%;">spinlock for SPI bus
locking</p>


<p style="margin-left:11%; margin-top: 1em">bus_lock_mutex</p>

<p style="margin-left:17%;">mutex for SPI bus locking</p>


<p style="margin-left:11%; margin-top: 1em">bus_lock_flag</p>

<p style="margin-left:17%;">indicates that the SPI bus is
locked for exclusive use</p>

<p style="margin-left:11%; margin-top: 1em">setup</p>

<p style="margin-left:17%;">updates the device mode and
clocking records used by a device's SPI controller; protocol
code may call this. This must fail if an unrecognized or
unsupported mode is requested. It's always safe to call this
unless transfers are pending on the device whose settings
are being modified.</p>

<p style="margin-left:11%; margin-top: 1em">transfer</p>

<p style="margin-left:17%;">adds a message to the
controller's transfer queue.</p>

<p style="margin-left:11%; margin-top: 1em">cleanup</p>

<p style="margin-left:17%;">frees controller&minus;specific
state</p>

<p style="margin-left:11%; margin-top: 1em">queued</p>

<p style="margin-left:17%;">whether this master is
providing an internal message queue</p>

<p style="margin-left:11%; margin-top: 1em">kworker</p>

<p style="margin-left:17%;">thread struct for message
pump</p>


<p style="margin-left:11%; margin-top: 1em">kworker_task</p>

<p style="margin-left:17%;">pointer to task for message
pump kworker thread</p>


<p style="margin-left:11%; margin-top: 1em">pump_messages</p>

<p style="margin-left:17%;">work struct for scheduling work
to the message pump</p>

<p style="margin-left:11%; margin-top: 1em">queue_lock</p>

<p style="margin-left:17%;">spinlock to syncronise access
to message queue</p>

<p style="margin-left:11%; margin-top: 1em">queue</p>

<p style="margin-left:17%;">message queue</p>

<p style="margin-left:11%; margin-top: 1em">cur_msg</p>

<p style="margin-left:17%;">the currently in&minus;flight
message</p>

<p style="margin-left:11%; margin-top: 1em">busy</p>

<p style="margin-left:17%;">message pump is busy</p>

<p style="margin-left:11%; margin-top: 1em">running</p>

<p style="margin-left:17%;">message pump is running</p>

<p style="margin-left:11%; margin-top: 1em">rt</p>

<p style="margin-left:17%;">whether this queue is set to
run as a realtime task</p>


<p style="margin-left:11%; margin-top: 1em">prepare_transfer_hardware</p>

<p style="margin-left:17%;">a message will soon arrive from
the queue so the subsystem requests the driver to prepare
the transfer hardware by issuing this call</p>


<p style="margin-left:11%; margin-top: 1em">transfer_one_message</p>

<p style="margin-left:17%;">the subsystem calls the driver
to transfer a single message while queuing transfers that
arrive in the meantime. When the driver is finished with
this message, it must call
<b>spi_finalize_current_message</b> so the subsystem can
issue the next transfer</p>


<p style="margin-left:11%; margin-top: 1em">unprepare_transfer_hardware</p>

<p style="margin-left:17%;">there are currently no more
messages on the queue so the subsystem notifies the driver
that it may relax the hardware by issuing this call</p>

<p style="margin-left:11%; margin-top: 1em">cs_gpios</p>

<p style="margin-left:17%;">Array of GPIOs to use as chip
select lines; one per CS number. Any individual value may be
&minus;ENOENT for CS lines that are not GPIOs (driven by the
SPI controller itself).</p>

<h2>DESCRIPTION
<a name="DESCRIPTION"></a>
</h2>


<p style="margin-left:11%; margin-top: 1em">Each SPI master
controller can communicate with one or more
<i>spi_device</i> children. These make a small bus, sharing
MOSI, MISO and SCK signals but not chip select signals. Each
device may be configured to use a different clock rate,
since those shared signals are ignored unless the chip is
selected.</p>

<p style="margin-left:11%; margin-top: 1em">The driver for
an SPI controller manages access to those devices through a
queue of spi_message transactions, copying data between CPU
memory and an SPI slave device. For each such message it
queues, it calls the message's completion function when the
transaction completes.</p>

<h2>COPYRIGHT
<a name="COPYRIGHT"></a>
</h2>
<hr>
</body>
</html>
