<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<!-- Comment out next line after testing complete
<!DOCTYPE part_info SYSTEM "./part0_pins.dtd"> -->
<!-- Copyright (C) 2025, New Wave Design
	THIS DOCUMENT AND THE INFORMATION CONTAINED HEREIN IS PROPRIETARY
	AND CONFIDENTIAL TO NEW WAVE DESIGN AND VERIFICATION AND SHALL NOT
	BE USED, DISTRIBUTED OR REPRODUCED FOR ANY PURPOSE, EXCEPT
	WITH THE WRITTEN CONSENT OF NEW WAVE DESIGN AND VERIFICATION.

	Note that needed pullup/down attributes can not be defined here but are included in xdc file(s).

	17 Jan, 2024 - SBJ - Initial entry.
	28 apr, 2025 - sbj - New wave design name change.
	-->

<part_info part_name="xcvc1902-vsva2197-2MP-i-L">
	<pins>
		<pin index="0"		name="pcie_con_txn0"			loc="AB42"									/>
		<pin index="1"		name="pcie_con_txn1"			loc="Y42"									/>
		<pin index="2"		name="pcie_con_txn2"			loc="V42"									/>
		<pin index="3"		name="pcie_con_txn3"			loc="U44"									/>
		<pin index="4"		name="pcie_con_txp0"			loc="AB41"									/>
		<pin index="5"		name="pcie_con_txp1"			loc="Y41"									/>
		<pin index="6"		name="pcie_con_txp2"			loc="V41"									/>
		<pin index="7"		name="pcie_con_txp3"			loc="U43"									/>
		<pin index="8"		name="pcie_con_rxn0"			loc="AB47"									/>
		<pin index="9"		name="pcie_con_rxn1"			loc="AA45"									/>
		<pin index="10"		name="pcie_con_rxn2"			loc="Y47"									/>
		<pin index="11"		name="pcie_con_rxn3"			loc="W45"									/>
		<pin index="12"		name="pcie_con_rxp0"			loc="AB46"									/>
		<pin index="13"		name="pcie_con_rxp1"			loc="AA44"									/>
		<pin index="14"		name="pcie_con_rxp2"			loc="Y46"									/>
		<pin index="15"		name="pcie_con_rxp3"			loc="W44"									/>
		<pin index="16"		name="pcie_con_ref_n"			loc="W40"									/>
		<pin index="17"		name="pcie_con_ref_p"			loc="W39"									/>
		<pin index="18"		name="pcie_con_txn4"			loc="T42"									/>
		<pin index="19"		name="pcie_con_txn5"			loc="R44"									/>
		<pin index="20"		name="pcie_con_txn6"			loc="P42"									/>
		<pin index="21"		name="pcie_con_txn7"			loc="M42"									/>
		<pin index="22"		name="pcie_con_txp4"			loc="T41"									/>
		<pin index="23"		name="pcie_con_txp5"			loc="R43"									/>
		<pin index="24"		name="pcie_con_txp6"			loc="P41"									/>
		<pin index="25"		name="pcie_con_txp7"			loc="M41"									/>
		<pin index="26"		name="pcie_con_rxn4"			loc="V47"									/>
		<pin index="27"		name="pcie_con_rxn5"			loc="T47"									/>
		<pin index="28"		name="pcie_con_rxn6"			loc="P47"									/>
		<pin index="29"		name="pcie_con_rxn7"			loc="N45"									/>
		<pin index="30"		name="pcie_con_rxp4"			loc="V46"									/>
		<pin index="31"		name="pcie_con_rxp5"			loc="T46"									/>
		<pin index="32"		name="pcie_con_rxp6"			loc="P46"									/>
		<pin index="33"		name="pcie_con_rxp7"			loc="N44"									/>
		<pin index="34"		name="hss_con_rxn0"				loc="M47"									/>
		<pin index="35"		name="hss_con_rxn1"				loc="L45"									/>
		<pin index="36"		name="hss_con_rxn2"				loc="K47"									/>
		<pin index="37"		name="hss_con_rxn3"				loc="H47"									/>
		<pin index="38"		name="hss_con_rxp0"				loc="M46"									/>
		<pin index="39"		name="hss_con_rxp1"				loc="L44"									/>
		<pin index="40"		name="hss_con_rxp2"				loc="K46"									/>
		<pin index="41"		name="hss_con_rxp3"				loc="H46"									/>
		<pin index="42"		name="hss_con_txn0"				loc="K42"									/>
		<pin index="43"		name="hss_con_txn1"				loc="J44"									/>
		<pin index="44"		name="hss_con_txn2"				loc="H42"									/>
		<pin index="45"		name="hss_con_txn3"				loc="G44"									/>
		<pin index="46"		name="hss_con_txp0"				loc="K41"									/>
		<pin index="47"		name="hss_con_txp1"				loc="J43"									/>
		<pin index="48"		name="hss_con_txp2"				loc="H41"									/>
		<pin index="49"		name="hss_con_txp3"				loc="G43"									/>
		<pin index="50"		name="hss_con0_rx_clk_n"		loc="J40"									/>
		<pin index="51"		name="hss_con0_rx_clk_p"		loc="J39"									/>
		<pin index="52"		name="pcie_104_ref_n"			loc="L40"									/>
		<pin index="53"		name="pcie_104_ref_p"			loc="L39"									/>
		<pin index="54"		name="hss_con_rxn4"				loc="F47"									/>
		<pin index="55"		name="hss_con_rxn5"				loc="E45"									/>
		<pin index="56"		name="hss_con_rxn6"				loc="D47"									/>
		<pin index="57"		name="hss_con_rxn7"				loc="C45"									/>
		<pin index="58"		name="hss_con_rxp4"				loc="F46"									/>
		<pin index="59"		name="hss_con_rxp5"				loc="E44"									/>
		<pin index="60"		name="hss_con_rxp6"				loc="D46"									/>
		<pin index="61"		name="hss_con_rxp7"				loc="C44"									/>
		<pin index="62"		name="hss_con_txn4"				loc="F42"									/>
		<pin index="63"		name="hss_con_txn5"				loc="D42"									/>
		<pin index="64"		name="hss_con_txn6"				loc="B42"									/>
		<pin index="65"		name="hss_con_txn7"				loc="A44"									/>
		<pin index="66"		name="hss_con_txp4"				loc="F41"									/>
		<pin index="67"		name="hss_con_txp5"				loc="D41"									/>
		<pin index="68"		name="hss_con_txp6"				loc="B41"									/>
		<pin index="69"		name="hss_con_txp7"				loc="A43"									/>
		<pin index="70"		name="hss_con1_rx_clk_n"		loc="E40"									/>
		<pin index="71"		name="hss_con1_rx_clk_p"		loc="E39"									/>
		<pin index="72"		name="hss_con_ref1_n"			loc="G40"									/>
		<pin index="73"		name="hss_con_ref1_p"			loc="G39"									/>
<!--
		<pin index="74"		name="hss_lnk1_rxn0"			loc="AF6"									/>
		<pin index="75"		name="hss_lnk1_rxn1"			loc="AE8"									/>
		<pin index="76"		name="hss_lnk1_rxn2"			loc="AD6"									/>
		<pin index="77"		name="hss_lnk1_rxn3"			loc="AC8"									/>
		<pin index="78"		name="hss_lnk1_rxp0"			loc="AF7"									/>
		<pin index="79"		name="hss_lnk1_rxp1"			loc="AE9"									/>
		<pin index="80"		name="hss_lnk1_rxp2"			loc="AD7"									/>
		<pin index="81"		name="hss_lnk1_rxp3"			loc="AC9"									/>
		<pin index="82"		name="hss_lnk1_txn0"			loc="AF1"									/>
		<pin index="83"		name="hss_lnk1_txn1"			loc="AE3"									/>
		<pin index="84"		name="hss_lnk1_txn2"			loc="AD1"									/>
		<pin index="85"		name="hss_lnk1_txn3"			loc="AC3"									/>
		<pin index="86"		name="hss_lnk1_txp0"			loc="AF2"									/>
		<pin index="87"		name="hss_lnk1_txp1"			loc="AE4"									/>
		<pin index="88"		name="hss_lnk1_txp2"			loc="AD2"									/>
		<pin index="89"		name="hss_lnk1_txp3"			loc="AC4"									/>
		<pin index="90"		name="hss_lnk1_txclk_n"			loc="AD10"									/>
		<pin index="91"		name="hss_lnk1_txclk_p"			loc="AD11"									/>
		<pin index="92"		name="hss_lnk0_rxn0"			loc="AB6"									/>
		<pin index="93"		name="hss_lnk0_rxn1"			loc="AA8"									/>
		<pin index="94"		name="hss_lnk0_rxn2"			loc="Y6"									/>
		<pin index="95"		name="hss_lnk0_rxn3"			loc="W8"									/>
		<pin index="96"		name="hss_lnk0_rxp0"			loc="AB7"									/>
		<pin index="97"		name="hss_lnk0_rxp1"			loc="AA9"									/>
		<pin index="98"		name="hss_lnk0_rxp2"			loc="Y7"									/>
		<pin index="99"		name="hss_lnk0_rxp3"			loc="W9"									/>
		<pin index="100"	name="hss_lnk0_txn0"			loc="AB1"									/>
		<pin index="101"	name="hss_lnk0_txn1"			loc="AA3"									/>
		<pin index="102"	name="hss_lnk0_txn2"			loc="Y1"									/>
		<pin index="103"	name="hss_lnk0_txn3"			loc="W3"									/>
		<pin index="104"	name="hss_lnk0_txp0"			loc="AB2"									/>
		<pin index="105"	name="hss_lnk0_txp1"			loc="AA4"									/>
		<pin index="106"	name="hss_lnk0_txp2"			loc="Y2"									/>
		<pin index="107"	name="hss_lnk0_txp3"			loc="W4"									/>
		<pin index="108"	name="hss_lnk0_txclk_n"			loc="M14"									/>
		<pin index="109"	name="hss_lnk0_txclk_p"			loc="M15"									/>
		<pin index="110"	name="hss_lnk_ref0_n"			loc="AB10"									/>
		<pin index="111"	name="hss_lnk_ref0_p"			loc="AB11"									/>
-->
		<pin index="112"	name="hss_ff1_rxn0"				loc="P1"									/>
		<pin index="113"	name="hss_ff1_rxn1"				loc="N3"									/>
		<pin index="114"	name="hss_ff1_rxn2"				loc="M1"									/>
		<pin index="115"	name="hss_ff1_rxn3"				loc="L3"									/>
		<pin index="116"	name="hss_ff1_rxp0"				loc="P2"									/>
		<pin index="117"	name="hss_ff1_rxp1"				loc="N4"									/>
		<pin index="118"	name="hss_ff1_rxp2"				loc="M2"									/>
		<pin index="119"	name="hss_ff1_rxp3"				loc="L4"									/>
		<pin index="120"	name="hss_ff1_txn0"				loc="P6"									/>
		<pin index="121"	name="hss_ff1_txn1"				loc="N8"									/>
		<pin index="122"	name="hss_ff1_txn2"				loc="M6"									/>
		<pin index="123"	name="hss_ff1_txn3"				loc="L8"									/>
		<pin index="124"	name="hss_ff1_txp0"				loc="P7"									/>
		<pin index="125"	name="hss_ff1_txp1"				loc="N9"									/>
		<pin index="126"	name="hss_ff1_txp2"				loc="M7"									/>
		<pin index="127"	name="hss_ff1_txp3"				loc="L9"									/>
		<pin index="128"	name="hss_ff1_rx_clk_n"			loc="H14"									/>
		<pin index="129"	name="hss_ff1_rx_clk_p"			loc="H15"									/>
		<pin index="130"	name="hss_ff1_ref_n"			loc="J12"									/>
		<pin index="131"	name="hss_ff1_ref_p"			loc="J13"									/>
		<pin index="132"	name="hss_ff0_rxn0"				loc="K1"									/>
		<pin index="133"	name="hss_ff0_rxn1"				loc="J3"									/>
		<pin index="134"	name="hss_ff0_rxn2"				loc="H1"									/>
		<pin index="135"	name="hss_ff0_rxn3"				loc="H5"									/>
		<pin index="136"	name="hss_ff0_rxp0"				loc="K2"									/>
		<pin index="137"	name="hss_ff0_rxp1"				loc="J4"									/>
		<pin index="138"	name="hss_ff0_rxp2"				loc="H2"									/>
		<pin index="139"	name="hss_ff0_rxp3"				loc="H6"									/>
		<pin index="140"	name="hss_ff0_txn0"				loc="K6"									/>
		<pin index="141"	name="hss_ff0_txn1"				loc="K10"									/>
		<pin index="142"	name="hss_ff0_txn2"				loc="J8"									/>
		<pin index="143"	name="hss_ff0_txn3"				loc="H10"									/>
		<pin index="144"	name="hss_ff0_txp0"				loc="K7"									/>
		<pin index="145"	name="hss_ff0_txp1"				loc="K11"									/>
		<pin index="146"	name="hss_ff0_txp2"				loc="J9"									/>
		<pin index="147"	name="hss_ff0_txp3"				loc="H11"									/>
		<pin index="148"	name="hss_ff0_rx_clk_n"			loc="F14"									/>
		<pin index="149"	name="hss_ff0_rx_clk_p"			loc="F15"									/>
		<pin index="150"	name="hss_ff0_ref_n"			loc="G12"									/>
		<pin index="151"	name="hss_ff0_ref_p"			loc="G13"									/>
		<pin index="152"	name="lpddr4_0_ca_a0"   		loc="AF46"	iostandard="LVSTL_11"			/>
		<pin index="153"	name="lpddr4_0_ca_a1"   		loc="AF42"	iostandard="LVSTL_11"			/>
		<pin index="154"	name="lpddr4_0_ca_a2"   		loc="AD43"	iostandard="LVSTL_11"			/>
		<pin index="155"	name="lpddr4_0_ca_a3"   		loc="AF41"	iostandard="LVSTL_11"			/>
		<pin index="156"	name="lpddr4_0_ca_a4"   		loc="AF37"	iostandard="LVSTL_11"			/>
		<pin index="157"	name="lpddr4_0_ca_a5"   		loc="AD42"	iostandard="LVSTL_11"			/>
		<pin index="158"	name="lpddr4_0_ck_c_a"  		loc="AF43"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="159"	name="lpddr4_0_ck_t_a"  		loc="AE42"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="160"	name="lpddr4_0_cke_a"   		loc="AG43"	iostandard="LVSTL_11"			/>
		<pin index="161"	name="lpddr4_0_cs_a"			loc="AG44"	iostandard="LVSTL_11"			/>
		<pin index="162"	name="lpddr4_0_dmi_a0"			loc="AE38"	iostandard="LVSTL_11"			/>
		<pin index="163"	name="lpddr4_0_dmi_a1"			loc="AG41"	iostandard="LVSTL_11"			/>
		<pin index="164"	name="lpddr4_0_dmi_b0"			loc="AH43"	iostandard="LVSTL_11"			/>
		<pin index="165"	name="lpddr4_0_dmi_b1"			loc="AF47"	iostandard="LVSTL_11"			/>
		<pin index="166"	name="lpddr4_0_dq_a0"   		loc="AG37"	iostandard="LVSTL_11"			/>
		<pin index="167"	name="lpddr4_0_dq_a1"   		loc="AD39"	iostandard="LVSTL_11"			/>
		<pin index="168"	name="lpddr4_0_dq_a2"   		loc="AC37"	iostandard="LVSTL_11"			/>
		<pin index="169"	name="lpddr4_0_dq_a3"   		loc="AH37"	iostandard="LVSTL_11"			/>
		<pin index="170"	name="lpddr4_0_dq_a4"   		loc="AJ38"	iostandard="LVSTL_11"			/>
		<pin index="171"	name="lpddr4_0_dq_a5"   		loc="AH38"	iostandard="LVSTL_11"			/>
		<pin index="172"	name="lpddr4_0_dq_a6"   		loc="AD37"	iostandard="LVSTL_11"			/>
		<pin index="173"	name="lpddr4_0_dq_a7"   		loc="AD38"	iostandard="LVSTL_11"			/>
		<pin index="174"	name="lpddr4_0_dq_a8"   		loc="AD40"	iostandard="LVSTL_11"			/>
		<pin index="175"	name="lpddr4_0_dq_a9"   		loc="AE40"	iostandard="LVSTL_11"			/>
		<pin index="176"	name="lpddr4_0_dq_a10"			loc="AH40"	iostandard="LVSTL_11"			/>
		<pin index="177"	name="lpddr4_0_dq_a11"			loc="AJ40"	iostandard="LVSTL_11"			/>
		<pin index="178"	name="lpddr4_0_dq_a12"			loc="AH39"	iostandard="LVSTL_11"			/>
		<pin index="179"	name="lpddr4_0_dq_a13"			loc="AH41"	iostandard="LVSTL_11"			/>
		<pin index="180"	name="lpddr4_0_dq_a14"			loc="AD41"	iostandard="LVSTL_11"			/>
		<pin index="181"	name="lpddr4_0_dq_a15"			loc="AC39"	iostandard="LVSTL_11"			/>
		<pin index="182"	name="lpddr4_0_dq_b0"   		loc="AJ44"	iostandard="LVSTL_11"			/>
		<pin index="183"	name="lpddr4_0_dq_b1"   		loc="AF44"	iostandard="LVSTL_11"			/>
		<pin index="184"	name="lpddr4_0_dq_b2"   		loc="AE44"	iostandard="LVSTL_11"			/>
		<pin index="185"	name="lpddr4_0_dq_b3"   		loc="AD44"	iostandard="LVSTL_11"			/>
		<pin index="186"	name="lpddr4_0_dq_b4"   		loc="AE45"	iostandard="LVSTL_11"			/>
		<pin index="187"	name="lpddr4_0_dq_b5"   		loc="AK45"	iostandard="LVSTL_11"			/>
		<pin index="188"	name="lpddr4_0_dq_b6"   		loc="AJ45"	iostandard="LVSTL_11"			/>
		<pin index="189"	name="lpddr4_0_dq_b7"   		loc="AK44"	iostandard="LVSTL_11"			/>
		<pin index="190"	name="lpddr4_0_dq_b8"   		loc="AK47"	iostandard="LVSTL_11"			/>
		<pin index="191"	name="lpddr4_0_dq_b9"   		loc="AJ47"	iostandard="LVSTL_11"			/>
		<pin index="192"	name="lpddr4_0_dq_b10"			loc="AH47"	iostandard="LVSTL_11"			/>
		<pin index="193"	name="lpddr4_0_dq_b11"			loc="AE46"	iostandard="LVSTL_11"			/>
		<pin index="194"	name="lpddr4_0_dq_b12"			loc="AD47"	iostandard="LVSTL_11"			/>
		<pin index="195"	name="lpddr4_0_dq_b13"			loc="AE47"	iostandard="LVSTL_11"			/>
		<pin index="196"	name="lpddr4_0_dq_b14"			loc="AD45"	iostandard="LVSTL_11"			/>
		<pin index="197"	name="lpddr4_0_dq_b15"			loc="AK46"	iostandard="LVSTL_11"			/>
		<pin index="198"	name="lpddr4_0_dqs_c_a0"		loc="AF38"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="199"	name="lpddr4_0_dqs_c_a1"		loc="AF40"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="200"	name="lpddr4_0_dqs_c_b0"		loc="AG45"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="201"	name="lpddr4_0_dqs_c_b1"		loc="AG46"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="202"	name="lpddr4_0_dqs_t_a0"		loc="AG39"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="203"	name="lpddr4_0_dqs_t_a1"		loc="AF39"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="204"	name="lpddr4_0_dqs_t_b0"		loc="AH45"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="205"	name="lpddr4_0_dqs_t_b1"		loc="AH46"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="206"	name="lpddr4_1_ca_a0"   		loc="AP42"	iostandard="LVSTL_11"			/>
		<pin index="207"	name="lpddr4_1_ca_a1"   		loc="AR47"	iostandard="LVSTL_11"			/>
		<pin index="208"	name="lpddr4_1_ca_a2"   		loc="AP47"	iostandard="LVSTL_11"			/>
		<pin index="209"	name="lpddr4_1_ca_a3"   		loc="AL42"	iostandard="LVSTL_11"			/>
		<pin index="210"	name="lpddr4_1_ca_a4"   		loc="AK41"	iostandard="LVSTL_11"			/>
		<pin index="211"	name="lpddr4_1_ca_a5"   		loc="AK42"	iostandard="LVSTL_11"			/>
		<pin index="212"	name="lpddr4_1_ck_c_a"  		loc="AN43"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="213"	name="lpddr4_1_ck_t_a"  		loc="AM43"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="214"	name="lpddr4_1_cke_a"   		loc="AN42"	iostandard="LVSTL_11"			/>
		<pin index="215"	name="lpddr4_1_cs_a"			loc="AR41"	iostandard="LVSTL_11"			/>
		<pin index="216"	name="lpddr4_1_dmi_a0"			loc="AK40"	iostandard="LVSTL_11"			/>
		<pin index="217"	name="lpddr4_1_dmi_a1"			loc="AN46"	iostandard="LVSTL_11"			/>
		<pin index="218"	name="lpddr4_1_dmi_b0"			loc="AR42"	iostandard="LVSTL_11"			/>
		<pin index="219"	name="lpddr4_1_dmi_b1"			loc="AT47"	iostandard="LVSTL_11"			/>
		<pin index="220"	name="lpddr4_1_dq_a0"   		loc="AL37"	iostandard="LVSTL_11"			/>
		<pin index="221"	name="lpddr4_1_dq_a1"   		loc="AK37"	iostandard="LVSTL_11"			/>
		<pin index="222"	name="lpddr4_1_dq_a2"   		loc="AM41"	iostandard="LVSTL_11"			/>
		<pin index="223"	name="lpddr4_1_dq_a3"   		loc="AL41"	iostandard="LVSTL_11"			/>
		<pin index="224"	name="lpddr4_1_dq_a4"   		loc="AM40"	iostandard="LVSTL_11"			/>
		<pin index="225"	name="lpddr4_1_dq_a5"   		loc="AM39"	iostandard="LVSTL_11"			/>
		<pin index="226"	name="lpddr4_1_dq_a6"   		loc="AM38"	iostandard="LVSTL_11"			/>
		<pin index="227"	name="lpddr4_1_dq_a7"   		loc="AK38"	iostandard="LVSTL_11"			/>
		<pin index="228"	name="lpddr4_1_dq_a8"   		loc="AL47"	iostandard="LVSTL_11"			/>
		<pin index="229"	name="lpddr4_1_dq_a9"   		loc="AM45"	iostandard="LVSTL_11"			/>
		<pin index="230"	name="lpddr4_1_dq_a10"			loc="AN47"	iostandard="LVSTL_11"			/>
		<pin index="231"	name="lpddr4_1_dq_a11"			loc="AM44"	iostandard="LVSTL_11"			/>
		<pin index="232"	name="lpddr4_1_dq_a12"			loc="AL43"	iostandard="LVSTL_11"			/>
		<pin index="233"	name="lpddr4_1_dq_a13"			loc="AM46"	iostandard="LVSTL_11"			/>
		<pin index="234"	name="lpddr4_1_dq_a14"			loc="AL46"	iostandard="LVSTL_11"			/>
		<pin index="235"	name="lpddr4_1_dq_a15"			loc="AL44"	iostandard="LVSTL_11"			/>
		<pin index="236"	name="lpddr4_1_dq_b0"   		loc="AP39"	iostandard="LVSTL_11"			/>
		<pin index="237"	name="lpddr4_1_dq_b1"   		loc="AN40"	iostandard="LVSTL_11"			/>
		<pin index="238"	name="lpddr4_1_dq_b2"   		loc="AN38"	iostandard="LVSTL_11"			/>
		<pin index="239"	name="lpddr4_1_dq_b3"   		loc="AM37"	iostandard="LVSTL_11"			/>
		<pin index="240"	name="lpddr4_1_dq_b4"   		loc="AT41"	iostandard="LVSTL_11"			/>
		<pin index="241"	name="lpddr4_1_dq_b5"   		loc="AT40"	iostandard="LVSTL_11"			/>
		<pin index="242"	name="lpddr4_1_dq_b6"   		loc="AR39"	iostandard="LVSTL_11"			/>
		<pin index="243"	name="lpddr4_1_dq_b7"   		loc="AT39"	iostandard="LVSTL_11"			/>
		<pin index="244"	name="lpddr4_1_dq_b8"   		loc="AP43"	iostandard="LVSTL_11"			/>
		<pin index="245"	name="lpddr4_1_dq_b9"   		loc="AU44"	iostandard="LVSTL_11"			/>
		<pin index="246"	name="lpddr4_1_dq_b10"			loc="AU45"	iostandard="LVSTL_11"			/>
		<pin index="247"	name="lpddr4_1_dq_b11"			loc="AR44"	iostandard="LVSTL_11"			/>
		<pin index="248"	name="lpddr4_1_dq_b12"			loc="AP44"	iostandard="LVSTL_11"			/>
		<pin index="249"	name="lpddr4_1_dq_b13"			loc="AU46"	iostandard="LVSTL_11"			/>
		<pin index="250"	name="lpddr4_1_dq_b14"			loc="AT44"	iostandard="LVSTL_11"			/>
		<pin index="251"	name="lpddr4_1_dq_b15"			loc="AR45"	iostandard="LVSTL_11"			/>
		<pin index="252"	name="lpddr4_1_dqs_c_a0"		loc="AK39"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="253"	name="lpddr4_1_dqs_c_a1"		loc="AN45"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="254"	name="lpddr4_1_dqs_c_b0"		loc="AP41"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="255"	name="lpddr4_1_dqs_c_b1"		loc="AT46"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="256"	name="lpddr4_1_dqs_t_a0"		loc="AL39"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="257"	name="lpddr4_1_dqs_t_a1"		loc="AP45"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="258"	name="lpddr4_1_dqs_t_b0"		loc="AP40"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="259"	name="lpddr4_1_dqs_t_b1"		loc="AR46"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="260"	name="lpddr4_0_reset_n" 		loc="BE44"	iostandard="LVSTL_11"			/>
		<pin index="261"	name="lpddr4_1_reset_n" 		loc="BD43"	iostandard="LVSTL_11"			/>
		<pin index="262"	name="lpddr4_0_ref_n"   		loc="BF44"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="263"	name="lpddr4_0_ref_p"   		loc="BF43"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="264"	name="lpddr4_2_ca_a0"   		loc="BG38"	iostandard="LVSTL_11"			/>
		<pin index="265"	name="lpddr4_2_ca_a1"   		loc="BA36"	iostandard="LVSTL_11"			/>
		<pin index="266"	name="lpddr4_2_ca_a2"   		loc="BA39"	iostandard="LVSTL_11"			/>
		<pin index="267"	name="lpddr4_2_ca_a3"   		loc="AV37"	iostandard="LVSTL_11"			/>
		<pin index="268"	name="lpddr4_2_ca_a4"   		loc="AT37"	iostandard="LVSTL_11"			/>
		<pin index="269"	name="lpddr4_2_ca_a5"   		loc="AY38"	iostandard="LVSTL_11"			/>
		<pin index="270"	name="lpddr4_2_ck_c_a"  		loc="BA37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="271"	name="lpddr4_2_ck_t_a"  		loc="AY37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="272"	name="lpddr4_2_cke_a"   		loc="BA35"	iostandard="LVSTL_11"			/>
		<pin index="273"	name="lpddr4_2_cs_a"			loc="BD38"	iostandard="LVSTL_11"			/>
		<pin index="274"	name="lpddr4_2_dmi_a0"			loc="AT38"	iostandard="LVSTL_11"			/>
		<pin index="275"	name="lpddr4_2_dmi_a1"			loc="AW36"	iostandard="LVSTL_11"			/>
		<pin index="276"	name="lpddr4_2_dmi_b0"			loc="BD39"	iostandard="LVSTL_11"			/>
		<pin index="277"	name="lpddr4_2_dmi_b1"			loc="BF39"	iostandard="LVSTL_11"			/>
		<pin index="278"	name="lpddr4_2_dq_a0"   		loc="AM36"	iostandard="LVSTL_11"			/>
		<pin index="279"	name="lpddr4_2_dq_a1"   		loc="AN35"	iostandard="LVSTL_11"			/>
		<pin index="280"	name="lpddr4_2_dq_a2"   		loc="AP38"	iostandard="LVSTL_11"			/>
		<pin index="281"	name="lpddr4_2_dq_a3"   		loc="AR37"	iostandard="LVSTL_11"			/>
		<pin index="282"	name="lpddr4_2_dq_a4"   		loc="AT35"	iostandard="LVSTL_11"			/>
		<pin index="283"	name="lpddr4_2_dq_a5"   		loc="AR35"	iostandard="LVSTL_11"			/>
		<pin index="284"	name="lpddr4_2_dq_a6"   		loc="AP36"	iostandard="LVSTL_11"			/>
		<pin index="285"	name="lpddr4_2_dq_a7"   		loc="AM35"	iostandard="LVSTL_11"			/>
		<pin index="286"	name="lpddr4_2_dq_a8"   		loc="AY39"	iostandard="LVSTL_11"			/>
		<pin index="287"	name="lpddr4_2_dq_a9"   		loc="AU35"	iostandard="LVSTL_11"			/>
		<pin index="288"	name="lpddr4_2_dq_a10"			loc="AW35"	iostandard="LVSTL_11"			/>
		<pin index="289"	name="lpddr4_2_dq_a11"			loc="AY35"	iostandard="LVSTL_11"			/>
		<pin index="290"	name="lpddr4_2_dq_a12"			loc="AW39"	iostandard="LVSTL_11"			/>
		<pin index="291"	name="lpddr4_2_dq_a13"			loc="AV35"	iostandard="LVSTL_11"			/>
		<pin index="292"	name="lpddr4_2_dq_a14"			loc="AU36"	iostandard="LVSTL_11"			/>
		<pin index="293"	name="lpddr4_2_dq_a15"			loc="AU37"	iostandard="LVSTL_11"			/>
		<pin index="294"	name="lpddr4_2_dq_b0"   		loc="BC40"	iostandard="LVSTL_11"			/>
		<pin index="295"	name="lpddr4_2_dq_b1"   		loc="BC38"	iostandard="LVSTL_11"			/>
		<pin index="296"	name="lpddr4_2_dq_b2"   		loc="BB36"	iostandard="LVSTL_11"			/>
		<pin index="297"	name="lpddr4_2_dq_b3"   		loc="BC35"	iostandard="LVSTL_11"			/>
		<pin index="298"	name="lpddr4_2_dq_b4"   		loc="BB35"	iostandard="LVSTL_11"			/>
		<pin index="299"	name="lpddr4_2_dq_b5"   		loc="BC36"	iostandard="LVSTL_11"			/>
		<pin index="300"	name="lpddr4_2_dq_b6"   		loc="BB38"	iostandard="LVSTL_11"			/>
		<pin index="301"	name="lpddr4_2_dq_b7"   		loc="BD40"	iostandard="LVSTL_11"			/>
		<pin index="302"	name="lpddr4_2_dq_b8"   		loc="BG40"	iostandard="LVSTL_11"			/>
		<pin index="303"	name="lpddr4_2_dq_b9"   		loc="BG39"	iostandard="LVSTL_11"			/>
		<pin index="304"	name="lpddr4_2_dq_b10"			loc="BF37"	iostandard="LVSTL_11"			/>
		<pin index="305"	name="lpddr4_2_dq_b11"			loc="BE40"	iostandard="LVSTL_11"			/>
		<pin index="306"	name="lpddr4_2_dq_b12"			loc="BE39"	iostandard="LVSTL_11"			/>
		<pin index="307"	name="lpddr4_2_dq_b13"			loc="BE36"	iostandard="LVSTL_11"			/>
		<pin index="308"	name="lpddr4_2_dq_b14"			loc="BF36"	iostandard="LVSTL_11"			/>
		<pin index="309"	name="lpddr4_2_dq_b15"			loc="BG36"	iostandard="LVSTL_11"			/>
		<pin index="310"	name="lpddr4_2_dqs_c_a0"		loc="AP37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="311"	name="lpddr4_2_dqs_c_a1"		loc="AW37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="312"	name="lpddr4_2_dqs_c_b0"		loc="BC37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="313"	name="lpddr4_2_dqs_c_b1"		loc="BF38"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="314"	name="lpddr4_2_dqs_t_a0"		loc="AR36"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="315"	name="lpddr4_2_dqs_t_a1"		loc="AV38"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="316"	name="lpddr4_2_dqs_t_b0"		loc="BD37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="317"	name="lpddr4_2_dqs_t_b1"		loc="BE37"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="318"	name="lpddr4_3_ca_a0"   		loc="AY30"	iostandard="LVSTL_11"			/>
		<pin index="319"	name="lpddr4_3_ca_a1"   		loc="BD32"	iostandard="LVSTL_11"			/>
		<pin index="320"	name="lpddr4_3_ca_a2"   		loc="BG33"	iostandard="LVSTL_11"			/>
		<pin index="321"	name="lpddr4_3_ca_a3"   		loc="BA32"	iostandard="LVSTL_11"			/>
		<pin index="322"	name="lpddr4_3_ca_a4"   		loc="AT34"	iostandard="LVSTL_11"			/>
		<pin index="323"	name="lpddr4_3_ca_a5"   		loc="BA33"	iostandard="LVSTL_11"			/>
		<pin index="324"	name="lpddr4_3_ck_c_a"  		loc="BA31"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="325"	name="lpddr4_3_ck_t_a"  		loc="AY31"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="326"	name="lpddr4_3_cke_a"   		loc="AW31"	iostandard="LVSTL_11"			/>
		<pin index="327"	name="lpddr4_3_cs_a"			loc="AP30"	iostandard="LVSTL_11"			/>
		<pin index="328"	name="lpddr4_3_dmi_a0"			loc="AR33"	iostandard="LVSTL_11"			/>
		<pin index="329"	name="lpddr4_3_dmi_a1"			loc="BF33"	iostandard="LVSTL_11"			/>
		<pin index="330"	name="lpddr4_3_dmi_b0"			loc="AR30"	iostandard="LVSTL_11"			/>
		<pin index="331"	name="lpddr4_3_dmi_b1"			loc="BE31"	iostandard="LVSTL_11"			/>
		<pin index="332"	name="lpddr4_3_dq_a0"   		loc="AP34"	iostandard="LVSTL_11"			/>
		<pin index="333"	name="lpddr4_3_dq_a1"   		loc="AP33"	iostandard="LVSTL_11"			/>
		<pin index="334"	name="lpddr4_3_dq_a2"   		loc="AU33"	iostandard="LVSTL_11"			/>
		<pin index="335"	name="lpddr4_3_dq_a3"   		loc="AV34"	iostandard="LVSTL_11"			/>
		<pin index="336"	name="lpddr4_3_dq_a4"   		loc="AV33"	iostandard="LVSTL_11"			/>
		<pin index="337"	name="lpddr4_3_dq_a5"   		loc="AR32"	iostandard="LVSTL_11"			/>
		<pin index="338"	name="lpddr4_3_dq_a6"   		loc="AW33"	iostandard="LVSTL_11"			/>
		<pin index="339"	name="lpddr4_3_dq_a7"   		loc="AN34"	iostandard="LVSTL_11"			/>
		<pin index="340"	name="lpddr4_3_dq_a8"   		loc="BE35"	iostandard="LVSTL_11"			/>
		<pin index="341"	name="lpddr4_3_dq_a9"   		loc="BD34"	iostandard="LVSTL_11"			/>
		<pin index="342"	name="lpddr4_3_dq_a10"			loc="BG34"	iostandard="LVSTL_11"			/>
		<pin index="343"	name="lpddr4_3_dq_a11"			loc="BB34"	iostandard="LVSTL_11"			/>
		<pin index="344"	name="lpddr4_3_dq_a12"			loc="BG35"	iostandard="LVSTL_11"			/>
		<pin index="345"	name="lpddr4_3_dq_a13"			loc="BC33"	iostandard="LVSTL_11"			/>
		<pin index="346"	name="lpddr4_3_dq_a14"			loc="BD35"	iostandard="LVSTL_11"			/>
		<pin index="347"	name="lpddr4_3_dq_a15"			loc="BF34"	iostandard="LVSTL_11"			/>
		<pin index="348"	name="lpddr4_3_dq_b0"   		loc="AU31"	iostandard="LVSTL_11"			/>
		<pin index="349"	name="lpddr4_3_dq_b1"   		loc="AT31"	iostandard="LVSTL_11"			/>
		<pin index="350"	name="lpddr4_3_dq_b2"   		loc="AN31"	iostandard="LVSTL_11"			/>
		<pin index="351"	name="lpddr4_3_dq_b3"   		loc="AM30"	iostandard="LVSTL_11"			/>
		<pin index="352"	name="lpddr4_3_dq_b4"   		loc="AM32"	iostandard="LVSTL_11"			/>
		<pin index="353"	name="lpddr4_3_dq_b5"   		loc="AM33"	iostandard="LVSTL_11"			/>
		<pin index="354"	name="lpddr4_3_dq_b6"   		loc="AV30"	iostandard="LVSTL_11"			/>
		<pin index="355"	name="lpddr4_3_dq_b7"   		loc="AV31"	iostandard="LVSTL_11"			/>
		<pin index="356"	name="lpddr4_3_dq_b8"   		loc="BF32"	iostandard="LVSTL_11"			/>
		<pin index="357"	name="lpddr4_3_dq_b9"   		loc="BE32"	iostandard="LVSTL_11"			/>
		<pin index="358"	name="lpddr4_3_dq_b10"			loc="BC32"	iostandard="LVSTL_11"			/>
		<pin index="359"	name="lpddr4_3_dq_b11"			loc="BB31"	iostandard="LVSTL_11"			/>
		<pin index="360"	name="lpddr4_3_dq_b12"			loc="BB30"	iostandard="LVSTL_11"			/>
		<pin index="361"	name="lpddr4_3_dq_b13"			loc="BB33"	iostandard="LVSTL_11"			/>
		<pin index="362"	name="lpddr4_3_dq_b14"			loc="BF31"	iostandard="LVSTL_11"			/>
		<pin index="363"	name="lpddr4_3_dq_b15"			loc="BG31"	iostandard="LVSTL_11"			/>
		<pin index="364"	name="lpddr4_3_dqs_c_a0"		loc="AT32"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="365"	name="lpddr4_3_dqs_c_a1"		loc="BE34"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="366"	name="lpddr4_3_dqs_c_b0"		loc="AP31"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="367"	name="lpddr4_3_dqs_c_b1"		loc="BC30"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="368"	name="lpddr4_3_dqs_t_a0"		loc="AU32"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="369"	name="lpddr4_3_dqs_t_a1"		loc="BD33"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="370"	name="lpddr4_3_dqs_t_b0"		loc="AN32"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="371"	name="lpddr4_3_dqs_t_b1"		loc="BC31"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="372"	name="lpddr4_2_reset_n" 		loc="AW28"	iostandard="LVSTL_11"			/>
		<pin index="373"	name="lpddr4_3_reset_n" 		loc="AV29"	iostandard="LVSTL_11"			/>
		<pin index="374"	name="lpddr4_1_ref_n"   		loc="AY27"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="375"	name="lpddr4_1_ref_p"   		loc="AW27"	iostandard="DIFF_LVSTL_11"		/>
		<pin index="376"	name="cdb_pl_uart_txd"			loc="L17"	iostandard="LVCMOS33"			/>
		<pin index="377"	name="cdb_pl_uart_rxd"			loc="M17"	iostandard="LVCMOS33"			/>
		<pin index="378"	name="p16_gpio0"				loc="J35"   iostandard="LVCMOS33"			/>
		<pin index="379"	name="p16_gpio1"				loc="J34"   iostandard="LVCMOS33"			/>
		<pin index="380"	name="p16_gpio2"				loc="M34"   iostandard="LVCMOS33"			/>
		<pin index="381"	name="p16_gpio3"				loc="N34"   iostandard="LVCMOS33"			/>
		<pin index="382"	name="p16_gpio4"				loc="M36"   iostandard="LVCMOS33"			/>
		<pin index="383"	name="p16_gpio5"				loc="M35"   iostandard="LVCMOS33"			/>
		<pin index="384"	name="p16_gpio6"				loc="K33"   iostandard="LVCMOS33"			/>
		<pin index="385"	name="p16_gpio7"				loc="L33"   iostandard="LVCMOS33"			/>
		<pin index="386"	name="p16_gpio8"				loc="J36"   iostandard="LVCMOS33"			/>
		<pin index="387"	name="p16_gpio9"				loc="K37"   iostandard="LVCMOS33"			/>
		<pin index="388"	name="p16_gpio10"				loc="K21"   iostandard="LVCMOS33"			/>
		<pin index="389"	name="p16_gpio11"				loc="L20"   iostandard="LVCMOS33"			/>
		<pin index="390"	name="sw5"						loc="K17"   iostandard="LVCMOS33"			/>
		<pin index="391"	name="sw6"						loc="L18"   iostandard="LVCMOS33"			/>

		<pin index="392"    name="hss_x5_ref_n"				loc="R40"									/>
		<pin index="393"    name="hss_x5_ref_p"				loc="R39"									/>
		<pin index="394"    name="p16_refclk_n"				loc="N40"									/>
		<pin index="395"    name="p16_refclk_p"				loc="N39"									/>
		<pin index="396"    name="hss_lnk_ref0_n"			loc="AB10"									/>
		<pin index="397"    name="hss_lnk_ref0_p"			loc="AB11"									/>
		<pin index="398"    name="hss_ff2_rxn0"				loc="V1"									/>
		<pin index="399"    name="hss_ff2_rxn1"				loc="U3"									/>
		<pin index="400"    name="hss_ff2_rxn2"				loc="T1"									/>
		<pin index="401"    name="hss_ff2_rxn3"				loc="R3"									/>
		<pin index="402"    name="hss_ff2_rxp0"				loc="V2"									/>
		<pin index="403"    name="hss_ff2_rxp1"				loc="U4"									/>
		<pin index="404"    name="hss_ff2_rxp2"				loc="T2"									/>
		<pin index="405"    name="hss_ff2_rxp3"				loc="R4"									/>
		<pin index="406"    name="hss_ff2_txn0"				loc="V6"									/>
		<pin index="407"    name="hss_ff2_txn1"				loc="U8"									/>
		<pin index="408"    name="hss_ff2_txn2"				loc="T6"									/>
		<pin index="409"    name="hss_ff2_txn3"				loc="R8"									/>
		<pin index="410"    name="hss_ff2_txp0"				loc="V7"									/>
		<pin index="411"    name="hss_ff2_txp1"				loc="U9"									/>
		<pin index="412"    name="hss_ff2_txp2"				loc="T7"									/>
		<pin index="413"    name="hss_ff2_txp3"				loc="R9"									/>
		<pin index="414"    name="hss_lnk1_txclk_n"			loc="K14"									/>
		<pin index="415"    name="hss_lnk1_txclk_p"			loc="K15"									/>
		<pin index="416"    name="hss_lnk0_txclk_n"			loc="L12"									/>
		<pin index="417"    name="hss_lnk0_txclk_p"			loc="L13"									/>

	</pins>
</part_info>
