{
	"acmid": "2485499",
	"author": [
		"Sandeep Miryala",
		"Mehrdad Montazeri",
		"Andrea Calimera",
		"Enrico Macii",
		"Massimo Poncino"
	],
	"booktitle": "Proceedings of the 17th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2013",
	"dblpkey": "conf/date/MiryalaMCMP13",
	"pages": "877-880",
	"publisher": "EDA Consortium San Jose, CA, USA / ACM DL",
	"stemmed": [
		"a",
		"verilog",
		"a",
		"model",
		"for",
		"reconfigur",
		"logic",
		"gate",
		"base",
		"on",
		"graphen",
		"pn",
		"junction"
	],
	"tag": [
		"configuration management",
		"logic"
	],
	"title": "A verilog-a model for reconfigurable logic gates based on graphene pn-junctions",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2013
}