#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 20 16:48:36 2018
# Process ID: 11340
# Current directory: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1
# Command line: vivado.exe -log centroid.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source centroid.tcl
# Log file: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/centroid.vds
# Journal file: C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source centroid.tcl -notrace
Command: synth_design -top centroid -part xc7z010clg400-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'divider' is locked:
* IP 'divider' contains one or more locked subcores.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 356.027 ; gain = 99.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'centroid' [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:23]
	Parameter IMG_W bound to: 1280 - type: integer 
	Parameter IMG_H bound to: 720 - type: integer 
INFO: [Synth 8-638] synthesizing module 'acc_m10' [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/acc_m10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'acc_m10' (1#1) [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/acc_m10_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'acc_m01' [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/acc_m01_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'acc_m01' (2#1) [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/acc_m01_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'divider' [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/divider_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'divider' (3#1) [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/realtime/divider_stub.v:6]
WARNING: [Synth 8-689] width (20) of port connection 'dividend' does not match port width (32) of module 'divider' [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:110]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider' [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:112]
WARNING: [Synth 8-689] width (20) of port connection 'dividend' does not match port width (32) of module 'divider' [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:118]
WARNING: [Synth 8-689] width (11) of port connection 'quotient' does not match port width (32) of module 'divider' [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:120]
INFO: [Synth 8-256] done synthesizing module 'centroid' (4#1) [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:23]
WARNING: [Synth 8-3331] design centroid has unconnected port rst
WARNING: [Synth 8-3331] design centroid has unconnected port hsync
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.445 ; gain = 152.031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 408.445 ; gain = 152.031
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp3/acc_m10_in_context.xdc] for cell 'x_add'
Finished Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp3/acc_m10_in_context.xdc] for cell 'x_add'
Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp4/acc_m01_in_context.xdc] for cell 'y_add'
Finished Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp4/acc_m01_in_context.xdc] for cell 'y_add'
Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp5/divider_in_context.xdc] for cell 'x_divider'
Finished Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp5/divider_in_context.xdc] for cell 'x_divider'
Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp5/divider_in_context.xdc] for cell 'y_divider'
Finished Parsing XDC File [C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/.Xil/Vivado-11340-DESKTOP-JI7G1LN/dcp5/divider_in_context.xdc] for cell 'y_divider'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 735.313 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.313 ; gain = 478.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.313 ; gain = 478.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for x_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for x_divider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_add. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for y_divider. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.313 ; gain = 478.898
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_m00_reg was removed.  [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:85]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 735.313 ; gain = 478.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_pos" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_pos" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r_m00_reg was removed.  [C:/git/SR/lab11/zad11_1/centroid/centroid.srcs/sources_1/new/centroid.v:85]
WARNING: [Synth 8-3331] design centroid has unconnected port rst
WARNING: [Synth 8-3331] design centroid has unconnected port hsync
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_y_div_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_x_div_reg[0] )
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[0]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[1]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[2]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[3]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[4]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[5]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[6]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[7]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[8]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[9]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_x_div_reg[10]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[0]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[1]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[2]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[3]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[4]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[5]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[6]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[7]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[8]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[9]) is unused and will be removed from module centroid.
WARNING: [Synth 8-3332] Sequential element (r_y_div_reg[10]) is unused and will be removed from module centroid.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 735.313 ; gain = 478.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 740.473 ; gain = 484.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 740.473 ; gain = 484.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |acc_m10       |         1|
|2     |acc_m01       |         1|
|3     |divider       |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |acc_m01    |     1|
|2     |acc_m10    |     1|
|3     |divider    |     1|
|4     |divider__1 |     1|
|5     |BUFG       |     2|
|6     |CARRY4     |     5|
|7     |LUT1       |     3|
|8     |LUT2       |     2|
|9     |LUT3       |     6|
|10    |LUT4       |     5|
|11    |LUT5       |     5|
|12    |LUT6       |    11|
|13    |FDRE       |    43|
|14    |IBUF       |     5|
|15    |OBUF       |    22|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   215|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 760.176 ; gain = 176.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 760.176 ; gain = 503.762
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 761.242 ; gain = 516.297
INFO: [Common 17-1381] The checkpoint 'C:/git/SR/lab11/zad11_1/centroid/centroid.runs/synth_1/centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file centroid_utilization_synth.rpt -pb centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 761.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 20 16:49:28 2018...
