// Generated by CIRCT unknown git version
module ct_lsu_snoop_resp(	// file.cleaned.mlir:2:3
  input          biu_lsu_cd_ready,	// file.cleaned.mlir:2:35
                 biu_lsu_cr_ready,	// file.cleaned.mlir:2:62
  input  [4:0]   ctcq_biu_cr_resp,	// file.cleaned.mlir:2:89
  input          ctcq_biu_cr_valid,	// file.cleaned.mlir:2:116
  input  [127:0] sdb_biu_cd_data,	// file.cleaned.mlir:2:144
  input          sdb_biu_cd_last,	// file.cleaned.mlir:2:172
                 sdb_biu_cd_valid,	// file.cleaned.mlir:2:198
  input  [4:0]   snq_biu_cr_resp,	// file.cleaned.mlir:2:225
  input          snq_biu_cr_valid,	// file.cleaned.mlir:2:251
  output         biu_ctcq_cr_ready,	// file.cleaned.mlir:2:279
                 biu_lsu_cr_resp_acept,	// file.cleaned.mlir:2:307
                 biu_sdb_cd_ready,	// file.cleaned.mlir:2:339
                 biu_snq_cr_ready,	// file.cleaned.mlir:2:366
  output [127:0] lsu_biu_cd_data,	// file.cleaned.mlir:2:393
  output         lsu_biu_cd_last,	// file.cleaned.mlir:2:421
                 lsu_biu_cd_valid,	// file.cleaned.mlir:2:447
  output [4:0]   lsu_biu_cr_resp,	// file.cleaned.mlir:2:474
  output         lsu_biu_cr_valid	// file.cleaned.mlir:2:500
);

  wire _GEN = snq_biu_cr_valid | ctcq_biu_cr_valid;	// file.cleaned.mlir:3:10
  assign biu_ctcq_cr_ready = biu_lsu_cr_ready;	// file.cleaned.mlir:10:5
  assign biu_lsu_cr_resp_acept = _GEN & biu_lsu_cr_ready;	// file.cleaned.mlir:3:10, :9:10, :10:5
  assign biu_sdb_cd_ready = biu_lsu_cd_ready;	// file.cleaned.mlir:10:5
  assign biu_snq_cr_ready = biu_lsu_cr_ready;	// file.cleaned.mlir:10:5
  assign lsu_biu_cd_data = sdb_biu_cd_data;	// file.cleaned.mlir:10:5
  assign lsu_biu_cd_last = sdb_biu_cd_last;	// file.cleaned.mlir:10:5
  assign lsu_biu_cd_valid = sdb_biu_cd_valid;	// file.cleaned.mlir:10:5
  assign lsu_biu_cr_resp =
    snq_biu_cr_resp & {5{snq_biu_cr_valid}} | ctcq_biu_cr_resp & {5{ctcq_biu_cr_valid}};	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :10:5
  assign lsu_biu_cr_valid = _GEN;	// file.cleaned.mlir:3:10, :10:5
endmodule

