-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max2_PE_4u_16u_s is
port (
    ap_ready : OUT STD_LOGIC;
    data0_V : IN STD_LOGIC_VECTOR (63 downto 0);
    data1_V : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of max2_PE_4u_16u_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal trunc_ln647_12_fu_86_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_fu_82_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_1_fu_114_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_1_fu_104_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_1_fu_124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_2_fu_148_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_2_fu_138_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_2_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_3_fu_182_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_3_fu_172_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_3_fu_192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_4_fu_216_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_4_fu_206_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_4_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_5_fu_250_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_5_fu_240_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_5_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_6_fu_284_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_6_fu_274_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_6_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_7_fu_318_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_7_fu_308_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_7_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_8_fu_352_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_8_fu_342_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_8_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_9_fu_386_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_9_fu_376_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_9_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_s_fu_420_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_s_fu_410_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_10_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_10_fu_454_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_10_fu_444_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_11_fu_464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_11_fu_488_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_11_fu_478_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_12_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_12_fu_522_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_12_fu_512_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_13_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_13_fu_556_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_13_fu_546_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_14_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_117_14_fu_590_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_116_14_fu_580_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_15_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln18_25_fu_606_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_24_fu_572_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_23_fu_538_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_22_fu_504_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_21_fu_470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_20_fu_436_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_19_fu_402_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_18_fu_368_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_17_fu_334_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_16_fu_300_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_15_fu_266_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_14_fu_232_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_13_fu_198_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_12_fu_164_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_11_fu_130_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln18_fu_96_p3 : STD_LOGIC_VECTOR (3 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= (((((((((((((((select_ln18_25_fu_606_p3 & select_ln18_24_fu_572_p3) & select_ln18_23_fu_538_p3) & select_ln18_22_fu_504_p3) & select_ln18_21_fu_470_p3) & select_ln18_20_fu_436_p3) & select_ln18_19_fu_402_p3) & select_ln18_18_fu_368_p3) & select_ln18_17_fu_334_p3) & select_ln18_16_fu_300_p3) & select_ln18_15_fu_266_p3) & select_ln18_14_fu_232_p3) & select_ln18_13_fu_198_p3) & select_ln18_12_fu_164_p3) & select_ln18_11_fu_130_p3) & select_ln18_fu_96_p3);
    icmp_ln895_10_fu_430_p2 <= "1" when (unsigned(p_Result_117_s_fu_420_p4) > unsigned(p_Result_116_s_fu_410_p4)) else "0";
    icmp_ln895_11_fu_464_p2 <= "1" when (unsigned(p_Result_117_10_fu_454_p4) > unsigned(p_Result_116_10_fu_444_p4)) else "0";
    icmp_ln895_12_fu_498_p2 <= "1" when (unsigned(p_Result_117_11_fu_488_p4) > unsigned(p_Result_116_11_fu_478_p4)) else "0";
    icmp_ln895_13_fu_532_p2 <= "1" when (unsigned(p_Result_117_12_fu_522_p4) > unsigned(p_Result_116_12_fu_512_p4)) else "0";
    icmp_ln895_14_fu_566_p2 <= "1" when (unsigned(p_Result_117_13_fu_556_p4) > unsigned(p_Result_116_13_fu_546_p4)) else "0";
    icmp_ln895_15_fu_600_p2 <= "1" when (unsigned(p_Result_117_14_fu_590_p4) > unsigned(p_Result_116_14_fu_580_p4)) else "0";
    icmp_ln895_1_fu_124_p2 <= "1" when (unsigned(p_Result_117_1_fu_114_p4) > unsigned(p_Result_116_1_fu_104_p4)) else "0";
    icmp_ln895_2_fu_158_p2 <= "1" when (unsigned(p_Result_117_2_fu_148_p4) > unsigned(p_Result_116_2_fu_138_p4)) else "0";
    icmp_ln895_3_fu_192_p2 <= "1" when (unsigned(p_Result_117_3_fu_182_p4) > unsigned(p_Result_116_3_fu_172_p4)) else "0";
    icmp_ln895_4_fu_226_p2 <= "1" when (unsigned(p_Result_117_4_fu_216_p4) > unsigned(p_Result_116_4_fu_206_p4)) else "0";
    icmp_ln895_5_fu_260_p2 <= "1" when (unsigned(p_Result_117_5_fu_250_p4) > unsigned(p_Result_116_5_fu_240_p4)) else "0";
    icmp_ln895_6_fu_294_p2 <= "1" when (unsigned(p_Result_117_6_fu_284_p4) > unsigned(p_Result_116_6_fu_274_p4)) else "0";
    icmp_ln895_7_fu_328_p2 <= "1" when (unsigned(p_Result_117_7_fu_318_p4) > unsigned(p_Result_116_7_fu_308_p4)) else "0";
    icmp_ln895_8_fu_362_p2 <= "1" when (unsigned(p_Result_117_8_fu_352_p4) > unsigned(p_Result_116_8_fu_342_p4)) else "0";
    icmp_ln895_9_fu_396_p2 <= "1" when (unsigned(p_Result_117_9_fu_386_p4) > unsigned(p_Result_116_9_fu_376_p4)) else "0";
    icmp_ln895_fu_90_p2 <= "1" when (unsigned(trunc_ln647_12_fu_86_p1) > unsigned(trunc_ln647_fu_82_p1)) else "0";
    p_Result_116_10_fu_444_p4 <= data0_V(47 downto 44);
    p_Result_116_11_fu_478_p4 <= data0_V(51 downto 48);
    p_Result_116_12_fu_512_p4 <= data0_V(55 downto 52);
    p_Result_116_13_fu_546_p4 <= data0_V(59 downto 56);
    p_Result_116_14_fu_580_p4 <= data0_V(63 downto 60);
    p_Result_116_1_fu_104_p4 <= data0_V(7 downto 4);
    p_Result_116_2_fu_138_p4 <= data0_V(11 downto 8);
    p_Result_116_3_fu_172_p4 <= data0_V(15 downto 12);
    p_Result_116_4_fu_206_p4 <= data0_V(19 downto 16);
    p_Result_116_5_fu_240_p4 <= data0_V(23 downto 20);
    p_Result_116_6_fu_274_p4 <= data0_V(27 downto 24);
    p_Result_116_7_fu_308_p4 <= data0_V(31 downto 28);
    p_Result_116_8_fu_342_p4 <= data0_V(35 downto 32);
    p_Result_116_9_fu_376_p4 <= data0_V(39 downto 36);
    p_Result_116_s_fu_410_p4 <= data0_V(43 downto 40);
    p_Result_117_10_fu_454_p4 <= data1_V(47 downto 44);
    p_Result_117_11_fu_488_p4 <= data1_V(51 downto 48);
    p_Result_117_12_fu_522_p4 <= data1_V(55 downto 52);
    p_Result_117_13_fu_556_p4 <= data1_V(59 downto 56);
    p_Result_117_14_fu_590_p4 <= data1_V(63 downto 60);
    p_Result_117_1_fu_114_p4 <= data1_V(7 downto 4);
    p_Result_117_2_fu_148_p4 <= data1_V(11 downto 8);
    p_Result_117_3_fu_182_p4 <= data1_V(15 downto 12);
    p_Result_117_4_fu_216_p4 <= data1_V(19 downto 16);
    p_Result_117_5_fu_250_p4 <= data1_V(23 downto 20);
    p_Result_117_6_fu_284_p4 <= data1_V(27 downto 24);
    p_Result_117_7_fu_318_p4 <= data1_V(31 downto 28);
    p_Result_117_8_fu_352_p4 <= data1_V(35 downto 32);
    p_Result_117_9_fu_386_p4 <= data1_V(39 downto 36);
    p_Result_117_s_fu_420_p4 <= data1_V(43 downto 40);
    select_ln18_11_fu_130_p3 <= 
        p_Result_117_1_fu_114_p4 when (icmp_ln895_1_fu_124_p2(0) = '1') else 
        p_Result_116_1_fu_104_p4;
    select_ln18_12_fu_164_p3 <= 
        p_Result_117_2_fu_148_p4 when (icmp_ln895_2_fu_158_p2(0) = '1') else 
        p_Result_116_2_fu_138_p4;
    select_ln18_13_fu_198_p3 <= 
        p_Result_117_3_fu_182_p4 when (icmp_ln895_3_fu_192_p2(0) = '1') else 
        p_Result_116_3_fu_172_p4;
    select_ln18_14_fu_232_p3 <= 
        p_Result_117_4_fu_216_p4 when (icmp_ln895_4_fu_226_p2(0) = '1') else 
        p_Result_116_4_fu_206_p4;
    select_ln18_15_fu_266_p3 <= 
        p_Result_117_5_fu_250_p4 when (icmp_ln895_5_fu_260_p2(0) = '1') else 
        p_Result_116_5_fu_240_p4;
    select_ln18_16_fu_300_p3 <= 
        p_Result_117_6_fu_284_p4 when (icmp_ln895_6_fu_294_p2(0) = '1') else 
        p_Result_116_6_fu_274_p4;
    select_ln18_17_fu_334_p3 <= 
        p_Result_117_7_fu_318_p4 when (icmp_ln895_7_fu_328_p2(0) = '1') else 
        p_Result_116_7_fu_308_p4;
    select_ln18_18_fu_368_p3 <= 
        p_Result_117_8_fu_352_p4 when (icmp_ln895_8_fu_362_p2(0) = '1') else 
        p_Result_116_8_fu_342_p4;
    select_ln18_19_fu_402_p3 <= 
        p_Result_117_9_fu_386_p4 when (icmp_ln895_9_fu_396_p2(0) = '1') else 
        p_Result_116_9_fu_376_p4;
    select_ln18_20_fu_436_p3 <= 
        p_Result_117_s_fu_420_p4 when (icmp_ln895_10_fu_430_p2(0) = '1') else 
        p_Result_116_s_fu_410_p4;
    select_ln18_21_fu_470_p3 <= 
        p_Result_117_10_fu_454_p4 when (icmp_ln895_11_fu_464_p2(0) = '1') else 
        p_Result_116_10_fu_444_p4;
    select_ln18_22_fu_504_p3 <= 
        p_Result_117_11_fu_488_p4 when (icmp_ln895_12_fu_498_p2(0) = '1') else 
        p_Result_116_11_fu_478_p4;
    select_ln18_23_fu_538_p3 <= 
        p_Result_117_12_fu_522_p4 when (icmp_ln895_13_fu_532_p2(0) = '1') else 
        p_Result_116_12_fu_512_p4;
    select_ln18_24_fu_572_p3 <= 
        p_Result_117_13_fu_556_p4 when (icmp_ln895_14_fu_566_p2(0) = '1') else 
        p_Result_116_13_fu_546_p4;
    select_ln18_25_fu_606_p3 <= 
        p_Result_117_14_fu_590_p4 when (icmp_ln895_15_fu_600_p2(0) = '1') else 
        p_Result_116_14_fu_580_p4;
    select_ln18_fu_96_p3 <= 
        trunc_ln647_12_fu_86_p1 when (icmp_ln895_fu_90_p2(0) = '1') else 
        trunc_ln647_fu_82_p1;
    trunc_ln647_12_fu_86_p1 <= data1_V(4 - 1 downto 0);
    trunc_ln647_fu_82_p1 <= data0_V(4 - 1 downto 0);
end behav;
