$date
	Sun Oct 23 09:49:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#512927
b1110 !
1"
#512930
b1110 &
b1110 %
1$
#512931
0"
#512934
b111 &
b111 %
#512938
b10110 &
b10110 %
#512942
b1011 &
b1011 %
#512946
b100010 &
b100010 %
#512950
b10001 &
b10001 %
#512954
b110100 &
b110100 %
#512958
b11010 &
b11010 %
#512962
b1101 &
b1101 %
#512966
b101000 &
b101000 %
#512970
b10100 &
b10100 %
#512974
b1010 &
b1010 %
#512978
b101 &
b101 %
#512982
b10000 &
b10000 %
#512986
b1000 &
b1000 %
#512990
b100 &
b100 %
#512994
b10 &
b10 %
#512998
b1 &
1#
b1 %
#513002
b0 &
b0 %
0#
0$
#1524545
b10001 !
1"
#1524546
b10001 &
b10001 %
1$
#1524547
0"
#1524550
b110100 &
b110100 %
#1524554
b11010 &
b11010 %
#1524558
b1101 &
b1101 %
#1524562
b101000 &
b101000 %
#1524566
b10100 &
b10100 %
#1524570
b1010 &
b1010 %
#1524574
b101 &
b101 %
#1524578
b10000 &
b10000 %
#1524582
b1000 &
b1000 %
#1524586
b100 &
b100 %
#1524590
b10 &
b10 %
#1524594
b1 &
b1 %
1#
#1524598
b0 &
0#
b0 %
0$
#2574022
b10000 &
b10000 %
1$
b10000 !
1"
#2574023
0"
#2574026
b1000 &
b1000 %
#2574030
b100 &
b100 %
#2574034
b10 &
b10 %
#2574038
b1 &
1#
b1 %
#2574042
b0 &
b0 %
0#
0$
#4500012
