{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680856920323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680856920323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 07 03:42:00 2023 " "Processing started: Fri Apr 07 03:42:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680856920323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856920323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_ZHANG_David -c Lab4_ZHANG_David" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856920323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680856920648 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680856920648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/rng_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/rng_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 RNG_LFSR " "Found entity 1: RNG_LFSR" {  } { { "../src/RNG_LFSR.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/RNG_LFSR.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../src/mux_2to1.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/mux_2to1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "../src/LoadRegister.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/LoadRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "../src/GameController.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/GameController.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/digitTimer.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/decoder7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/decoder7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7Seg " "Found entity 1: Decoder7Seg" {  } { { "../src/Decoder7Seg.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Decoder7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/countto100.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/countto100.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo100 " "Found entity 1: countTo100" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/countto10.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/countto10.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTo10 " "Found entity 1: countTo10" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "../src/ButtonShaper.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/ButtonShaper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/adder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/adder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder4Bit " "Found entity 1: Adder4Bit" {  } { { "../src/Adder4Bit.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Adder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/accesscontrollersplit.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/accesscontrollersplit.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccessControllerSplit " "Found entity 1: AccessControllerSplit" {  } { { "../src/AccessControllerSplit.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/add_demos/lab4_zhang_david/src/1slfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /add_demos/lab4_zhang_david/src/1slfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecondLFSR " "Found entity 1: oneSecondLFSR" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_PSWD " "Found entity 1: ROM_PSWD" {  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_pswd.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_pswd.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_PSWD " "Found entity 1: RAM_PSWD" {  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUMDISPLAY sumdisplay Lab4_ZHANG_David.v(12) " "Verilog HDL Declaration information at Lab4_ZHANG_David.v(12): object \"SUMDISPLAY\" differs only in case from object \"sumdisplay\" in the same scope" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SCORETENS scoreTens Lab4_ZHANG_David.v(12) " "Verilog HDL Declaration information at Lab4_ZHANG_David.v(12): object \"SCORETENS\" differs only in case from object \"scoreTens\" in the same scope" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_zhang_david.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_zhang_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_ZHANG_David " "Found entity 1: Lab4_ZHANG_David" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927106 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_ZHANG_David " "Elaborating entity \"Lab4_ZHANG_David\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680856927157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dummySignal Lab4_ZHANG_David.v(19) " "Verilog HDL or VHDL warning at Lab4_ZHANG_David.v(19): object \"dummySignal\" assigned a value but never read" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "AdderOutput Lab4_ZHANG_David.v(75) " "Verilog HDL Always Construct warning at Lab4_ZHANG_David.v(75): variable \"AdderOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab4_ZHANG_David.v(93) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(93): truncated value with size 7 to match size of target (4)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 Lab4_ZHANG_David.v(94) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(94): truncated value with size 7 to match size of target (4)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Lab4_ZHANG_David.v(97) " "Verilog HDL assignment warning at Lab4_ZHANG_David.v(97): truncated value with size 32 to match size of target (7)" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927158 "|Lab4_ZHANG_David"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:BS1 " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:BS1\"" {  } { { "Lab4_ZHANG_David.v" "BS1" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadRegister LoadRegister:LR1 " "Elaborating entity \"LoadRegister\" for hierarchy \"LoadRegister:LR1\"" {  } { { "Lab4_ZHANG_David.v" "LR1" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RNG_LFSR RNG_LFSR:RNGesus " "Elaborating entity \"RNG_LFSR\" for hierarchy \"RNG_LFSR:RNGesus\"" {  } { { "Lab4_ZHANG_David.v" "RNGesus" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7Seg Decoder7Seg:P1D " "Elaborating entity \"Decoder7Seg\" for hierarchy \"Decoder7Seg:P1D\"" {  } { { "Lab4_ZHANG_David.v" "P1D" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4Bit Adder4Bit:SUM " "Elaborating entity \"Adder4Bit\" for hierarchy \"Adder4Bit:SUM\"" {  } { { "Lab4_ZHANG_David.v" "SUM" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AccessControllerSplit AccessControllerSplit:MASTER " "Elaborating entity \"AccessControllerSplit\" for hierarchy \"AccessControllerSplit:MASTER\"" {  } { { "Lab4_ZHANG_David.v" "MASTER" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController AccessControllerSplit:MASTER\|GameController:MASTER " "Elaborating entity \"GameController\" for hierarchy \"AccessControllerSplit:MASTER\|GameController:MASTER\"" {  } { { "../src/AccessControllerSplit.v" "MASTER" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication AccessControllerSplit:MASTER\|Authentication:MASUTAH " "Elaborating entity \"Authentication\" for hierarchy \"AccessControllerSplit:MASTER\|Authentication:MASUTAH\"" {  } { { "../src/AccessControllerSplit.v" "MASUTAH" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/AccessControllerSplit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAMWait1 Authentication.v(29) " "Verilog HDL or VHDL warning at Authentication.v(29): object \"RAMWait1\" assigned a value but never read" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680856927168 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(67) " "Verilog HDL assignment warning at Authentication.v(67): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(74) " "Verilog HDL assignment warning at Authentication.v(74): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Authentication.v(83) " "Verilog HDL assignment warning at Authentication.v(83): truncated value with size 32 to match size of target (5)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(84) " "Verilog HDL assignment warning at Authentication.v(84): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Authentication.v(94) " "Verilog HDL assignment warning at Authentication.v(94): truncated value with size 32 to match size of target (5)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Authentication.v(95) " "Verilog HDL assignment warning at Authentication.v(95): truncated value with size 32 to match size of target (2)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927169 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(105) " "Verilog HDL assignment warning at Authentication.v(105): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927170 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Authentication.v(113) " "Verilog HDL assignment warning at Authentication.v(113): truncated value with size 32 to match size of target (3)" {  } { { "../src/Authentication.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/Authentication.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927170 "|Lab4_ZHANG_David|AccessControllerSplit:MASTER|Authentication:MASUTAH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneSecondLFSR oneSecondLFSR:internalTimer " "Elaborating entity \"oneSecondLFSR\" for hierarchy \"oneSecondLFSR:internalTimer\"" {  } { { "Lab4_ZHANG_David.v" "internalTimer" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(26) " "Verilog HDL assignment warning at 1slfsr.v(26): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(34) " "Verilog HDL assignment warning at 1slfsr.v(34): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(70) " "Verilog HDL assignment warning at 1slfsr.v(70): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 1slfsr.v(75) " "Verilog HDL assignment warning at 1slfsr.v(75): truncated value with size 32 to match size of target (1)" {  } { { "../src/1slfsr.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927188 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo100 oneSecondLFSR:internalTimer\|countTo100:counter " "Elaborating entity \"countTo100\" for hierarchy \"oneSecondLFSR:internalTimer\|countTo100:counter\"" {  } { { "../src/1slfsr.v" "counter" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/1slfsr.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(24) " "Verilog HDL assignment warning at countTo100.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(32) " "Verilog HDL assignment warning at countTo100.v(32): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(53) " "Verilog HDL assignment warning at countTo100.v(53): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo100.v(58) " "Verilog HDL assignment warning at countTo100.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo100.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927190 "|Lab4_ZHANG_David|oneSecondTimer:internalTimer|countTo100:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countTo10 oneSecondLFSR:internalTimer\|countTo100:counter\|countTo10:counter " "Elaborating entity \"countTo10\" for hierarchy \"oneSecondLFSR:internalTimer\|countTo100:counter\|countTo10:counter\"" {  } { { "../src/countTo100.v" "counter" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo100.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(22) " "Verilog HDL assignment warning at countTo10.v(22): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(30) " "Verilog HDL assignment warning at countTo10.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(46) " "Verilog HDL assignment warning at countTo10.v(46): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 countTo10.v(51) " "Verilog HDL assignment warning at countTo10.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../src/countTo10.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/src/countTo10.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680856927191 "|Lab4_ZHANG_David|oneSecondLFSR:internalTimer|countTo100:counter|countTo10:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer:OnesDigit " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer:OnesDigit\"" {  } { { "Lab4_ZHANG_David.v" "OnesDigit" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:scoreTens " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:scoreTens\"" {  } { { "Lab4_ZHANG_David.v" "scoreTens" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_PSWD ROM_PSWD:Romulus " "Elaborating entity \"ROM_PSWD\" for hierarchy \"ROM_PSWD:Romulus\"" {  } { { "Lab4_ZHANG_David.v" "Romulus" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "altsyncram_component" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\"" {  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_PSWD:Romulus\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_PSWD.hex " "Parameter \"init_file\" = \"ROM_PSWD.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927227 ""}  } { { "ROM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/ROM_PSWD.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5kf1 " "Found entity 1: altsyncram_5kf1" {  } { { "db/altsyncram_5kf1.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/altsyncram_5kf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5kf1 ROM_PSWD:Romulus\|altsyncram:altsyncram_component\|altsyncram_5kf1:auto_generated " "Elaborating entity \"altsyncram_5kf1\" for hierarchy \"ROM_PSWD:Romulus\|altsyncram:altsyncram_component\|altsyncram_5kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_PSWD RAM_PSWD:ARAM " "Elaborating entity \"RAM_PSWD\" for hierarchy \"RAM_PSWD:ARAM\"" {  } { { "Lab4_ZHANG_David.v" "ARAM" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\"" {  } { { "RAM_PSWD.v" "altsyncram_component" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927274 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\"" {  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_PSWD:ARAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM_PSWD.hex " "Parameter \"init_file\" = \"RAM_PSWD.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927275 ""}  } { { "RAM_PSWD.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/RAM_PSWD.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sn1 " "Found entity 1: altsyncram_7sn1" {  } { { "db/altsyncram_7sn1.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/altsyncram_7sn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sn1 RAM_PSWD:ARAM\|altsyncram:altsyncram_component\|altsyncram_7sn1:auto_generated " "Elaborating entity \"altsyncram_7sn1\" for hierarchy \"RAM_PSWD:ARAM\|altsyncram:altsyncram_component\|altsyncram_7sn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927311 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927360 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927360 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[3\] " "Net \"dataRAM_out\[3\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[3\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[2\] " "Net \"dataRAM_out\[2\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[2\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[1\] " "Net \"dataRAM_out\[1\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[1\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dataRAM_out\[0\] " "Net \"dataRAM_out\[0\]\" is missing source, defaulting to GND" {  } { { "Lab4_ZHANG_David.v" "dataRAM_out\[0\]" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1680856927363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1680856927363 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Lab4_ZHANG_David.v" "Mod0" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680856927688 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Lab4_ZHANG_David.v" "Div0" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680856927688 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680856927688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927715 ""}  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856927775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680856927775 ""}  } { { "Lab4_ZHANG_David.v" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/Lab4_ZHANG_David.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680856927775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "D:/ADD_Demos/Lab4_ZHANG_David/syn/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680856927810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856927810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680856927907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680856928090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680856928278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.map.smsg " "Generated suppressed messages file D:/ADD_Demos/Lab4_ZHANG_David/syn/output_files/Lab4_ZHANG_David.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856928317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680856928425 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680856928425 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "378 " "Implemented 378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "311 " "Implemented 311 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680856928497 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680856928497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680856928497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 98 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 98 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 07 03:42:08 2023 " "Processing ended: Fri Apr 07 03:42:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680856928532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680856928532 ""}
