
---------- Begin Simulation Statistics ----------
final_tick                               200923463000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 214905                       # Simulator instruction rate (inst/s)
host_mem_usage                                 688036                       # Number of bytes of host memory used
host_op_rate                                   214913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   465.32                       # Real time elapsed on the host
host_tick_rate                              431794286                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200923                       # Number of seconds simulated
sim_ticks                                200923463000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.502410                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596907                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599966                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                163                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             383                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              220                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602157                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.009235                       # CPI: cycles per instruction
system.cpu.discardedOps                          2724                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412017                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901121                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094535                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85941745                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.497702                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        200923463                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       114981718                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       735914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1480257                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        11669                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       787330                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1575408                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            237                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                411                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       735756                       # Transaction distribution
system.membus.trans_dist::CleanEvict              158                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743932                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2224600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2224600                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    189452672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               189452672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744343                       # Request fanout histogram
system.membus.respLayer1.occupancy         6913017500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7366305000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             23804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1511165                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           764275                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          764275                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1097                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2362390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2363487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        83456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200069504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              200152960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          736151                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94176768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1524230                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007812                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1512323     99.22%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  11907      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1524230                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4677872000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3938172997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2225000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                43621                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43733                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 112                       # number of overall hits
system.l2.overall_hits::.cpu.data               43621                       # number of overall hits
system.l2.overall_hits::total                   43733                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744013                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744346                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data            744013                       # number of overall misses
system.l2.overall_misses::total                744346                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34724000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80800760000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80835484000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34724000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80800760000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80835484000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           787634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               788079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          787634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              788079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.748315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.944618                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.944507                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.748315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.944618                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.944507                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104276.276276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108601.274440                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108599.339554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104276.276276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108601.274440                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108599.339554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              735756                       # number of writebacks
system.l2.writebacks::total                    735756                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           333                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          333                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744343                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28064000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65920294000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65948358000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28064000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65920294000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65948358000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.944614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.944503                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.944614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.944503                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84276.276276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88601.354820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88599.419891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84276.276276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88601.354820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88599.419891                       # average overall mshr miss latency
system.l2.replacements                         736151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       775409                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           775409                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       775409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       775409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          180                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              180                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          180                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          180                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             20343                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 20343                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80791935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80791935000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        764275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            764275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.973383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.973383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108601.236403                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108601.236403                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65913295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65913295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.973383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.973383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88601.236403                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88601.236403                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34724000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.748315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.748315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104276.276276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104276.276276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          333                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28064000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28064000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.748315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748315                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84276.276276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84276.276276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         23278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23278                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.003468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108950.617284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108950.617284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           78                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           78                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6999000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6999000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89730.769231                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89730.769231                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8148.605529                       # Cycle average of tags in use
system.l2.tags.total_refs                     1563736                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.100827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         3.354654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8145.250875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994703                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3871821                       # Number of tag accesses
system.l2.tags.data_accesses                  3871821                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95233280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95275904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     94176768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        94176768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       735756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             735756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            212140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         473977895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             474190035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       212140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           212140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      468719614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            468719614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      468719614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           212140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        473977895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            942909649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1471512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488020.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000608847500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        81736                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        81737                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3015548                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1394252                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     735756                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1471512                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             91932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             91922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             92034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            91983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            91904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            91910                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23911291500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51824154000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16062.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34812.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1321073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1305941                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1471512                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      51                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  81507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  81507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  81795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  82082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  82024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  81737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       333167                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    568.638503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   378.943313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.566857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7309      2.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       129749     38.94%     41.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12602      3.78%     44.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10477      3.14%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10576      3.17%     51.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10446      3.14%     54.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9926      2.98%     57.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9866      2.96%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132216     39.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       333167                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        81737                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.213123                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.005624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.380880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         81735    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         81737                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        81736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.002826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.002051                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.167762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              230      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            81160     99.30%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              345      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         81736                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95275904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                94175680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95275904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94176768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       474.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       468.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    474.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    468.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  200923364000                       # Total gap between requests
system.mem_ctrls.avgGap                     135749.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95233280                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     94175680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 212140.480576924951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 473977894.756870687008                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 468714198.898711979389                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488020                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1471512                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20271000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51803883000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4688951645500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30436.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34813.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3186485.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1189109880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            632023095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5314044960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3839659740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15860170560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45754263660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38624703840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       111213975735                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.514130                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98665409500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6709040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95549013500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1189702500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            632341875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315173080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3841512840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15860170560.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45771919410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38609835840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       111220656105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.547378                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  98625389500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6709040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95589033500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4173355                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4173355                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4173355                       # number of overall hits
system.cpu.icache.overall_hits::total         4173355                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39439000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39439000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39439000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39439000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4173800                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4173800                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4173800                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4173800                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88626.966292                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88626.966292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88626.966292                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88626.966292                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38549000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38549000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38549000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86626.966292                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86626.966292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86626.966292                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86626.966292                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4173355                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4173355                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39439000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4173800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4173800                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88626.966292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88626.966292                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38549000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86626.966292                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86626.966292                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           237.968833                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4173800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9379.325843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   237.968833                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.464783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.464783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.464844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4174245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4174245                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47255574                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47255574                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47255614                       # number of overall hits
system.cpu.dcache.overall_hits::total        47255614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1551015                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1551015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1551027                       # number of overall misses
system.cpu.dcache.overall_misses::total       1551027                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 165823493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 165823493000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 165823493000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 165823493000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806641                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031779                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106912.888012                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106912.888012                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106912.060847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106912.060847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       775409                       # number of writebacks
system.cpu.dcache.writebacks::total            775409                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       763390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       763390                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       763390                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       763390                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       787625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       787625                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       787633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       787633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  85203512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  85203512000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  85204342000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  85204342000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016138                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016138                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016138                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016138                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 108177.764799                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 108177.764799                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 108177.719826                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 108177.719826                       # average overall mshr miss latency
system.cpu.dcache.replacements                 787122                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35687652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35687652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        23354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1067411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1067411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45705.703520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45705.703520                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1020261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1020261000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43694.261242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43694.261242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11567922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11567922                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1527661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1527661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 164756082000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 164756082000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107848.588136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107848.588136                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       763386                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       763386                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       764275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       764275                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  84183251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  84183251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110147.853848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110147.853848                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.713424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48043275                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            787634                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.996954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.713424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49594303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49594303                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200923463000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
