$date
	Thu Jan 21 15:18:18 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module xorgate_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module verify $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
0!
$end
