# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 10:13:16  April 09, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		TEST_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY MEMRIST
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:13:16  APRIL 09, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VHDL_FILE differentiator.vhd
set_global_assignment -name VHDL_FILE multiply.vhd
set_global_assignment -name SOURCE_FILE lpm_constant0.cmp
set_global_assignment -name QIP_FILE lpm_constant0.qip
set_global_assignment -name VHDL_FILE HysTest.vhd
set_global_assignment -name VERILOG_FILE lpm_constant_4.v
set_global_assignment -name VERILOG_FILE lpm_constant_3.v
set_global_assignment -name VERILOG_FILE lpm_constant_2.v
set_global_assignment -name VERILOG_FILE lpm_constant_1.v
set_global_assignment -name VERILOG_FILE lpm_constant_0.v
set_global_assignment -name VERILOG_FILE HysTest.v
set_global_assignment -name VHDL_FILE DDS.vhd
set_global_assignment -name BDF_FILE DDS_TEST.bdf
set_global_assignment -name VHDL_FILE DDS_TEST.vhd
set_global_assignment -name VHDL_FILE myConvert.vhd
set_global_assignment -name SOURCE_FILE myConvert.cmp
set_global_assignment -name VHDL_FILE myConvert_inst.vhd
set_global_assignment -name QIP_FILE myConvert.qip
set_global_assignment -name VHDL_FILE mymult1.vhd
set_global_assignment -name SOURCE_FILE mymult1.cmp
set_global_assignment -name VHDL_FILE mymult1_inst.vhd
set_global_assignment -name QIP_FILE mymult1.qip
set_global_assignment -name VHDL_FILE constDAC.vhd
set_global_assignment -name QIP_FILE constDAC.qip
set_global_assignment -name SOURCE_FILE constDAC.cmp
set_global_assignment -name VHDL_FILE constDAC2.vhd
set_global_assignment -name QIP_FILE constDAC2.qip
set_global_assignment -name SOURCE_FILE constDAC2.cmp
set_global_assignment -name VHDL_FILE myConvert2.vhd
set_global_assignment -name SOURCE_FILE myConvert2.cmp
set_global_assignment -name VHDL_FILE myConvert2_inst.vhd
set_global_assignment -name QIP_FILE myConvert2.qip
set_global_assignment -name VHDL_FILE divider2.vhd
set_global_assignment -name SOURCE_FILE divider2.cmp
set_global_assignment -name QIP_FILE divider2.qip
set_global_assignment -name VHDL_FILE shift_regin32.vhd
set_global_assignment -name SOURCE_FILE shift_regin32.cmp
set_global_assignment -name QIP_FILE shift_regin32.qip
set_global_assignment -name VHDL_FILE shift_reg32.vhd
set_global_assignment -name SOURCE_FILE shift_reg32.cmp
set_global_assignment -name QIP_FILE shift_reg32.qip
set_global_assignment -name VHDL_FILE SUB32.vhd
set_global_assignment -name SOURCE_FILE SUB32.cmp
set_global_assignment -name QIP_FILE SUB32.qip
set_global_assignment -name VHDL_FILE div_test.vhd
set_global_assignment -name VHDL_FILE Sine_testbench.vhd
set_global_assignment -name BDF_FILE fpdds.bdf
set_global_assignment -name VHDL_FILE fpdds.vhd
set_global_assignment -name VHDL_FILE dds_sine.vhd
set_global_assignment -name VHDL_FILE Memristor_Model.vhd
set_global_assignment -name VHDL_FILE lpm_constant_9.vhd
set_global_assignment -name VHDL_FILE lpm_constant_8.vhd
set_global_assignment -name VHDL_FILE lpm_constant_7.vhd
set_global_assignment -name VHDL_FILE lpm_constant_6.vhd
set_global_assignment -name VHDL_FILE lpm_constant_5.vhd
set_global_assignment -name VHDL_FILE lpm_constant_4.vhd
set_global_assignment -name VHDL_FILE lpm_constant_3.vhd
set_global_assignment -name VHDL_FILE lpm_constant_2.vhd
set_global_assignment -name VHDL_FILE lpm_constant_1.vhd
set_global_assignment -name VHDL_FILE lpm_constant_0.vhd
set_global_assignment -name BDF_FILE diff.bdf
set_global_assignment -name BDF_FILE div_test.bdf
set_global_assignment -name BSF_FILE Memristor_Model.bsf
set_global_assignment -name VHDL_FILE 32bit_reg.vhd
set_global_assignment -name BSF_FILE Mux_2_To_1.bsf
set_global_assignment -name BSF_FILE mult.bsf
set_global_assignment -name BSF_FILE adder.bsf
set_global_assignment -name BSF_FILE lpm_constant0.bsf
set_global_assignment -name BSF_FILE Div.bsf
set_global_assignment -name BSF_FILE VHDL_twobit_Binary_Comparator.bsf
set_global_assignment -name BSF_FILE VHDL_Binary_Comparator.bsf
set_global_assignment -name BSF_FILE addsub.bsf
set_global_assignment -name VHDL_FILE subtractor.vhd
set_global_assignment -name VHDL_FILE Mux_2_to_1.vhd
set_global_assignment -name VHDL_FILE lpm_constant0.vhd
set_global_assignment -name VHDL_FILE Div.vhd
set_global_assignment -name VHDL_FILE comparator_2bit.vhd
set_global_assignment -name VHDL_FILE comparator.vhd
set_global_assignment -name VHDL_FILE addsub.vhd
set_global_assignment -name BDF_FILE Memristor_Model.bdf
set_global_assignment -name BDF_FILE TEST.bdf
set_global_assignment -name BDF_FILE HysTest.bdf
set_global_assignment -name BDF_FILE MEMRIST.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top