<stg><name>matrix_mul.1</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([24 x i32]* %output_r)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)

]]></Node>
<StgValue><ssdm name="matrix_offset_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %state_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %state_offset)

]]></Node>
<StgValue><ssdm name="state_offset_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
:3  %prod = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="prod"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:4  %temp = alloca [64 x i32], align 16

]]></Node>
<StgValue><ssdm name="temp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prod_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="5">
<![CDATA[
:6  %trunc_ln127 = trunc i5 %state_offset_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %bitNumber_assign = phi i8 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]

]]></Node>
<StgValue><ssdm name="bitNumber_assign"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="8">
<![CDATA[
:1  %trunc_ln124 = trunc i8 %bitNumber_assign to i3

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %icmp_ln124 = icmp eq i8 %bitNumber_assign, -128

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %i = add i8 1, %bitNumber_assign

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln124, label %.preheader.preheader, label %matrix_mul_label6_begin

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
matrix_mul_label6_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1191) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
matrix_mul_label6_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1191)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="8">
<![CDATA[
matrix_mul_label6_begin:2  %trunc_ln126 = trunc i8 %bitNumber_assign to i7

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
matrix_mul_label6_begin:3  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %trunc_ln126, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
matrix_mul_label6_begin:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i3 [ 0, %matrix_mul_label6_begin ], [ %j, %3 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="3">
<![CDATA[
:1  %zext_ln125 = zext i3 %j_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln125 = icmp eq i3 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_161 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j = add i3 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln125, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln126 = add i9 %shl_ln, %zext_ln125

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="9">
<![CDATA[
:2  %zext_ln126 = zext i9 %add_ln126 to i14

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="3">
<![CDATA[
:4  %zext_ln127_1 = zext i3 %j_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln127 = add i4 %zext_ln127_1, %trunc_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln127_2 = zext i4 %add_ln127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_addr_1 = getelementptr [24 x i32]* %output_r, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:8  %state_load = load i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:9  %add_ln127_1 = add i14 %zext_ln126, %matrix_offset_read

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="14">
<![CDATA[
:10  %zext_ln127_3 = zext i14 %add_ln127_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %temp_matrix2_addr = getelementptr [10240 x i32]* @temp_matrix2, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="temp_matrix2_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="14">
<![CDATA[
:12  %temp_matrix2_load = load i32* %temp_matrix2_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix2_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
:0  %x = load i32* %prod_addr, align 16

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1292) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln125"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="3">
<![CDATA[
:3  %zext_ln127 = zext i3 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:8  %state_load = load i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="14">
<![CDATA[
:12  %temp_matrix2_load = load i32* %temp_matrix2_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_matrix2_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %and_ln127 = and i32 %temp_matrix2_load, %state_load

]]></Node>
<StgValue><ssdm name="and_ln127"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="prod_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:15  store i32 %and_ln127, i32* %prod_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="6">
<![CDATA[
:0  %x = load i32* %prod_addr, align 16

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %x_0_i = phi i32 [ %x, %4 ], [ %x_6, %6 ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_0_i = phi i3 [ 1, %4 ], [ %i_18, %6 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="3">
<![CDATA[
:2  %zext_ln85 = zext i3 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln85 = icmp eq i3 %i_0_i, -4

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_162 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln85, label %matrix_mul_label6_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="prod_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
:1  %prod_load = load i32* %prod_addr_2, align 4

]]></Node>
<StgValue><ssdm name="prod_load"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_18 = add i3 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:30  %tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %bitNumber_assign, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:31  %adjSize = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %bitNumber_assign, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
matrix_mul_label6_end:32  %zext_ln66 = zext i3 %adjSize to i64

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
matrix_mul_label6_end:33  %temp_addr_4 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="temp_addr_4"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:34  %temp_load_2 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="6">
<![CDATA[
:1  %prod_load = load i32* %prod_addr_2, align 4

]]></Node>
<StgValue><ssdm name="prod_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %x_6 = xor i32 %prod_load, %x_0_i

]]></Node>
<StgValue><ssdm name="x_6"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:0  %lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="31">
<![CDATA[
matrix_mul_label6_end:1  %zext_ln93 = zext i31 %lshr_ln to i32

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32">
<![CDATA[
matrix_mul_label6_end:2  %trunc_ln93 = trunc i32 %x_0_i to i1

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:3  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="32">
<![CDATA[
matrix_mul_label6_end:4  %trunc_ln93_1 = trunc i32 %x_0_i to i24

]]></Node>
<StgValue><ssdm name="trunc_ln93_1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:5  %trunc_ln93_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)

]]></Node>
<StgValue><ssdm name="trunc_ln93_3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:6  %y = xor i32 %zext_ln93, %x_0_i

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:7  %lshr_ln1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="30">
<![CDATA[
matrix_mul_label6_end:8  %zext_ln94 = zext i30 %lshr_ln1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:9  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
matrix_mul_label6_end:10  %xor_ln94 = xor i24 %trunc_ln93_3, %trunc_ln93_1

]]></Node>
<StgValue><ssdm name="xor_ln94"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:11  %trunc_ln94_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln94_1"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:12  %y_4 = xor i32 %zext_ln94, %y

]]></Node>
<StgValue><ssdm name="y_4"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:13  %lshr_ln2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_4, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="28">
<![CDATA[
matrix_mul_label6_end:14  %zext_ln95 = zext i28 %lshr_ln2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln95"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:15  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_4, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
matrix_mul_label6_end:16  %xor_ln95 = xor i24 %trunc_ln94_1, %xor_ln94

]]></Node>
<StgValue><ssdm name="xor_ln95"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:17  %trunc_ln95_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_4, i32 4, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln95_1"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:18  %y_5 = xor i32 %zext_ln95, %y_4

]]></Node>
<StgValue><ssdm name="y_5"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
matrix_mul_label6_end:19  %xor_ln95_2 = xor i24 %trunc_ln95_1, %xor_ln95

]]></Node>
<StgValue><ssdm name="xor_ln95_2"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:20  %trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_5, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:21  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_5, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
matrix_mul_label6_end:22  %y_6 = xor i24 %trunc_ln, %xor_ln95_2

]]></Node>
<StgValue><ssdm name="y_6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:23  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrix_mul_label6_end:24  %xor_ln98 = xor i1 %trunc_ln93, %tmp_48

]]></Node>
<StgValue><ssdm name="xor_ln98"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrix_mul_label6_end:25  %xor_ln98_1 = xor i1 %xor_ln98, %tmp_47

]]></Node>
<StgValue><ssdm name="xor_ln98_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrix_mul_label6_end:26  %xor_ln98_2 = xor i1 %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="xor_ln98_2"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrix_mul_label6_end:27  %xor_ln98_3 = xor i1 %xor_ln98_2, %tmp_49

]]></Node>
<StgValue><ssdm name="xor_ln98_3"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
matrix_mul_label6_end:28  %xor_ln98_4 = xor i1 %xor_ln98_3, %xor_ln98_1

]]></Node>
<StgValue><ssdm name="xor_ln98_4"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1">
<![CDATA[
matrix_mul_label6_end:29  %zext_ln98 = zext i1 %xor_ln98_4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:34  %temp_load_2 = load i32* %temp_addr_4, align 4

]]></Node>
<StgValue><ssdm name="temp_load_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
matrix_mul_label6_end:35  %start_pos = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_52, i3 0)

]]></Node>
<StgValue><ssdm name="start_pos"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
matrix_mul_label6_end:36  %or_ln66_10 = or i5 %start_pos, 7

]]></Node>
<StgValue><ssdm name="or_ln66_10"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
matrix_mul_label6_end:37  %icmp_ln66 = icmp ugt i5 %start_pos, %or_ln66_10

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="5">
<![CDATA[
matrix_mul_label6_end:38  %zext_ln66_39 = zext i5 %start_pos to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_39"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="5">
<![CDATA[
matrix_mul_label6_end:39  %zext_ln66_40 = zext i5 %or_ln66_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_40"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:40  %tmp_53 = call i32 @llvm.part.select.i32(i32 %temp_load_2, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:41  %sub_ln66 = sub i6 %zext_ln66_39, %zext_ln66_40

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:42  %xor_ln66_20 = xor i6 %zext_ln66_39, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_20"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:43  %sub_ln66_9 = sub i6 %zext_ln66_40, %zext_ln66_39

]]></Node>
<StgValue><ssdm name="sub_ln66_9"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_mul_label6_end:44  %select_ln66 = select i1 %icmp_ln66, i6 %sub_ln66, i6 %sub_ln66_9

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:45  %select_ln66_26 = select i1 %icmp_ln66, i32 %tmp_53, i32 %temp_load_2

]]></Node>
<StgValue><ssdm name="select_ln66_26"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_mul_label6_end:46  %select_ln66_27 = select i1 %icmp_ln66, i6 %xor_ln66_20, i6 %zext_ln66_39

]]></Node>
<StgValue><ssdm name="select_ln66_27"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:47  %sub_ln66_10 = sub i6 31, %select_ln66

]]></Node>
<StgValue><ssdm name="sub_ln66_10"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:48  %zext_ln66_41 = zext i6 %select_ln66_27 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_41"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:49  %zext_ln66_42 = zext i6 %sub_ln66_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_42"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:50  %lshr_ln66 = lshr i32 %select_ln66_26, %zext_ln66_41

]]></Node>
<StgValue><ssdm name="lshr_ln66"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:51  %lshr_ln66_10 = lshr i32 -1, %zext_ln66_42

]]></Node>
<StgValue><ssdm name="lshr_ln66_10"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:52  %and_ln66_18 = and i32 %lshr_ln66, %lshr_ln66_10

]]></Node>
<StgValue><ssdm name="and_ln66_18"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="32">
<![CDATA[
matrix_mul_label6_end:53  %trunc_ln66 = trunc i32 %and_ln66_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
matrix_mul_label6_end:54  %xor_ln66 = xor i3 %trunc_ln124, -1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="3">
<![CDATA[
matrix_mul_label6_end:55  %zext_ln66_3 = zext i3 %xor_ln66 to i8

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
matrix_mul_label6_end:56  %shl_ln66 = shl i8 1, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
matrix_mul_label6_end:57  %xor_ln66_6 = xor i8 %shl_ln66, -1

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
matrix_mul_label6_end:58  %shl_ln66_10 = shl i8 %zext_ln98, %zext_ln66_3

]]></Node>
<StgValue><ssdm name="shl_ln66_10"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
matrix_mul_label6_end:59  %and_ln66 = and i8 %trunc_ln66, %xor_ln66_6

]]></Node>
<StgValue><ssdm name="and_ln66"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
matrix_mul_label6_end:60  %or_ln66 = or i8 %and_ln66, %shl_ln66_10

]]></Node>
<StgValue><ssdm name="or_ln66"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
matrix_mul_label6_end:61  %icmp_ln66_7 = icmp ugt i5 %start_pos, %or_ln66_10

]]></Node>
<StgValue><ssdm name="icmp_ln66_7"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="5">
<![CDATA[
matrix_mul_label6_end:62  %zext_ln66_43 = zext i5 %start_pos to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_43"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="5">
<![CDATA[
matrix_mul_label6_end:63  %zext_ln66_44 = zext i5 %or_ln66_10 to i6

]]></Node>
<StgValue><ssdm name="zext_ln66_44"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="8">
<![CDATA[
matrix_mul_label6_end:64  %zext_ln66_45 = zext i8 %or_ln66 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_45"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:65  %xor_ln66_21 = xor i6 %zext_ln66_43, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_21"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_mul_label6_end:66  %select_ln66_28 = select i1 %icmp_ln66_7, i6 %zext_ln66_43, i6 %zext_ln66_44

]]></Node>
<StgValue><ssdm name="select_ln66_28"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_mul_label6_end:67  %select_ln66_29 = select i1 %icmp_ln66_7, i6 %zext_ln66_44, i6 %zext_ln66_43

]]></Node>
<StgValue><ssdm name="select_ln66_29"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
matrix_mul_label6_end:68  %select_ln66_30 = select i1 %icmp_ln66_7, i6 %xor_ln66_21, i6 %zext_ln66_43

]]></Node>
<StgValue><ssdm name="select_ln66_30"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
matrix_mul_label6_end:69  %xor_ln66_22 = xor i6 %select_ln66_28, 31

]]></Node>
<StgValue><ssdm name="xor_ln66_22"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:70  %zext_ln66_46 = zext i6 %select_ln66_30 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_46"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:71  %zext_ln66_47 = zext i6 %select_ln66_29 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_47"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
matrix_mul_label6_end:72  %zext_ln66_48 = zext i6 %xor_ln66_22 to i32

]]></Node>
<StgValue><ssdm name="zext_ln66_48"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:73  %shl_ln66_18 = shl i32 %zext_ln66_45, %zext_ln66_46

]]></Node>
<StgValue><ssdm name="shl_ln66_18"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
matrix_mul_label6_end:74  %tmp_54 = call i32 @llvm.part.select.i32(i32 %shl_ln66_18, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:75  %select_ln66_31 = select i1 %icmp_ln66_7, i32 %tmp_54, i32 %shl_ln66_18

]]></Node>
<StgValue><ssdm name="select_ln66_31"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:76  %shl_ln66_19 = shl i32 -1, %zext_ln66_47

]]></Node>
<StgValue><ssdm name="shl_ln66_19"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:77  %lshr_ln66_11 = lshr i32 -1, %zext_ln66_48

]]></Node>
<StgValue><ssdm name="lshr_ln66_11"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:78  %and_ln66_19 = and i32 %shl_ln66_19, %lshr_ln66_11

]]></Node>
<StgValue><ssdm name="and_ln66_19"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:79  %and_ln66_20 = and i32 %select_ln66_31, %and_ln66_19

]]></Node>
<StgValue><ssdm name="and_ln66_20"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
matrix_mul_label6_end:80  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln66"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="2">
<![CDATA[
matrix_mul_label6_end:81  %zext_ln66_49 = zext i2 %tmp_52 to i4

]]></Node>
<StgValue><ssdm name="zext_ln66_49"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
matrix_mul_label6_end:82  %shl_ln66_20 = shl i4 1, %zext_ln66_49

]]></Node>
<StgValue><ssdm name="shl_ln66_20"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="4" op_4_bw="32">
<![CDATA[
matrix_mul_label6_end:83  call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_4, i32 %and_ln66_20, i4 %shl_ln66_20)

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
matrix_mul_label6_end:84  %empty_163 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1191, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
matrix_mul_label6_end:85  br label %1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %loop_0 = phi i3 [ %loop, %7 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="loop_0"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %icmp_ln133 = icmp eq i3 %loop_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_164 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %loop = add i3 %loop_0, 1

]]></Node>
<StgValue><ssdm name="loop"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln133, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln134 = zext i3 %loop_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="3">
<![CDATA[
:2  %zext_ln134_1 = zext i3 %loop_0 to i4

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_load = load i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %add_ln134 = add i4 %zext_ln134_1, %trunc_ln127

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln135"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1393) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="6">
<![CDATA[
:4  %temp_load = load i32* %temp_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln134_2 = zext i4 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_addr = getelementptr [24 x i32]* %output_r, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.bram.i32(i32* %state_addr, i32 %temp_load, i4 -1)

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="195" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="196" name="state_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="state_offset"/></StgValue>
</port>
<port id="197" name="matrix_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="matrix_offset"/></StgValue>
</port>
<port id="198" name="temp_matrix2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="temp_matrix2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="200" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="199" toId="12">
</dataflow>
<dataflow id="201" from="output_r" to="specbramwithbyteenable_ln0" fromId="195" toId="12">
</dataflow>
<dataflow id="203" from="_ssdm_op_Read.ap_auto.i14" to="matrix_offset_read" fromId="202" toId="13">
</dataflow>
<dataflow id="204" from="matrix_offset" to="matrix_offset_read" fromId="197" toId="13">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.ap_auto.i5" to="state_offset_read" fromId="205" toId="14">
</dataflow>
<dataflow id="207" from="state_offset" to="state_offset_read" fromId="196" toId="14">
</dataflow>
<dataflow id="209" from="StgValue_208" to="prod" fromId="208" toId="15">
</dataflow>
<dataflow id="210" from="StgValue_208" to="temp" fromId="208" toId="16">
</dataflow>
<dataflow id="211" from="prod" to="prod_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="213" from="StgValue_212" to="prod_addr" fromId="212" toId="17">
</dataflow>
<dataflow id="214" from="StgValue_212" to="prod_addr" fromId="212" toId="17">
</dataflow>
<dataflow id="215" from="state_offset_read" to="trunc_ln127" fromId="14" toId="18">
</dataflow>
<dataflow id="217" from="StgValue_216" to="bitNumber_assign" fromId="216" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="218" from="br_ln124" to="bitNumber_assign" fromId="19" toId="20">
</dataflow>
<dataflow id="219" from="i" to="bitNumber_assign" fromId="24" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="220" from="br_ln124" to="bitNumber_assign" fromId="158" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="221" from="bitNumber_assign" to="trunc_ln124" fromId="20" toId="21">
</dataflow>
<dataflow id="222" from="bitNumber_assign" to="icmp_ln124" fromId="20" toId="22">
</dataflow>
<dataflow id="224" from="StgValue_223" to="icmp_ln124" fromId="223" toId="22">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="225" toId="23">
</dataflow>
<dataflow id="228" from="StgValue_227" to="empty" fromId="227" toId="23">
</dataflow>
<dataflow id="229" from="StgValue_227" to="empty" fromId="227" toId="23">
</dataflow>
<dataflow id="230" from="StgValue_212" to="empty" fromId="212" toId="23">
</dataflow>
<dataflow id="232" from="StgValue_231" to="i" fromId="231" toId="24">
</dataflow>
<dataflow id="233" from="bitNumber_assign" to="i" fromId="20" toId="24">
</dataflow>
<dataflow id="234" from="icmp_ln124" to="br_ln124" fromId="22" toId="25">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecLoopName" to="specloopname_ln124" fromId="235" toId="26">
</dataflow>
<dataflow id="238" from="p_str1191" to="specloopname_ln124" fromId="237" toId="26">
</dataflow>
<dataflow id="240" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="239" toId="27">
</dataflow>
<dataflow id="241" from="p_str1191" to="tmp" fromId="237" toId="27">
</dataflow>
<dataflow id="242" from="bitNumber_assign" to="trunc_ln126" fromId="20" toId="28">
</dataflow>
<dataflow id="244" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="243" toId="29">
</dataflow>
<dataflow id="245" from="trunc_ln126" to="shl_ln" fromId="28" toId="29">
</dataflow>
<dataflow id="247" from="StgValue_246" to="shl_ln" fromId="246" toId="29">
</dataflow>
<dataflow id="249" from="StgValue_248" to="j_0" fromId="248" toId="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="250" from="br_ln125" to="j_0" fromId="30" toId="32">
</dataflow>
<dataflow id="251" from="j" to="j_0" fromId="36" toId="32">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="252" from="br_ln125" to="j_0" fromId="57" toId="32">
<BackEdge/>
</dataflow>
<dataflow id="253" from="j_0" to="zext_ln125" fromId="32" toId="33">
</dataflow>
<dataflow id="254" from="j_0" to="icmp_ln125" fromId="32" toId="34">
</dataflow>
<dataflow id="256" from="StgValue_255" to="icmp_ln125" fromId="255" toId="34">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopTripCount" to="empty_161" fromId="225" toId="35">
</dataflow>
<dataflow id="259" from="StgValue_258" to="empty_161" fromId="258" toId="35">
</dataflow>
<dataflow id="260" from="StgValue_258" to="empty_161" fromId="258" toId="35">
</dataflow>
<dataflow id="261" from="StgValue_212" to="empty_161" fromId="212" toId="35">
</dataflow>
<dataflow id="262" from="j_0" to="j" fromId="32" toId="36">
</dataflow>
<dataflow id="264" from="StgValue_263" to="j" fromId="263" toId="36">
</dataflow>
<dataflow id="265" from="icmp_ln125" to="br_ln125" fromId="34" toId="37">
</dataflow>
<dataflow id="266" from="shl_ln" to="add_ln126" fromId="29" toId="38">
</dataflow>
<dataflow id="267" from="zext_ln125" to="add_ln126" fromId="33" toId="38">
</dataflow>
<dataflow id="268" from="add_ln126" to="zext_ln126" fromId="38" toId="39">
</dataflow>
<dataflow id="269" from="j_0" to="zext_ln127_1" fromId="32" toId="40">
</dataflow>
<dataflow id="270" from="zext_ln127_1" to="add_ln127" fromId="40" toId="41">
</dataflow>
<dataflow id="271" from="trunc_ln127" to="add_ln127" fromId="18" toId="41">
</dataflow>
<dataflow id="272" from="add_ln127" to="zext_ln127_2" fromId="41" toId="42">
</dataflow>
<dataflow id="273" from="output_r" to="state_addr_1" fromId="195" toId="43">
</dataflow>
<dataflow id="274" from="StgValue_212" to="state_addr_1" fromId="212" toId="43">
</dataflow>
<dataflow id="275" from="zext_ln127_2" to="state_addr_1" fromId="42" toId="43">
</dataflow>
<dataflow id="276" from="state_addr_1" to="state_load" fromId="43" toId="44">
</dataflow>
<dataflow id="277" from="zext_ln126" to="add_ln127_1" fromId="39" toId="45">
</dataflow>
<dataflow id="278" from="matrix_offset_read" to="add_ln127_1" fromId="13" toId="45">
</dataflow>
<dataflow id="279" from="add_ln127_1" to="zext_ln127_3" fromId="45" toId="46">
</dataflow>
<dataflow id="280" from="temp_matrix2" to="temp_matrix2_addr" fromId="198" toId="47">
</dataflow>
<dataflow id="281" from="StgValue_212" to="temp_matrix2_addr" fromId="212" toId="47">
</dataflow>
<dataflow id="282" from="zext_ln127_3" to="temp_matrix2_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="283" from="temp_matrix2_addr" to="temp_matrix2_load" fromId="47" toId="48">
</dataflow>
<dataflow id="284" from="prod_addr" to="x" fromId="17" toId="49">
</dataflow>
<dataflow id="285" from="_ssdm_op_SpecLoopName" to="specloopname_ln125" fromId="235" toId="50">
</dataflow>
<dataflow id="287" from="p_str1292" to="specloopname_ln125" fromId="286" toId="50">
</dataflow>
<dataflow id="288" from="j_0" to="zext_ln127" fromId="32" toId="51">
</dataflow>
<dataflow id="289" from="state_addr_1" to="state_load" fromId="43" toId="52">
</dataflow>
<dataflow id="290" from="temp_matrix2_addr" to="temp_matrix2_load" fromId="47" toId="53">
</dataflow>
<dataflow id="291" from="temp_matrix2_load" to="and_ln127" fromId="53" toId="54">
</dataflow>
<dataflow id="292" from="state_load" to="and_ln127" fromId="52" toId="54">
</dataflow>
<dataflow id="293" from="prod" to="prod_addr_1" fromId="15" toId="55">
</dataflow>
<dataflow id="294" from="StgValue_212" to="prod_addr_1" fromId="212" toId="55">
</dataflow>
<dataflow id="295" from="zext_ln127" to="prod_addr_1" fromId="51" toId="55">
</dataflow>
<dataflow id="296" from="and_ln127" to="store_ln127" fromId="54" toId="56">
</dataflow>
<dataflow id="297" from="prod_addr_1" to="store_ln127" fromId="55" toId="56">
</dataflow>
<dataflow id="298" from="prod_addr" to="x" fromId="17" toId="58">
</dataflow>
<dataflow id="299" from="x" to="x_0_i" fromId="58" toId="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="300" from="br_ln85" to="x_0_i" fromId="59" toId="60">
</dataflow>
<dataflow id="301" from="x_6" to="x_0_i" fromId="75" toId="60">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="302" from="br_ln85" to="x_0_i" fromId="76" toId="60">
<BackEdge/>
</dataflow>
<dataflow id="303" from="StgValue_263" to="i_0_i" fromId="263" toId="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="304" from="br_ln85" to="i_0_i" fromId="59" toId="61">
</dataflow>
<dataflow id="305" from="i_18" to="i_0_i" fromId="68" toId="61">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="306" from="br_ln85" to="i_0_i" fromId="76" toId="61">
<BackEdge/>
</dataflow>
<dataflow id="307" from="i_0_i" to="zext_ln85" fromId="61" toId="62">
</dataflow>
<dataflow id="308" from="i_0_i" to="icmp_ln85" fromId="61" toId="63">
</dataflow>
<dataflow id="309" from="StgValue_255" to="icmp_ln85" fromId="255" toId="63">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecLoopTripCount" to="empty_162" fromId="225" toId="64">
</dataflow>
<dataflow id="312" from="StgValue_311" to="empty_162" fromId="311" toId="64">
</dataflow>
<dataflow id="313" from="StgValue_311" to="empty_162" fromId="311" toId="64">
</dataflow>
<dataflow id="314" from="StgValue_311" to="empty_162" fromId="311" toId="64">
</dataflow>
<dataflow id="315" from="icmp_ln85" to="br_ln85" fromId="63" toId="65">
</dataflow>
<dataflow id="316" from="prod" to="prod_addr_2" fromId="15" toId="66">
</dataflow>
<dataflow id="317" from="StgValue_212" to="prod_addr_2" fromId="212" toId="66">
</dataflow>
<dataflow id="318" from="zext_ln85" to="prod_addr_2" fromId="62" toId="66">
</dataflow>
<dataflow id="319" from="prod_addr_2" to="prod_load" fromId="66" toId="67">
</dataflow>
<dataflow id="320" from="i_0_i" to="i_18" fromId="61" toId="68">
</dataflow>
<dataflow id="321" from="StgValue_263" to="i_18" fromId="263" toId="68">
</dataflow>
<dataflow id="323" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="tmp_52" fromId="322" toId="69">
</dataflow>
<dataflow id="324" from="bitNumber_assign" to="tmp_52" fromId="20" toId="69">
</dataflow>
<dataflow id="326" from="StgValue_325" to="tmp_52" fromId="325" toId="69">
</dataflow>
<dataflow id="328" from="StgValue_327" to="tmp_52" fromId="327" toId="69">
</dataflow>
<dataflow id="330" from="_ssdm_op_PartSelect.i3.i8.i32.i32" to="adjSize" fromId="329" toId="70">
</dataflow>
<dataflow id="331" from="bitNumber_assign" to="adjSize" fromId="20" toId="70">
</dataflow>
<dataflow id="333" from="StgValue_332" to="adjSize" fromId="332" toId="70">
</dataflow>
<dataflow id="335" from="StgValue_334" to="adjSize" fromId="334" toId="70">
</dataflow>
<dataflow id="336" from="adjSize" to="zext_ln66" fromId="70" toId="71">
</dataflow>
<dataflow id="337" from="temp" to="temp_addr_4" fromId="16" toId="72">
</dataflow>
<dataflow id="338" from="StgValue_212" to="temp_addr_4" fromId="212" toId="72">
</dataflow>
<dataflow id="339" from="zext_ln66" to="temp_addr_4" fromId="71" toId="72">
</dataflow>
<dataflow id="340" from="temp_addr_4" to="temp_load_2" fromId="72" toId="73">
</dataflow>
<dataflow id="341" from="prod_addr_2" to="prod_load" fromId="66" toId="74">
</dataflow>
<dataflow id="342" from="prod_load" to="x_6" fromId="74" toId="75">
</dataflow>
<dataflow id="343" from="x_0_i" to="x_6" fromId="60" toId="75">
</dataflow>
<dataflow id="345" from="_ssdm_op_PartSelect.i31.i32.i32.i32" to="lshr_ln" fromId="344" toId="77">
</dataflow>
<dataflow id="346" from="x_0_i" to="lshr_ln" fromId="60" toId="77">
</dataflow>
<dataflow id="348" from="StgValue_347" to="lshr_ln" fromId="347" toId="77">
</dataflow>
<dataflow id="350" from="StgValue_349" to="lshr_ln" fromId="349" toId="77">
</dataflow>
<dataflow id="351" from="lshr_ln" to="zext_ln93" fromId="77" toId="78">
</dataflow>
<dataflow id="352" from="x_0_i" to="trunc_ln93" fromId="60" toId="79">
</dataflow>
<dataflow id="354" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_47" fromId="353" toId="80">
</dataflow>
<dataflow id="355" from="x_0_i" to="tmp_47" fromId="60" toId="80">
</dataflow>
<dataflow id="356" from="StgValue_347" to="tmp_47" fromId="347" toId="80">
</dataflow>
<dataflow id="357" from="x_0_i" to="trunc_ln93_1" fromId="60" toId="81">
</dataflow>
<dataflow id="359" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln93_3" fromId="358" toId="82">
</dataflow>
<dataflow id="360" from="x_0_i" to="trunc_ln93_3" fromId="60" toId="82">
</dataflow>
<dataflow id="361" from="StgValue_347" to="trunc_ln93_3" fromId="347" toId="82">
</dataflow>
<dataflow id="363" from="StgValue_362" to="trunc_ln93_3" fromId="362" toId="82">
</dataflow>
<dataflow id="364" from="zext_ln93" to="y" fromId="78" toId="83">
</dataflow>
<dataflow id="365" from="x_0_i" to="y" fromId="60" toId="83">
</dataflow>
<dataflow id="367" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="lshr_ln1" fromId="366" toId="84">
</dataflow>
<dataflow id="368" from="y" to="lshr_ln1" fromId="83" toId="84">
</dataflow>
<dataflow id="370" from="StgValue_369" to="lshr_ln1" fromId="369" toId="84">
</dataflow>
<dataflow id="371" from="StgValue_349" to="lshr_ln1" fromId="349" toId="84">
</dataflow>
<dataflow id="372" from="lshr_ln1" to="zext_ln94" fromId="84" toId="85">
</dataflow>
<dataflow id="373" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_48" fromId="353" toId="86">
</dataflow>
<dataflow id="374" from="y" to="tmp_48" fromId="83" toId="86">
</dataflow>
<dataflow id="375" from="StgValue_369" to="tmp_48" fromId="369" toId="86">
</dataflow>
<dataflow id="376" from="trunc_ln93_3" to="xor_ln94" fromId="82" toId="87">
</dataflow>
<dataflow id="377" from="trunc_ln93_1" to="xor_ln94" fromId="81" toId="87">
</dataflow>
<dataflow id="378" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln94_1" fromId="358" toId="88">
</dataflow>
<dataflow id="379" from="y" to="trunc_ln94_1" fromId="83" toId="88">
</dataflow>
<dataflow id="380" from="StgValue_369" to="trunc_ln94_1" fromId="369" toId="88">
</dataflow>
<dataflow id="382" from="StgValue_381" to="trunc_ln94_1" fromId="381" toId="88">
</dataflow>
<dataflow id="383" from="zext_ln94" to="y_4" fromId="85" toId="89">
</dataflow>
<dataflow id="384" from="y" to="y_4" fromId="83" toId="89">
</dataflow>
<dataflow id="386" from="_ssdm_op_PartSelect.i28.i32.i32.i32" to="lshr_ln2" fromId="385" toId="90">
</dataflow>
<dataflow id="387" from="y_4" to="lshr_ln2" fromId="89" toId="90">
</dataflow>
<dataflow id="388" from="StgValue_327" to="lshr_ln2" fromId="327" toId="90">
</dataflow>
<dataflow id="389" from="StgValue_349" to="lshr_ln2" fromId="349" toId="90">
</dataflow>
<dataflow id="390" from="lshr_ln2" to="zext_ln95" fromId="90" toId="91">
</dataflow>
<dataflow id="391" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_49" fromId="353" toId="92">
</dataflow>
<dataflow id="392" from="y_4" to="tmp_49" fromId="89" toId="92">
</dataflow>
<dataflow id="393" from="StgValue_327" to="tmp_49" fromId="327" toId="92">
</dataflow>
<dataflow id="394" from="trunc_ln94_1" to="xor_ln95" fromId="88" toId="93">
</dataflow>
<dataflow id="395" from="xor_ln94" to="xor_ln95" fromId="87" toId="93">
</dataflow>
<dataflow id="396" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln95_1" fromId="358" toId="94">
</dataflow>
<dataflow id="397" from="y_4" to="trunc_ln95_1" fromId="89" toId="94">
</dataflow>
<dataflow id="398" from="StgValue_327" to="trunc_ln95_1" fromId="327" toId="94">
</dataflow>
<dataflow id="400" from="StgValue_399" to="trunc_ln95_1" fromId="399" toId="94">
</dataflow>
<dataflow id="401" from="zext_ln95" to="y_5" fromId="91" toId="95">
</dataflow>
<dataflow id="402" from="y_4" to="y_5" fromId="89" toId="95">
</dataflow>
<dataflow id="403" from="trunc_ln95_1" to="xor_ln95_2" fromId="94" toId="96">
</dataflow>
<dataflow id="404" from="xor_ln95" to="xor_ln95_2" fromId="93" toId="96">
</dataflow>
<dataflow id="405" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="trunc_ln" fromId="358" toId="97">
</dataflow>
<dataflow id="406" from="y_5" to="trunc_ln" fromId="95" toId="97">
</dataflow>
<dataflow id="408" from="StgValue_407" to="trunc_ln" fromId="407" toId="97">
</dataflow>
<dataflow id="409" from="StgValue_349" to="trunc_ln" fromId="349" toId="97">
</dataflow>
<dataflow id="410" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_50" fromId="353" toId="98">
</dataflow>
<dataflow id="411" from="y_5" to="tmp_50" fromId="95" toId="98">
</dataflow>
<dataflow id="412" from="StgValue_407" to="tmp_50" fromId="407" toId="98">
</dataflow>
<dataflow id="413" from="trunc_ln" to="y_6" fromId="97" toId="99">
</dataflow>
<dataflow id="414" from="xor_ln95_2" to="y_6" fromId="96" toId="99">
</dataflow>
<dataflow id="416" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_51" fromId="415" toId="100">
</dataflow>
<dataflow id="417" from="y_6" to="tmp_51" fromId="99" toId="100">
</dataflow>
<dataflow id="419" from="StgValue_418" to="tmp_51" fromId="418" toId="100">
</dataflow>
<dataflow id="420" from="trunc_ln93" to="xor_ln98" fromId="79" toId="101">
</dataflow>
<dataflow id="421" from="tmp_48" to="xor_ln98" fromId="86" toId="101">
</dataflow>
<dataflow id="422" from="xor_ln98" to="xor_ln98_1" fromId="101" toId="102">
</dataflow>
<dataflow id="423" from="tmp_47" to="xor_ln98_1" fromId="80" toId="102">
</dataflow>
<dataflow id="424" from="tmp_50" to="xor_ln98_2" fromId="98" toId="103">
</dataflow>
<dataflow id="425" from="tmp_51" to="xor_ln98_2" fromId="100" toId="103">
</dataflow>
<dataflow id="426" from="xor_ln98_2" to="xor_ln98_3" fromId="103" toId="104">
</dataflow>
<dataflow id="427" from="tmp_49" to="xor_ln98_3" fromId="92" toId="104">
</dataflow>
<dataflow id="428" from="xor_ln98_3" to="xor_ln98_4" fromId="104" toId="105">
</dataflow>
<dataflow id="429" from="xor_ln98_1" to="xor_ln98_4" fromId="102" toId="105">
</dataflow>
<dataflow id="430" from="xor_ln98_4" to="zext_ln98" fromId="105" toId="106">
</dataflow>
<dataflow id="431" from="temp_addr_4" to="temp_load_2" fromId="72" toId="107">
</dataflow>
<dataflow id="433" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="start_pos" fromId="432" toId="108">
</dataflow>
<dataflow id="434" from="tmp_52" to="start_pos" fromId="69" toId="108">
</dataflow>
<dataflow id="435" from="StgValue_248" to="start_pos" fromId="248" toId="108">
</dataflow>
<dataflow id="436" from="start_pos" to="or_ln66_10" fromId="108" toId="109">
</dataflow>
<dataflow id="438" from="StgValue_437" to="or_ln66_10" fromId="437" toId="109">
</dataflow>
<dataflow id="439" from="start_pos" to="icmp_ln66" fromId="108" toId="110">
</dataflow>
<dataflow id="440" from="or_ln66_10" to="icmp_ln66" fromId="109" toId="110">
</dataflow>
<dataflow id="441" from="start_pos" to="zext_ln66_39" fromId="108" toId="111">
</dataflow>
<dataflow id="442" from="or_ln66_10" to="zext_ln66_40" fromId="109" toId="112">
</dataflow>
<dataflow id="444" from="llvm.part.select.i32" to="tmp_53" fromId="443" toId="113">
</dataflow>
<dataflow id="445" from="temp_load_2" to="tmp_53" fromId="107" toId="113">
</dataflow>
<dataflow id="446" from="StgValue_349" to="tmp_53" fromId="349" toId="113">
</dataflow>
<dataflow id="448" from="StgValue_447" to="tmp_53" fromId="447" toId="113">
</dataflow>
<dataflow id="449" from="zext_ln66_39" to="sub_ln66" fromId="111" toId="114">
</dataflow>
<dataflow id="450" from="zext_ln66_40" to="sub_ln66" fromId="112" toId="114">
</dataflow>
<dataflow id="451" from="zext_ln66_39" to="xor_ln66_20" fromId="111" toId="115">
</dataflow>
<dataflow id="453" from="StgValue_452" to="xor_ln66_20" fromId="452" toId="115">
</dataflow>
<dataflow id="454" from="zext_ln66_40" to="sub_ln66_9" fromId="112" toId="116">
</dataflow>
<dataflow id="455" from="zext_ln66_39" to="sub_ln66_9" fromId="111" toId="116">
</dataflow>
<dataflow id="456" from="icmp_ln66" to="select_ln66" fromId="110" toId="117">
</dataflow>
<dataflow id="457" from="sub_ln66" to="select_ln66" fromId="114" toId="117">
</dataflow>
<dataflow id="458" from="sub_ln66_9" to="select_ln66" fromId="116" toId="117">
</dataflow>
<dataflow id="459" from="icmp_ln66" to="select_ln66_26" fromId="110" toId="118">
</dataflow>
<dataflow id="460" from="tmp_53" to="select_ln66_26" fromId="113" toId="118">
</dataflow>
<dataflow id="461" from="temp_load_2" to="select_ln66_26" fromId="107" toId="118">
</dataflow>
<dataflow id="462" from="icmp_ln66" to="select_ln66_27" fromId="110" toId="119">
</dataflow>
<dataflow id="463" from="xor_ln66_20" to="select_ln66_27" fromId="115" toId="119">
</dataflow>
<dataflow id="464" from="zext_ln66_39" to="select_ln66_27" fromId="111" toId="119">
</dataflow>
<dataflow id="465" from="StgValue_452" to="sub_ln66_10" fromId="452" toId="120">
</dataflow>
<dataflow id="466" from="select_ln66" to="sub_ln66_10" fromId="117" toId="120">
</dataflow>
<dataflow id="467" from="select_ln66_27" to="zext_ln66_41" fromId="119" toId="121">
</dataflow>
<dataflow id="468" from="sub_ln66_10" to="zext_ln66_42" fromId="120" toId="122">
</dataflow>
<dataflow id="469" from="select_ln66_26" to="lshr_ln66" fromId="118" toId="123">
</dataflow>
<dataflow id="470" from="zext_ln66_41" to="lshr_ln66" fromId="121" toId="123">
</dataflow>
<dataflow id="472" from="StgValue_471" to="lshr_ln66_10" fromId="471" toId="124">
</dataflow>
<dataflow id="473" from="zext_ln66_42" to="lshr_ln66_10" fromId="122" toId="124">
</dataflow>
<dataflow id="474" from="lshr_ln66" to="and_ln66_18" fromId="123" toId="125">
</dataflow>
<dataflow id="475" from="lshr_ln66_10" to="and_ln66_18" fromId="124" toId="125">
</dataflow>
<dataflow id="476" from="and_ln66_18" to="trunc_ln66" fromId="125" toId="126">
</dataflow>
<dataflow id="477" from="trunc_ln124" to="xor_ln66" fromId="21" toId="127">
</dataflow>
<dataflow id="479" from="StgValue_478" to="xor_ln66" fromId="478" toId="127">
</dataflow>
<dataflow id="480" from="xor_ln66" to="zext_ln66_3" fromId="127" toId="128">
</dataflow>
<dataflow id="481" from="StgValue_231" to="shl_ln66" fromId="231" toId="129">
</dataflow>
<dataflow id="482" from="zext_ln66_3" to="shl_ln66" fromId="128" toId="129">
</dataflow>
<dataflow id="483" from="shl_ln66" to="xor_ln66_6" fromId="129" toId="130">
</dataflow>
<dataflow id="485" from="StgValue_484" to="xor_ln66_6" fromId="484" toId="130">
</dataflow>
<dataflow id="486" from="zext_ln98" to="shl_ln66_10" fromId="106" toId="131">
</dataflow>
<dataflow id="487" from="zext_ln66_3" to="shl_ln66_10" fromId="128" toId="131">
</dataflow>
<dataflow id="488" from="trunc_ln66" to="and_ln66" fromId="126" toId="132">
</dataflow>
<dataflow id="489" from="xor_ln66_6" to="and_ln66" fromId="130" toId="132">
</dataflow>
<dataflow id="490" from="and_ln66" to="or_ln66" fromId="132" toId="133">
</dataflow>
<dataflow id="491" from="shl_ln66_10" to="or_ln66" fromId="131" toId="133">
</dataflow>
<dataflow id="492" from="start_pos" to="icmp_ln66_7" fromId="108" toId="134">
</dataflow>
<dataflow id="493" from="or_ln66_10" to="icmp_ln66_7" fromId="109" toId="134">
</dataflow>
<dataflow id="494" from="start_pos" to="zext_ln66_43" fromId="108" toId="135">
</dataflow>
<dataflow id="495" from="or_ln66_10" to="zext_ln66_44" fromId="109" toId="136">
</dataflow>
<dataflow id="496" from="or_ln66" to="zext_ln66_45" fromId="133" toId="137">
</dataflow>
<dataflow id="497" from="zext_ln66_43" to="xor_ln66_21" fromId="135" toId="138">
</dataflow>
<dataflow id="498" from="StgValue_452" to="xor_ln66_21" fromId="452" toId="138">
</dataflow>
<dataflow id="499" from="icmp_ln66_7" to="select_ln66_28" fromId="134" toId="139">
</dataflow>
<dataflow id="500" from="zext_ln66_43" to="select_ln66_28" fromId="135" toId="139">
</dataflow>
<dataflow id="501" from="zext_ln66_44" to="select_ln66_28" fromId="136" toId="139">
</dataflow>
<dataflow id="502" from="icmp_ln66_7" to="select_ln66_29" fromId="134" toId="140">
</dataflow>
<dataflow id="503" from="zext_ln66_44" to="select_ln66_29" fromId="136" toId="140">
</dataflow>
<dataflow id="504" from="zext_ln66_43" to="select_ln66_29" fromId="135" toId="140">
</dataflow>
<dataflow id="505" from="icmp_ln66_7" to="select_ln66_30" fromId="134" toId="141">
</dataflow>
<dataflow id="506" from="xor_ln66_21" to="select_ln66_30" fromId="138" toId="141">
</dataflow>
<dataflow id="507" from="zext_ln66_43" to="select_ln66_30" fromId="135" toId="141">
</dataflow>
<dataflow id="508" from="select_ln66_28" to="xor_ln66_22" fromId="139" toId="142">
</dataflow>
<dataflow id="509" from="StgValue_452" to="xor_ln66_22" fromId="452" toId="142">
</dataflow>
<dataflow id="510" from="select_ln66_30" to="zext_ln66_46" fromId="141" toId="143">
</dataflow>
<dataflow id="511" from="select_ln66_29" to="zext_ln66_47" fromId="140" toId="144">
</dataflow>
<dataflow id="512" from="xor_ln66_22" to="zext_ln66_48" fromId="142" toId="145">
</dataflow>
<dataflow id="513" from="zext_ln66_45" to="shl_ln66_18" fromId="137" toId="146">
</dataflow>
<dataflow id="514" from="zext_ln66_46" to="shl_ln66_18" fromId="143" toId="146">
</dataflow>
<dataflow id="515" from="llvm.part.select.i32" to="tmp_54" fromId="443" toId="147">
</dataflow>
<dataflow id="516" from="shl_ln66_18" to="tmp_54" fromId="146" toId="147">
</dataflow>
<dataflow id="517" from="StgValue_349" to="tmp_54" fromId="349" toId="147">
</dataflow>
<dataflow id="518" from="StgValue_447" to="tmp_54" fromId="447" toId="147">
</dataflow>
<dataflow id="519" from="icmp_ln66_7" to="select_ln66_31" fromId="134" toId="148">
</dataflow>
<dataflow id="520" from="tmp_54" to="select_ln66_31" fromId="147" toId="148">
</dataflow>
<dataflow id="521" from="shl_ln66_18" to="select_ln66_31" fromId="146" toId="148">
</dataflow>
<dataflow id="522" from="StgValue_471" to="shl_ln66_19" fromId="471" toId="149">
</dataflow>
<dataflow id="523" from="zext_ln66_47" to="shl_ln66_19" fromId="144" toId="149">
</dataflow>
<dataflow id="524" from="StgValue_471" to="lshr_ln66_11" fromId="471" toId="150">
</dataflow>
<dataflow id="525" from="zext_ln66_48" to="lshr_ln66_11" fromId="145" toId="150">
</dataflow>
<dataflow id="526" from="shl_ln66_19" to="and_ln66_19" fromId="149" toId="151">
</dataflow>
<dataflow id="527" from="lshr_ln66_11" to="and_ln66_19" fromId="150" toId="151">
</dataflow>
<dataflow id="528" from="select_ln66_31" to="and_ln66_20" fromId="148" toId="152">
</dataflow>
<dataflow id="529" from="and_ln66_19" to="and_ln66_20" fromId="151" toId="152">
</dataflow>
<dataflow id="530" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln66" fromId="199" toId="153">
</dataflow>
<dataflow id="531" from="temp" to="specbramwithbyteenable_ln66" fromId="16" toId="153">
</dataflow>
<dataflow id="532" from="tmp_52" to="zext_ln66_49" fromId="69" toId="154">
</dataflow>
<dataflow id="534" from="StgValue_533" to="shl_ln66_20" fromId="533" toId="155">
</dataflow>
<dataflow id="535" from="zext_ln66_49" to="shl_ln66_20" fromId="154" toId="155">
</dataflow>
<dataflow id="537" from="_ssdm_op_Write.bram.i32" to="store_ln66" fromId="536" toId="156">
</dataflow>
<dataflow id="538" from="temp_addr_4" to="store_ln66" fromId="72" toId="156">
</dataflow>
<dataflow id="539" from="and_ln66_20" to="store_ln66" fromId="152" toId="156">
</dataflow>
<dataflow id="540" from="shl_ln66_20" to="store_ln66" fromId="155" toId="156">
</dataflow>
<dataflow id="542" from="_ssdm_op_SpecRegionEnd" to="empty_163" fromId="541" toId="157">
</dataflow>
<dataflow id="543" from="p_str1191" to="empty_163" fromId="237" toId="157">
</dataflow>
<dataflow id="544" from="tmp" to="empty_163" fromId="27" toId="157">
</dataflow>
<dataflow id="545" from="loop" to="loop_0" fromId="162" toId="159">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="546" from="br_ln133" to="loop_0" fromId="175" toId="159">
<BackEdge/>
</dataflow>
<dataflow id="547" from="StgValue_248" to="loop_0" fromId="248" toId="159">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="548" from="br_ln133" to="loop_0" fromId="31" toId="159">
</dataflow>
<dataflow id="549" from="loop_0" to="icmp_ln133" fromId="159" toId="160">
</dataflow>
<dataflow id="550" from="StgValue_255" to="icmp_ln133" fromId="255" toId="160">
</dataflow>
<dataflow id="551" from="_ssdm_op_SpecLoopTripCount" to="empty_164" fromId="225" toId="161">
</dataflow>
<dataflow id="552" from="StgValue_258" to="empty_164" fromId="258" toId="161">
</dataflow>
<dataflow id="553" from="StgValue_258" to="empty_164" fromId="258" toId="161">
</dataflow>
<dataflow id="554" from="StgValue_212" to="empty_164" fromId="212" toId="161">
</dataflow>
<dataflow id="555" from="loop_0" to="loop" fromId="159" toId="162">
</dataflow>
<dataflow id="556" from="StgValue_263" to="loop" fromId="263" toId="162">
</dataflow>
<dataflow id="557" from="icmp_ln133" to="br_ln133" fromId="160" toId="163">
</dataflow>
<dataflow id="558" from="loop_0" to="zext_ln134" fromId="159" toId="164">
</dataflow>
<dataflow id="559" from="loop_0" to="zext_ln134_1" fromId="159" toId="165">
</dataflow>
<dataflow id="560" from="temp" to="temp_addr" fromId="16" toId="166">
</dataflow>
<dataflow id="561" from="StgValue_212" to="temp_addr" fromId="212" toId="166">
</dataflow>
<dataflow id="562" from="zext_ln134" to="temp_addr" fromId="164" toId="166">
</dataflow>
<dataflow id="563" from="temp_addr" to="temp_load" fromId="166" toId="167">
</dataflow>
<dataflow id="564" from="zext_ln134_1" to="add_ln134" fromId="165" toId="168">
</dataflow>
<dataflow id="565" from="trunc_ln127" to="add_ln134" fromId="18" toId="168">
</dataflow>
<dataflow id="566" from="_ssdm_op_SpecLoopName" to="specloopname_ln134" fromId="235" toId="170">
</dataflow>
<dataflow id="568" from="p_str1393" to="specloopname_ln134" fromId="567" toId="170">
</dataflow>
<dataflow id="569" from="temp_addr" to="temp_load" fromId="166" toId="171">
</dataflow>
<dataflow id="570" from="add_ln134" to="zext_ln134_2" fromId="168" toId="172">
</dataflow>
<dataflow id="571" from="output_r" to="state_addr" fromId="195" toId="173">
</dataflow>
<dataflow id="572" from="StgValue_212" to="state_addr" fromId="212" toId="173">
</dataflow>
<dataflow id="573" from="zext_ln134_2" to="state_addr" fromId="172" toId="173">
</dataflow>
<dataflow id="574" from="_ssdm_op_Write.bram.i32" to="store_ln134" fromId="536" toId="174">
</dataflow>
<dataflow id="575" from="state_addr" to="store_ln134" fromId="173" toId="174">
</dataflow>
<dataflow id="576" from="temp_load" to="store_ln134" fromId="171" toId="174">
</dataflow>
<dataflow id="578" from="StgValue_577" to="store_ln134" fromId="577" toId="174">
</dataflow>
<dataflow id="579" from="icmp_ln124" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="580" from="icmp_ln125" to="StgValue_3" fromId="34" toId="3">
</dataflow>
<dataflow id="581" from="icmp_ln85" to="StgValue_6" fromId="63" toId="6">
</dataflow>
<dataflow id="582" from="icmp_ln133" to="StgValue_10" fromId="160" toId="10">
</dataflow>
</dataflows>


</stg>
