5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem4.vcd) 2 -o (mem4.cdd) 2 -v (mem4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem4.v 8 31 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000a 1 0 0 0 1 17 0 1 0 1 0 0
1 mem 2 11 30f000a 1 1 3 0 1 0 8 19 0 ff 0 0 0 ff 14 0
1 i 3 12 107000a 1 0 31 0 32 49 0 ffffffff 0 7 3 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mem4.v 0 20 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 3d 16 10003 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 6 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 7 0 19 180018 1 1004 0 0 32 48 0 0
2 8 23 19 170019 1 1004 0 7 1 18 0 1 0 0 0 0 mem
2 9 0 19 150015 1 1008 0 0 32 48 2 0
2 10 23 19 140016 1 1004 0 9 2 18 0 3 0 0 0 0 mem
2 11 58 19 110019 1 4 8 10
2 12 0 19 c000c 1 1004 0 0 32 48 0 0
2 13 23 19 b000d 1 1008 0 12 1 18 0 1 0 0 0 0 mem
2 14 0 19 90009 1 1008 0 0 32 48 1 0
2 15 23 19 8000a 1 1004 0 14 2 18 0 3 0 0 0 0 mem
2 16 58 19 5000d 1 8 13 15
2 17 9 19 50019 1 1108 11 16 1 18 0 1 1 0 0 0
2 18 1 19 10001 0 1410 0 0 1 1 a
2 19 37 19 10019 1 1a 17 18
4 4 15 1 11 5 5 4
4 5 16 1 0 6 0 4
4 6 18 0 0 19 19 4
4 19 19 1 0 0 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 mem4.v 0 0 1
2 20 0 16 80008 1 1004 0 0 32 48 0 0
2 21 1 16 60006 0 1410 0 0 32 33 i
2 22 37 16 60008 1 16 20 21
2 23 0 16 d000d 1 1008 0 0 32 48 4 0
2 24 1 16 b000b 5 100c 0 0 32 33 i
2 25 d 16 b000d 5 128e 23 24 1 50 0 1 1 1 0 0
2 26 1 17 130013 4 101c 0 0 32 33 i
2 27 1 17 e000e 4 141c 0 0 32 33 i
2 28 23 17 a000f 0 1410 0 27 2 18 0 3 0 0 0 0 mem
2 29 37 17 a0013 4 3e 26 28
2 30 0 16 140014 1 1008 0 0 32 48 1 0
2 31 1 16 120012 4 101c 0 0 32 33 i
2 32 6 16 120014 4 1298 30 31 32 50 0 ffffffff fffffffe 1 2 1
2 33 1 16 100010 0 1410 0 0 32 33 i
2 34 37 16 100014 4 3a 32 33
4 22 16 6 11 25 25 22
4 25 16 11 0 29 0 22
4 34 16 16 6 25 25 22
4 29 17 10 0 34 34 22
3 1 main.$u2 "main.$u2" 0 mem4.v 0 29 1
