.NAME=CDP1853
.PINS=16
CLKA
N0
N1
OUT0
OUT1
OUT2
OUT3
VSS
OUT7
OUT6
OUT5
OUT4
CE
N2
CLKB
VDD
This device contains a 1 of 8 decoder designed to be interfaced
to 1802 microprocessors.  Output is enabled for this device
between the falling edges of CLKA and CLKB.

TRUTH TABLE
+----+------+------++----+
| CE | CLKA | CLKB || EN |
==========================
|  H |   L  |   L  || Q* |
+----+------+------++----+
|  H |   L  |   H  || H  |
+----+------+------++----+
|  H |   H  |   L  || L  |
+----+------+------++----+
|  H |   H  |   H  || H  |
+----+------+------++----+
|  L |   X  |   X  || L  |
+----+------+------++----+

+----+----+----+----++---+---+---+---+---+---+---+---+
| N2 | N1 | N0 | EN || 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
======================================================
|  L |  L |  L |  H || H | L | L | L | L | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  L |  L |  H |  H || L | H | L | L | L | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  L |  H |  L |  H || L | L | H | L | L | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  L |  H |  H |  H || L | L | L | H | L | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  H |  L |  L |  H || L | L | L | L | H | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  H |  L |  H |  H || L | L | L | L | L | H | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  H |  H |  L |  H || L | L | L | L | L | L | H | L |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  H |  H |  H |  H || L | L | L | L | L | L | L | H |
+----+----+----+----++---+---+---+---+---+---+---+---+
|  X |  X |  X |  L || L | L | L | L | L | L | L | L |
+----+----+----+----++---+---+---+---+---+---+---+---+

