/* Generated by Yosys 0.37 (git sha1 a5c7f69ed, gcc 11.4.0-1ubuntu1~22.04 -O3 -DNDEBUG -fPIC) */

(* hdlname = "\\servant" *)
(* dynports =  1  *)
(* top =  1  *)
(* src = "../src/servant.v:3.10-209.10" *)
module servant(BRAM0_RATIO, BRAM0_DATA_IN, BRAM0_WEN, BRAM0_WCLKEN, BRAM0_WRITE_ADDR, BRAM0_DATA_OUT, BRAM0_REN, BRAM0_RCLKEN, BRAM0_READ_ADDR, wb_clk, wb_clk_en, wb_nrst, q, q_en);
  wire [1:0] _000_;
  (* unused_bits = "0" *)
  wire _001_;
  (* unused_bits = "0" *)
  wire _002_;
  (* unused_bits = "0" *)
  wire _003_;
  (* unused_bits = "0" *)
  wire _004_;
  wire _005_;
  wire _006_;
  (* unused_bits = "0" *)
  wire _007_;
  (* unused_bits = "0" *)
  wire _008_;
  (* unused_bits = "0" *)
  wire _009_;
  (* unused_bits = "0" *)
  wire _010_;
  (* unused_bits = "0" *)
  wire _011_;
  (* unused_bits = "0" *)
  wire _012_;
  (* unused_bits = "0" *)
  wire _013_;
  (* unused_bits = "0" *)
  wire _014_;
  (* unused_bits = "0" *)
  wire _015_;
  (* unused_bits = "0" *)
  wire _016_;
  wire _017_;
  (* unused_bits = "0" *)
  wire _018_;
  (* unused_bits = "0" *)
  wire _019_;
  (* unused_bits = "0" *)
  wire _020_;
  (* unused_bits = "0" *)
  wire _021_;
  (* unused_bits = "0" *)
  wire _022_;
  (* unused_bits = "0" *)
  wire _023_;
  (* unused_bits = "0" *)
  wire _024_;
  (* unused_bits = "0" *)
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  (* force_downto = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:163.15-163.39|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _029_;
  (* force_downto = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:199.22-199.45|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _030_;
  wire _031_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _032_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _033_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _034_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _035_;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:8.49-8.62" *)
  output [7:0] BRAM0_DATA_IN;
  wire [7:0] BRAM0_DATA_IN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:12.49-12.63" *)
  input [7:0] BRAM0_DATA_OUT;
  wire [7:0] BRAM0_DATA_OUT;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:7.48-7.59" *)
  output [1:0] BRAM0_RATIO;
  wire [1:0] BRAM0_RATIO;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:14.43-14.55" *)
  output BRAM0_RCLKEN;
  wire BRAM0_RCLKEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:15.49-15.64" *)
  output [8:0] BRAM0_READ_ADDR;
  wire [8:0] BRAM0_READ_ADDR;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:13.43-13.52" *)
  output BRAM0_REN;
  wire BRAM0_REN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:10.43-10.55" *)
  output BRAM0_WCLKEN;
  wire BRAM0_WCLKEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:9.43-9.52" *)
  output BRAM0_WEN;
  wire BRAM0_WEN;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:11.49-11.65" *)
  output [8:0] BRAM0_WRITE_ADDR;
  wire [8:0] BRAM0_WRITE_ADDR;
  (* hdlname = "cpu arbiter i_wb_cpu_dbus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:11.23-11.40|../src/servile.v:129.20-149.36" *)
  wire [31:0] \cpu.arbiter.i_wb_cpu_dbus_adr ;
  (* hdlname = "cpu arbiter i_wb_cpu_dbus_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:13.23-13.40|../src/servile.v:129.20-149.36" *)
  wire [3:0] \cpu.arbiter.i_wb_cpu_dbus_sel ;
  (* hdlname = "cpu arbiter i_wb_cpu_dbus_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:15.22-15.39|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.i_wb_cpu_dbus_stb ;
  (* hdlname = "cpu arbiter i_wb_cpu_dbus_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:14.22-14.38|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.i_wb_cpu_dbus_we ;
  (* hdlname = "cpu arbiter i_wb_cpu_ibus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:19.23-19.40|../src/servile.v:129.20-149.36" *)
  wire [31:0] \cpu.arbiter.i_wb_cpu_ibus_adr ;
  (* hdlname = "cpu arbiter i_wb_cpu_ibus_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:20.22-20.39|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.i_wb_cpu_ibus_stb ;
  (* hdlname = "cpu arbiter i_wb_mem_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:30.22-30.34|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.i_wb_mem_ack ;
  (* hdlname = "cpu arbiter o_wb_cpu_dbus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:17.23-17.40|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.o_wb_cpu_dbus_ack ;
  (* hdlname = "cpu arbiter o_wb_cpu_ibus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:22.23-22.40|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.o_wb_cpu_ibus_ack ;
  (* hdlname = "cpu arbiter o_wb_mem_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:24.23-24.35|../src/servile.v:129.20-149.36" *)
  wire [31:0] \cpu.arbiter.o_wb_mem_adr ;
  (* hdlname = "cpu arbiter o_wb_mem_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:26.23-26.35|../src/servile.v:129.20-149.36" *)
  wire [3:0] \cpu.arbiter.o_wb_mem_sel ;
  (* hdlname = "cpu arbiter o_wb_mem_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:28.23-28.35|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.o_wb_mem_stb ;
  (* hdlname = "cpu arbiter o_wb_mem_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_arbiter.v:27.23-27.34|../src/servile.v:129.20-149.36" *)
  wire \cpu.arbiter.o_wb_mem_we ;
  (* hdlname = "cpu cpu alu add_b" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:43.15-43.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.add_b ;
  (* hdlname = "cpu cpu alu clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:14.20-14.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.clk ;
  (* hdlname = "cpu cpu alu i_bool_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:21.21-21.30|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.alu.i_bool_op ;
  (* hdlname = "cpu cpu alu i_buf" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:28.22-28.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.i_buf ;
  (* hdlname = "cpu cpu alu i_cmp_eq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:22.20-22.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.i_cmp_eq ;
  (* hdlname = "cpu cpu alu i_cmp_sig" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:23.20-23.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.i_cmp_sig ;
  (* hdlname = "cpu cpu alu i_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:16.20-16.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.i_en ;
  (* hdlname = "cpu cpu alu i_rd_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:24.21-24.29|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.alu.i_rd_sel ;
  (* hdlname = "cpu cpu alu i_sub" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:20.20-20.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.i_sub ;
  (* hdlname = "cpu cpu alu o_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:29.22-29.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.o_rd ;
  (* hdlname = "cpu cpu alu op_b_sx" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:41.9-41.16|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.op_b_sx ;
  (* hdlname = "cpu cpu alu result_bool" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:65.15-65.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.result_bool ;
  (* hdlname = "cpu cpu alu rs1_sx" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:463.23-480.28|../src/serv_alu.v:40.9-40.15|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu.rs1_sx ;
  (* hdlname = "cpu cpu alu_bool_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:144.17-144.28|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.alu_bool_op ;
  (* hdlname = "cpu cpu alu_cmp_eq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:145.18-145.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu_cmp_eq ;
  (* hdlname = "cpu cpu alu_cmp_sig" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:146.18-146.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu_cmp_sig ;
  (* hdlname = "cpu cpu alu_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:104.18-104.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu_rd ;
  (* hdlname = "cpu cpu alu_rd_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:148.18-148.28|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.alu_rd_sel ;
  (* hdlname = "cpu cpu alu_sub" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:143.18-143.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.alu_sub ;
  (* hdlname = "cpu cpu bne_or_bge" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:90.11-90.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bne_or_bge ;
  (* hdlname = "cpu cpu branch_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:95.11-95.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.branch_op ;
  (* hdlname = "cpu cpu bufreg c" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:38.16-38.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.c ;
  (* hdlname = "cpu cpu bufreg c_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:40.20-40.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.c_r ;
  (* hdlname = "cpu cpu bufreg clr_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:42.21-42.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.clr_lsb ;
  (* hdlname = "cpu cpu bufreg data" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:41.21-41.25|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.bufreg.data ;
  (* hdlname = "cpu cpu bufreg i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:12.22-12.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_clk ;
  (* hdlname = "cpu cpu bufreg i_clr_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:24.22-24.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_clr_lsb ;
  (* hdlname = "cpu cpu bufreg i_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:17.22-17.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_en ;
  (* hdlname = "cpu cpu bufreg i_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:23.22-23.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_imm_en ;
  (* hdlname = "cpu cpu bufreg i_init" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:18.22-18.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_init ;
  (* hdlname = "cpu cpu bufreg i_mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:19.25-19.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_mdu_op ;
  (* hdlname = "cpu cpu bufreg i_right_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:26.22-26.38|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_right_shift_op ;
  (* hdlname = "cpu cpu bufreg i_rs1_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:22.22-22.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_rs1_en ;
  (* hdlname = "cpu cpu bufreg i_sh_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:28.22-28.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_sh_signed ;
  (* hdlname = "cpu cpu bufreg i_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:25.22-25.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.i_shift_op ;
  (* hdlname = "cpu cpu bufreg o_dbus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:34.23-34.33|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.bufreg.o_dbus_adr ;
  (* hdlname = "cpu cpu bufreg o_ext_rs1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:36.23-36.32|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.bufreg.o_ext_rs1 ;
  (* hdlname = "cpu cpu bufreg o_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:20.25-20.30|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.bufreg.o_lsb ;
  (* hdlname = "cpu cpu bufreg o_q" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:32.22-32.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.o_q ;
  (* hdlname = "cpu cpu bufreg q" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:380.4-405.31|../src/serv_bufreg.v:39.21-39.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg.q ;
  (* hdlname = "cpu cpu bufreg2 cnt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:58.11-58.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.cnt_en ;
  (* hdlname = "cpu cpu bufreg2 i_bytecnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:20.23-20.32|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.bufreg2.i_bytecnt ;
  (* hdlname = "cpu cpu bufreg2 i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:12.21-12.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_clk ;
  (* hdlname = "cpu cpu bufreg2 i_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:14.21-14.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_en ;
  (* hdlname = "cpu cpu bufreg2 i_init" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:15.21-15.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_init ;
  (* hdlname = "cpu cpu bufreg2 i_load" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:32.21-32.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_load ;
  (* hdlname = "cpu cpu bufreg2 i_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:19.23-19.28|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.bufreg2.i_lsb ;
  (* hdlname = "cpu cpu bufreg2 i_op_b_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:23.21-23.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_op_b_sel ;
  (* hdlname = "cpu cpu bufreg2 i_sh_right" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:18.21-18.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_sh_right ;
  (* hdlname = "cpu cpu bufreg2 i_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:407.26-430.32|../src/serv_bufreg2.v:24.21-24.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg2.i_shift_op ;
  (* hdlname = "cpu cpu bufreg_clr_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:137.11-137.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_clr_lsb ;
  (* hdlname = "cpu cpu bufreg_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:133.11-133.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_en ;
  (* hdlname = "cpu cpu bufreg_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:136.11-136.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_imm_en ;
  (* hdlname = "cpu cpu bufreg_q" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:138.18-138.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_q ;
  (* hdlname = "cpu cpu bufreg_rs1_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:135.11-135.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_rs1_en ;
  (* hdlname = "cpu cpu bufreg_sh_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:134.18-134.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.bufreg_sh_signed ;
  (* hdlname = "cpu cpu clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:21.23-21.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.clk ;
  (* hdlname = "cpu cpu cnt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:120.18-120.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.cnt_en ;
  (* hdlname = "cpu cpu csr_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:174.17-174.25|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.csr_addr ;
  (* hdlname = "cpu cpu csr_d_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:172.11-172.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_d_sel ;
  (* hdlname = "cpu cpu csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:173.11-173.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_en ;
  (* hdlname = "cpu cpu csr_imm" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:171.16-171.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_imm ;
  (* hdlname = "cpu cpu csr_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:176.11-176.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_imm_en ;
  (* hdlname = "cpu cpu csr_in" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:177.18-177.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_in ;
  (* hdlname = "cpu cpu csr_mcause_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:169.11-169.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_mcause_en ;
  (* hdlname = "cpu cpu csr_mstatus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:167.11-167.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_mstatus_en ;
  (* hdlname = "cpu cpu csr_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:106.18-106.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.csr_rd ;
  (* hdlname = "cpu cpu csr_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:170.16-170.26|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.csr_source ;
  (* hdlname = "cpu cpu ctrl clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:16.21-16.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.clk ;
  (* hdlname = "cpu cpu ctrl i_buf" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:33.21-33.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_buf ;
  (* hdlname = "cpu cpu ctrl i_iscomp" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:30.22-30.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_iscomp ;
  (* hdlname = "cpu cpu ctrl i_jal_or_jalr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:26.21-26.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_jal_or_jalr ;
  (* hdlname = "cpu cpu ctrl i_jump" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:25.21-25.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_jump ;
  (* hdlname = "cpu cpu ctrl i_pc_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:19.21-19.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_pc_en ;
  (* hdlname = "cpu cpu ctrl i_pc_rel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:28.21-28.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_pc_rel ;
  (* hdlname = "cpu cpu ctrl i_trap" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:29.21-29.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_trap ;
  (* hdlname = "cpu cpu ctrl i_utype" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:27.21-27.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.i_utype ;
  (* hdlname = "cpu cpu ctrl new_pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:53.15-53.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.new_pc ;
  (* hdlname = "cpu cpu ctrl o_ibus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:38.22-38.32|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.ctrl.o_ibus_adr ;
  (* hdlname = "cpu cpu ctrl o_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:35.22-35.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.o_rd ;
  (* hdlname = "cpu cpu ctrl offset_a" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:55.15-55.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.offset_a ;
  (* hdlname = "cpu cpu ctrl offset_b" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:56.15-56.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.offset_b ;
  (* hdlname = "cpu cpu ctrl pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:51.15-51.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.pc ;
  (* hdlname = "cpu cpu ctrl pc_plus_offset" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:44.15-44.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.pc_plus_offset ;
  (* hdlname = "cpu cpu ctrl pc_plus_offset_cy" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:45.15-45.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.pc_plus_offset_cy ;
  (* hdlname = "cpu cpu ctrl pc_plus_offset_cy_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:46.14-46.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.pc_plus_offset_cy_r ;
  (* hdlname = "cpu cpu ctrl pc_plus_offset_cy_r_w" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:47.15-47.36|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl.pc_plus_offset_cy_r_w ;
  (* hdlname = "cpu cpu ctrl_pc_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:109.18-109.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl_pc_en ;
  (* hdlname = "cpu cpu ctrl_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:103.18-103.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ctrl_rd ;
  (* hdlname = "cpu cpu dbus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:141.16-141.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.dbus_ack ;
  (* hdlname = "cpu cpu dbus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:179.11-179.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.dbus_en ;
  (* hdlname = "cpu cpu decode clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:12.22-12.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.clk ;
  (* hdlname = "cpu cpu decode co_alu_bool_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:212.15-212.29|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.co_alu_bool_op ;
  (* hdlname = "cpu cpu decode co_alu_cmp_eq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:204.9-204.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_alu_cmp_eq ;
  (* hdlname = "cpu cpu decode co_alu_cmp_sig" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:206.9-206.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_alu_cmp_sig ;
  (* hdlname = "cpu cpu decode co_alu_rd_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:230.15-230.28|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.decode.co_alu_rd_sel ;
  (* hdlname = "cpu cpu decode co_alu_sub" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:165.9-165.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_alu_sub ;
  (* hdlname = "cpu cpu decode co_bne_or_bge" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:134.9-134.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_bne_or_bge ;
  (* hdlname = "cpu cpu decode co_branch_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:87.9-87.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_branch_op ;
  (* hdlname = "cpu cpu decode co_bufreg_clr_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:105.9-105.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_bufreg_clr_lsb ;
  (* hdlname = "cpu cpu decode co_bufreg_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:100.9-100.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_bufreg_imm_en ;
  (* hdlname = "cpu cpu decode co_bufreg_rs1_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:99.9-99.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_bufreg_rs1_en ;
  (* hdlname = "cpu cpu decode co_bufreg_sh_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:153.9-153.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_bufreg_sh_signed ;
  (* hdlname = "cpu cpu decode co_csr_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:202.15-202.26|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.co_csr_addr ;
  (* hdlname = "cpu cpu decode co_csr_d_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:200.9-200.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_csr_d_sel ;
  (* hdlname = "cpu cpu decode co_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:194.9-194.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_csr_en ;
  (* hdlname = "cpu cpu decode co_csr_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:201.9-201.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_csr_imm_en ;
  (* hdlname = "cpu cpu decode co_csr_mcause_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:197.9-197.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_csr_mcause_en ;
  (* hdlname = "cpu cpu decode co_csr_mstatus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:195.9-195.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_csr_mstatus_en ;
  (* hdlname = "cpu cpu decode co_csr_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:199.15-199.28|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.co_csr_source ;
  (* hdlname = "cpu cpu decode co_ctrl_jal_or_jalr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:113.9-113.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_ctrl_jal_or_jalr ;
  (* hdlname = "cpu cpu decode co_ctrl_mret" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:146.9-146.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_ctrl_mret ;
  (* hdlname = "cpu cpu decode co_ctrl_pc_rel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:118.9-118.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_ctrl_pc_rel ;
  (* hdlname = "cpu cpu decode co_ctrl_utype" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:112.9-112.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_ctrl_utype ;
  (* hdlname = "cpu cpu decode co_dbus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:88.9-88.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_dbus_en ;
  (* hdlname = "cpu cpu decode co_e_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:149.9-149.16|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_e_op ;
  (* hdlname = "cpu cpu decode co_ebreak" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:141.9-141.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_ebreak ;
  (* hdlname = "cpu cpu decode co_ext_funct3" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:93.15-93.28|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.decode.co_ext_funct3 ;
  (* hdlname = "cpu cpu decode co_immdec_ctrl" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:214.15-214.29|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.decode.co_immdec_ctrl ;
  (* hdlname = "cpu cpu decode co_immdec_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:224.15-224.27|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.decode.co_immdec_en ;
  (* hdlname = "cpu cpu decode co_mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:81.9-81.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mdu_op ;
  (* hdlname = "cpu cpu decode co_mem_cmd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:208.9-208.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mem_cmd ;
  (* hdlname = "cpu cpu decode co_mem_half" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:210.9-210.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mem_half ;
  (* hdlname = "cpu cpu decode co_mem_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:209.9-209.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mem_signed ;
  (* hdlname = "cpu cpu decode co_mem_word" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:90.9-90.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mem_word ;
  (* hdlname = "cpu cpu decode co_mtval_pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:89.9-89.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_mtval_pc ;
  (* hdlname = "cpu cpu decode co_op_b_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:237.9-237.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_op_b_source ;
  (* hdlname = "cpu cpu decode co_rd_alu_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:91.9-91.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_rd_alu_en ;
  (* hdlname = "cpu cpu decode co_rd_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:192.9-192.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_rd_csr_en ;
  (* hdlname = "cpu cpu decode co_rd_mem_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:92.9-92.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_rd_mem_en ;
  (* hdlname = "cpu cpu decode co_rd_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:125.9-125.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_rd_op ;
  (* hdlname = "cpu cpu decode co_sh_right" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:133.9-133.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_sh_right ;
  (* hdlname = "cpu cpu decode co_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:86.9-86.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_shift_op ;
  (* hdlname = "cpu cpu decode co_two_stage_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:83.9-83.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.co_two_stage_op ;
  (* hdlname = "cpu cpu decode csr_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:137.9-137.15|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.csr_op ;
  (* hdlname = "cpu cpu decode csr_valid" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:190.9-190.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.csr_valid ;
  (* hdlname = "cpu cpu decode funct3" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:72.14-72.20|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.decode.funct3 ;
  (* hdlname = "cpu cpu decode i_wb_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:15.22-15.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.i_wb_en ;
  (* hdlname = "cpu cpu decode imm30" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:79.14-79.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.imm30 ;
  (* hdlname = "cpu cpu decode o_alu_bool_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:43.21-43.34|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.o_alu_bool_op ;
  (* hdlname = "cpu cpu decode o_alu_cmp_eq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:44.21-44.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_alu_cmp_eq ;
  (* hdlname = "cpu cpu decode o_alu_cmp_sig" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:45.21-45.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_alu_cmp_sig ;
  (* hdlname = "cpu cpu decode o_alu_rd_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:46.21-46.33|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.decode.o_alu_rd_sel ;
  (* hdlname = "cpu cpu decode o_alu_sub" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:42.21-42.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_alu_sub ;
  (* hdlname = "cpu cpu decode o_bne_or_bge" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:18.21-18.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_bne_or_bge ;
  (* hdlname = "cpu cpu decode o_branch_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:22.21-22.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_branch_op ;
  (* hdlname = "cpu cpu decode o_bufreg_clr_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:34.21-34.37|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_bufreg_clr_lsb ;
  (* hdlname = "cpu cpu decode o_bufreg_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:33.21-33.36|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_bufreg_imm_en ;
  (* hdlname = "cpu cpu decode o_bufreg_rs1_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:32.21-32.36|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_bufreg_rs1_en ;
  (* hdlname = "cpu cpu decode o_bufreg_sh_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:35.21-35.39|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_bufreg_sh_signed ;
  (* hdlname = "cpu cpu decode o_csr_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:54.21-54.31|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.o_csr_addr ;
  (* hdlname = "cpu cpu decode o_csr_d_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:59.21-59.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_csr_d_sel ;
  (* hdlname = "cpu cpu decode o_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:53.21-53.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_csr_en ;
  (* hdlname = "cpu cpu decode o_csr_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:60.21-60.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_csr_imm_en ;
  (* hdlname = "cpu cpu decode o_csr_mcause_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:57.21-57.36|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_csr_mcause_en ;
  (* hdlname = "cpu cpu decode o_csr_mstatus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:55.21-55.37|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_csr_mstatus_en ;
  (* hdlname = "cpu cpu decode o_csr_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:58.21-58.33|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.decode.o_csr_source ;
  (* hdlname = "cpu cpu decode o_ctrl_jal_or_jalr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:37.21-37.39|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_ctrl_jal_or_jalr ;
  (* hdlname = "cpu cpu decode o_ctrl_mret" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:40.21-40.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_ctrl_mret ;
  (* hdlname = "cpu cpu decode o_ctrl_pc_rel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:39.21-39.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_ctrl_pc_rel ;
  (* hdlname = "cpu cpu decode o_ctrl_utype" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:38.21-38.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_ctrl_utype ;
  (* hdlname = "cpu cpu decode o_dbus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:26.21-26.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_dbus_en ;
  (* hdlname = "cpu cpu decode o_e_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:20.21-20.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_e_op ;
  (* hdlname = "cpu cpu decode o_ebreak" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:21.21-21.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_ebreak ;
  (* hdlname = "cpu cpu decode o_ext_funct3" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:30.21-30.33|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.decode.o_ext_funct3 ;
  (* hdlname = "cpu cpu decode o_immdec_ctrl" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:63.21-63.34|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.decode.o_immdec_ctrl ;
  (* hdlname = "cpu cpu decode o_immdec_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:64.21-64.32|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.decode.o_immdec_en ;
  (* hdlname = "cpu cpu decode o_mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:28.21-28.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mdu_op ;
  (* hdlname = "cpu cpu decode o_mem_cmd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:51.21-51.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mem_cmd ;
  (* hdlname = "cpu cpu decode o_mem_half" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:50.21-50.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mem_half ;
  (* hdlname = "cpu cpu decode o_mem_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:48.21-48.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mem_signed ;
  (* hdlname = "cpu cpu decode o_mem_word" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:49.21-49.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mem_word ;
  (* hdlname = "cpu cpu decode o_mtval_pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:61.21-61.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_mtval_pc ;
  (* hdlname = "cpu cpu decode o_op_b_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:65.21-65.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_op_b_source ;
  (* hdlname = "cpu cpu decode o_rd_alu_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:69.21-69.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_rd_alu_en ;
  (* hdlname = "cpu cpu decode o_rd_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:68.21-68.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_rd_csr_en ;
  (* hdlname = "cpu cpu decode o_rd_mem_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:67.21-67.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_rd_mem_en ;
  (* hdlname = "cpu cpu decode o_rd_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:24.21-24.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_rd_op ;
  (* hdlname = "cpu cpu decode o_sh_right" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:17.21-17.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_sh_right ;
  (* hdlname = "cpu cpu decode o_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:23.21-23.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_shift_op ;
  (* hdlname = "cpu cpu decode o_two_stage_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:25.21-25.35|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.o_two_stage_op ;
  (* hdlname = "cpu cpu decode op20" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:73.15-73.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.op20 ;
  (* hdlname = "cpu cpu decode op21" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:74.15-74.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.op21 ;
  (* hdlname = "cpu cpu decode op22" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:75.15-75.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.op22 ;
  (* hdlname = "cpu cpu decode op26" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:76.15-76.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.decode.op26 ;
  (* hdlname = "cpu cpu decode opcode" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:295.4-355.39|../src/serv_decode.v:71.14-71.20|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.decode.opcode ;
  (* hdlname = "cpu cpu e_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:93.11-93.15|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.e_op ;
  (* hdlname = "cpu cpu ebreak" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:94.11-94.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.ebreak ;
  (* hdlname = "cpu cpu gen_csr.csr csr_in" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:61.15-61.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.csr_in ;
  (* hdlname = "cpu cpu gen_csr.csr csr_out" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:62.15-62.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.csr_out ;
  (* hdlname = "cpu cpu gen_csr.csr i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:15.20-15.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_clk ;
  (* hdlname = "cpu cpu gen_csr.csr i_csr_d_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:39.20-39.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_csr_d_sel ;
  (* hdlname = "cpu cpu gen_csr.csr i_csr_imm" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:43.25-43.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_csr_imm ;
  (* hdlname = "cpu cpu gen_csr.csr i_csr_source" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:37.21-37.33|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.gen_csr.csr.i_csr_source ;
  (* hdlname = "cpu cpu gen_csr.csr i_e_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:31.20-31.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_e_op ;
  (* hdlname = "cpu cpu gen_csr.csr i_ebreak" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:32.20-32.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_ebreak ;
  (* hdlname = "cpu cpu gen_csr.csr i_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:19.20-19.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_en ;
  (* hdlname = "cpu cpu gen_csr.csr i_mcause_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:36.20-36.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_mcause_en ;
  (* hdlname = "cpu cpu gen_csr.csr i_mem_cmd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:33.20-33.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_mem_cmd ;
  (* hdlname = "cpu cpu gen_csr.csr i_mem_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:26.20-26.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_mem_op ;
  (* hdlname = "cpu cpu gen_csr.csr i_mret" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:38.20-38.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_mret ;
  (* hdlname = "cpu cpu gen_csr.csr i_mstatus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:34.20-34.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_mstatus_en ;
  (* hdlname = "cpu cpu gen_csr.csr i_rf_csr_out" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:41.25-41.37|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_rf_csr_out ;
  (* hdlname = "cpu cpu gen_csr.csr i_trap" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:28.20-28.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_trap ;
  (* hdlname = "cpu cpu gen_csr.csr i_trig_irq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:18.20-18.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.i_trig_irq ;
  (* hdlname = "cpu cpu gen_csr.csr mcause31" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:57.10-57.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.mcause31 ;
  (* hdlname = "cpu cpu gen_csr.csr mcause3_0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:58.15-58.24|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.gen_csr.csr.mcause3_0 ;
  (* hdlname = "cpu cpu gen_csr.csr mstatus_mie" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:53.14-53.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.mstatus_mie ;
  (* hdlname = "cpu cpu gen_csr.csr o_csr_in" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:42.26-42.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.o_csr_in ;
  (* hdlname = "cpu cpu gen_csr.csr o_new_irq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:29.20-29.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.o_new_irq ;
  (* hdlname = "cpu cpu gen_csr.csr o_q" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:45.26-45.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.o_q ;
  (* hdlname = "cpu cpu gen_csr.csr timer_irq_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:557.3-589.29|../src/serv_csr.v:64.10-64.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.gen_csr.csr.timer_irq_r ;
  (* hdlname = "cpu cpu i_dbus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:72.23-72.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.i_dbus_ack ;
  (* hdlname = "cpu cpu i_ext_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:76.23-76.31|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.i_ext_rd ;
  (* hdlname = "cpu cpu i_ext_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:75.23-75.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.i_ext_ready ;
  (* hdlname = "cpu cpu i_ibus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:65.23-65.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.i_ibus_ack ;
  (* hdlname = "cpu cpu i_rf_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:50.23-50.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.i_rf_ready ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm11_7" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:38.15-38.22|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.immdec.gen_immdec_w_eq_1.imm11_7 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm19_12_20" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:34.15-34.26|../src/servile.v:210.4-276.33" *)
  wire [8:0] \cpu.cpu.immdec.gen_immdec_w_eq_1.imm19_12_20 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm24_20" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:37.15-37.23|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.immdec.gen_immdec_w_eq_1.imm24_20 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm30_25" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:36.15-36.23|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.immdec.gen_immdec_w_eq_1.imm30_25 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm31" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:32.15-32.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.gen_immdec_w_eq_1.imm31 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.imm7" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:35.15-35.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.gen_immdec_w_eq_1.imm7 ;
  (* hdlname = "cpu cpu immdec gen_immdec_w_eq_1.signbit" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:42.15-42.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.gen_immdec_w_eq_1.signbit ;
  (* hdlname = "cpu cpu immdec i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:12.21-12.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.i_clk ;
  (* hdlname = "cpu cpu immdec i_cnt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:14.21-14.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.i_cnt_en ;
  (* hdlname = "cpu cpu immdec i_csr_imm_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:18.21-18.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.i_csr_imm_en ;
  (* hdlname = "cpu cpu immdec i_ctrl" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:19.22-19.28|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.immdec.i_ctrl ;
  (* hdlname = "cpu cpu immdec i_immdec_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:17.22-17.33|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.immdec.i_immdec_en ;
  (* hdlname = "cpu cpu immdec i_wb_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:27.21-27.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.i_wb_en ;
  (* hdlname = "cpu cpu immdec o_csr_imm" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:24.24-24.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.immdec.o_csr_imm ;
  (* hdlname = "cpu cpu immdec o_rd_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:20.22-20.31|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.immdec.o_rd_addr ;
  (* hdlname = "cpu cpu immdec o_rs1_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:21.22-21.32|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.immdec.o_rs1_addr ;
  (* hdlname = "cpu cpu immdec o_rs2_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:357.26-375.38|../src/serv_immdec.v:22.22-22.32|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.immdec.o_rs2_addr ;
  (* hdlname = "cpu cpu immdec_ctrl" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:86.17-86.28|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.immdec_ctrl ;
  (* hdlname = "cpu cpu immdec_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:87.16-87.25|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.immdec_en ;
  (* hdlname = "cpu cpu init" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:119.18-119.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.init ;
  (* hdlname = "cpu cpu iscomp" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:117.18-117.24|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.iscomp ;
  (* hdlname = "cpu cpu jal_or_jalr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:111.18-111.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.jal_or_jalr ;
  (* hdlname = "cpu cpu jump" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:110.18-110.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.jump ;
  (* hdlname = "cpu cpu lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:183.17-183.20|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.lsb ;
  (* hdlname = "cpu cpu mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:98.11-98.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mdu_op ;
  (* hdlname = "cpu cpu mem_bytecnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:160.17-160.28|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.mem_bytecnt ;
  (* hdlname = "cpu cpu mem_half" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:159.18-159.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_half ;
  (* hdlname = "cpu cpu mem_if dat_valid" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:34.9-34.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.dat_valid ;
  (* hdlname = "cpu cpu mem_if i_bytecnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:17.22-17.31|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.mem_if.i_bytecnt ;
  (* hdlname = "cpu cpu mem_if i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:15.21-15.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.i_clk ;
  (* hdlname = "cpu cpu mem_if i_half" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:23.21-23.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.i_half ;
  (* hdlname = "cpu cpu mem_if i_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:18.22-18.27|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.mem_if.i_lsb ;
  (* hdlname = "cpu cpu mem_if i_mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:25.21-25.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.i_mdu_op ;
  (* hdlname = "cpu cpu mem_if i_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:21.21-21.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.i_signed ;
  (* hdlname = "cpu cpu mem_if i_word" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:22.21-22.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.i_word ;
  (* hdlname = "cpu cpu mem_if o_misalign" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:19.22-19.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_if.o_misalign ;
  (* hdlname = "cpu cpu mem_if o_wb_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:534.4-550.34|../src/serv_mem_if.v:30.22-30.30|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.mem_if.o_wb_sel ;
  (* hdlname = "cpu cpu mem_misalign" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:163.11-163.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_misalign ;
  (* hdlname = "cpu cpu mem_signed" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:157.18-157.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_signed ;
  (* hdlname = "cpu cpu mem_word" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:158.18-158.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mem_word ;
  (* hdlname = "cpu cpu mret" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:113.11-113.15|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mret ;
  (* hdlname = "cpu cpu mtval_pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:107.11-107.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.mtval_pc ;
  (* hdlname = "cpu cpu new_irq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:181.11-181.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.new_irq ;
  (* hdlname = "cpu cpu o_dbus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:66.30-66.40|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.o_dbus_adr ;
  (* hdlname = "cpu cpu o_dbus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:70.24-70.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_dbus_cyc ;
  (* hdlname = "cpu cpu o_dbus_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:68.29-68.39|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.o_dbus_sel ;
  (* hdlname = "cpu cpu o_dbus_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:69.24-69.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_dbus_we ;
  (* hdlname = "cpu cpu o_ext_funct3" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:74.23-74.35|../src/servile.v:210.4-276.33" *)
  wire [2:0] \cpu.cpu.o_ext_funct3 ;
  (* hdlname = "cpu cpu o_ext_rs1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:77.23-77.32|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.o_ext_rs1 ;
  (* hdlname = "cpu cpu o_ibus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:62.30-62.40|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.o_ibus_adr ;
  (* hdlname = "cpu cpu o_ibus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:63.24-63.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_ibus_cyc ;
  (* hdlname = "cpu cpu o_mdu_valid" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:80.23-80.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_mdu_valid ;
  (* hdlname = "cpu cpu o_rf_rreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:48.24-48.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_rf_rreq ;
  (* hdlname = "cpu cpu o_rf_wreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:49.24-49.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_rf_wreq ;
  (* hdlname = "cpu cpu o_rreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:57.31-57.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.o_rreg0 ;
  (* hdlname = "cpu cpu o_rreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:58.31-58.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.o_rreg1 ;
  (* hdlname = "cpu cpu o_wdata0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:55.22-55.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_wdata0 ;
  (* hdlname = "cpu cpu o_wdata1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:56.22-56.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_wdata1 ;
  (* hdlname = "cpu cpu o_wen0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:53.24-53.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_wen0 ;
  (* hdlname = "cpu cpu o_wen1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:54.24-54.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.o_wen1 ;
  (* hdlname = "cpu cpu o_wreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:51.31-51.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.o_wreg0 ;
  (* hdlname = "cpu cpu o_wreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:52.31-52.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.o_wreg1 ;
  (* hdlname = "cpu cpu op_b_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:155.18-155.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.op_b_sel ;
  (* hdlname = "cpu cpu pc_rel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:116.11-116.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.pc_rel ;
  (* hdlname = "cpu cpu rd_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:82.18-82.25|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rd_addr ;
  (* hdlname = "cpu cpu rd_alu_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:100.11-100.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rd_alu_en ;
  (* hdlname = "cpu cpu rd_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:101.11-101.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rd_csr_en ;
  (* hdlname = "cpu cpu rd_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:152.18-152.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rd_en ;
  (* hdlname = "cpu cpu rd_mem_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:102.11-102.20|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rd_mem_en ;
  (* hdlname = "cpu cpu rd_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:97.11-97.16|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rd_op ;
  (* hdlname = "cpu cpu rf_csr_out" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:178.18-178.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_csr_out ;
  (* hdlname = "cpu cpu rf_if gen_csr.mtval" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:72.16-72.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.gen_csr.mtval ;
  (* hdlname = "cpu cpu rf_if gen_csr.rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:66.15-66.17|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.gen_csr.rd ;
  (* hdlname = "cpu cpu rf_if gen_csr.sel_rs2" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:122.9-122.16|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.gen_csr.sel_rs2 ;
  (* hdlname = "cpu cpu rf_if i_alu_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:43.21-43.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_alu_rd ;
  (* hdlname = "cpu cpu rf_if i_bufreg_q" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:31.21-31.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_bufreg_q ;
  (* hdlname = "cpu cpu rf_if i_cnt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:14.23-14.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_cnt_en ;
  (* hdlname = "cpu cpu rf_if i_csr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:37.21-37.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_csr ;
  (* hdlname = "cpu cpu rf_if i_csr_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:36.28-36.38|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.rf_if.i_csr_addr ;
  (* hdlname = "cpu cpu rf_if i_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:35.23-35.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_csr_en ;
  (* hdlname = "cpu cpu rf_if i_csr_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:45.21-45.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_csr_rd ;
  (* hdlname = "cpu cpu rf_if i_ctrl_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:42.21-42.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_ctrl_rd ;
  (* hdlname = "cpu cpu rf_if i_mepc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:29.21-29.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_mepc ;
  (* hdlname = "cpu cpu rf_if i_mret" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:28.23-28.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_mret ;
  (* hdlname = "cpu cpu rf_if i_mtval_pc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:30.36-30.46|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_mtval_pc ;
  (* hdlname = "cpu cpu rf_if i_rd_alu_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:44.23-44.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_rd_alu_en ;
  (* hdlname = "cpu cpu rf_if i_rd_csr_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:46.23-46.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_rd_csr_en ;
  (* hdlname = "cpu cpu rf_if i_rd_mem_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:48.23-48.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_rd_mem_en ;
  (* hdlname = "cpu cpu rf_if i_rd_waddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:41.28-41.38|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rf_if.i_rd_waddr ;
  (* hdlname = "cpu cpu rf_if i_rd_wen" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:40.23-40.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_rd_wen ;
  (* hdlname = "cpu cpu rf_if i_rs1_raddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:51.28-51.39|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rf_if.i_rs1_raddr ;
  (* hdlname = "cpu cpu rf_if i_rs2_raddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:54.28-54.39|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rf_if.i_rs2_raddr ;
  (* hdlname = "cpu cpu rf_if i_trap" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:27.23-27.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.i_trap ;
  (* hdlname = "cpu cpu rf_if o_csr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:38.22-38.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.o_csr ;
  (* hdlname = "cpu cpu rf_if o_rreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:21.31-21.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.rf_if.o_rreg0 ;
  (* hdlname = "cpu cpu rf_if o_rreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:22.31-22.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.rf_if.o_rreg1 ;
  (* hdlname = "cpu cpu rf_if o_wdata0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:19.23-19.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.o_wdata0 ;
  (* hdlname = "cpu cpu rf_if o_wdata1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:20.23-20.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.o_wdata1 ;
  (* hdlname = "cpu cpu rf_if o_wen0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:17.24-17.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.o_wen0 ;
  (* hdlname = "cpu cpu rf_if o_wen1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:18.24-18.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.o_wen1 ;
  (* hdlname = "cpu cpu rf_if o_wreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:15.31-15.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.rf_if.o_wreg0 ;
  (* hdlname = "cpu cpu rf_if o_wreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:16.31-16.38|../src/servile.v:210.4-276.33" *)
  wire [5:0] \cpu.cpu.rf_if.o_wreg1 ;
  (* hdlname = "cpu cpu rf_if rd_wen" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:484.4-529.33|../src/serv_rf_if.v:62.15-62.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.rf_if.rd_wen ;
  (* hdlname = "cpu cpu rs1_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:83.18-83.26|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rs1_addr ;
  (* hdlname = "cpu cpu rs2_addr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:84.18-84.26|../src/servile.v:210.4-276.33" *)
  wire [4:0] \cpu.cpu.rs2_addr ;
  (* hdlname = "cpu cpu sh_right" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:89.18-89.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.sh_right ;
  (* hdlname = "cpu cpu shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:96.11-96.19|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.shift_op ;
  (* hdlname = "cpu cpu state cnt_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:72.15-72.20|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.state.cnt_r ;
  (* hdlname = "cpu cpu state gen_cnt_w_eq_1.cnt_lsb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:197.13-197.20|../src/servile.v:210.4-276.33" *)
  wire [3:0] \cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb ;
  (* hdlname = "cpu cpu state i_alu_rd_sel1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:48.21-48.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_alu_rd_sel1 ;
  (* hdlname = "cpu cpu state i_bne_or_bge" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:41.21-41.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_bne_or_bge ;
  (* hdlname = "cpu cpu state i_branch_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:45.21-45.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_branch_op ;
  (* hdlname = "cpu cpu state i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:15.21-15.26|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_clk ;
  (* hdlname = "cpu cpu state i_ctrl_misalign" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:36.21-36.36|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_ctrl_misalign ;
  (* hdlname = "cpu cpu state i_dbus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:59.21-59.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_dbus_ack ;
  (* hdlname = "cpu cpu state i_dbus_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:43.21-43.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_dbus_en ;
  (* hdlname = "cpu cpu state i_e_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:50.21-50.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_e_op ;
  (* hdlname = "cpu cpu state i_ibus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:61.21-61.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_ibus_ack ;
  (* hdlname = "cpu cpu state i_mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:53.21-53.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_mdu_op ;
  (* hdlname = "cpu cpu state i_mdu_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:56.21-56.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_mdu_ready ;
  (* hdlname = "cpu cpu state i_mem_misalign" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:39.21-39.35|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_mem_misalign ;
  (* hdlname = "cpu cpu state i_new_irq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:18.21-18.30|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_new_irq ;
  (* hdlname = "cpu cpu state i_rd_alu_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:49.21-49.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_rd_alu_en ;
  (* hdlname = "cpu cpu state i_rd_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:51.21-51.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_rd_op ;
  (* hdlname = "cpu cpu state i_rf_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:65.21-65.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_rf_ready ;
  (* hdlname = "cpu cpu state i_sh_right" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:47.21-47.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_sh_right ;
  (* hdlname = "cpu cpu state i_shift_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:46.21-46.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_shift_op ;
  (* hdlname = "cpu cpu state i_two_stage_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:44.21-44.35|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.i_two_stage_op ;
  (* hdlname = "cpu cpu state ibus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:74.14-74.22|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.ibus_cyc ;
  (* hdlname = "cpu cpu state init_done" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:68.9-68.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.init_done ;
  (* hdlname = "cpu cpu state last_init" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:98.9-98.18|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.last_init ;
  (* hdlname = "cpu cpu state o_bufreg_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:32.22-32.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_bufreg_en ;
  (* hdlname = "cpu cpu state o_cnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:71.14-71.19|../src/servile.v:210.4-276.33" *)
  wire [4:2] \cpu.cpu.state.o_cnt ;
  (* hdlname = "cpu cpu state o_cnt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:21.21-21.29|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_cnt_en ;
  (* hdlname = "cpu cpu state o_ctrl_jump" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:34.21-34.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_ctrl_jump ;
  (* hdlname = "cpu cpu state o_ctrl_pc_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:33.22-33.34|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_ctrl_pc_en ;
  (* hdlname = "cpu cpu state o_ctrl_trap" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:35.22-35.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_ctrl_trap ;
  (* hdlname = "cpu cpu state o_dbus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:58.22-58.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_dbus_cyc ;
  (* hdlname = "cpu cpu state o_ibus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:60.22-60.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_ibus_cyc ;
  (* hdlname = "cpu cpu state o_init" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:20.22-20.28|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_init ;
  (* hdlname = "cpu cpu state o_mdu_valid" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:54.22-54.33|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_mdu_valid ;
  (* hdlname = "cpu cpu state o_mem_bytecnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:38.22-38.35|../src/servile.v:210.4-276.33" *)
  wire [1:0] \cpu.cpu.state.o_mem_bytecnt ;
  (* hdlname = "cpu cpu state o_rf_rd_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:66.22-66.32|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_rf_rd_en ;
  (* hdlname = "cpu cpu state o_rf_rreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:63.22-63.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_rf_rreq ;
  (* hdlname = "cpu cpu state o_rf_wreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:64.22-64.31|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.o_rf_wreq ;
  (* hdlname = "cpu cpu state take_branch" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:96.14-96.25|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.take_branch ;
  (* hdlname = "cpu cpu state trap_pending" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:105.9-105.21|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.state.trap_pending ;
  (* hdlname = "cpu cpu trap" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:115.11-115.15|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.trap ;
  (* hdlname = "cpu cpu two_stage_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:92.11-92.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.two_stage_op ;
  (* hdlname = "cpu cpu utype" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:112.18-112.23|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.utype ;
  (* hdlname = "cpu cpu wb_ibus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:190.16-190.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.wb_ibus_ack ;
  (* hdlname = "cpu cpu wb_ibus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:187.16-187.27|../src/servile.v:210.4-276.33" *)
  wire [31:0] \cpu.cpu.wb_ibus_adr ;
  (* hdlname = "cpu cpu wb_ibus_cyc" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:188.16-188.27|../src/servile.v:210.4-276.33" *)
  wire \cpu.cpu.wb_ibus_cyc ;
  (* hdlname = "cpu i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:25.22-25.27" *)
  wire \cpu.i_clk ;
  (* hdlname = "cpu i_rf_rdata" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:52.31-52.41" *)
  wire [1:0] \cpu.i_rf_rdata ;
  (* hdlname = "cpu i_wb_ext_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:45.22-45.34" *)
  wire \cpu.i_wb_ext_ack ;
  (* hdlname = "cpu i_wb_mem_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:36.22-36.34" *)
  wire \cpu.i_wb_mem_ack ;
  (* hdlname = "cpu mdu_op" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:94.20-94.26" *)
  wire [2:0] \cpu.mdu_op ;
  (* hdlname = "cpu mdu_rd" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:96.20-96.26" *)
  wire [31:0] \cpu.mdu_rd ;
  (* hdlname = "cpu mdu_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:97.14-97.23" *)
  wire \cpu.mdu_ready ;
  (* hdlname = "cpu mdu_rs1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:92.20-92.27" *)
  wire [31:0] \cpu.mdu_rs1 ;
  (* hdlname = "cpu mdu_valid" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:95.14-95.23" *)
  wire \cpu.mdu_valid ;
  (* hdlname = "cpu mux halt_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:41.17-41.24|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.halt_en ;
  (* hdlname = "cpu mux i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:13.23-13.28|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.i_clk ;
  (* hdlname = "cpu mux i_wb_cpu_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:16.24-16.36|../src/servile.v:101.4-127.36" *)
  wire [31:0] \cpu.mux.i_wb_cpu_adr ;
  (* hdlname = "cpu mux i_wb_cpu_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:18.24-18.36|../src/servile.v:101.4-127.36" *)
  wire [3:0] \cpu.mux.i_wb_cpu_sel ;
  (* hdlname = "cpu mux i_wb_cpu_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:20.23-20.35|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.i_wb_cpu_stb ;
  (* hdlname = "cpu mux i_wb_cpu_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:19.23-19.34|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.i_wb_cpu_we ;
  (* hdlname = "cpu mux i_wb_ext_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:38.23-38.35|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.i_wb_ext_ack ;
  (* hdlname = "cpu mux i_wb_mem_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:30.23-30.35|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.i_wb_mem_ack ;
  (* hdlname = "cpu mux o_wb_cpu_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:22.24-22.36|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.o_wb_cpu_ack ;
  (* hdlname = "cpu mux o_wb_ext_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:32.24-32.36|../src/servile.v:101.4-127.36" *)
  wire [31:0] \cpu.mux.o_wb_ext_adr ;
  (* hdlname = "cpu mux o_wb_ext_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:34.24-34.36|../src/servile.v:101.4-127.36" *)
  wire [3:0] \cpu.mux.o_wb_ext_sel ;
  (* hdlname = "cpu mux o_wb_ext_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:36.24-36.36|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.o_wb_ext_stb ;
  (* hdlname = "cpu mux o_wb_ext_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:35.24-35.35|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.o_wb_ext_we ;
  (* hdlname = "cpu mux o_wb_mem_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:24.24-24.36|../src/servile.v:101.4-127.36" *)
  wire [31:0] \cpu.mux.o_wb_mem_adr ;
  (* hdlname = "cpu mux o_wb_mem_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:26.24-26.36|../src/servile.v:101.4-127.36" *)
  wire [3:0] \cpu.mux.o_wb_mem_sel ;
  (* hdlname = "cpu mux o_wb_mem_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:28.24-28.36|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.o_wb_mem_stb ;
  (* hdlname = "cpu mux o_wb_mem_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:27.24-27.35|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.o_wb_mem_we ;
  (* hdlname = "cpu mux sig_en" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:40.17-40.23|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.sig_en ;
  (* hdlname = "cpu mux sim_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile_mux.v:42.16-42.23|../src/servile.v:101.4-127.36" *)
  wire \cpu.mux.sim_ack ;
  (* hdlname = "cpu o_rf_raddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:51.31-51.41" *)
  wire [9:0] \cpu.o_rf_raddr ;
  (* hdlname = "cpu o_rf_waddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:48.31-48.41" *)
  wire [9:0] \cpu.o_rf_waddr ;
  (* hdlname = "cpu o_rf_wdata" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:49.31-49.41" *)
  wire [1:0] \cpu.o_rf_wdata ;
  (* hdlname = "cpu o_rf_wen" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:50.23-50.31" *)
  wire \cpu.o_rf_wen ;
  (* hdlname = "cpu o_wb_ext_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:39.29-39.41" *)
  wire [31:0] \cpu.o_wb_ext_adr ;
  (* hdlname = "cpu o_wb_ext_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:41.28-41.40" *)
  wire [3:0] \cpu.o_wb_ext_sel ;
  (* hdlname = "cpu o_wb_ext_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:43.23-43.35" *)
  wire \cpu.o_wb_ext_stb ;
  (* hdlname = "cpu o_wb_ext_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:42.23-42.34" *)
  wire \cpu.o_wb_ext_we ;
  (* hdlname = "cpu o_wb_mem_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:30.29-30.41" *)
  wire [31:0] \cpu.o_wb_mem_adr ;
  (* hdlname = "cpu o_wb_mem_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:32.28-32.40" *)
  wire [3:0] \cpu.o_wb_mem_sel ;
  (* hdlname = "cpu o_wb_mem_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:34.23-34.35" *)
  wire \cpu.o_wb_mem_stb ;
  (* hdlname = "cpu o_wb_mem_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:33.23-33.34" *)
  wire \cpu.o_wb_mem_we ;
  (* hdlname = "cpu rf_ram_if i_clk" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:29.19-29.24|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_clk ;
  (* hdlname = "cpu rf_ram_if i_rdata" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:50.28-50.35|../src/servile.v:158.4-181.30" *)
  wire [1:0] \cpu.rf_ram_if.i_rdata ;
  (* hdlname = "cpu rf_ram_if i_rreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:40.28-40.35|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.i_rreg0 ;
  (* hdlname = "cpu rf_ram_if i_rreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:41.28-41.35|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.i_rreg1 ;
  (* hdlname = "cpu rf_ram_if i_rreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:32.19-32.25|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_rreq ;
  (* hdlname = "cpu rf_ram_if i_wdata0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:38.24-38.32|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_wdata0 ;
  (* hdlname = "cpu rf_ram_if i_wdata1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:39.24-39.32|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_wdata1 ;
  (* hdlname = "cpu rf_ram_if i_wen0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:36.19-36.25|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_wen0 ;
  (* hdlname = "cpu rf_ram_if i_wen1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:37.19-37.25|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_wen1 ;
  (* hdlname = "cpu rf_ram_if i_wreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:34.28-34.35|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.i_wreg0 ;
  (* hdlname = "cpu rf_ram_if i_wreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:35.28-35.35|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.i_wreg1 ;
  (* hdlname = "cpu rf_ram_if i_wreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:31.19-31.25|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.i_wreq ;
  (* hdlname = "cpu rf_ram_if o_raddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:48.28-48.35|../src/servile.v:158.4-181.30" *)
  wire [9:0] \cpu.rf_ram_if.o_raddr ;
  (* hdlname = "cpu rf_ram_if o_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:33.20-33.27|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.o_ready ;
  (* hdlname = "cpu rf_ram_if o_waddr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:45.28-45.35|../src/servile.v:158.4-181.30" *)
  wire [9:0] \cpu.rf_ram_if.o_waddr ;
  (* hdlname = "cpu rf_ram_if o_wdata" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:46.28-46.35|../src/servile.v:158.4-181.30" *)
  wire [1:0] \cpu.rf_ram_if.o_wdata ;
  (* hdlname = "cpu rf_ram_if o_wen" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:47.20-47.25|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.o_wen ;
  (* hdlname = "cpu rf_ram_if rcnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:58.20-58.24|../src/servile.v:158.4-181.30" *)
  wire [4:0] \cpu.rf_ram_if.rcnt ;
  (* hdlname = "cpu rf_ram_if rdata1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:129.23-129.29|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.rdata1 ;
  (* hdlname = "cpu rf_ram_if rgnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:56.15-56.19|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.rgnt ;
  (* hdlname = "cpu rf_ram_if rreg" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:120.19-120.23|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.rreg ;
  (* hdlname = "cpu rf_ram_if rreq_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:145.15-145.21|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.rreq_r ;
  (* hdlname = "cpu rf_ram_if rtrig0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:118.12-118.18|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.rtrig0 ;
  (* hdlname = "cpu rf_ram_if rtrig1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:60.12-60.18|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.rtrig1 ;
  (* hdlname = "cpu rf_ram_if wcnt" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:65.24-65.28|../src/servile.v:158.4-181.30" *)
  wire [4:0] \cpu.rf_ram_if.wcnt ;
  (* hdlname = "cpu rf_ram_if wdata0_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:67.22-67.30|../src/servile.v:158.4-181.30" *)
  wire [1:0] \cpu.rf_ram_if.wdata0_r ;
  (* hdlname = "cpu rf_ram_if wdata1_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:68.24-68.32|../src/servile.v:158.4-181.30" *)
  wire [2:0] \cpu.rf_ram_if.wdata1_r ;
  (* hdlname = "cpu rf_ram_if wen0_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:70.15-70.21|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.wen0_r ;
  (* hdlname = "cpu rf_ram_if wen1_r" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:71.15-71.21|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.wen1_r ;
  (* hdlname = "cpu rf_ram_if wreg" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:90.19-90.23|../src/servile.v:158.4-181.30" *)
  wire [5:0] \cpu.rf_ram_if.wreg ;
  (* hdlname = "cpu rf_ram_if wtrig0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:72.15-72.21|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.wtrig0 ;
  (* hdlname = "cpu rf_ram_if wtrig1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:73.15-73.21|../src/servile.v:158.4-181.30" *)
  wire \cpu.rf_ram_if.wtrig1 ;
  (* hdlname = "cpu rf_ready" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:88.14-88.22" *)
  wire \cpu.rf_ready ;
  (* hdlname = "cpu rf_rreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:79.14-79.21" *)
  wire \cpu.rf_rreq ;
  (* hdlname = "cpu rf_wreq" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:78.14-78.21" *)
  wire \cpu.rf_wreq ;
  (* hdlname = "cpu rreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:86.28-86.33" *)
  wire [5:0] \cpu.rreg0 ;
  (* hdlname = "cpu rreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:87.28-87.33" *)
  wire [5:0] \cpu.rreg1 ;
  (* hdlname = "cpu wb_dbus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:68.10-68.21" *)
  wire \cpu.wb_dbus_ack ;
  (* hdlname = "cpu wb_dbus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:62.17-62.28" *)
  wire [31:0] \cpu.wb_dbus_adr ;
  (* hdlname = "cpu wb_dbus_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:64.16-64.27" *)
  wire [3:0] \cpu.wb_dbus_sel ;
  (* hdlname = "cpu wb_dbus_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:66.10-66.21" *)
  wire \cpu.wb_dbus_stb ;
  (* hdlname = "cpu wb_dbus_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:65.10-65.20" *)
  wire \cpu.wb_dbus_we ;
  (* hdlname = "cpu wb_dmem_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:76.10-76.21" *)
  wire \cpu.wb_dmem_ack ;
  (* hdlname = "cpu wb_dmem_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:70.17-70.28" *)
  wire [31:0] \cpu.wb_dmem_adr ;
  (* hdlname = "cpu wb_dmem_sel" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:72.16-72.27" *)
  wire [3:0] \cpu.wb_dmem_sel ;
  (* hdlname = "cpu wb_dmem_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:74.10-74.21" *)
  wire \cpu.wb_dmem_stb ;
  (* hdlname = "cpu wb_dmem_we" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:73.10-73.20" *)
  wire \cpu.wb_dmem_we ;
  (* hdlname = "cpu wb_ibus_ack" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:60.10-60.21" *)
  wire \cpu.wb_ibus_ack ;
  (* hdlname = "cpu wb_ibus_adr" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:57.17-57.28" *)
  wire [31:0] \cpu.wb_ibus_adr ;
  (* hdlname = "cpu wb_ibus_stb" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:58.10-58.21" *)
  wire \cpu.wb_ibus_stb ;
  (* hdlname = "cpu wdata0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:84.19-84.25" *)
  wire \cpu.wdata0 ;
  (* hdlname = "cpu wdata1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:85.19-85.25" *)
  wire \cpu.wdata1 ;
  (* hdlname = "cpu wen0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:82.14-82.18" *)
  wire \cpu.wen0 ;
  (* hdlname = "cpu wen1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:83.14-83.18" *)
  wire \cpu.wen1 ;
  (* hdlname = "cpu wreg0" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:80.28-80.33" *)
  wire [5:0] \cpu.wreg0 ;
  (* hdlname = "cpu wreg1" *)
  (* src = "../src/servant.v:180.4-207.31|../src/servile.v:81.28-81.33" *)
  wire [5:0] \cpu.wreg1 ;
  (* hdlname = "gpio i_wb_clk" *)
  (* src = "../src/servant.v:153.17-159.21|../src/servant_gpio.v:2.15-2.23" *)
  wire \gpio.i_wb_clk ;
  (* hdlname = "gpio i_wb_cyc" *)
  (* src = "../src/servant.v:153.17-159.21|../src/servant_gpio.v:5.15-5.23" *)
  wire \gpio.i_wb_cyc ;
  (* hdlname = "gpio i_wb_we" *)
  (* src = "../src/servant.v:153.17-159.21|../src/servant_gpio.v:4.15-4.22" *)
  wire \gpio.i_wb_we ;
  (* hdlname = "gpio o_gpio" *)
  (* src = "../src/servant.v:153.17-159.21|../src/servant_gpio.v:7.15-7.21" *)
  wire \gpio.o_gpio ;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:21.39-21.40" *)
  output q;
  wire q;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:22.39-22.43" *)
  output q_en;
  wire q_en;
  (* hdlname = "ram BRAM0_DATA_IN" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:17.21-17.34" *)
  wire [7:0] \ram.BRAM0_DATA_IN ;
  (* hdlname = "ram BRAM0_DATA_OUT" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:21.16-21.30" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] \ram.BRAM0_DATA_OUT ;
  (* hdlname = "ram BRAM0_RATIO" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:16.18-16.29" *)
  wire [1:0] \ram.BRAM0_RATIO ;
  (* hdlname = "ram BRAM0_RCLKEN" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:23.15-23.27" *)
  wire \ram.BRAM0_RCLKEN ;
  (* hdlname = "ram BRAM0_READ_ADDR" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:24.21-24.36" *)
  wire [8:0] \ram.BRAM0_READ_ADDR ;
  (* hdlname = "ram BRAM0_REN" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:22.15-22.24" *)
  wire \ram.BRAM0_REN ;
  (* hdlname = "ram BRAM0_WCLKEN" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:19.15-19.27" *)
  wire \ram.BRAM0_WCLKEN ;
  (* hdlname = "ram BRAM0_WEN" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:18.15-18.24" *)
  wire \ram.BRAM0_WEN ;
  (* hdlname = "ram BRAM0_WRITE_ADDR" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:20.21-20.37" *)
  wire [8:0] \ram.BRAM0_WRITE_ADDR ;
  (* hdlname = "ram i_wb_adr" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:29.25-29.33" *)
  wire [6:2] \ram.i_wb_adr ;
  (* hdlname = "ram i_wb_clk" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:27.17-27.25" *)
  wire \ram.i_wb_clk ;
  (* hdlname = "ram i_wb_cyc" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:33.18-33.26" *)
  wire \ram.i_wb_cyc ;
  (* hdlname = "ram i_wb_sel" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:31.23-31.31" *)
  wire [3:0] \ram.i_wb_sel ;
  (* hdlname = "ram i_wb_we" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:32.18-32.25" *)
  wire \ram.i_wb_we ;
  (* hdlname = "ram o_wb_ack" *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:35.18-35.26" *)
  wire \ram.o_wb_ack ;
  (* src = "../src/servant.v:85.24-85.32" *)
  wire [9:0] rf_raddr;
  (* hdlname = "rf_ram i_clk" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:11.16-11.21" *)
  wire \rf_ram.i_clk ;
  (* hdlname = "rf_ram i_raddr" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:15.36-15.43" *)
  wire [9:0] \rf_ram.i_raddr ;
  (* hdlname = "rf_ram i_waddr" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:12.36-12.43" *)
  wire [9:0] \rf_ram.i_waddr ;
  (* hdlname = "rf_ram i_wdata" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:13.32-13.39" *)
  wire [1:0] \rf_ram.i_wdata ;
  (* hdlname = "rf_ram i_wen" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:14.22-14.27" *)
  wire \rf_ram.i_wen ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.0.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.0.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.0.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.0.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.0.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.0.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.1.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.1.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.1.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.1.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.1.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.1.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.2.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.2.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.2.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.2.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.2.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.2.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.3.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.3.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.3.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.3.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.3.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.3.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.4.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.4.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.4.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.4.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.4.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.4.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.5.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.5.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.5.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.5.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.5.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.5.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.6.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.6.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.6.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.6.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.6.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.6.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.7.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.7.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.7.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.7.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.7.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.7.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.WE ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:668.26-668.37" *)
  wire [5:0] \rf_ram.memory.0.8.PORT_R_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:667.20-667.34" *)
  wire [2:0] \rf_ram.memory.0.8.PORT_R_RD_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:663.26-663.37" *)
  wire [5:0] \rf_ram.memory.0.8.PORT_W_ADDR ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:665.7-665.17" *)
  wire \rf_ram.memory.0.8.PORT_W_CLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:662.19-662.33" *)
  wire [2:0] \rf_ram.memory.0.8.PORT_W_WR_DATA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:664.7-664.19" *)
  wire \rf_ram.memory.0.8.PORT_W_WR_EN ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1575.17-1575.22" *)
  wire [5:0] \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1576.17-1576.22" *)
  wire [5:0] \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1577.17-1577.22" *)
  wire [5:0] \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1578.17-1578.22" *)
  wire [5:0] \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRD ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1570.11-1570.14" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1571.11-1571.14" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1572.11-1572.14" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1573.11-1573.14" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DID ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1583.12-1583.15" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOA ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1584.12-1584.15" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOB ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1585.12-1585.15" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOC ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1581.11-1581.15" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.WCLK ;
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1580.11-1580.13" *)
  wire \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.WE ;
  (* hdlname = "rf_ram o_rdata" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:17.33-17.40" *)
  wire [1:0] \rf_ram.o_rdata ;
  (* hdlname = "rf_ram rdata" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:20.25-20.30" *)
  wire [1:0] \rf_ram.rdata ;
  (* hdlname = "rf_ram regzero" *)
  (* src = "../src/servant.v:164.4-171.28|../src/serv_rf_ram.v:38.8-38.15" *)
  wire \rf_ram.regzero ;
  (* src = "../src/servant.v:87.24-87.32" *)
  wire [1:0] rf_rdata;
  (* src = "../src/servant.v:82.24-82.32" *)
  wire [9:0] rf_waddr;
  (* src = "../src/servant.v:83.24-83.32" *)
  wire [1:0] rf_wdata;
  (* src = "../src/servant.v:84.17-84.23" *)
  wire rf_wen;
  (* hdlname = "servant_mux i_clk" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:9.22-9.27" *)
  wire \servant_mux.i_clk ;
  (* hdlname = "servant_mux i_wb_cpu_adr" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:11.23-11.35" *)
  wire [31:0] \servant_mux.i_wb_cpu_adr ;
  (* hdlname = "servant_mux i_wb_cpu_cyc" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:15.22-15.34" *)
  wire \servant_mux.i_wb_cpu_cyc ;
  (* hdlname = "servant_mux i_wb_cpu_sel" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:13.23-13.35" *)
  wire [3:0] \servant_mux.i_wb_cpu_sel ;
  (* hdlname = "servant_mux i_wb_cpu_we" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:14.22-14.33" *)
  wire \servant_mux.i_wb_cpu_we ;
  (* hdlname = "servant_mux o_wb_cpu_ack" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:17.22-17.34" *)
  wire \servant_mux.o_wb_cpu_ack ;
  (* hdlname = "servant_mux o_wb_gpio_cyc" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:21.23-21.36" *)
  wire \servant_mux.o_wb_gpio_cyc ;
  (* hdlname = "servant_mux o_wb_gpio_we" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:20.23-20.35" *)
  wire \servant_mux.o_wb_gpio_we ;
  (* hdlname = "servant_mux o_wb_timer_we" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:25.23-25.36" *)
  wire \servant_mux.o_wb_timer_we ;
  (* hdlname = "servant_mux s" *)
  (* src = "../src/servant.v:89.16-109.38|../src/servant_mux.v:31.18-31.19" *)
  wire [1:0] \servant_mux.s ;
  (* hdlname = "timer i_clk" *)
  (* src = "../src/servant.v:144.4-151.32|../src/servant_timer.v:6.21-6.26" *)
  wire \timer.i_clk ;
  (* hdlname = "timer i_wb_we" *)
  (* src = "../src/servant.v:144.4-151.32|../src/servant_timer.v:10.21-10.28" *)
  wire \timer.i_wb_we ;
  (* clkbuf_inhibit = 32'd1 *)
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:18.55-18.61" *)
  input wb_clk;
  wire wb_clk;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:19.39-19.48" *)
  output wb_clk_en;
  wire wb_clk_en;
  (* src = "../src/servant.v:80.13-80.23" *)
  wire wb_ext_ack;
  (* src = "../src/servant.v:74.19-74.29" *)
  wire [31:0] wb_ext_adr;
  (* src = "../src/servant.v:76.18-76.28" *)
  wire [3:0] wb_ext_sel;
  (* src = "../src/servant.v:78.13-78.23" *)
  wire wb_ext_stb;
  (* src = "../src/servant.v:77.13-77.22" *)
  wire wb_ext_we;
  (* src = "../src/servant.v:66.10-66.21" *)
  wire wb_gpio_stb;
  (* src = "../src/servant.v:65.10-65.20" *)
  wire wb_gpio_we;
  (* src = "../src/servant.v:62.10-62.20" *)
  wire wb_mem_ack;
  wire [6:0] wb_mem_adr;
  (* src = "../src/servant.v:58.16-58.26" *)
  wire [3:0] wb_mem_sel;
  (* src = "../src/servant.v:60.10-60.20" *)
  wire wb_mem_stb;
  (* src = "../src/servant.v:59.10-59.19" *)
  wire wb_mem_we;
  (* iopad_external_pin = 32'd1 *)
  (* src = "../src/servant.v:20.39-20.46" *)
  input wb_nrst;
  wire wb_nrst;
  (* src = "../src/servant.v:70.10-70.21" *)
  wire wb_timer_we;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4368)
  ) _036_ (
    .I0(\cpu.cpu.state.o_cnt [4]),
    .I1(\cpu.cpu.state.o_cnt [3]),
    .I2(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [1]),
    .I3(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [0]),
    .I4(\cpu.cpu.state.o_cnt [2]),
    .O(_034_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _037_ (
    .I0(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [3]),
    .I1(\cpu.cpu.state.o_cnt [2]),
    .O(_030_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _038_ (
    .I(\cpu.rf_ram_if.rcnt [2]),
    .O(\cpu.rf_ram_if.wcnt [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _039_ (
    .I(\cpu.rf_ram_if.rcnt [3]),
    .O(_005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _040_ (
    .I(\cpu.rf_ram_if.rcnt [4]),
    .O(_006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _041_ (
    .I(\cpu.rf_ram_if.rtrig0 ),
    .O(\cpu.rf_ram_if.wreg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:36.13-36.48" *)
  INV _042_ (
    .I(wb_nrst),
    .O(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _043_ (
    .I0(wb_nrst),
    .I1(\cpu.cpu.state.ibus_cyc ),
    .O(\cpu.arbiter.i_wb_cpu_ibus_stb )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h00b8)
  ) _044_ (
    .I0(\rf_ram.rdata [0]),
    .I1(\cpu.rf_ram_if.rtrig1 ),
    .I2(\cpu.rf_ram_if.rdata1 ),
    .I3(_034_[3]),
    .O(\cpu.cpu.ctrl.new_pc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _045_ (
    .I0(\cpu.rf_ram_if.rtrig0 ),
    .I1(\cpu.rf_ram_if.rtrig1 ),
    .I2(\cpu.rf_ram_if.wen1_r ),
    .O(\cpu.o_rf_wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _046_ (
    .I0(\cpu.rf_ram_if.rtrig0 ),
    .I1(\cpu.rf_ram_if.wdata1_r [0]),
    .O(\rf_ram.i_wdata [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _047_ (
    .I0(\cpu.rf_ram_if.rtrig0 ),
    .I1(\cpu.rf_ram_if.wdata1_r [1]),
    .O(\rf_ram.i_wdata [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _048_ (
    .I0(\cpu.rf_ram_if.rtrig0 ),
    .I1(_033_[1]),
    .I2(_033_[2]),
    .O(_000_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _049_ (
    .I0(\cpu.rf_ram_if.rtrig0 ),
    .I1(_035_[1]),
    .I2(_035_[2]),
    .O(_000_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hd)
  ) _050_ (
    .I0(wb_nrst),
    .I1(_032_[1]),
    .O(_028_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'hd)
  ) _051_ (
    .I0(wb_nrst),
    .I1(\cpu.cpu.alu.i_en ),
    .O(_027_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffe)
  ) _052_ (
    .I0(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [3]),
    .I1(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [2]),
    .I2(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [1]),
    .I3(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [0]),
    .O(\cpu.cpu.alu.i_en )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:100.18-100.24|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _053_ (
    .CI(1'h0),
    .CO({ _012_, _011_, _010_, _009_ }),
    .CYINIT(1'h1),
    .DI({ 1'h0, \cpu.rf_ram_if.rcnt [4:2] }),
    .O({ _008_, \cpu.rf_ram_if.wcnt [4:3], _007_ }),
    .S({ 1'h0, _006_, _005_, \cpu.rf_ram_if.rcnt [2] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:163.15-163.39|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _054_ (
    .CI(1'h0),
    .CO({ _017_, _016_, _015_, _014_ }),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O({ _029_[3:1], _013_ }),
    .S({ \cpu.rf_ram_if.rcnt [3:1], \cpu.rf_ram_if.wreg [0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:163.15-163.39|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _055_ (
    .CI(_017_),
    .CO({ _024_, _023_, _022_, _021_ }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _020_, _019_, _018_, _029_[4] }),
    .S({ 3'h0, \cpu.rf_ram_if.rcnt [4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:199.22-199.45|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _056_ (
    .CI(1'h0),
    .CO({ _004_, _003_, _002_, _001_ }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [3] }),
    .O({ _032_[1], _030_[2:1], _025_ }),
    .S({ 1'h0, \cpu.cpu.state.o_cnt [4:3], _030_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _057_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.rf_ram_if.wreg [0]),
    .Q(\cpu.rf_ram_if.rtrig0 ),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _058_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_029_[2]),
    .Q(\cpu.rf_ram_if.rcnt [2]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _059_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_029_[3]),
    .Q(\cpu.rf_ram_if.rcnt [3]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _060_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_029_[4]),
    .Q(\cpu.rf_ram_if.rcnt [4]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:147.4-171.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _061_ (
    .C(wb_clk),
    .CE(_028_),
    .D(_027_),
    .Q(\cpu.cpu.state.ibus_cyc ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:154.7-154.70|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _062_ (
    .C(wb_clk),
    .CE(\cpu.rf_ram_if.rtrig1 ),
    .D(\rf_ram.rdata [1]),
    .Q(\cpu.rf_ram_if.rdata1 ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _063_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.rf_ram_if.rtrig0 ),
    .Q(\cpu.rf_ram_if.rtrig1 ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:158.4-182.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _064_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_029_[1]),
    .Q(\cpu.rf_ram_if.rcnt [1]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:102.4-111.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _065_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.rf_ram_if.wdata1_r [1]),
    .Q(\cpu.rf_ram_if.wdata1_r [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:102.4-111.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _066_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.rf_ram_if.wdata1_r [2]),
    .Q(\cpu.rf_ram_if.wdata1_r [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:102.4-111.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _067_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.pc ),
    .Q(\cpu.rf_ram_if.wdata1_r [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _068_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_030_[0]),
    .Q(\cpu.cpu.state.o_cnt [2]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _069_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_030_[1]),
    .Q(\cpu.cpu.state.o_cnt [3]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _070_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_030_[2]),
    .Q(\cpu.cpu.state.o_cnt [4]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _071_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_031_),
    .Q(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _072_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [0]),
    .Q(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [1]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _073_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [1]),
    .Q(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [2]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:237.4-290.31|../src/serv_state.v:198.3-205.6|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _074_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [2]),
    .Q(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [3]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _075_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [1]),
    .Q(\cpu.cpu.ctrl.pc ),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _076_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [2]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [1]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _077_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [3]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [2]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _078_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [4]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [3]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _079_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [5]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [4]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _080_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [6]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [5]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _081_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [7]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [6]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _082_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [8]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [7]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _083_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [9]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [8]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _084_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [10]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [9]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _085_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [11]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [10]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _086_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [12]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [11]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _087_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [13]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [12]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _088_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [14]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [13]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _089_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [15]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [14]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _090_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [16]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [15]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _091_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [17]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [16]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _092_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [18]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [17]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _093_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [19]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [18]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _094_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [20]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [19]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _095_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [21]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [20]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _096_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [22]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [21]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _097_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [23]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [22]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _098_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [24]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [23]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _099_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [25]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [24]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _100_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [26]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [25]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _101_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [27]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [26]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _102_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [28]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [27]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _103_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [29]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [28]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _104_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [30]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [29]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _105_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.o_ibus_adr [31]),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [30]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_top.v:437.4-461.33|../src/serv_ctrl.v:103.4-114.7|../src/servile.v:210.4-276.33|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _106_ (
    .C(wb_clk),
    .CE(_027_),
    .D(\cpu.cpu.ctrl.new_pc ),
    .Q(\cpu.cpu.ctrl.o_ibus_adr [31]),
    .R(_026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _107_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.arbiter.i_wb_cpu_ibus_stb ),
    .Q(\ram.BRAM0_RCLKEN ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _108_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.o_ibus_adr [2]),
    .Q(\ram.BRAM0_WRITE_ADDR [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _109_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.o_ibus_adr [3]),
    .Q(\ram.BRAM0_WRITE_ADDR [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _110_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.o_ibus_adr [4]),
    .Q(\ram.BRAM0_WRITE_ADDR [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _111_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.o_ibus_adr [5]),
    .Q(\ram.BRAM0_WRITE_ADDR [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:115.4-139.5|../src/servant_ram.v:40.4-51.7|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _112_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(\cpu.cpu.ctrl.o_ibus_adr [6]),
    .Q(\ram.BRAM0_WRITE_ADDR [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../src/servant.v:180.4-207.31|../src/serv_rf_ram_if.v:102.4-111.7|../src/servile.v:158.4-181.30|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _113_ (
    .C(wb_clk),
    .CE(\cpu.rf_ram_if.rtrig0 ),
    .D(\cpu.cpu.alu.i_en ),
    .Q(\cpu.rf_ram_if.wen1_r ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _114_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_000_[0]),
    .Q(\rf_ram.rdata [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _115_ (
    .C(wb_clk),
    .CE(1'h1),
    .D(_000_[1]),
    .Q(\rf_ram.rdata [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lut_map.v:43.26-44.30" *)
  LUT3 #(
    .INIT(8'h08)
  ) _116_ (
    .I0(wb_nrst),
    .I1(\cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb [3]),
    .I2(_032_[1]),
    .O(_031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1641.7-1662.6" *)
  RAM64X1D #(
    .INIT(64'h0000000000000000)
  ) \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.slice_b  (
    .A0(\cpu.rf_ram_if.rcnt [1]),
    .A1(\cpu.rf_ram_if.wcnt [2]),
    .A2(\cpu.rf_ram_if.wcnt [3]),
    .A3(\cpu.rf_ram_if.wcnt [4]),
    .A4(\cpu.rf_ram_if.wreg [0]),
    .A5(1'h1),
    .D(\rf_ram.i_wdata [1]),
    .DPO(_033_[2]),
    .DPRA0(\cpu.rf_ram_if.rcnt [1]),
    .DPRA1(\cpu.rf_ram_if.rcnt [2]),
    .DPRA2(\cpu.rf_ram_if.rcnt [3]),
    .DPRA3(\cpu.rf_ram_if.rcnt [4]),
    .DPRA4(1'h1),
    .DPRA5(1'h1),
    .WCLK(wb_clk),
    .WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1616.7-1637.6" *)
  RAM64X1D #(
    .INIT(64'h0000000000000000)
  ) \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.slice_c  (
    .A0(\cpu.rf_ram_if.rcnt [1]),
    .A1(\cpu.rf_ram_if.wcnt [2]),
    .A2(\cpu.rf_ram_if.wcnt [3]),
    .A3(\cpu.rf_ram_if.wcnt [4]),
    .A4(\cpu.rf_ram_if.wreg [0]),
    .A5(1'h1),
    .D(\rf_ram.i_wdata [0]),
    .DPO(_035_[2]),
    .DPRA0(\cpu.rf_ram_if.rcnt [1]),
    .DPRA1(\cpu.rf_ram_if.rcnt [2]),
    .DPRA2(\cpu.rf_ram_if.rcnt [3]),
    .DPRA3(\cpu.rf_ram_if.rcnt [4]),
    .DPRA4(1'h1),
    .DPRA5(1'h1),
    .WCLK(wb_clk),
    .WE(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1641.7-1662.6" *)
  RAM64X1D #(
    .INIT(64'h0000000000000000)
  ) \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.slice_b  (
    .A0(\cpu.rf_ram_if.rcnt [1]),
    .A1(\cpu.rf_ram_if.wcnt [2]),
    .A2(\cpu.rf_ram_if.wcnt [3]),
    .A3(\cpu.rf_ram_if.wcnt [4]),
    .A4(\cpu.rf_ram_if.wreg [0]),
    .A5(1'h1),
    .D(\rf_ram.i_wdata [1]),
    .DPO(_033_[1]),
    .DPRA0(\cpu.rf_ram_if.rcnt [1]),
    .DPRA1(\cpu.rf_ram_if.rcnt [2]),
    .DPRA2(\cpu.rf_ram_if.rcnt [3]),
    .DPRA3(\cpu.rf_ram_if.rcnt [4]),
    .DPRA4(1'h1),
    .DPRA5(1'h1),
    .WCLK(wb_clk),
    .WE(\cpu.o_rf_wen )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:753.2-767.3|/usr/local/go-configure-sw-hub/bin/external/yosys/share/xilinx/lutrams_xc5v_map.v:1616.7-1637.6" *)
  RAM64X1D #(
    .INIT(64'h0000000000000000)
  ) \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.slice_c  (
    .A0(\cpu.rf_ram_if.rcnt [1]),
    .A1(\cpu.rf_ram_if.wcnt [2]),
    .A2(\cpu.rf_ram_if.wcnt [3]),
    .A3(\cpu.rf_ram_if.wcnt [4]),
    .A4(\cpu.rf_ram_if.wreg [0]),
    .A5(1'h1),
    .D(\rf_ram.i_wdata [0]),
    .DPO(_035_[1]),
    .DPRA0(\cpu.rf_ram_if.rcnt [1]),
    .DPRA1(\cpu.rf_ram_if.rcnt [2]),
    .DPRA2(\cpu.rf_ram_if.rcnt [3]),
    .DPRA3(\cpu.rf_ram_if.rcnt [4]),
    .DPRA4(1'h1),
    .DPRA5(1'h1),
    .WCLK(wb_clk),
    .WE(\cpu.o_rf_wen )
  );
  assign _029_[0] = \cpu.rf_ram_if.wreg [0];
  assign _032_[0] = wb_nrst;
  assign _033_[0] = \cpu.rf_ram_if.rtrig0 ;
  assign _034_[2:0] = { \cpu.rf_ram_if.rdata1 , \cpu.rf_ram_if.rtrig1 , \rf_ram.rdata [0] };
  assign _035_[0] = \cpu.rf_ram_if.rtrig0 ;
  assign BRAM0_DATA_IN = 8'h00;
  assign BRAM0_RATIO = 2'h2;
  assign BRAM0_RCLKEN = \ram.BRAM0_RCLKEN ;
  assign BRAM0_READ_ADDR = { 4'hx, \ram.BRAM0_WRITE_ADDR [4:0] };
  assign BRAM0_REN = 1'hx;
  assign BRAM0_WCLKEN = 1'h0;
  assign BRAM0_WEN = 1'h0;
  assign BRAM0_WRITE_ADDR = { 4'hx, \ram.BRAM0_WRITE_ADDR [4:0] };
  assign \cpu.arbiter.i_wb_cpu_dbus_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.arbiter.i_wb_cpu_dbus_sel  = 4'b111x;
  assign \cpu.arbiter.i_wb_cpu_dbus_stb  = 1'h0;
  assign \cpu.arbiter.i_wb_cpu_dbus_we  = 1'hx;
  assign \cpu.arbiter.i_wb_cpu_ibus_adr  = { \cpu.cpu.ctrl.o_ibus_adr [31:1], \cpu.cpu.ctrl.pc  };
  assign \cpu.arbiter.i_wb_mem_ack  = 1'hx;
  assign \cpu.arbiter.o_wb_cpu_dbus_ack  = 1'h0;
  assign \cpu.arbiter.o_wb_cpu_ibus_ack  = 1'h0;
  assign \cpu.arbiter.o_wb_mem_adr  = { 25'hxxxxxxx, \cpu.cpu.ctrl.o_ibus_adr [6:2], 2'hx };
  assign \cpu.arbiter.o_wb_mem_sel  = 4'b111x;
  assign \cpu.arbiter.o_wb_mem_stb  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.arbiter.o_wb_mem_we  = 1'h0;
  assign \cpu.cpu.alu.add_b  = 1'h0;
  assign \cpu.cpu.alu.clk  = wb_clk;
  assign \cpu.cpu.alu.i_bool_op  = 2'hx;
  assign \cpu.cpu.alu.i_buf  = 1'h0;
  assign \cpu.cpu.alu.i_cmp_eq  = 1'hx;
  assign \cpu.cpu.alu.i_cmp_sig  = 1'hx;
  assign \cpu.cpu.alu.i_rd_sel  = 3'hx;
  assign \cpu.cpu.alu.i_sub  = 1'hx;
  assign \cpu.cpu.alu.o_rd  = 1'h0;
  assign \cpu.cpu.alu.op_b_sx  = 1'h0;
  assign \cpu.cpu.alu.result_bool  = 1'h0;
  assign \cpu.cpu.alu.rs1_sx  = 1'h0;
  assign \cpu.cpu.alu_bool_op  = 2'hx;
  assign \cpu.cpu.alu_cmp_eq  = 1'hx;
  assign \cpu.cpu.alu_cmp_sig  = 1'hx;
  assign \cpu.cpu.alu_rd  = 1'h0;
  assign \cpu.cpu.alu_rd_sel  = 3'hx;
  assign \cpu.cpu.alu_sub  = 1'hx;
  assign \cpu.cpu.bne_or_bge  = 1'hx;
  assign \cpu.cpu.branch_op  = 1'hx;
  assign \cpu.cpu.bufreg.c  = 1'h0;
  assign \cpu.cpu.bufreg.c_r  = 1'h0;
  assign \cpu.cpu.bufreg.clr_lsb  = 1'h0;
  assign \cpu.cpu.bufreg.data  = 32'hxxxxxxxx;
  assign \cpu.cpu.bufreg.i_clk  = wb_clk;
  assign \cpu.cpu.bufreg.i_clr_lsb  = 1'hx;
  assign \cpu.cpu.bufreg.i_en  = 1'h0;
  assign \cpu.cpu.bufreg.i_imm_en  = 1'hx;
  assign \cpu.cpu.bufreg.i_init  = 1'h0;
  assign \cpu.cpu.bufreg.i_mdu_op  = 1'h0;
  assign \cpu.cpu.bufreg.i_right_shift_op  = 1'hx;
  assign \cpu.cpu.bufreg.i_rs1_en  = 1'hx;
  assign \cpu.cpu.bufreg.i_sh_signed  = 1'hx;
  assign \cpu.cpu.bufreg.i_shift_op  = 1'hx;
  assign \cpu.cpu.bufreg.o_dbus_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.cpu.bufreg.o_ext_rs1  = 32'hxxxxxxxx;
  assign \cpu.cpu.bufreg.o_lsb  = 2'hx;
  assign \cpu.cpu.bufreg.o_q  = 1'h0;
  assign \cpu.cpu.bufreg.q  = 1'h0;
  assign \cpu.cpu.bufreg2.cnt_en  = 1'hx;
  assign \cpu.cpu.bufreg2.i_bytecnt  = \cpu.cpu.state.o_cnt [4:3];
  assign \cpu.cpu.bufreg2.i_clk  = wb_clk;
  assign \cpu.cpu.bufreg2.i_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.bufreg2.i_init  = 1'h0;
  assign \cpu.cpu.bufreg2.i_load  = 1'h0;
  assign \cpu.cpu.bufreg2.i_lsb  = 2'hx;
  assign \cpu.cpu.bufreg2.i_op_b_sel  = 1'hx;
  assign \cpu.cpu.bufreg2.i_sh_right  = 1'hx;
  assign \cpu.cpu.bufreg2.i_shift_op  = 1'hx;
  assign \cpu.cpu.bufreg_clr_lsb  = 1'hx;
  assign \cpu.cpu.bufreg_en  = 1'h0;
  assign \cpu.cpu.bufreg_imm_en  = 1'hx;
  assign \cpu.cpu.bufreg_q  = 1'h0;
  assign \cpu.cpu.bufreg_rs1_en  = 1'hx;
  assign \cpu.cpu.bufreg_sh_signed  = 1'hx;
  assign \cpu.cpu.clk  = wb_clk;
  assign \cpu.cpu.cnt_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.csr_addr  = 2'hx;
  assign \cpu.cpu.csr_d_sel  = 1'hx;
  assign \cpu.cpu.csr_en  = 1'hx;
  assign \cpu.cpu.csr_imm  = 1'hx;
  assign \cpu.cpu.csr_imm_en  = 1'hx;
  assign \cpu.cpu.csr_in  = 1'hx;
  assign \cpu.cpu.csr_mcause_en  = 1'hx;
  assign \cpu.cpu.csr_mstatus_en  = 1'hx;
  assign \cpu.cpu.csr_rd  = 1'h0;
  assign \cpu.cpu.csr_source  = 2'hx;
  assign \cpu.cpu.ctrl.clk  = wb_clk;
  assign \cpu.cpu.ctrl.i_buf  = 1'h0;
  assign \cpu.cpu.ctrl.i_iscomp  = 1'h0;
  assign \cpu.cpu.ctrl.i_jal_or_jalr  = 1'hx;
  assign \cpu.cpu.ctrl.i_jump  = 1'h0;
  assign \cpu.cpu.ctrl.i_pc_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.ctrl.i_pc_rel  = 1'hx;
  assign \cpu.cpu.ctrl.i_trap  = 1'h1;
  assign \cpu.cpu.ctrl.i_utype  = 1'hx;
  assign \cpu.cpu.ctrl.o_ibus_adr [0] = \cpu.cpu.ctrl.pc ;
  assign \cpu.cpu.ctrl.o_rd  = 1'h0;
  assign \cpu.cpu.ctrl.offset_a  = 1'h0;
  assign \cpu.cpu.ctrl.offset_b  = 1'h0;
  assign \cpu.cpu.ctrl.pc_plus_offset  = 1'h0;
  assign \cpu.cpu.ctrl.pc_plus_offset_cy  = 1'h0;
  assign \cpu.cpu.ctrl.pc_plus_offset_cy_r  = 1'h0;
  assign \cpu.cpu.ctrl.pc_plus_offset_cy_r_w  = 1'h0;
  assign \cpu.cpu.ctrl_pc_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.ctrl_rd  = 1'h0;
  assign \cpu.cpu.dbus_ack  = 1'h0;
  assign \cpu.cpu.dbus_en  = 1'hx;
  assign \cpu.cpu.decode.clk  = wb_clk;
  assign \cpu.cpu.decode.co_alu_bool_op  = 2'hx;
  assign \cpu.cpu.decode.co_alu_cmp_eq  = 1'hx;
  assign \cpu.cpu.decode.co_alu_cmp_sig  = 1'hx;
  assign \cpu.cpu.decode.co_alu_rd_sel  = 3'hx;
  assign \cpu.cpu.decode.co_alu_sub  = 1'hx;
  assign \cpu.cpu.decode.co_bne_or_bge  = 1'hx;
  assign \cpu.cpu.decode.co_branch_op  = 1'hx;
  assign \cpu.cpu.decode.co_bufreg_clr_lsb  = 1'hx;
  assign \cpu.cpu.decode.co_bufreg_imm_en  = 1'hx;
  assign \cpu.cpu.decode.co_bufreg_rs1_en  = 1'hx;
  assign \cpu.cpu.decode.co_bufreg_sh_signed  = 1'hx;
  assign \cpu.cpu.decode.co_csr_addr  = 2'hx;
  assign \cpu.cpu.decode.co_csr_d_sel  = 1'hx;
  assign \cpu.cpu.decode.co_csr_en  = 1'hx;
  assign \cpu.cpu.decode.co_csr_imm_en  = 1'hx;
  assign \cpu.cpu.decode.co_csr_mcause_en  = 1'hx;
  assign \cpu.cpu.decode.co_csr_mstatus_en  = 1'hx;
  assign \cpu.cpu.decode.co_csr_source  = 2'hx;
  assign \cpu.cpu.decode.co_ctrl_jal_or_jalr  = 1'hx;
  assign \cpu.cpu.decode.co_ctrl_mret  = 1'hx;
  assign \cpu.cpu.decode.co_ctrl_pc_rel  = 1'hx;
  assign \cpu.cpu.decode.co_ctrl_utype  = 1'hx;
  assign \cpu.cpu.decode.co_dbus_en  = 1'hx;
  assign \cpu.cpu.decode.co_e_op  = 1'hx;
  assign \cpu.cpu.decode.co_ebreak  = 1'hx;
  assign \cpu.cpu.decode.co_ext_funct3  = 3'hx;
  assign \cpu.cpu.decode.co_immdec_ctrl  = 4'hx;
  assign \cpu.cpu.decode.co_immdec_en  = 4'hx;
  assign \cpu.cpu.decode.co_mdu_op  = 1'h0;
  assign \cpu.cpu.decode.co_mem_cmd  = 1'hx;
  assign \cpu.cpu.decode.co_mem_half  = 1'hx;
  assign \cpu.cpu.decode.co_mem_signed  = 1'hx;
  assign \cpu.cpu.decode.co_mem_word  = 1'hx;
  assign \cpu.cpu.decode.co_mtval_pc  = 1'hx;
  assign \cpu.cpu.decode.co_op_b_source  = 1'hx;
  assign \cpu.cpu.decode.co_rd_alu_en  = 1'hx;
  assign \cpu.cpu.decode.co_rd_csr_en  = 1'hx;
  assign \cpu.cpu.decode.co_rd_mem_en  = 1'hx;
  assign \cpu.cpu.decode.co_rd_op  = 1'hx;
  assign \cpu.cpu.decode.co_sh_right  = 1'hx;
  assign \cpu.cpu.decode.co_shift_op  = 1'hx;
  assign \cpu.cpu.decode.co_two_stage_op  = 1'hx;
  assign \cpu.cpu.decode.csr_op  = 1'hx;
  assign \cpu.cpu.decode.csr_valid  = 1'hx;
  assign \cpu.cpu.decode.funct3  = 3'hx;
  assign \cpu.cpu.decode.i_wb_en  = 1'h0;
  assign \cpu.cpu.decode.imm30  = 1'hx;
  assign \cpu.cpu.decode.o_alu_bool_op  = 2'hx;
  assign \cpu.cpu.decode.o_alu_cmp_eq  = 1'hx;
  assign \cpu.cpu.decode.o_alu_cmp_sig  = 1'hx;
  assign \cpu.cpu.decode.o_alu_rd_sel  = 3'hx;
  assign \cpu.cpu.decode.o_alu_sub  = 1'hx;
  assign \cpu.cpu.decode.o_bne_or_bge  = 1'hx;
  assign \cpu.cpu.decode.o_branch_op  = 1'hx;
  assign \cpu.cpu.decode.o_bufreg_clr_lsb  = 1'hx;
  assign \cpu.cpu.decode.o_bufreg_imm_en  = 1'hx;
  assign \cpu.cpu.decode.o_bufreg_rs1_en  = 1'hx;
  assign \cpu.cpu.decode.o_bufreg_sh_signed  = 1'hx;
  assign \cpu.cpu.decode.o_csr_addr  = 2'hx;
  assign \cpu.cpu.decode.o_csr_d_sel  = 1'hx;
  assign \cpu.cpu.decode.o_csr_en  = 1'hx;
  assign \cpu.cpu.decode.o_csr_imm_en  = 1'hx;
  assign \cpu.cpu.decode.o_csr_mcause_en  = 1'hx;
  assign \cpu.cpu.decode.o_csr_mstatus_en  = 1'hx;
  assign \cpu.cpu.decode.o_csr_source  = 2'hx;
  assign \cpu.cpu.decode.o_ctrl_jal_or_jalr  = 1'hx;
  assign \cpu.cpu.decode.o_ctrl_mret  = 1'hx;
  assign \cpu.cpu.decode.o_ctrl_pc_rel  = 1'hx;
  assign \cpu.cpu.decode.o_ctrl_utype  = 1'hx;
  assign \cpu.cpu.decode.o_dbus_en  = 1'hx;
  assign \cpu.cpu.decode.o_e_op  = 1'hx;
  assign \cpu.cpu.decode.o_ebreak  = 1'hx;
  assign \cpu.cpu.decode.o_ext_funct3  = 3'hx;
  assign \cpu.cpu.decode.o_immdec_ctrl  = 4'hx;
  assign \cpu.cpu.decode.o_immdec_en  = 4'hx;
  assign \cpu.cpu.decode.o_mdu_op  = 1'h0;
  assign \cpu.cpu.decode.o_mem_cmd  = 1'hx;
  assign \cpu.cpu.decode.o_mem_half  = 1'hx;
  assign \cpu.cpu.decode.o_mem_signed  = 1'hx;
  assign \cpu.cpu.decode.o_mem_word  = 1'hx;
  assign \cpu.cpu.decode.o_mtval_pc  = 1'hx;
  assign \cpu.cpu.decode.o_op_b_source  = 1'hx;
  assign \cpu.cpu.decode.o_rd_alu_en  = 1'hx;
  assign \cpu.cpu.decode.o_rd_csr_en  = 1'hx;
  assign \cpu.cpu.decode.o_rd_mem_en  = 1'hx;
  assign \cpu.cpu.decode.o_rd_op  = 1'hx;
  assign \cpu.cpu.decode.o_sh_right  = 1'hx;
  assign \cpu.cpu.decode.o_shift_op  = 1'hx;
  assign \cpu.cpu.decode.o_two_stage_op  = 1'hx;
  assign \cpu.cpu.decode.op20  = 1'hx;
  assign \cpu.cpu.decode.op21  = 1'hx;
  assign \cpu.cpu.decode.op22  = 1'hx;
  assign \cpu.cpu.decode.op26  = 1'hx;
  assign \cpu.cpu.decode.opcode  = 5'hxx;
  assign \cpu.cpu.e_op  = 1'hx;
  assign \cpu.cpu.ebreak  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.csr_in  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.csr_out  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.i_clk  = wb_clk;
  assign \cpu.cpu.gen_csr.csr.i_csr_d_sel  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_csr_imm  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_csr_source  = 2'hx;
  assign \cpu.cpu.gen_csr.csr.i_e_op  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_ebreak  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.gen_csr.csr.i_mcause_en  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_mem_cmd  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_mem_op  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_mret  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_mstatus_en  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.i_rf_csr_out  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.i_trap  = 1'h1;
  assign \cpu.cpu.gen_csr.csr.i_trig_irq  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.mcause31  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.mcause3_0  = 4'hx;
  assign \cpu.cpu.gen_csr.csr.mstatus_mie  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.o_csr_in  = 1'hx;
  assign \cpu.cpu.gen_csr.csr.o_new_irq  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.o_q  = 1'h0;
  assign \cpu.cpu.gen_csr.csr.timer_irq_r  = 1'hx;
  assign \cpu.cpu.i_dbus_ack  = 1'h0;
  assign \cpu.cpu.i_ext_rd  = 32'd0;
  assign \cpu.cpu.i_ext_ready  = 1'h0;
  assign \cpu.cpu.i_ibus_ack  = 1'h0;
  assign \cpu.cpu.i_rf_ready  = 1'h0;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm11_7  = 5'hxx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm19_12_20  = 9'hxxx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm24_20  = 5'hxx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm30_25  = 6'hxx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm31  = 1'hx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.imm7  = 1'hx;
  assign \cpu.cpu.immdec.gen_immdec_w_eq_1.signbit  = 1'hx;
  assign \cpu.cpu.immdec.i_clk  = wb_clk;
  assign \cpu.cpu.immdec.i_cnt_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.immdec.i_csr_imm_en  = 1'hx;
  assign \cpu.cpu.immdec.i_ctrl  = 4'hx;
  assign \cpu.cpu.immdec.i_immdec_en  = 4'hx;
  assign \cpu.cpu.immdec.i_wb_en  = 1'h0;
  assign \cpu.cpu.immdec.o_csr_imm  = 1'hx;
  assign \cpu.cpu.immdec.o_rd_addr  = 5'hxx;
  assign \cpu.cpu.immdec.o_rs1_addr  = 5'hxx;
  assign \cpu.cpu.immdec.o_rs2_addr  = 5'hxx;
  assign \cpu.cpu.immdec_ctrl  = 4'hx;
  assign \cpu.cpu.immdec_en  = 4'hx;
  assign \cpu.cpu.init  = 1'h0;
  assign \cpu.cpu.iscomp  = 1'h0;
  assign \cpu.cpu.jal_or_jalr  = 1'hx;
  assign \cpu.cpu.jump  = 1'h0;
  assign \cpu.cpu.lsb  = 2'hx;
  assign \cpu.cpu.mdu_op  = 1'h0;
  assign \cpu.cpu.mem_bytecnt  = \cpu.cpu.state.o_cnt [4:3];
  assign \cpu.cpu.mem_half  = 1'hx;
  assign \cpu.cpu.mem_if.dat_valid  = 1'h1;
  assign \cpu.cpu.mem_if.i_bytecnt  = \cpu.cpu.state.o_cnt [4:3];
  assign \cpu.cpu.mem_if.i_clk  = wb_clk;
  assign \cpu.cpu.mem_if.i_half  = 1'hx;
  assign \cpu.cpu.mem_if.i_lsb  = 2'hx;
  assign \cpu.cpu.mem_if.i_mdu_op  = 1'h0;
  assign \cpu.cpu.mem_if.i_signed  = 1'hx;
  assign \cpu.cpu.mem_if.i_word  = 1'hx;
  assign \cpu.cpu.mem_if.o_misalign  = 1'h0;
  assign \cpu.cpu.mem_if.o_wb_sel  = 4'b111x;
  assign \cpu.cpu.mem_misalign  = 1'h0;
  assign \cpu.cpu.mem_signed  = 1'hx;
  assign \cpu.cpu.mem_word  = 1'hx;
  assign \cpu.cpu.mret  = 1'hx;
  assign \cpu.cpu.mtval_pc  = 1'hx;
  assign \cpu.cpu.new_irq  = 1'h0;
  assign \cpu.cpu.o_dbus_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.cpu.o_dbus_cyc  = 1'h0;
  assign \cpu.cpu.o_dbus_sel  = 4'b111x;
  assign \cpu.cpu.o_dbus_we  = 1'hx;
  assign \cpu.cpu.o_ext_funct3  = 3'hx;
  assign \cpu.cpu.o_ext_rs1  = 32'hxxxxxxxx;
  assign \cpu.cpu.o_ibus_adr  = { \cpu.cpu.ctrl.o_ibus_adr [31:1], \cpu.cpu.ctrl.pc  };
  assign \cpu.cpu.o_ibus_cyc  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.cpu.o_mdu_valid  = 1'h0;
  assign \cpu.cpu.o_rf_rreq  = 1'h0;
  assign \cpu.cpu.o_rf_wreq  = 1'h0;
  assign \cpu.cpu.o_rreg0  = 6'b0xxxxx;
  assign \cpu.cpu.o_rreg1  = 6'h23;
  assign \cpu.cpu.o_wdata0  = 1'h0;
  assign \cpu.cpu.o_wdata1  = \cpu.cpu.ctrl.pc ;
  assign \cpu.cpu.o_wen0  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.o_wen1  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.o_wreg0  = 6'h23;
  assign \cpu.cpu.o_wreg1  = 6'h22;
  assign \cpu.cpu.op_b_sel  = 1'hx;
  assign \cpu.cpu.pc_rel  = 1'hx;
  assign \cpu.cpu.rd_addr  = 5'hxx;
  assign \cpu.cpu.rd_alu_en  = 1'hx;
  assign \cpu.cpu.rd_csr_en  = 1'hx;
  assign \cpu.cpu.rd_en  = 1'hx;
  assign \cpu.cpu.rd_mem_en  = 1'hx;
  assign \cpu.cpu.rd_op  = 1'hx;
  assign \cpu.cpu.rf_csr_out  = 1'h0;
  assign \cpu.cpu.rf_if.gen_csr.mtval  = 1'h0;
  assign \cpu.cpu.rf_if.gen_csr.rd  = 1'h0;
  assign \cpu.cpu.rf_if.gen_csr.sel_rs2  = 1'h0;
  assign \cpu.cpu.rf_if.i_alu_rd  = 1'h0;
  assign \cpu.cpu.rf_if.i_bufreg_q  = 1'h0;
  assign \cpu.cpu.rf_if.i_cnt_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.rf_if.i_csr  = 1'hx;
  assign \cpu.cpu.rf_if.i_csr_addr  = 2'hx;
  assign \cpu.cpu.rf_if.i_csr_en  = 1'hx;
  assign \cpu.cpu.rf_if.i_csr_rd  = 1'h0;
  assign \cpu.cpu.rf_if.i_ctrl_rd  = 1'h0;
  assign \cpu.cpu.rf_if.i_mepc  = \cpu.cpu.ctrl.pc ;
  assign \cpu.cpu.rf_if.i_mret  = 1'hx;
  assign \cpu.cpu.rf_if.i_mtval_pc  = 1'hx;
  assign \cpu.cpu.rf_if.i_rd_alu_en  = 1'hx;
  assign \cpu.cpu.rf_if.i_rd_csr_en  = 1'hx;
  assign \cpu.cpu.rf_if.i_rd_mem_en  = 1'hx;
  assign \cpu.cpu.rf_if.i_rd_waddr  = 5'hxx;
  assign \cpu.cpu.rf_if.i_rd_wen  = 1'hx;
  assign \cpu.cpu.rf_if.i_rs1_raddr  = 5'hxx;
  assign \cpu.cpu.rf_if.i_rs2_raddr  = 5'hxx;
  assign \cpu.cpu.rf_if.i_trap  = 1'h1;
  assign \cpu.cpu.rf_if.o_csr  = 1'h0;
  assign \cpu.cpu.rf_if.o_rreg0  = 6'b0xxxxx;
  assign \cpu.cpu.rf_if.o_rreg1  = 6'h23;
  assign \cpu.cpu.rf_if.o_wdata0  = 1'h0;
  assign \cpu.cpu.rf_if.o_wdata1  = \cpu.cpu.ctrl.pc ;
  assign \cpu.cpu.rf_if.o_wen0  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.rf_if.o_wen1  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.rf_if.o_wreg0  = 6'h23;
  assign \cpu.cpu.rf_if.o_wreg1  = 6'h22;
  assign \cpu.cpu.rf_if.rd_wen  = 1'h0;
  assign \cpu.cpu.rs1_addr  = 5'hxx;
  assign \cpu.cpu.rs2_addr  = 5'hxx;
  assign \cpu.cpu.sh_right  = 1'hx;
  assign \cpu.cpu.shift_op  = 1'hx;
  assign \cpu.cpu.state.cnt_r  = \cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb ;
  assign \cpu.cpu.state.i_alu_rd_sel1  = 1'hx;
  assign \cpu.cpu.state.i_bne_or_bge  = 1'hx;
  assign \cpu.cpu.state.i_branch_op  = 1'hx;
  assign \cpu.cpu.state.i_clk  = wb_clk;
  assign \cpu.cpu.state.i_ctrl_misalign  = 1'hx;
  assign \cpu.cpu.state.i_dbus_ack  = 1'h0;
  assign \cpu.cpu.state.i_dbus_en  = 1'hx;
  assign \cpu.cpu.state.i_e_op  = 1'hx;
  assign \cpu.cpu.state.i_ibus_ack  = 1'h0;
  assign \cpu.cpu.state.i_mdu_op  = 1'h0;
  assign \cpu.cpu.state.i_mdu_ready  = 1'h0;
  assign \cpu.cpu.state.i_mem_misalign  = 1'h0;
  assign \cpu.cpu.state.i_new_irq  = 1'h0;
  assign \cpu.cpu.state.i_rd_alu_en  = 1'hx;
  assign \cpu.cpu.state.i_rd_op  = 1'hx;
  assign \cpu.cpu.state.i_rf_ready  = 1'h0;
  assign \cpu.cpu.state.i_sh_right  = 1'hx;
  assign \cpu.cpu.state.i_shift_op  = 1'hx;
  assign \cpu.cpu.state.i_two_stage_op  = 1'hx;
  assign \cpu.cpu.state.init_done  = 1'h0;
  assign \cpu.cpu.state.last_init  = 1'h0;
  assign \cpu.cpu.state.o_bufreg_en  = 1'h0;
  assign \cpu.cpu.state.o_cnt_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.state.o_ctrl_jump  = 1'h0;
  assign \cpu.cpu.state.o_ctrl_pc_en  = \cpu.cpu.alu.i_en ;
  assign \cpu.cpu.state.o_ctrl_trap  = 1'h1;
  assign \cpu.cpu.state.o_dbus_cyc  = 1'h0;
  assign \cpu.cpu.state.o_ibus_cyc  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.cpu.state.o_init  = 1'h0;
  assign \cpu.cpu.state.o_mdu_valid  = 1'h0;
  assign \cpu.cpu.state.o_mem_bytecnt  = \cpu.cpu.state.o_cnt [4:3];
  assign \cpu.cpu.state.o_rf_rd_en  = 1'hx;
  assign \cpu.cpu.state.o_rf_rreq  = 1'h0;
  assign \cpu.cpu.state.o_rf_wreq  = 1'h0;
  assign \cpu.cpu.state.take_branch  = 1'hx;
  assign \cpu.cpu.state.trap_pending  = 1'h0;
  assign \cpu.cpu.trap  = 1'h1;
  assign \cpu.cpu.two_stage_op  = 1'hx;
  assign \cpu.cpu.utype  = 1'hx;
  assign \cpu.cpu.wb_ibus_ack  = 1'h0;
  assign \cpu.cpu.wb_ibus_adr  = { \cpu.cpu.ctrl.o_ibus_adr [31:1], \cpu.cpu.ctrl.pc  };
  assign \cpu.cpu.wb_ibus_cyc  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.i_clk  = wb_clk;
  assign \cpu.i_rf_rdata  = \rf_ram.rdata ;
  assign \cpu.i_wb_ext_ack  = 1'h0;
  assign \cpu.i_wb_mem_ack  = 1'hx;
  assign \cpu.mdu_op  = 3'hx;
  assign \cpu.mdu_rd  = 32'd0;
  assign \cpu.mdu_ready  = 1'h0;
  assign \cpu.mdu_rs1  = 32'hxxxxxxxx;
  assign \cpu.mdu_valid  = 1'h0;
  assign \cpu.mux.halt_en  = 1'h0;
  assign \cpu.mux.i_clk  = wb_clk;
  assign \cpu.mux.i_wb_cpu_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.mux.i_wb_cpu_sel  = 4'b111x;
  assign \cpu.mux.i_wb_cpu_stb  = 1'h0;
  assign \cpu.mux.i_wb_cpu_we  = 1'hx;
  assign \cpu.mux.i_wb_ext_ack  = 1'h0;
  assign \cpu.mux.i_wb_mem_ack  = 1'h0;
  assign \cpu.mux.o_wb_cpu_ack  = 1'h0;
  assign \cpu.mux.o_wb_ext_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.mux.o_wb_ext_sel  = 4'b111x;
  assign \cpu.mux.o_wb_ext_stb  = 1'h0;
  assign \cpu.mux.o_wb_ext_we  = 1'hx;
  assign \cpu.mux.o_wb_mem_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.mux.o_wb_mem_sel  = 4'b111x;
  assign \cpu.mux.o_wb_mem_stb  = 1'h0;
  assign \cpu.mux.o_wb_mem_we  = 1'hx;
  assign \cpu.mux.sig_en  = 1'h0;
  assign \cpu.mux.sim_ack  = 1'h0;
  assign \cpu.o_rf_raddr  = { \cpu.rf_ram_if.rtrig0 , 5'h03, \cpu.rf_ram_if.rcnt [4:1] };
  assign \cpu.o_rf_waddr  = { 5'h11, \cpu.rf_ram_if.wreg [0], \cpu.rf_ram_if.wcnt [4:2], \cpu.rf_ram_if.rcnt [1] };
  assign \cpu.o_rf_wdata  = \rf_ram.i_wdata ;
  assign \cpu.o_wb_ext_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.o_wb_ext_sel  = 4'b111x;
  assign \cpu.o_wb_ext_stb  = 1'h0;
  assign \cpu.o_wb_ext_we  = 1'hx;
  assign \cpu.o_wb_mem_adr  = { 25'hxxxxxxx, \cpu.cpu.ctrl.o_ibus_adr [6:2], 2'hx };
  assign \cpu.o_wb_mem_sel  = 4'b111x;
  assign \cpu.o_wb_mem_stb  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.o_wb_mem_we  = 1'h0;
  assign \cpu.rf_ram_if.i_clk  = wb_clk;
  assign \cpu.rf_ram_if.i_rdata  = \rf_ram.rdata ;
  assign \cpu.rf_ram_if.i_rreg0  = 6'b0xxxxx;
  assign \cpu.rf_ram_if.i_rreg1  = 6'h23;
  assign \cpu.rf_ram_if.i_rreq  = 1'h0;
  assign \cpu.rf_ram_if.i_wdata0  = 1'h0;
  assign \cpu.rf_ram_if.i_wdata1  = \cpu.cpu.ctrl.pc ;
  assign \cpu.rf_ram_if.i_wen0  = \cpu.cpu.alu.i_en ;
  assign \cpu.rf_ram_if.i_wen1  = \cpu.cpu.alu.i_en ;
  assign \cpu.rf_ram_if.i_wreg0  = 6'h23;
  assign \cpu.rf_ram_if.i_wreg1  = 6'h22;
  assign \cpu.rf_ram_if.i_wreq  = 1'h0;
  assign \cpu.rf_ram_if.o_raddr  = { \cpu.rf_ram_if.rtrig0 , 5'h03, \cpu.rf_ram_if.rcnt [4:1] };
  assign \cpu.rf_ram_if.o_ready  = 1'h0;
  assign \cpu.rf_ram_if.o_waddr  = { 5'h11, \cpu.rf_ram_if.wreg [0], \cpu.rf_ram_if.wcnt [4:2], \cpu.rf_ram_if.rcnt [1] };
  assign \cpu.rf_ram_if.o_wdata  = \rf_ram.i_wdata ;
  assign \cpu.rf_ram_if.o_wen  = \cpu.o_rf_wen ;
  assign \cpu.rf_ram_if.rcnt [0] = \cpu.rf_ram_if.rtrig0 ;
  assign \cpu.rf_ram_if.rgnt  = 1'h0;
  assign \cpu.rf_ram_if.rreg  = { \cpu.rf_ram_if.rtrig0 , 5'h03 };
  assign \cpu.rf_ram_if.rreq_r  = 1'h0;
  assign \cpu.rf_ram_if.wcnt [1:0] = { \cpu.rf_ram_if.rcnt [1], \cpu.rf_ram_if.rtrig0  };
  assign \cpu.rf_ram_if.wdata0_r  = 2'h0;
  assign \cpu.rf_ram_if.wen0_r  = \cpu.rf_ram_if.wen1_r ;
  assign \cpu.rf_ram_if.wreg [5:1] = 5'h11;
  assign \cpu.rf_ram_if.wtrig0  = \cpu.rf_ram_if.rtrig1 ;
  assign \cpu.rf_ram_if.wtrig1  = \cpu.rf_ram_if.rtrig0 ;
  assign \cpu.rf_ready  = 1'h0;
  assign \cpu.rf_rreq  = 1'h0;
  assign \cpu.rf_wreq  = 1'h0;
  assign \cpu.rreg0  = 6'b0xxxxx;
  assign \cpu.rreg1  = 6'h23;
  assign \cpu.wb_dbus_ack  = 1'h0;
  assign \cpu.wb_dbus_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.wb_dbus_sel  = 4'b111x;
  assign \cpu.wb_dbus_stb  = 1'h0;
  assign \cpu.wb_dbus_we  = 1'hx;
  assign \cpu.wb_dmem_ack  = 1'h0;
  assign \cpu.wb_dmem_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \cpu.wb_dmem_sel  = 4'b111x;
  assign \cpu.wb_dmem_stb  = 1'h0;
  assign \cpu.wb_dmem_we  = 1'hx;
  assign \cpu.wb_ibus_ack  = 1'h0;
  assign \cpu.wb_ibus_adr  = { \cpu.cpu.ctrl.o_ibus_adr [31:1], \cpu.cpu.ctrl.pc  };
  assign \cpu.wb_ibus_stb  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \cpu.wdata0  = 1'h0;
  assign \cpu.wdata1  = \cpu.cpu.ctrl.pc ;
  assign \cpu.wen0  = \cpu.cpu.alu.i_en ;
  assign \cpu.wen1  = \cpu.cpu.alu.i_en ;
  assign \cpu.wreg0  = 6'h23;
  assign \cpu.wreg1  = 6'h22;
  assign \gpio.i_wb_clk  = wb_clk;
  assign \gpio.i_wb_cyc  = 1'h0;
  assign \gpio.i_wb_we  = 1'hx;
  assign \gpio.o_gpio  = 1'hx;
  assign q = 1'hx;
  assign q_en = 1'h1;
  assign \ram.BRAM0_DATA_IN  = 8'h00;
  assign \ram.BRAM0_DATA_OUT  = BRAM0_DATA_OUT;
  assign \ram.BRAM0_RATIO  = 2'h2;
  assign \ram.BRAM0_READ_ADDR  = { 4'hx, \ram.BRAM0_WRITE_ADDR [4:0] };
  assign \ram.BRAM0_REN  = 1'hx;
  assign \ram.BRAM0_WCLKEN  = 1'h0;
  assign \ram.BRAM0_WEN  = 1'h0;
  assign \ram.BRAM0_WRITE_ADDR [8:5] = 4'hx;
  assign \ram.i_wb_adr  = \cpu.cpu.ctrl.o_ibus_adr [6:2];
  assign \ram.i_wb_clk  = wb_clk;
  assign \ram.i_wb_cyc  = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign \ram.i_wb_sel  = 4'b111x;
  assign \ram.i_wb_we  = 1'h0;
  assign \ram.o_wb_ack  = 1'hx;
  assign rf_raddr = { \cpu.rf_ram_if.rtrig0 , 5'h03, \cpu.rf_ram_if.rcnt [4:1] };
  assign \rf_ram.i_clk  = wb_clk;
  assign \rf_ram.i_raddr  = { \cpu.rf_ram_if.rtrig0 , 5'h03, \cpu.rf_ram_if.rcnt [4:1] };
  assign \rf_ram.i_waddr  = { 5'h11, \cpu.rf_ram_if.wreg [0], \cpu.rf_ram_if.wcnt [4:2], \cpu.rf_ram_if.rcnt [1] };
  assign \rf_ram.i_wen  = \cpu.o_rf_wen ;
  assign \rf_ram.memory.0.0.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.0.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.0.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.0.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.0.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.0.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.0.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.1.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.1.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.1.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.1.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.1.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.1.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.1.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.2.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.2.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.2.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.2.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.2.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.2.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.2.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.3.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.3.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.3.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.3.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.3.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.3.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.3.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.4.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.4.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.4.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.4.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.4.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.4.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.4.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.5.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.5.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.5.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.5.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.5.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.5.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.5.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.6.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.6.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.6.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.6.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.6.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.6.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.6.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.7.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.7.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.7.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.7.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.7.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.7.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.7.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.memory.0.8.PORT_R_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.8.PORT_R_RD_DATA  = 3'hx;
  assign \rf_ram.memory.0.8.PORT_W_ADDR  = 6'hxx;
  assign \rf_ram.memory.0.8.PORT_W_CLK  = 1'hx;
  assign \rf_ram.memory.0.8.PORT_W_WR_DATA  = 3'hx;
  assign \rf_ram.memory.0.8.PORT_W_WR_EN  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRA  = 6'hxx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRB  = 6'hxx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRC  = 6'hxx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.ADDRD  = 6'hxx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIA  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIB  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DIC  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DID  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOA  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOB  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.DOC  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.WCLK  = 1'hx;
  assign \rf_ram.memory.0.8.genblk1.genblk1.ram64m_sdp.WE  = 1'hx;
  assign \rf_ram.o_rdata  = \rf_ram.rdata ;
  assign \rf_ram.regzero  = 1'h0;
  assign rf_rdata = \rf_ram.rdata ;
  assign rf_waddr = { 5'h11, \cpu.rf_ram_if.wreg [0], \cpu.rf_ram_if.wcnt [4:2], \cpu.rf_ram_if.rcnt [1] };
  assign rf_wdata = \rf_ram.i_wdata ;
  assign rf_wen = \cpu.o_rf_wen ;
  assign \servant_mux.i_clk  = wb_clk;
  assign \servant_mux.i_wb_cpu_adr  = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign \servant_mux.i_wb_cpu_cyc  = 1'h0;
  assign \servant_mux.i_wb_cpu_sel  = 4'b111x;
  assign \servant_mux.i_wb_cpu_we  = 1'hx;
  assign \servant_mux.o_wb_cpu_ack  = 1'h0;
  assign \servant_mux.o_wb_gpio_cyc  = 1'h0;
  assign \servant_mux.o_wb_gpio_we  = 1'hx;
  assign \servant_mux.o_wb_timer_we  = 1'hx;
  assign \servant_mux.s  = 2'hx;
  assign \timer.i_clk  = wb_clk;
  assign \timer.i_wb_we  = 1'hx;
  assign wb_clk_en = 1'h1;
  assign wb_ext_ack = 1'h0;
  assign wb_ext_adr = 32'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx00;
  assign wb_ext_sel = 4'b111x;
  assign wb_ext_stb = 1'h0;
  assign wb_ext_we = 1'hx;
  assign wb_gpio_stb = 1'h0;
  assign wb_gpio_we = 1'hx;
  assign wb_mem_ack = 1'hx;
  assign wb_mem_adr = { \cpu.cpu.ctrl.o_ibus_adr [6:2], 2'hx };
  assign wb_mem_sel = 4'b111x;
  assign wb_mem_stb = \cpu.arbiter.i_wb_cpu_ibus_stb ;
  assign wb_mem_we = 1'h0;
  assign wb_timer_we = 1'hx;
endmodule
