
RC car CUBEIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000057c0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000085c  080058cc  080058cc  000068cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006128  08006128  000080c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08006128  08006128  000080c8  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08006128  08006128  000080c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006128  08006128  00007128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800612c  0800612c  0000712c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08006130  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006fc  200000c8  080061f8  000080c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007c4  080061f8  000087c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000080c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f6d8  00000000  00000000  000080f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b7  00000000  00000000  000177c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001098  00000000  00000000  0001a180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ce7  00000000  00000000  0001b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f04  00000000  00000000  0001beff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014615  00000000  00000000  00034e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d1ca  00000000  00000000  00049418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d65e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a04  00000000  00000000  000d6628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  000db02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	080058b4 	.word	0x080058b4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	080058b4 	.word	0x080058b4

0800014c <General_Init>:

static bool nrfPresent = false;


void General_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    nrfPresent = NRF24_IsConnected();
 8000150:	f001 f96a 	bl	8001428 <NRF24_IsConnected>
 8000154:	4603      	mov	r3, r0
 8000156:	461a      	mov	r2, r3
 8000158:	4b0a      	ldr	r3, [pc, #40]	@ (8000184 <General_Init+0x38>)
 800015a:	701a      	strb	r2, [r3, #0]

    if(!nrfPresent)
 800015c:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <General_Init+0x38>)
 800015e:	781b      	ldrb	r3, [r3, #0]
 8000160:	f083 0301 	eor.w	r3, r3, #1
 8000164:	b2db      	uxtb	r3, r3
 8000166:	2b00      	cmp	r3, #0
 8000168:	d009      	beq.n	800017e <General_Init+0x32>
    {
        Motor_MoveAll(MOTOR_STOP, 0);
 800016a:	2100      	movs	r1, #0
 800016c:	2000      	movs	r0, #0
 800016e:	f000 fffe 	bl	800116e <Motor_MoveAll>
        statusLED.state = LED_STATE_BLINK_FAST; // hardware fault
 8000172:	4b05      	ldr	r3, [pc, #20]	@ (8000188 <General_Init+0x3c>)
 8000174:	2203      	movs	r2, #3
 8000176:	719a      	strb	r2, [r3, #6]
        LED_Update(&statusLED);
 8000178:	4803      	ldr	r0, [pc, #12]	@ (8000188 <General_Init+0x3c>)
 800017a:	f000 f91f 	bl	80003bc <LED_Update>
    }
}
 800017e:	bf00      	nop
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	2000010c 	.word	0x2000010c
 8000188:	2000024c 	.word	0x2000024c

0800018c <General_Run>:
// - NRF packet reading
// - Motor control logic
// - LED status updates
// - Optional OLED debugging
void General_Run(void)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b08c      	sub	sp, #48	@ 0x30
 8000190:	af02      	add	r7, sp, #8

	// Get pointer to most recent NRF packet (non-blocking)
    ControlPacket *pkt = NRF24_GetLatest();
 8000192:	f001 f92f 	bl	80013f4 <NRF24_GetLatest>
 8000196:	6238      	str	r0, [r7, #32]

    // Desired LED state for this cycle
    LED_State nextLedState = LED_STATE_OFF;
 8000198:	2300      	movs	r3, #0
 800019a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	// ======================= OLED Debug Output =======================
	#if OLED_DEBUG_MODE

		// Read low-level NRF diagnostics
		uint8_t st   = NRF24_ReadStatus();
 800019e:	f001 f954 	bl	800144a <NRF24_ReadStatus>
 80001a2:	4603      	mov	r3, r0
 80001a4:	77fb      	strb	r3, [r7, #31]
		uint8_t fifo = NRF24_ReadFIFO();
 80001a6:	f001 f961 	bl	800146c <NRF24_ReadFIFO>
 80001aa:	4603      	mov	r3, r0
 80001ac:	77bb      	strb	r3, [r7, #30]
		uint8_t ch   = NRF24_ReadChannel();
 80001ae:	f001 f965 	bl	800147c <NRF24_ReadChannel>
 80001b2:	4603      	mov	r3, r0
 80001b4:	777b      	strb	r3, [r7, #29]

		OLED_ClearArea(0, 0, 128, 40);
 80001b6:	2328      	movs	r3, #40	@ 0x28
 80001b8:	2280      	movs	r2, #128	@ 0x80
 80001ba:	2100      	movs	r1, #0
 80001bc:	2000      	movs	r0, #0
 80001be:	f001 f997 	bl	80014f0 <OLED_ClearArea>

		// ---------- RF STATUS (top) ----------
		snprintf(oledLine1, sizeof(oledLine1),
 80001c2:	7ff9      	ldrb	r1, [r7, #31]
 80001c4:	7ffb      	ldrb	r3, [r7, #31]
 80001c6:	099b      	lsrs	r3, r3, #6
 80001c8:	b2db      	uxtb	r3, r3
 80001ca:	f003 0301 	and.w	r3, r3, #1
 80001ce:	7ffa      	ldrb	r2, [r7, #31]
 80001d0:	0952      	lsrs	r2, r2, #5
 80001d2:	b2d2      	uxtb	r2, r2
 80001d4:	f002 0201 	and.w	r2, r2, #1
 80001d8:	9201      	str	r2, [sp, #4]
 80001da:	9300      	str	r3, [sp, #0]
 80001dc:	460b      	mov	r3, r1
 80001de:	4a57      	ldr	r2, [pc, #348]	@ (800033c <General_Run+0x1b0>)
 80001e0:	2114      	movs	r1, #20
 80001e2:	4857      	ldr	r0, [pc, #348]	@ (8000340 <General_Run+0x1b4>)
 80001e4:	f004 fea2 	bl	8004f2c <sniprintf>
				 "ST:%02X RX:%d TX:%d",
				 st,
				 (st >> 6) & 1,
				 (st >> 5) & 1);

		snprintf(oledLine2, sizeof(oledLine2),
 80001e8:	7fba      	ldrb	r2, [r7, #30]
 80001ea:	4b56      	ldr	r3, [pc, #344]	@ (8000344 <General_Run+0x1b8>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	9300      	str	r3, [sp, #0]
 80001f0:	4613      	mov	r3, r2
 80001f2:	4a55      	ldr	r2, [pc, #340]	@ (8000348 <General_Run+0x1bc>)
 80001f4:	2114      	movs	r1, #20
 80001f6:	4855      	ldr	r0, [pc, #340]	@ (800034c <General_Run+0x1c0>)
 80001f8:	f004 fe98 	bl	8004f2c <sniprintf>
				 "FIFO:%02X IRQ:%lu",
				 fifo,
				 nrfIrqCount);

		OLED_Print(0, 0, oledLine1);
 80001fc:	4a50      	ldr	r2, [pc, #320]	@ (8000340 <General_Run+0x1b4>)
 80001fe:	2100      	movs	r1, #0
 8000200:	2000      	movs	r0, #0
 8000202:	f001 f953 	bl	80014ac <OLED_Print>
		OLED_Print(0,10, oledLine2);
 8000206:	4a51      	ldr	r2, [pc, #324]	@ (800034c <General_Run+0x1c0>)
 8000208:	210a      	movs	r1, #10
 800020a:	2000      	movs	r0, #0
 800020c:	f001 f94e 	bl	80014ac <OLED_Print>

		char line3[20];
		snprintf(line3,sizeof(line3),"CH:%d",ch);
 8000210:	7f7b      	ldrb	r3, [r7, #29]
 8000212:	4638      	mov	r0, r7
 8000214:	4a4e      	ldr	r2, [pc, #312]	@ (8000350 <General_Run+0x1c4>)
 8000216:	2114      	movs	r1, #20
 8000218:	f004 fe88 	bl	8004f2c <sniprintf>
		OLED_Print(0,20,line3);
 800021c:	463b      	mov	r3, r7
 800021e:	461a      	mov	r2, r3
 8000220:	2114      	movs	r1, #20
 8000222:	2000      	movs	r0, #0
 8000224:	f001 f942 	bl	80014ac <OLED_Print>

		// ---------- PACKET INFO (bottom) ----------
		if (pkt == NULL)
 8000228:	6a3b      	ldr	r3, [r7, #32]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d105      	bne.n	800023a <General_Run+0xae>
		{
			OLED_Print(0, 30, "PKT: NULL");
 800022e:	4a49      	ldr	r2, [pc, #292]	@ (8000354 <General_Run+0x1c8>)
 8000230:	211e      	movs	r1, #30
 8000232:	2000      	movs	r0, #0
 8000234:	f001 f93a 	bl	80014ac <OLED_Print>
 8000238:	e02e      	b.n	8000298 <General_Run+0x10c>
		}
		else
		{
			uint8_t dir = pkt->direction;
 800023a:	6a3b      	ldr	r3, [r7, #32]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	773b      	strb	r3, [r7, #28]
			uint8_t spd = pkt->speed;
 8000240:	6a3b      	ldr	r3, [r7, #32]
 8000242:	785b      	ldrb	r3, [r3, #1]
 8000244:	76fb      	strb	r3, [r7, #27]

			if (dir > 8 || spd > 70)
 8000246:	7f3b      	ldrb	r3, [r7, #28]
 8000248:	2b08      	cmp	r3, #8
 800024a:	d802      	bhi.n	8000252 <General_Run+0xc6>
 800024c:	7efb      	ldrb	r3, [r7, #27]
 800024e:	2b46      	cmp	r3, #70	@ 0x46
 8000250:	d90e      	bls.n	8000270 <General_Run+0xe4>
			{
				snprintf(oledLine1, sizeof(oledLine1),
 8000252:	7f3a      	ldrb	r2, [r7, #28]
 8000254:	7efb      	ldrb	r3, [r7, #27]
 8000256:	9300      	str	r3, [sp, #0]
 8000258:	4613      	mov	r3, r2
 800025a:	4a3f      	ldr	r2, [pc, #252]	@ (8000358 <General_Run+0x1cc>)
 800025c:	2114      	movs	r1, #20
 800025e:	4838      	ldr	r0, [pc, #224]	@ (8000340 <General_Run+0x1b4>)
 8000260:	f004 fe64 	bl	8004f2c <sniprintf>
						 "BAD D:%d S:%d", dir, spd);
				OLED_Print(0, 30, oledLine1);
 8000264:	4a36      	ldr	r2, [pc, #216]	@ (8000340 <General_Run+0x1b4>)
 8000266:	211e      	movs	r1, #30
 8000268:	2000      	movs	r0, #0
 800026a:	f001 f91f 	bl	80014ac <OLED_Print>
 800026e:	e013      	b.n	8000298 <General_Run+0x10c>
			}
			else
			{
				snprintf(oledLine1, sizeof(oledLine1),
 8000270:	7f3a      	ldrb	r2, [r7, #28]
 8000272:	7efb      	ldrb	r3, [r7, #27]
 8000274:	9300      	str	r3, [sp, #0]
 8000276:	4613      	mov	r3, r2
 8000278:	4a38      	ldr	r2, [pc, #224]	@ (800035c <General_Run+0x1d0>)
 800027a:	2114      	movs	r1, #20
 800027c:	4830      	ldr	r0, [pc, #192]	@ (8000340 <General_Run+0x1b4>)
 800027e:	f004 fe55 	bl	8004f2c <sniprintf>
						 "DIR:%d SPD:%d", dir, spd);
				OLED_Print(0, 30, oledLine1);
 8000282:	4a2f      	ldr	r2, [pc, #188]	@ (8000340 <General_Run+0x1b4>)
 8000284:	211e      	movs	r1, #30
 8000286:	2000      	movs	r0, #0
 8000288:	f001 f910 	bl	80014ac <OLED_Print>

				last_dir = dir;
 800028c:	4a34      	ldr	r2, [pc, #208]	@ (8000360 <General_Run+0x1d4>)
 800028e:	7f3b      	ldrb	r3, [r7, #28]
 8000290:	7013      	strb	r3, [r2, #0]
				last_spd = spd;
 8000292:	4a34      	ldr	r2, [pc, #208]	@ (8000364 <General_Run+0x1d8>)
 8000294:	7efb      	ldrb	r3, [r7, #27]
 8000296:	7013      	strb	r3, [r2, #0]
			}
		}

		OLED_Update();
 8000298:	f001 f924 	bl	80014e4 <OLED_Update>

	#endif



    if(!nrfPresent){
 800029c:	4b32      	ldr	r3, [pc, #200]	@ (8000368 <General_Run+0x1dc>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	f083 0301 	eor.w	r3, r3, #1
 80002a4:	b2db      	uxtb	r3, r3
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d007      	beq.n	80002ba <General_Run+0x12e>
        Motor_MoveAll(MOTOR_STOP, 0);
 80002aa:	2100      	movs	r1, #0
 80002ac:	2000      	movs	r0, #0
 80002ae:	f000 ff5e 	bl	800116e <Motor_MoveAll>
        nextLedState = LED_STATE_BLINK_FAST;
 80002b2:	2303      	movs	r3, #3
 80002b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80002b8:	e035      	b.n	8000326 <General_Run+0x19a>
    }
    else if(pkt == NULL){
 80002ba:	6a3b      	ldr	r3, [r7, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d107      	bne.n	80002d0 <General_Run+0x144>
        Motor_MoveAll(MOTOR_STOP, 0);
 80002c0:	2100      	movs	r1, #0
 80002c2:	2000      	movs	r0, #0
 80002c4:	f000 ff53 	bl	800116e <Motor_MoveAll>
        nextLedState = LED_STATE_HEARTBEAT;
 80002c8:	2305      	movs	r3, #5
 80002ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80002ce:	e02a      	b.n	8000326 <General_Run+0x19a>
    }
    else{
        int16_t angle = directionAngles[pkt->direction];
 80002d0:	6a3b      	ldr	r3, [r7, #32]
 80002d2:	781b      	ldrb	r3, [r3, #0]
 80002d4:	461a      	mov	r2, r3
 80002d6:	4b25      	ldr	r3, [pc, #148]	@ (800036c <General_Run+0x1e0>)
 80002d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80002dc:	833b      	strh	r3, [r7, #24]
        if(angle < 0){
 80002de:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	da07      	bge.n	80002f6 <General_Run+0x16a>
            Motor_MoveAll(MOTOR_STOP, 0);
 80002e6:	2100      	movs	r1, #0
 80002e8:	2000      	movs	r0, #0
 80002ea:	f000 ff40 	bl	800116e <Motor_MoveAll>
            nextLedState = LED_STATE_OFF;
 80002ee:	2300      	movs	r3, #0
 80002f0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80002f4:	e017      	b.n	8000326 <General_Run+0x19a>
        } else {
            uint8_t speed = (pkt->speed * 100) / 70;
 80002f6:	6a3b      	ldr	r3, [r7, #32]
 80002f8:	785b      	ldrb	r3, [r3, #1]
 80002fa:	461a      	mov	r2, r3
 80002fc:	2364      	movs	r3, #100	@ 0x64
 80002fe:	fb02 f303 	mul.w	r3, r2, r3
 8000302:	4a1b      	ldr	r2, [pc, #108]	@ (8000370 <General_Run+0x1e4>)
 8000304:	fb82 1203 	smull	r1, r2, r2, r3
 8000308:	441a      	add	r2, r3
 800030a:	1192      	asrs	r2, r2, #6
 800030c:	17db      	asrs	r3, r3, #31
 800030e:	1ad3      	subs	r3, r2, r3
 8000310:	75fb      	strb	r3, [r7, #23]
            Motor_RunDirection(angle, speed);
 8000312:	7dfa      	ldrb	r2, [r7, #23]
 8000314:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000318:	4611      	mov	r1, r2
 800031a:	4618      	mov	r0, r3
 800031c:	f000 fe06 	bl	8000f2c <Motor_RunDirection>
            nextLedState = LED_STATE_STEADY;
 8000320:	2301      	movs	r3, #1
 8000322:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }
    }

    // ---------- Apply LED state once ----------
    statusLED.state = nextLedState;
 8000326:	4a13      	ldr	r2, [pc, #76]	@ (8000374 <General_Run+0x1e8>)
 8000328:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800032c:	7193      	strb	r3, [r2, #6]
    LED_Update(&statusLED);
 800032e:	4811      	ldr	r0, [pc, #68]	@ (8000374 <General_Run+0x1e8>)
 8000330:	f000 f844 	bl	80003bc <LED_Update>
}
 8000334:	bf00      	nop
 8000336:	3728      	adds	r7, #40	@ 0x28
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	080058cc 	.word	0x080058cc
 8000340:	200000e4 	.word	0x200000e4
 8000344:	20000260 	.word	0x20000260
 8000348:	080058e0 	.word	0x080058e0
 800034c:	200000f8 	.word	0x200000f8
 8000350:	080058f4 	.word	0x080058f4
 8000354:	080058fc 	.word	0x080058fc
 8000358:	08005908 	.word	0x08005908
 800035c:	08005918 	.word	0x08005918
 8000360:	20000000 	.word	0x20000000
 8000364:	20000001 	.word	0x20000001
 8000368:	2000010c 	.word	0x2000010c
 800036c:	08005928 	.word	0x08005928
 8000370:	ea0ea0eb 	.word	0xea0ea0eb
 8000374:	2000024c 	.word	0x2000024c

08000378 <LED_Init>:

#define LED_ERROR_BLINK_INTERVAL   120
#define LED_ERROR_PAUSE           1500

void LED_Init(LED_HandleTypeDef *led, GPIO_TypeDef *port, uint16_t pin)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0
 800037e:	60f8      	str	r0, [r7, #12]
 8000380:	60b9      	str	r1, [r7, #8]
 8000382:	4613      	mov	r3, r2
 8000384:	80fb      	strh	r3, [r7, #6]
    led->port = port;
 8000386:	68fb      	ldr	r3, [r7, #12]
 8000388:	68ba      	ldr	r2, [r7, #8]
 800038a:	601a      	str	r2, [r3, #0]
    led->pin = pin;
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	88fa      	ldrh	r2, [r7, #6]
 8000390:	809a      	strh	r2, [r3, #4]
    led->state = LED_STATE_OFF;
 8000392:	68fb      	ldr	r3, [r7, #12]
 8000394:	2200      	movs	r2, #0
 8000396:	719a      	strb	r2, [r3, #6]
    led->lastToggle = HAL_GetTick();
 8000398:	f001 ff1a 	bl	80021d0 <HAL_GetTick>
 800039c:	4602      	mov	r2, r0
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	609a      	str	r2, [r3, #8]
    led->outputState = 0;
 80003a2:	68fb      	ldr	r3, [r7, #12]
 80003a4:	2200      	movs	r2, #0
 80003a6:	731a      	strb	r2, [r3, #12]

    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET); // LED OFF
 80003a8:	88fb      	ldrh	r3, [r7, #6]
 80003aa:	2200      	movs	r2, #0
 80003ac:	4619      	mov	r1, r3
 80003ae:	68b8      	ldr	r0, [r7, #8]
 80003b0:	f002 f9ce 	bl	8002750 <HAL_GPIO_WritePin>
}
 80003b4:	bf00      	nop
 80003b6:	3710      	adds	r7, #16
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}

080003bc <LED_Update>:

void LED_Update(LED_HandleTypeDef *led)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	b084      	sub	sp, #16
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 80003c4:	f001 ff04 	bl	80021d0 <HAL_GetTick>
 80003c8:	60f8      	str	r0, [r7, #12]
    //static uint8_t phase = 0;
	static uint8_t blinkCount = 0;

    switch (led->state)
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	799b      	ldrb	r3, [r3, #6]
 80003ce:	2b06      	cmp	r3, #6
 80003d0:	f200 8101 	bhi.w	80005d6 <LED_Update+0x21a>
 80003d4:	a201      	add	r2, pc, #4	@ (adr r2, 80003dc <LED_Update+0x20>)
 80003d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003da:	bf00      	nop
 80003dc:	080003f9 	.word	0x080003f9
 80003e0:	08000411 	.word	0x08000411
 80003e4:	08000429 	.word	0x08000429
 80003e8:	0800046b 	.word	0x0800046b
 80003ec:	080004ab 	.word	0x080004ab
 80003f0:	0800050f 	.word	0x0800050f
 80003f4:	08000553 	.word	0x08000553
    {
        case LED_STATE_OFF:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	6818      	ldr	r0, [r3, #0]
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	889b      	ldrh	r3, [r3, #4]
 8000400:	2200      	movs	r2, #0
 8000402:	4619      	mov	r1, r3
 8000404:	f002 f9a4 	bl	8002750 <HAL_GPIO_WritePin>
            led->outputState = 0;
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2200      	movs	r2, #0
 800040c:	731a      	strb	r2, [r3, #12]
            break;
 800040e:	e0e2      	b.n	80005d6 <LED_Update+0x21a>

        case LED_STATE_STEADY:
            HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	6818      	ldr	r0, [r3, #0]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	889b      	ldrh	r3, [r3, #4]
 8000418:	2201      	movs	r2, #1
 800041a:	4619      	mov	r1, r3
 800041c:	f002 f998 	bl	8002750 <HAL_GPIO_WritePin>
            led->outputState = 1;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	2201      	movs	r2, #1
 8000424:	731a      	strb	r2, [r3, #12]
            break;
 8000426:	e0d6      	b.n	80005d6 <LED_Update+0x21a>

        case LED_STATE_BLINK_SLOW:
            if (now - led->lastToggle >= LED_BLINK_SLOW_INTERVAL)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	689b      	ldr	r3, [r3, #8]
 800042c:	68fa      	ldr	r2, [r7, #12]
 800042e:	1ad3      	subs	r3, r2, r3
 8000430:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000434:	f0c0 80c6 	bcc.w	80005c4 <LED_Update+0x208>
            {
                led->lastToggle = now;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	68fa      	ldr	r2, [r7, #12]
 800043c:	609a      	str	r2, [r3, #8]
                led->outputState ^= 1;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	7b1b      	ldrb	r3, [r3, #12]
 8000442:	f083 0301 	eor.w	r3, r3, #1
 8000446:	b2da      	uxtb	r2, r3
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	731a      	strb	r2, [r3, #12]
                HAL_GPIO_WritePin(
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	6818      	ldr	r0, [r3, #0]
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	8899      	ldrh	r1, [r3, #4]
                    led->port,
                    led->pin,
                    led->outputState ? GPIO_PIN_SET : GPIO_PIN_RESET
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	7b1b      	ldrb	r3, [r3, #12]
                HAL_GPIO_WritePin(
 8000458:	2b00      	cmp	r3, #0
 800045a:	bf14      	ite	ne
 800045c:	2301      	movne	r3, #1
 800045e:	2300      	moveq	r3, #0
 8000460:	b2db      	uxtb	r3, r3
 8000462:	461a      	mov	r2, r3
 8000464:	f002 f974 	bl	8002750 <HAL_GPIO_WritePin>
                );
            }
            break;
 8000468:	e0ac      	b.n	80005c4 <LED_Update+0x208>

        case LED_STATE_BLINK_FAST:
            if (now - led->lastToggle >= LED_BLINK_FAST_INTERVAL)
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	689b      	ldr	r3, [r3, #8]
 800046e:	68fa      	ldr	r2, [r7, #12]
 8000470:	1ad3      	subs	r3, r2, r3
 8000472:	2b63      	cmp	r3, #99	@ 0x63
 8000474:	f240 80a8 	bls.w	80005c8 <LED_Update+0x20c>
            {
                led->lastToggle = now;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	68fa      	ldr	r2, [r7, #12]
 800047c:	609a      	str	r2, [r3, #8]
                led->outputState ^= 1;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	7b1b      	ldrb	r3, [r3, #12]
 8000482:	f083 0301 	eor.w	r3, r3, #1
 8000486:	b2da      	uxtb	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	731a      	strb	r2, [r3, #12]
                HAL_GPIO_WritePin(
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	6818      	ldr	r0, [r3, #0]
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	8899      	ldrh	r1, [r3, #4]
                    led->port,
                    led->pin,
                    led->outputState ? GPIO_PIN_SET : GPIO_PIN_RESET
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	7b1b      	ldrb	r3, [r3, #12]
                HAL_GPIO_WritePin(
 8000498:	2b00      	cmp	r3, #0
 800049a:	bf14      	ite	ne
 800049c:	2301      	movne	r3, #1
 800049e:	2300      	moveq	r3, #0
 80004a0:	b2db      	uxtb	r3, r3
 80004a2:	461a      	mov	r2, r3
 80004a4:	f002 f954 	bl	8002750 <HAL_GPIO_WritePin>
                );
            }
            break;
 80004a8:	e08e      	b.n	80005c8 <LED_Update+0x20c>

        case LED_STATE_DOUBLE_BLINK:
			if (now - led->lastToggle >= LED_DOUBLE_BLINK_INTERVAL)
 80004aa:	687b      	ldr	r3, [r7, #4]
 80004ac:	689b      	ldr	r3, [r3, #8]
 80004ae:	68fa      	ldr	r2, [r7, #12]
 80004b0:	1ad3      	subs	r3, r2, r3
 80004b2:	2b77      	cmp	r3, #119	@ 0x77
 80004b4:	f240 808a 	bls.w	80005cc <LED_Update+0x210>
			{
				led->lastToggle = now;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	609a      	str	r2, [r3, #8]
				led->outputState ^= 1;
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	7b1b      	ldrb	r3, [r3, #12]
 80004c2:	f083 0301 	eor.w	r3, r3, #1
 80004c6:	b2da      	uxtb	r2, r3
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	731a      	strb	r2, [r3, #12]
				HAL_GPIO_WritePin(led->port, led->pin,
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	6818      	ldr	r0, [r3, #0]
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	8899      	ldrh	r1, [r3, #4]
					led->outputState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	7b1b      	ldrb	r3, [r3, #12]
				HAL_GPIO_WritePin(led->port, led->pin,
 80004d8:	2b00      	cmp	r3, #0
 80004da:	bf14      	ite	ne
 80004dc:	2301      	movne	r3, #1
 80004de:	2300      	moveq	r3, #0
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	461a      	mov	r2, r3
 80004e4:	f002 f934 	bl	8002750 <HAL_GPIO_WritePin>

				if (++blinkCount >= 4) {   // ON-OFF-ON-OFF
 80004e8:	4b3d      	ldr	r3, [pc, #244]	@ (80005e0 <LED_Update+0x224>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	3301      	adds	r3, #1
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	4b3b      	ldr	r3, [pc, #236]	@ (80005e0 <LED_Update+0x224>)
 80004f2:	701a      	strb	r2, [r3, #0]
 80004f4:	4b3a      	ldr	r3, [pc, #232]	@ (80005e0 <LED_Update+0x224>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	2b03      	cmp	r3, #3
 80004fa:	d967      	bls.n	80005cc <LED_Update+0x210>
					blinkCount = 0;
 80004fc:	4b38      	ldr	r3, [pc, #224]	@ (80005e0 <LED_Update+0x224>)
 80004fe:	2200      	movs	r2, #0
 8000500:	701a      	strb	r2, [r3, #0]
					led->lastToggle = now + LED_DOUBLE_BLINK_PAUSE;
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	f503 7248 	add.w	r2, r3, #800	@ 0x320
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	609a      	str	r2, [r3, #8]
				}
			}
			break;
 800050c:	e05e      	b.n	80005cc <LED_Update+0x210>

        case LED_STATE_HEARTBEAT:
			if (now - led->lastToggle >= LED_HEARTBEAT_PERIOD)
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	689b      	ldr	r3, [r3, #8]
 8000512:	68fa      	ldr	r2, [r7, #12]
 8000514:	1ad3      	subs	r3, r2, r3
 8000516:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800051a:	d30b      	bcc.n	8000534 <LED_Update+0x178>
			{
				led->lastToggle = now;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	68fa      	ldr	r2, [r7, #12]
 8000520:	609a      	str	r2, [r3, #8]
				HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_SET);
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	6818      	ldr	r0, [r3, #0]
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	889b      	ldrh	r3, [r3, #4]
 800052a:	2201      	movs	r2, #1
 800052c:	4619      	mov	r1, r3
 800052e:	f002 f90f 	bl	8002750 <HAL_GPIO_WritePin>
			}
			else if (now - led->lastToggle >= LED_HEARTBEAT_ON_TIME)
			{
				HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
			}
			break;
 8000532:	e04d      	b.n	80005d0 <LED_Update+0x214>
			else if (now - led->lastToggle >= LED_HEARTBEAT_ON_TIME)
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	689b      	ldr	r3, [r3, #8]
 8000538:	68fa      	ldr	r2, [r7, #12]
 800053a:	1ad3      	subs	r3, r2, r3
 800053c:	2b4f      	cmp	r3, #79	@ 0x4f
 800053e:	d947      	bls.n	80005d0 <LED_Update+0x214>
				HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	6818      	ldr	r0, [r3, #0]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	889b      	ldrh	r3, [r3, #4]
 8000548:	2200      	movs	r2, #0
 800054a:	4619      	mov	r1, r3
 800054c:	f002 f900 	bl	8002750 <HAL_GPIO_WritePin>
			break;
 8000550:	e03e      	b.n	80005d0 <LED_Update+0x214>

        case LED_STATE_ERROR_PULSE:
			if (now - led->lastToggle >= LED_ERROR_BLINK_INTERVAL)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	68fa      	ldr	r2, [r7, #12]
 8000558:	1ad3      	subs	r3, r2, r3
 800055a:	2b77      	cmp	r3, #119	@ 0x77
 800055c:	d93a      	bls.n	80005d4 <LED_Update+0x218>
			{
				led->lastToggle = now;
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	68fa      	ldr	r2, [r7, #12]
 8000562:	609a      	str	r2, [r3, #8]
				led->outputState ^= 1;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	7b1b      	ldrb	r3, [r3, #12]
 8000568:	f083 0301 	eor.w	r3, r3, #1
 800056c:	b2da      	uxtb	r2, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	731a      	strb	r2, [r3, #12]
				HAL_GPIO_WritePin(led->port, led->pin,
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6818      	ldr	r0, [r3, #0]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	8899      	ldrh	r1, [r3, #4]
					led->outputState ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	7b1b      	ldrb	r3, [r3, #12]
				HAL_GPIO_WritePin(led->port, led->pin,
 800057e:	2b00      	cmp	r3, #0
 8000580:	bf14      	ite	ne
 8000582:	2301      	movne	r3, #1
 8000584:	2300      	moveq	r3, #0
 8000586:	b2db      	uxtb	r3, r3
 8000588:	461a      	mov	r2, r3
 800058a:	f002 f8e1 	bl	8002750 <HAL_GPIO_WritePin>

				if (++blinkCount >= 6) { // 3 blinks
 800058e:	4b14      	ldr	r3, [pc, #80]	@ (80005e0 <LED_Update+0x224>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	3301      	adds	r3, #1
 8000594:	b2da      	uxtb	r2, r3
 8000596:	4b12      	ldr	r3, [pc, #72]	@ (80005e0 <LED_Update+0x224>)
 8000598:	701a      	strb	r2, [r3, #0]
 800059a:	4b11      	ldr	r3, [pc, #68]	@ (80005e0 <LED_Update+0x224>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b05      	cmp	r3, #5
 80005a0:	d918      	bls.n	80005d4 <LED_Update+0x218>
					blinkCount = 0;
 80005a2:	4b0f      	ldr	r3, [pc, #60]	@ (80005e0 <LED_Update+0x224>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
					led->lastToggle = now + LED_ERROR_PAUSE;
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	f203 52dc 	addw	r2, r3, #1500	@ 0x5dc
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	609a      	str	r2, [r3, #8]
					HAL_GPIO_WritePin(led->port, led->pin, GPIO_PIN_RESET);
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6818      	ldr	r0, [r3, #0]
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	889b      	ldrh	r3, [r3, #4]
 80005ba:	2200      	movs	r2, #0
 80005bc:	4619      	mov	r1, r3
 80005be:	f002 f8c7 	bl	8002750 <HAL_GPIO_WritePin>
				}
			}
			break;
 80005c2:	e007      	b.n	80005d4 <LED_Update+0x218>
            break;
 80005c4:	bf00      	nop
 80005c6:	e006      	b.n	80005d6 <LED_Update+0x21a>
            break;
 80005c8:	bf00      	nop
 80005ca:	e004      	b.n	80005d6 <LED_Update+0x21a>
			break;
 80005cc:	bf00      	nop
 80005ce:	e002      	b.n	80005d6 <LED_Update+0x21a>
			break;
 80005d0:	bf00      	nop
 80005d2:	e000      	b.n	80005d6 <LED_Update+0x21a>
			break;
 80005d4:	bf00      	nop
    }
}
 80005d6:	bf00      	nop
 80005d8:	3710      	adds	r7, #16
 80005da:	46bd      	mov	sp, r7
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	2000010d 	.word	0x2000010d

080005e4 <main>:
static void MX_I2C1_Init(void);


// ======================= Main Entry =======================
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b082      	sub	sp, #8
 80005e8:	af00      	add	r7, sp, #0

  // Initialize HAL library:
  // - Flash interface
  // - SysTick
  // - NVIC priority grouping
  HAL_Init();
 80005ea:	f001 fd99 	bl	8002120 <HAL_Init>

  // Enable AFIO clock (needed for remapping & EXTI)
  __HAL_RCC_AFIO_CLK_ENABLE();
 80005ee:	4b21      	ldr	r3, [pc, #132]	@ (8000674 <main+0x90>)
 80005f0:	699b      	ldr	r3, [r3, #24]
 80005f2:	4a20      	ldr	r2, [pc, #128]	@ (8000674 <main+0x90>)
 80005f4:	f043 0301 	orr.w	r3, r3, #1
 80005f8:	6193      	str	r3, [r2, #24]
 80005fa:	4b1e      	ldr	r3, [pc, #120]	@ (8000674 <main+0x90>)
 80005fc:	699b      	ldr	r3, [r3, #24]
 80005fe:	f003 0301 	and.w	r3, r3, #1
 8000602:	603b      	str	r3, [r7, #0]
 8000604:	683b      	ldr	r3, [r7, #0]

  // Disable JTAG but keep SWD
  // Frees PB3, PB4, PA15 for GPIO use
  __HAL_AFIO_REMAP_SWJ_NOJTAG();   // Disable JTAG, keep SWD
 8000606:	4b1c      	ldr	r3, [pc, #112]	@ (8000678 <main+0x94>)
 8000608:	685b      	ldr	r3, [r3, #4]
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000612:	607b      	str	r3, [r7, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	4a16      	ldr	r2, [pc, #88]	@ (8000678 <main+0x94>)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	6053      	str	r3, [r2, #4]

  // Configure system clock to 72 MHz (HSE + PLL)
  SystemClock_Config();
 8000622:	f000 f831 	bl	8000688 <SystemClock_Config>

  MX_GPIO_Init();	// Initialize all GPIO pins
 8000626:	f000 fa1d 	bl	8000a64 <MX_GPIO_Init>
  MX_SPI1_Init();	// Initialize SPI1 (NRF24)
 800062a:	f000 f8a1 	bl	8000770 <MX_SPI1_Init>
  MX_TIM1_Init();	// Initialize TIM1 (PWM Master)
 800062e:	f000 f8d5 	bl	80007dc <MX_TIM1_Init>
  MX_TIM2_Init();	// Initialize TIM2 (PWM Slave)
 8000632:	f000 f97f 	bl	8000934 <MX_TIM2_Init>
  MX_I2C1_Init();	// Initialize I2C1 (OLED)
 8000636:	f000 f86d 	bl	8000714 <MX_I2C1_Init>

  Motor_Init();			// Initialize motor driver (PWM + direction pins)
 800063a:	f000 fac1 	bl	8000bc0 <Motor_Init>
  NRF24_Init();			// Initialize NRF24L01 receiver
 800063e:	f000 fe33 	bl	80012a8 <NRF24_Init>
  General_Init();
 8000642:	f7ff fd83 	bl	800014c <General_Init>
  OLED_Init(&hi2c1);	// Initialize OLED with I2C handle
 8000646:	480d      	ldr	r0, [pc, #52]	@ (800067c <main+0x98>)
 8000648:	f000 ff20 	bl	800148c <OLED_Init>

  // Initialize status LED on PC13
  LED_Init(&statusLED, GPIOC, GPIO_PIN_13);
 800064c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000650:	490b      	ldr	r1, [pc, #44]	@ (8000680 <main+0x9c>)
 8000652:	480c      	ldr	r0, [pc, #48]	@ (8000684 <main+0xa0>)
 8000654:	f7ff fe90 	bl	8000378 <LED_Init>
  statusLED.state = LED_STATE_STEADY;
 8000658:	4b0a      	ldr	r3, [pc, #40]	@ (8000684 <main+0xa0>)
 800065a:	2201      	movs	r2, #1
 800065c:	719a      	strb	r2, [r3, #6]
  {
	  // Main robot logic:
	  // - Read NRF data
	  // - Compute direction & speed
	  // - Drive motors
	  General_Run();
 800065e:	f7ff fd95 	bl	800018c <General_Run>

	  // Update LED state machine
	  LED_Update(&statusLED);
 8000662:	4808      	ldr	r0, [pc, #32]	@ (8000684 <main+0xa0>)
 8000664:	f7ff feaa 	bl	80003bc <LED_Update>

	  // Small delay to reduce CPU load
	  HAL_Delay(10);
 8000668:	200a      	movs	r0, #10
 800066a:	f001 fdbb 	bl	80021e4 <HAL_Delay>
	  General_Run();
 800066e:	bf00      	nop
 8000670:	e7f5      	b.n	800065e <main+0x7a>
 8000672:	bf00      	nop
 8000674:	40021000 	.word	0x40021000
 8000678:	40010000 	.word	0x40010000
 800067c:	20000110 	.word	0x20000110
 8000680:	40011000 	.word	0x40011000
 8000684:	2000024c 	.word	0x2000024c

08000688 <SystemClock_Config>:
}


// ======================= System Clock =======================
void SystemClock_Config(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b090      	sub	sp, #64	@ 0x40
 800068c:	af00      	add	r7, sp, #0
  //RCC | Reset and Clock Control.
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	f107 0318 	add.w	r3, r7, #24
 8000692:	2228      	movs	r2, #40	@ 0x28
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f004 fc7e 	bl	8004f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]

  // Use external crystal (HSE | High speed external clock)
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006aa:	2301      	movs	r3, #1
 80006ac:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b2:	61fb      	str	r3, [r7, #28]

  // HSE divider = 1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	623b      	str	r3, [r7, #32]

  // Enable internal RC (used for safety)
  // Internal RC refers to the HSI (High-Speed Internal) clock source.
  // HSI is an RC oscillator circuit (Resistor-Capacitor)
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Enable PLL
  // PLL stands for Phase-Locked Loop.
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006bc:	2302      	movs	r3, #2
 80006be:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;	// PLL source = HSE
 80006c0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;			// PLL multiplier = 9 → 8MHz × 9 = 72MHz
 80006c6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80006ca:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006cc:	f107 0318 	add.w	r3, r7, #24
 80006d0:	4618      	mov	r0, r3
 80006d2:	f002 fe41 	bl	8003358 <HAL_RCC_OscConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80006dc:	f000 fa6a 	bl	8000bb4 <Error_Handler>
  }

  // Configure AHB, APB1, APB2 clocks
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	230f      	movs	r3, #15
 80006e2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;

  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e4:	2302      	movs	r3, #2
 80006e6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80006f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f2:	2300      	movs	r3, #0
 80006f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f6:	1d3b      	adds	r3, r7, #4
 80006f8:	2102      	movs	r1, #2
 80006fa:	4618      	mov	r0, r3
 80006fc:	f003 f8ae 	bl	800385c <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000706:	f000 fa55 	bl	8000bb4 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3740      	adds	r7, #64	@ 0x40
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
	...

08000714 <MX_I2C1_Init>:


// ======================= I2C1 Init (OLED) =======================
static void MX_I2C1_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000718:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <MX_I2C1_Init+0x50>)
 800071a:	4a13      	ldr	r2, [pc, #76]	@ (8000768 <MX_I2C1_Init+0x54>)
 800071c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;		// Fast mode I2C (400kHz)
 800071e:	4b11      	ldr	r3, [pc, #68]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000720:	4a12      	ldr	r2, [pc, #72]	@ (800076c <MX_I2C1_Init+0x58>)
 8000722:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000724:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_I2C1_Init+0x50>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000730:	4b0c      	ldr	r3, [pc, #48]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000732:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000736:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000738:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <MX_I2C1_Init+0x50>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800073e:	4b09      	ldr	r3, [pc, #36]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000740:	2200      	movs	r2, #0
 8000742:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000744:	4b07      	ldr	r3, [pc, #28]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000746:	2200      	movs	r2, #0
 8000748:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800074a:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <MX_I2C1_Init+0x50>)
 800074c:	2200      	movs	r2, #0
 800074e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000750:	4804      	ldr	r0, [pc, #16]	@ (8000764 <MX_I2C1_Init+0x50>)
 8000752:	f002 f837 	bl	80027c4 <HAL_I2C_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800075c:	f000 fa2a 	bl	8000bb4 <Error_Handler>
  }
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	20000110 	.word	0x20000110
 8000768:	40005400 	.word	0x40005400
 800076c:	00061a80 	.word	0x00061a80

08000770 <MX_SPI1_Init>:


// ======================= SPI1 Init (NRF24) ======================
static void MX_SPI1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000774:	4b17      	ldr	r3, [pc, #92]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000776:	4a18      	ldr	r2, [pc, #96]	@ (80007d8 <MX_SPI1_Init+0x68>)
 8000778:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;			// SPI master mode
 800077a:	4b16      	ldr	r3, [pc, #88]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800077c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000780:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;	// Full duplex
 8000782:	4b14      	ldr	r3, [pc, #80]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;		// 8-bit data
 8000788:	4b12      	ldr	r3, [pc, #72]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]

  // SPI mode 0 (CPOL=0, CPHA=0)
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800078e:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000794:	4b0f      	ldr	r3, [pc, #60]	@ (80007d4 <MX_SPI1_Init+0x64>)
 8000796:	2200      	movs	r2, #0
 8000798:	615a      	str	r2, [r3, #20]

  hspi1.Init.NSS = SPI_NSS_SOFT;								// Software NSS control
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_SPI1_Init+0x64>)
 800079c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80007a0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;		// SPI clock = PCLK / 16
 80007a2:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007a4:	2218      	movs	r2, #24
 80007a6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007a8:	4b0a      	ldr	r3, [pc, #40]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007ae:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007b4:	4b07      	ldr	r3, [pc, #28]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007ba:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007bc:	220a      	movs	r2, #10
 80007be:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007c0:	4804      	ldr	r0, [pc, #16]	@ (80007d4 <MX_SPI1_Init+0x64>)
 80007c2:	f003 f9c5 	bl	8003b50 <HAL_SPI_Init>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007cc:	f000 f9f2 	bl	8000bb4 <Error_Handler>
  }
}
 80007d0:	bf00      	nop
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	20000164 	.word	0x20000164
 80007d8:	40013000 	.word	0x40013000

080007dc <MX_TIM1_Init>:
// ======================= TIM1 Init (PWM Master) =======================
// TIM1 is used as the MASTER PWM timer.
// It generates PWM signals for motors and also provides a TRGO trigger
// that synchronizes TIM2 (slave).
static void MX_TIM1_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b096      	sub	sp, #88	@ 0x58
 80007e0:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007f4:	2200      	movs	r2, #0
 80007f6:	601a      	str	r2, [r3, #0]
 80007f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80007fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]
 8000808:	611a      	str	r2, [r3, #16]
 800080a:	615a      	str	r2, [r3, #20]
 800080c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2220      	movs	r2, #32
 8000812:	2100      	movs	r1, #0
 8000814:	4618      	mov	r0, r3
 8000816:	f004 fbbf 	bl	8004f98 <memset>

  htim1.Instance = TIM1;
 800081a:	4b44      	ldr	r3, [pc, #272]	@ (800092c <MX_TIM1_Init+0x150>)
 800081c:	4a44      	ldr	r2, [pc, #272]	@ (8000930 <MX_TIM1_Init+0x154>)
 800081e:	601a      	str	r2, [r3, #0]

  // Prescaler = 71 → Timer clock = 72 MHz / (71 + 1) = 1 MHz
  htim1.Init.Prescaler = 71;
 8000820:	4b42      	ldr	r3, [pc, #264]	@ (800092c <MX_TIM1_Init+0x150>)
 8000822:	2247      	movs	r2, #71	@ 0x47
 8000824:	605a      	str	r2, [r3, #4]

  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000826:	4b41      	ldr	r3, [pc, #260]	@ (800092c <MX_TIM1_Init+0x150>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]

  // Auto-reload value → PWM period = 1000 ticks
  // PWM frequency = 1 MHz / 1000 = 1 kHz
  htim1.Init.Period = 999;
 800082c:	4b3f      	ldr	r3, [pc, #252]	@ (800092c <MX_TIM1_Init+0x150>)
 800082e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000832:	60da      	str	r2, [r3, #12]

  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000834:	4b3d      	ldr	r3, [pc, #244]	@ (800092c <MX_TIM1_Init+0x150>)
 8000836:	2200      	movs	r2, #0
 8000838:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800083a:	4b3c      	ldr	r3, [pc, #240]	@ (800092c <MX_TIM1_Init+0x150>)
 800083c:	2200      	movs	r2, #0
 800083e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000840:	4b3a      	ldr	r3, [pc, #232]	@ (800092c <MX_TIM1_Init+0x150>)
 8000842:	2280      	movs	r2, #128	@ 0x80
 8000844:	619a      	str	r2, [r3, #24]

  // Initialize base timer
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000846:	4839      	ldr	r0, [pc, #228]	@ (800092c <MX_TIM1_Init+0x150>)
 8000848:	f003 fc69 	bl	800411e <HAL_TIM_Base_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000852:	f000 f9af 	bl	8000bb4 <Error_Handler>
  }

  // Use internal clock (no external trigger)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800085a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800085c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000860:	4619      	mov	r1, r3
 8000862:	4832      	ldr	r0, [pc, #200]	@ (800092c <MX_TIM1_Init+0x150>)
 8000864:	f003 fe66 	bl	8004534 <HAL_TIM_ConfigClockSource>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800086e:	f000 f9a1 	bl	8000bb4 <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000872:	482e      	ldr	r0, [pc, #184]	@ (800092c <MX_TIM1_Init+0x150>)
 8000874:	f003 fca2 	bl	80041bc <HAL_TIM_PWM_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800087e:	f000 f999 	bl	8000bb4 <Error_Handler>
  }

  // Configure TIM1 as MASTER:
  // TRGO = Update event → triggers slave timer (TIM2)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000882:	2320      	movs	r3, #32
 8000884:	643b      	str	r3, [r7, #64]	@ 0x40

  // Enable master-slave mode
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000886:	2380      	movs	r3, #128	@ 0x80
 8000888:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800088a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800088e:	4619      	mov	r1, r3
 8000890:	4826      	ldr	r0, [pc, #152]	@ (800092c <MX_TIM1_Init+0x150>)
 8000892:	f004 fa9b 	bl	8004dcc <HAL_TIMEx_MasterConfigSynchronization>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800089c:	f000 f98a 	bl	8000bb4 <Error_Handler>
  }

  // ---------------- PWM Channel Configuration ----------------
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80008a0:	2360      	movs	r3, #96	@ 0x60
 80008a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008ac:	2300      	movs	r3, #0
 80008ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008b0:	2300      	movs	r3, #0
 80008b2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008b4:	2300      	movs	r3, #0
 80008b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008b8:	2300      	movs	r3, #0
 80008ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80008bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008c0:	2208      	movs	r2, #8
 80008c2:	4619      	mov	r1, r3
 80008c4:	4819      	ldr	r0, [pc, #100]	@ (800092c <MX_TIM1_Init+0x150>)
 80008c6:	f003 fd73 	bl	80043b0 <HAL_TIM_PWM_ConfigChannel>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80008d0:	f000 f970 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80008d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008d8:	220c      	movs	r2, #12
 80008da:	4619      	mov	r1, r3
 80008dc:	4813      	ldr	r0, [pc, #76]	@ (800092c <MX_TIM1_Init+0x150>)
 80008de:	f003 fd67 	bl	80043b0 <HAL_TIM_PWM_ConfigChannel>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80008e8:	f000 f964 	bl	8000bb4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008ec:	2300      	movs	r3, #0
 80008ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008f4:	2300      	movs	r3, #0
 80008f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008f8:	2300      	movs	r3, #0
 80008fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000900:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000904:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800090a:	1d3b      	adds	r3, r7, #4
 800090c:	4619      	mov	r1, r3
 800090e:	4807      	ldr	r0, [pc, #28]	@ (800092c <MX_TIM1_Init+0x150>)
 8000910:	f004 faba 	bl	8004e88 <HAL_TIMEx_ConfigBreakDeadTime>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d001      	beq.n	800091e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800091a:	f000 f94b 	bl	8000bb4 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800091e:	4803      	ldr	r0, [pc, #12]	@ (800092c <MX_TIM1_Init+0x150>)
 8000920:	f000 ff12 	bl	8001748 <HAL_TIM_MspPostInit>

}
 8000924:	bf00      	nop
 8000926:	3758      	adds	r7, #88	@ 0x58
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	200001bc 	.word	0x200001bc
 8000930:	40012c00 	.word	0x40012c00

08000934 <MX_TIM2_Init>:

// ======================= TIM2 Init (PWM Slave) =======================
// TIM2 is synchronized to TIM1 using internal trigger (ITR0).
// It resets its counter whenever TIM1 updates, keeping both PWMs aligned.
static void MX_TIM2_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b092      	sub	sp, #72	@ 0x48
 8000938:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800093a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]
 8000946:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000948:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000958:	f107 031c 	add.w	r3, r7, #28
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000962:	463b      	mov	r3, r7
 8000964:	2200      	movs	r2, #0
 8000966:	601a      	str	r2, [r3, #0]
 8000968:	605a      	str	r2, [r3, #4]
 800096a:	609a      	str	r2, [r3, #8]
 800096c:	60da      	str	r2, [r3, #12]
 800096e:	611a      	str	r2, [r3, #16]
 8000970:	615a      	str	r2, [r3, #20]
 8000972:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8000974:	4b3a      	ldr	r3, [pc, #232]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000976:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800097a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 800097c:	4b38      	ldr	r3, [pc, #224]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 800097e:	2247      	movs	r2, #71	@ 0x47
 8000980:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000982:	4b37      	ldr	r3, [pc, #220]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000988:	4b35      	ldr	r3, [pc, #212]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 800098a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800098e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000990:	4b33      	ldr	r3, [pc, #204]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000996:	4b32      	ldr	r3, [pc, #200]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000998:	2280      	movs	r2, #128	@ 0x80
 800099a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800099c:	4830      	ldr	r0, [pc, #192]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 800099e:	f003 fbbe 	bl	800411e <HAL_TIM_Base_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80009a8:	f000 f904 	bl	8000bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009b2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80009b6:	4619      	mov	r1, r3
 80009b8:	4829      	ldr	r0, [pc, #164]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 80009ba:	f003 fdbb 	bl	8004534 <HAL_TIM_ConfigClockSource>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80009c4:	f000 f8f6 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80009c8:	4825      	ldr	r0, [pc, #148]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 80009ca:	f003 fbf7 	bl	80041bc <HAL_TIM_PWM_Init>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d001      	beq.n	80009d8 <MX_TIM2_Init+0xa4>
  {
    Error_Handler();
 80009d4:	f000 f8ee 	bl	8000bb4 <Error_Handler>
  }

  // ---------------- Slave Mode Configuration ----------------
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80009d8:	2304      	movs	r3, #4
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80009e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e4:	4619      	mov	r1, r3
 80009e6:	481e      	ldr	r0, [pc, #120]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 80009e8:	f003 fe6b 	bl	80046c2 <HAL_TIM_SlaveConfigSynchro>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 80009f2:	f000 f8df 	bl	8000bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009fa:	2300      	movs	r3, #0
 80009fc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	4816      	ldr	r0, [pc, #88]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000a06:	f004 f9e1 	bl	8004dcc <HAL_TIMEx_MasterConfigSynchronization>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_TIM2_Init+0xe0>
  {
    Error_Handler();
 8000a10:	f000 f8d0 	bl	8000bb4 <Error_Handler>
  }

  // ---------------- PWM Channels ----------------
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a14:	2360      	movs	r3, #96	@ 0x60
 8000a16:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a20:	2300      	movs	r3, #0
 8000a22:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a24:	463b      	mov	r3, r7
 8000a26:	2200      	movs	r2, #0
 8000a28:	4619      	mov	r1, r3
 8000a2a:	480d      	ldr	r0, [pc, #52]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000a2c:	f003 fcc0 	bl	80043b0 <HAL_TIM_PWM_ConfigChannel>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8000a36:	f000 f8bd 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a3a:	463b      	mov	r3, r7
 8000a3c:	2204      	movs	r2, #4
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4807      	ldr	r0, [pc, #28]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000a42:	f003 fcb5 	bl	80043b0 <HAL_TIM_PWM_ConfigChannel>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8000a4c:	f000 f8b2 	bl	8000bb4 <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8000a50:	4803      	ldr	r0, [pc, #12]	@ (8000a60 <MX_TIM2_Init+0x12c>)
 8000a52:	f000 fe79 	bl	8001748 <HAL_TIM_MspPostInit>

}
 8000a56:	bf00      	nop
 8000a58:	3748      	adds	r7, #72	@ 0x48
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000204 	.word	0x20000204

08000a64 <MX_GPIO_Init>:


// ======================= GPIO + EXTI + PWM Pins =======================
static void MX_GPIO_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b088      	sub	sp, #32
 8000a68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6a:	f107 0310 	add.w	r3, r7, #16
 8000a6e:	2200      	movs	r2, #0
 8000a70:	601a      	str	r2, [r3, #0]
 8000a72:	605a      	str	r2, [r3, #4]
 8000a74:	609a      	str	r2, [r3, #8]
 8000a76:	60da      	str	r2, [r3, #12]

  // GPIO Ports Clock Enable
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a78:	4b49      	ldr	r3, [pc, #292]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	4a48      	ldr	r2, [pc, #288]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a7e:	f043 0310 	orr.w	r3, r3, #16
 8000a82:	6193      	str	r3, [r2, #24]
 8000a84:	4b46      	ldr	r3, [pc, #280]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	f003 0310 	and.w	r3, r3, #16
 8000a8c:	60fb      	str	r3, [r7, #12]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a90:	4b43      	ldr	r3, [pc, #268]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	4a42      	ldr	r2, [pc, #264]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a96:	f043 0320 	orr.w	r3, r3, #32
 8000a9a:	6193      	str	r3, [r2, #24]
 8000a9c:	4b40      	ldr	r3, [pc, #256]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000a9e:	699b      	ldr	r3, [r3, #24]
 8000aa0:	f003 0320 	and.w	r3, r3, #32
 8000aa4:	60bb      	str	r3, [r7, #8]
 8000aa6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa8:	4b3d      	ldr	r3, [pc, #244]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a3c      	ldr	r2, [pc, #240]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000aae:	f043 0304 	orr.w	r3, r3, #4
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b3a      	ldr	r3, [pc, #232]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f003 0304 	and.w	r3, r3, #4
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac0:	4b37      	ldr	r3, [pc, #220]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a36      	ldr	r2, [pc, #216]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000ac6:	f043 0308 	orr.w	r3, r3, #8
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b34      	ldr	r3, [pc, #208]	@ (8000ba0 <MX_GPIO_Init+0x13c>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0308 	and.w	r3, r3, #8
 8000ad4:	603b      	str	r3, [r7, #0]
 8000ad6:	683b      	ldr	r3, [r7, #0]

  // Set initial output level for PC13 (LED OFF)
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ade:	4831      	ldr	r0, [pc, #196]	@ (8000ba4 <MX_GPIO_Init+0x140>)
 8000ae0:	f001 fe36 	bl	8002750 <HAL_GPIO_WritePin>

  // Set initial output level for PA3, PA4
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2118      	movs	r1, #24
 8000ae8:	482f      	ldr	r0, [pc, #188]	@ (8000ba8 <MX_GPIO_Init+0x144>)
 8000aea:	f001 fe31 	bl	8002750 <HAL_GPIO_WritePin>

  // Set initial output level for motor direction pins
  HAL_GPIO_WritePin(GPIOB, IN1_Left_Pin|IN2_Left_Pin|IN3_Left_Pin|IN4_Left_Pin
 8000aee:	2200      	movs	r2, #0
 8000af0:	f64f 4103 	movw	r1, #64515	@ 0xfc03
 8000af4:	482d      	ldr	r0, [pc, #180]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000af6:	f001 fe2b 	bl	8002750 <HAL_GPIO_WritePin>
                          |IN1_Right_Pin|IN2_Right_Pin|IN3_Right_Pin|IN4_Right_Pin, GPIO_PIN_RESET);

  // PC13 → Status LED output
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000afa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000afe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	4619      	mov	r1, r3
 8000b12:	4824      	ldr	r0, [pc, #144]	@ (8000ba4 <MX_GPIO_Init+0x140>)
 8000b14:	f001 fc98 	bl	8002448 <HAL_GPIO_Init>

  // PA3, PA4 → NRF pins (CSN, CE)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000b18:	2318      	movs	r3, #24
 8000b1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b20:	2300      	movs	r3, #0
 8000b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	2302      	movs	r3, #2
 8000b26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	f107 0310 	add.w	r3, r7, #16
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	481e      	ldr	r0, [pc, #120]	@ (8000ba8 <MX_GPIO_Init+0x144>)
 8000b30:	f001 fc8a 	bl	8002448 <HAL_GPIO_Init>

  /*Motor direction control pins : IN1_Left_Pin IN2_Left_Pin IN3_Left_Pin IN4_Left_Pin
                           IN1_Right_Pin IN2_Right_Pin IN3_Right_Pin IN4_Right_Pin */
  GPIO_InitStruct.Pin = IN1_Left_Pin|IN2_Left_Pin|IN3_Left_Pin|IN4_Left_Pin
 8000b34:	f64f 4303 	movw	r3, #64515	@ 0xfc03
 8000b38:	613b      	str	r3, [r7, #16]
                          |IN1_Right_Pin|IN2_Right_Pin|IN3_Right_Pin|IN4_Right_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b42:	2303      	movs	r3, #3
 8000b44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b46:	f107 0310 	add.w	r3, r7, #16
 8000b4a:	4619      	mov	r1, r3
 8000b4c:	4817      	ldr	r0, [pc, #92]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000b4e:	f001 fc7b 	bl	8002448 <HAL_GPIO_Init>

  //---------- NRF24 IRQ pin: PB5 as input with EXTI ----------
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000b52:	2320      	movs	r3, #32
 8000b54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // NRF IRQ active LOW
 8000b56:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <MX_GPIO_Init+0x14c>)
 8000b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;          // required pull-up
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b5e:	f107 0310 	add.w	r3, r7, #16
 8000b62:	4619      	mov	r1, r3
 8000b64:	4811      	ldr	r0, [pc, #68]	@ (8000bac <MX_GPIO_Init+0x148>)
 8000b66:	f001 fc6f 	bl	8002448 <HAL_GPIO_Init>

  //Enable EXTI5 interrupt (EXTI lines 5–9 share one IRQ)
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	2017      	movs	r0, #23
 8000b70:	f001 fc33 	bl	80023da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b74:	2017      	movs	r0, #23
 8000b76:	f001 fc4c 	bl	8002412 <HAL_NVIC_EnableIRQ>

  // ---------------- TIM2 PWM Output Pins ----------------
  // PA0 → TIM2_CH1
  // PA1 → TIM2_CH2
  GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b86:	2303      	movs	r3, #3
 8000b88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8a:	f107 0310 	add.w	r3, r7, #16
 8000b8e:	4619      	mov	r1, r3
 8000b90:	4805      	ldr	r0, [pc, #20]	@ (8000ba8 <MX_GPIO_Init+0x144>)
 8000b92:	f001 fc59 	bl	8002448 <HAL_GPIO_Init>

}
 8000b96:	bf00      	nop
 8000b98:	3720      	adds	r7, #32
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40021000 	.word	0x40021000
 8000ba4:	40011000 	.word	0x40011000
 8000ba8:	40010800 	.word	0x40010800
 8000bac:	40010c00 	.word	0x40010c00
 8000bb0:	10210000 	.word	0x10210000

08000bb4 <Error_Handler>:

void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb8:	b672      	cpsid	i
}
 8000bba:	bf00      	nop
	// Disable all interrupts
  __disable_irq();

  // Stay here forever (debug breakpoint friendly)
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <Error_Handler+0x8>

08000bc0 <Motor_Init>:
};

static const int8_t motorDirSign[4] = {-1, -1, 1, 1};

void Motor_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
    for (int i=0;i<4;i++) {
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	607b      	str	r3, [r7, #4]
 8000bca:	e01c      	b.n	8000c06 <Motor_Init+0x46>
        HAL_TIM_PWM_Start(motors[i].htim, motors[i].Channel);
 8000bcc:	4912      	ldr	r1, [pc, #72]	@ (8000c18 <Motor_Init+0x58>)
 8000bce:	687a      	ldr	r2, [r7, #4]
 8000bd0:	4613      	mov	r3, r2
 8000bd2:	005b      	lsls	r3, r3, #1
 8000bd4:	4413      	add	r3, r2
 8000bd6:	00db      	lsls	r3, r3, #3
 8000bd8:	440b      	add	r3, r1
 8000bda:	3310      	adds	r3, #16
 8000bdc:	6818      	ldr	r0, [r3, #0]
 8000bde:	490e      	ldr	r1, [pc, #56]	@ (8000c18 <Motor_Init+0x58>)
 8000be0:	687a      	ldr	r2, [r7, #4]
 8000be2:	4613      	mov	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	4413      	add	r3, r2
 8000be8:	00db      	lsls	r3, r3, #3
 8000bea:	440b      	add	r3, r1
 8000bec:	3314      	adds	r3, #20
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f003 fb3b 	bl	800426c <HAL_TIM_PWM_Start>
        Motor_Stop((Motor_TypeDef)i);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f000 f932 	bl	8000e64 <Motor_Stop>
    for (int i=0;i<4;i++) {
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	3301      	adds	r3, #1
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	dddf      	ble.n	8000bcc <Motor_Init+0xc>
    }
}
 8000c0c:	bf00      	nop
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000004 	.word	0x20000004

08000c1c <Motor_SetSpeed>:

void Motor_SetSpeed(Motor_TypeDef motor, uint8_t speed)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	460a      	mov	r2, r1
 8000c26:	71fb      	strb	r3, [r7, #7]
 8000c28:	4613      	mov	r3, r2
 8000c2a:	71bb      	strb	r3, [r7, #6]
    if(speed>100) speed=100;
 8000c2c:	79bb      	ldrb	r3, [r7, #6]
 8000c2e:	2b64      	cmp	r3, #100	@ 0x64
 8000c30:	d901      	bls.n	8000c36 <Motor_SetSpeed+0x1a>
 8000c32:	2364      	movs	r3, #100	@ 0x64
 8000c34:	71bb      	strb	r3, [r7, #6]
    uint32_t pulse = (__HAL_TIM_GET_AUTORELOAD(motors[motor].htim)+1)*speed/100;
 8000c36:	79fa      	ldrb	r2, [r7, #7]
 8000c38:	4935      	ldr	r1, [pc, #212]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000c3a:	4613      	mov	r3, r2
 8000c3c:	005b      	lsls	r3, r3, #1
 8000c3e:	4413      	add	r3, r2
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	440b      	add	r3, r1
 8000c44:	3310      	adds	r3, #16
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	79ba      	ldrb	r2, [r7, #6]
 8000c50:	fb02 f303 	mul.w	r3, r2, r3
 8000c54:	4a2f      	ldr	r2, [pc, #188]	@ (8000d14 <Motor_SetSpeed+0xf8>)
 8000c56:	fba2 2303 	umull	r2, r3, r2, r3
 8000c5a:	095b      	lsrs	r3, r3, #5
 8000c5c:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(motors[motor].htim, motors[motor].Channel, pulse);
 8000c5e:	79fa      	ldrb	r2, [r7, #7]
 8000c60:	492b      	ldr	r1, [pc, #172]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000c62:	4613      	mov	r3, r2
 8000c64:	005b      	lsls	r3, r3, #1
 8000c66:	4413      	add	r3, r2
 8000c68:	00db      	lsls	r3, r3, #3
 8000c6a:	440b      	add	r3, r1
 8000c6c:	3314      	adds	r3, #20
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d10c      	bne.n	8000c8e <Motor_SetSpeed+0x72>
 8000c74:	79fa      	ldrb	r2, [r7, #7]
 8000c76:	4926      	ldr	r1, [pc, #152]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000c78:	4613      	mov	r3, r2
 8000c7a:	005b      	lsls	r3, r3, #1
 8000c7c:	4413      	add	r3, r2
 8000c7e:	00db      	lsls	r3, r3, #3
 8000c80:	440b      	add	r3, r1
 8000c82:	3310      	adds	r3, #16
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	68fa      	ldr	r2, [r7, #12]
 8000c8a:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000c8c:	e03b      	b.n	8000d06 <Motor_SetSpeed+0xea>
    __HAL_TIM_SET_COMPARE(motors[motor].htim, motors[motor].Channel, pulse);
 8000c8e:	79fa      	ldrb	r2, [r7, #7]
 8000c90:	491f      	ldr	r1, [pc, #124]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000c92:	4613      	mov	r3, r2
 8000c94:	005b      	lsls	r3, r3, #1
 8000c96:	4413      	add	r3, r2
 8000c98:	00db      	lsls	r3, r3, #3
 8000c9a:	440b      	add	r3, r1
 8000c9c:	3314      	adds	r3, #20
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b04      	cmp	r3, #4
 8000ca2:	d10c      	bne.n	8000cbe <Motor_SetSpeed+0xa2>
 8000ca4:	79fa      	ldrb	r2, [r7, #7]
 8000ca6:	491a      	ldr	r1, [pc, #104]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000ca8:	4613      	mov	r3, r2
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	4413      	add	r3, r2
 8000cae:	00db      	lsls	r3, r3, #3
 8000cb0:	440b      	add	r3, r1
 8000cb2:	3310      	adds	r3, #16
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000cbc:	e023      	b.n	8000d06 <Motor_SetSpeed+0xea>
    __HAL_TIM_SET_COMPARE(motors[motor].htim, motors[motor].Channel, pulse);
 8000cbe:	79fa      	ldrb	r2, [r7, #7]
 8000cc0:	4913      	ldr	r1, [pc, #76]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	005b      	lsls	r3, r3, #1
 8000cc6:	4413      	add	r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	440b      	add	r3, r1
 8000ccc:	3314      	adds	r3, #20
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2b08      	cmp	r3, #8
 8000cd2:	d10c      	bne.n	8000cee <Motor_SetSpeed+0xd2>
 8000cd4:	79fa      	ldrb	r2, [r7, #7]
 8000cd6:	490e      	ldr	r1, [pc, #56]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000cd8:	4613      	mov	r3, r2
 8000cda:	005b      	lsls	r3, r3, #1
 8000cdc:	4413      	add	r3, r2
 8000cde:	00db      	lsls	r3, r3, #3
 8000ce0:	440b      	add	r3, r1
 8000ce2:	3310      	adds	r3, #16
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000cec:	e00b      	b.n	8000d06 <Motor_SetSpeed+0xea>
    __HAL_TIM_SET_COMPARE(motors[motor].htim, motors[motor].Channel, pulse);
 8000cee:	79fa      	ldrb	r2, [r7, #7]
 8000cf0:	4907      	ldr	r1, [pc, #28]	@ (8000d10 <Motor_SetSpeed+0xf4>)
 8000cf2:	4613      	mov	r3, r2
 8000cf4:	005b      	lsls	r3, r3, #1
 8000cf6:	4413      	add	r3, r2
 8000cf8:	00db      	lsls	r3, r3, #3
 8000cfa:	440b      	add	r3, r1
 8000cfc:	3310      	adds	r3, #16
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000d06:	bf00      	nop
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20000004 	.word	0x20000004
 8000d14:	51eb851f 	.word	0x51eb851f

08000d18 <Motor_SetDirection>:

void Motor_SetDirection(Motor_TypeDef motor, Motor_Direction dir)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	4603      	mov	r3, r0
 8000d20:	460a      	mov	r2, r1
 8000d22:	71fb      	strb	r3, [r7, #7]
 8000d24:	4613      	mov	r3, r2
 8000d26:	71bb      	strb	r3, [r7, #6]
    if(dir==MOTOR_STOP) {
 8000d28:	79bb      	ldrb	r3, [r7, #6]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d12b      	bne.n	8000d86 <Motor_SetDirection+0x6e>
        HAL_GPIO_WritePin(motors[motor].IN1_Port,motors[motor].IN1_Pin,GPIO_PIN_RESET);
 8000d2e:	79fa      	ldrb	r2, [r7, #7]
 8000d30:	494a      	ldr	r1, [pc, #296]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000d32:	4613      	mov	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	4413      	add	r3, r2
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	440b      	add	r3, r1
 8000d3c:	6818      	ldr	r0, [r3, #0]
 8000d3e:	79fa      	ldrb	r2, [r7, #7]
 8000d40:	4946      	ldr	r1, [pc, #280]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000d42:	4613      	mov	r3, r2
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	4413      	add	r3, r2
 8000d48:	00db      	lsls	r3, r3, #3
 8000d4a:	440b      	add	r3, r1
 8000d4c:	3304      	adds	r3, #4
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	2200      	movs	r2, #0
 8000d52:	4619      	mov	r1, r3
 8000d54:	f001 fcfc 	bl	8002750 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[motor].IN2_Port,motors[motor].IN2_Pin,GPIO_PIN_RESET);
 8000d58:	79fa      	ldrb	r2, [r7, #7]
 8000d5a:	4940      	ldr	r1, [pc, #256]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000d5c:	4613      	mov	r3, r2
 8000d5e:	005b      	lsls	r3, r3, #1
 8000d60:	4413      	add	r3, r2
 8000d62:	00db      	lsls	r3, r3, #3
 8000d64:	440b      	add	r3, r1
 8000d66:	3308      	adds	r3, #8
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	79fa      	ldrb	r2, [r7, #7]
 8000d6c:	493b      	ldr	r1, [pc, #236]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000d6e:	4613      	mov	r3, r2
 8000d70:	005b      	lsls	r3, r3, #1
 8000d72:	4413      	add	r3, r2
 8000d74:	00db      	lsls	r3, r3, #3
 8000d76:	440b      	add	r3, r1
 8000d78:	330c      	adds	r3, #12
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	4619      	mov	r1, r3
 8000d80:	f001 fce6 	bl	8002750 <HAL_GPIO_WritePin>
        return;
 8000d84:	e067      	b.n	8000e56 <Motor_SetDirection+0x13e>
    }

    Motor_Direction realDir = dir;
 8000d86:	79bb      	ldrb	r3, [r7, #6]
 8000d88:	73fb      	strb	r3, [r7, #15]
    if(motorDirSign[motor]<0)
 8000d8a:	79fb      	ldrb	r3, [r7, #7]
 8000d8c:	4a34      	ldr	r2, [pc, #208]	@ (8000e60 <Motor_SetDirection+0x148>)
 8000d8e:	56d3      	ldrsb	r3, [r2, r3]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	da06      	bge.n	8000da2 <Motor_SetDirection+0x8a>
        realDir = (dir==MOTOR_FORWARD)?MOTOR_BACKWARD:MOTOR_FORWARD;
 8000d94:	79bb      	ldrb	r3, [r7, #6]
 8000d96:	2b01      	cmp	r3, #1
 8000d98:	d101      	bne.n	8000d9e <Motor_SetDirection+0x86>
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	e000      	b.n	8000da0 <Motor_SetDirection+0x88>
 8000d9e:	2301      	movs	r3, #1
 8000da0:	73fb      	strb	r3, [r7, #15]

    if(realDir==MOTOR_FORWARD) {
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d12b      	bne.n	8000e00 <Motor_SetDirection+0xe8>
        HAL_GPIO_WritePin(motors[motor].IN1_Port,motors[motor].IN1_Pin,GPIO_PIN_SET);
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	492c      	ldr	r1, [pc, #176]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000dac:	4613      	mov	r3, r2
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	4413      	add	r3, r2
 8000db2:	00db      	lsls	r3, r3, #3
 8000db4:	440b      	add	r3, r1
 8000db6:	6818      	ldr	r0, [r3, #0]
 8000db8:	79fa      	ldrb	r2, [r7, #7]
 8000dba:	4928      	ldr	r1, [pc, #160]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000dbc:	4613      	mov	r3, r2
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	4413      	add	r3, r2
 8000dc2:	00db      	lsls	r3, r3, #3
 8000dc4:	440b      	add	r3, r1
 8000dc6:	3304      	adds	r3, #4
 8000dc8:	881b      	ldrh	r3, [r3, #0]
 8000dca:	2201      	movs	r2, #1
 8000dcc:	4619      	mov	r1, r3
 8000dce:	f001 fcbf 	bl	8002750 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[motor].IN2_Port,motors[motor].IN2_Pin,GPIO_PIN_RESET);
 8000dd2:	79fa      	ldrb	r2, [r7, #7]
 8000dd4:	4921      	ldr	r1, [pc, #132]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000dd6:	4613      	mov	r3, r2
 8000dd8:	005b      	lsls	r3, r3, #1
 8000dda:	4413      	add	r3, r2
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	440b      	add	r3, r1
 8000de0:	3308      	adds	r3, #8
 8000de2:	6818      	ldr	r0, [r3, #0]
 8000de4:	79fa      	ldrb	r2, [r7, #7]
 8000de6:	491d      	ldr	r1, [pc, #116]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	00db      	lsls	r3, r3, #3
 8000df0:	440b      	add	r3, r1
 8000df2:	330c      	adds	r3, #12
 8000df4:	881b      	ldrh	r3, [r3, #0]
 8000df6:	2200      	movs	r2, #0
 8000df8:	4619      	mov	r1, r3
 8000dfa:	f001 fca9 	bl	8002750 <HAL_GPIO_WritePin>
 8000dfe:	e02a      	b.n	8000e56 <Motor_SetDirection+0x13e>
    } else {
        HAL_GPIO_WritePin(motors[motor].IN1_Port,motors[motor].IN1_Pin,GPIO_PIN_RESET);
 8000e00:	79fa      	ldrb	r2, [r7, #7]
 8000e02:	4916      	ldr	r1, [pc, #88]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000e04:	4613      	mov	r3, r2
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	4413      	add	r3, r2
 8000e0a:	00db      	lsls	r3, r3, #3
 8000e0c:	440b      	add	r3, r1
 8000e0e:	6818      	ldr	r0, [r3, #0]
 8000e10:	79fa      	ldrb	r2, [r7, #7]
 8000e12:	4912      	ldr	r1, [pc, #72]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000e14:	4613      	mov	r3, r2
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	4413      	add	r3, r2
 8000e1a:	00db      	lsls	r3, r3, #3
 8000e1c:	440b      	add	r3, r1
 8000e1e:	3304      	adds	r3, #4
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	2200      	movs	r2, #0
 8000e24:	4619      	mov	r1, r3
 8000e26:	f001 fc93 	bl	8002750 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(motors[motor].IN2_Port,motors[motor].IN2_Pin,GPIO_PIN_SET);
 8000e2a:	79fa      	ldrb	r2, [r7, #7]
 8000e2c:	490b      	ldr	r1, [pc, #44]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000e2e:	4613      	mov	r3, r2
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	4413      	add	r3, r2
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	440b      	add	r3, r1
 8000e38:	3308      	adds	r3, #8
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	79fa      	ldrb	r2, [r7, #7]
 8000e3e:	4907      	ldr	r1, [pc, #28]	@ (8000e5c <Motor_SetDirection+0x144>)
 8000e40:	4613      	mov	r3, r2
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	4413      	add	r3, r2
 8000e46:	00db      	lsls	r3, r3, #3
 8000e48:	440b      	add	r3, r1
 8000e4a:	330c      	adds	r3, #12
 8000e4c:	881b      	ldrh	r3, [r3, #0]
 8000e4e:	2201      	movs	r2, #1
 8000e50:	4619      	mov	r1, r3
 8000e52:	f001 fc7d 	bl	8002750 <HAL_GPIO_WritePin>
    }
}
 8000e56:	3710      	adds	r7, #16
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000004 	.word	0x20000004
 8000e60:	0800593c 	.word	0x0800593c

08000e64 <Motor_Stop>:

void Motor_Stop(Motor_TypeDef motor)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	71fb      	strb	r3, [r7, #7]
    Motor_SetDirection(motor,MOTOR_STOP);
 8000e6e:	79fb      	ldrb	r3, [r7, #7]
 8000e70:	2100      	movs	r1, #0
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ff50 	bl	8000d18 <Motor_SetDirection>
    __HAL_TIM_SET_COMPARE(motors[motor].htim,motors[motor].Channel,0);
 8000e78:	79fa      	ldrb	r2, [r7, #7]
 8000e7a:	492b      	ldr	r1, [pc, #172]	@ (8000f28 <Motor_Stop+0xc4>)
 8000e7c:	4613      	mov	r3, r2
 8000e7e:	005b      	lsls	r3, r3, #1
 8000e80:	4413      	add	r3, r2
 8000e82:	00db      	lsls	r3, r3, #3
 8000e84:	440b      	add	r3, r1
 8000e86:	3314      	adds	r3, #20
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d10c      	bne.n	8000ea8 <Motor_Stop+0x44>
 8000e8e:	79fa      	ldrb	r2, [r7, #7]
 8000e90:	4925      	ldr	r1, [pc, #148]	@ (8000f28 <Motor_Stop+0xc4>)
 8000e92:	4613      	mov	r3, r2
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	4413      	add	r3, r2
 8000e98:	00db      	lsls	r3, r3, #3
 8000e9a:	440b      	add	r3, r1
 8000e9c:	3310      	adds	r3, #16
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000ea6:	e03b      	b.n	8000f20 <Motor_Stop+0xbc>
    __HAL_TIM_SET_COMPARE(motors[motor].htim,motors[motor].Channel,0);
 8000ea8:	79fa      	ldrb	r2, [r7, #7]
 8000eaa:	491f      	ldr	r1, [pc, #124]	@ (8000f28 <Motor_Stop+0xc4>)
 8000eac:	4613      	mov	r3, r2
 8000eae:	005b      	lsls	r3, r3, #1
 8000eb0:	4413      	add	r3, r2
 8000eb2:	00db      	lsls	r3, r3, #3
 8000eb4:	440b      	add	r3, r1
 8000eb6:	3314      	adds	r3, #20
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d10c      	bne.n	8000ed8 <Motor_Stop+0x74>
 8000ebe:	79fa      	ldrb	r2, [r7, #7]
 8000ec0:	4919      	ldr	r1, [pc, #100]	@ (8000f28 <Motor_Stop+0xc4>)
 8000ec2:	4613      	mov	r3, r2
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	4413      	add	r3, r2
 8000ec8:	00db      	lsls	r3, r3, #3
 8000eca:	440b      	add	r3, r1
 8000ecc:	3310      	adds	r3, #16
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681a      	ldr	r2, [r3, #0]
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000ed6:	e023      	b.n	8000f20 <Motor_Stop+0xbc>
    __HAL_TIM_SET_COMPARE(motors[motor].htim,motors[motor].Channel,0);
 8000ed8:	79fa      	ldrb	r2, [r7, #7]
 8000eda:	4913      	ldr	r1, [pc, #76]	@ (8000f28 <Motor_Stop+0xc4>)
 8000edc:	4613      	mov	r3, r2
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	4413      	add	r3, r2
 8000ee2:	00db      	lsls	r3, r3, #3
 8000ee4:	440b      	add	r3, r1
 8000ee6:	3314      	adds	r3, #20
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	2b08      	cmp	r3, #8
 8000eec:	d10c      	bne.n	8000f08 <Motor_Stop+0xa4>
 8000eee:	79fa      	ldrb	r2, [r7, #7]
 8000ef0:	490d      	ldr	r1, [pc, #52]	@ (8000f28 <Motor_Stop+0xc4>)
 8000ef2:	4613      	mov	r3, r2
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	4413      	add	r3, r2
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	440b      	add	r3, r1
 8000efc:	3310      	adds	r3, #16
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	2300      	movs	r3, #0
 8000f04:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000f06:	e00b      	b.n	8000f20 <Motor_Stop+0xbc>
    __HAL_TIM_SET_COMPARE(motors[motor].htim,motors[motor].Channel,0);
 8000f08:	79fa      	ldrb	r2, [r7, #7]
 8000f0a:	4907      	ldr	r1, [pc, #28]	@ (8000f28 <Motor_Stop+0xc4>)
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	005b      	lsls	r3, r3, #1
 8000f10:	4413      	add	r3, r2
 8000f12:	00db      	lsls	r3, r3, #3
 8000f14:	440b      	add	r3, r1
 8000f16:	3310      	adds	r3, #16
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000f20:	bf00      	nop
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000004 	.word	0x20000004

08000f2c <Motor_RunDirection>:

// Move robot by angle (8 directions)
void Motor_RunDirection(int16_t angle, uint8_t speed)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	460a      	mov	r2, r1
 8000f36:	80fb      	strh	r3, [r7, #6]
 8000f38:	4613      	mov	r3, r2
 8000f3a:	717b      	strb	r3, [r7, #5]
    switch(angle) {
 8000f3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f40:	f240 123b 	movw	r2, #315	@ 0x13b
 8000f44:	4293      	cmp	r3, r2
 8000f46:	f000 80e6 	beq.w	8001116 <Motor_RunDirection+0x1ea>
 8000f4a:	f5b3 7f9e 	cmp.w	r3, #316	@ 0x13c
 8000f4e:	f280 8105 	bge.w	800115c <Motor_RunDirection+0x230>
 8000f52:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000f56:	f000 80b9 	beq.w	80010cc <Motor_RunDirection+0x1a0>
 8000f5a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000f5e:	f300 80fd 	bgt.w	800115c <Motor_RunDirection+0x230>
 8000f62:	2be1      	cmp	r3, #225	@ 0xe1
 8000f64:	f000 808f 	beq.w	8001086 <Motor_RunDirection+0x15a>
 8000f68:	2be1      	cmp	r3, #225	@ 0xe1
 8000f6a:	f300 80f7 	bgt.w	800115c <Motor_RunDirection+0x230>
 8000f6e:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f70:	f000 8083 	beq.w	800107a <Motor_RunDirection+0x14e>
 8000f74:	2bb4      	cmp	r3, #180	@ 0xb4
 8000f76:	f300 80f1 	bgt.w	800115c <Motor_RunDirection+0x230>
 8000f7a:	2b87      	cmp	r3, #135	@ 0x87
 8000f7c:	d05a      	beq.n	8001034 <Motor_RunDirection+0x108>
 8000f7e:	2b87      	cmp	r3, #135	@ 0x87
 8000f80:	f300 80ec 	bgt.w	800115c <Motor_RunDirection+0x230>
 8000f84:	2b5a      	cmp	r3, #90	@ 0x5a
 8000f86:	d030      	beq.n	8000fea <Motor_RunDirection+0xbe>
 8000f88:	2b5a      	cmp	r3, #90	@ 0x5a
 8000f8a:	f300 80e7 	bgt.w	800115c <Motor_RunDirection+0x230>
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d002      	beq.n	8000f98 <Motor_RunDirection+0x6c>
 8000f92:	2b2d      	cmp	r3, #45	@ 0x2d
 8000f94:	d006      	beq.n	8000fa4 <Motor_RunDirection+0x78>
 8000f96:	e0e1      	b.n	800115c <Motor_RunDirection+0x230>
        case 0:     Motor_MoveAll(MOTOR_FORWARD,speed); break;
 8000f98:	797b      	ldrb	r3, [r7, #5]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	f000 f8e6 	bl	800116e <Motor_MoveAll>
 8000fa2:	e0e0      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 45:    Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_FORWARD);
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f7ff feb6 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_STOP);
 8000fac:	2100      	movs	r1, #0
 8000fae:	2001      	movs	r0, #1
 8000fb0:	f7ff feb2 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_STOP);
 8000fb4:	2100      	movs	r1, #0
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	f7ff feae 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_FORWARD);
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	2003      	movs	r0, #3
 8000fc0:	f7ff feaa 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,speed);
 8000fc4:	797b      	ldrb	r3, [r7, #5]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	2000      	movs	r0, #0
 8000fca:	f7ff fe27 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,speed);
 8000fce:	797b      	ldrb	r3, [r7, #5]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	2003      	movs	r0, #3
 8000fd4:	f7ff fe22 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,0);
 8000fd8:	2100      	movs	r1, #0
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f7ff fe1e 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,0);
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	2002      	movs	r0, #2
 8000fe4:	f7ff fe1a 	bl	8000c1c <Motor_SetSpeed>
                    break;
 8000fe8:	e0bd      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 90:    Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_FORWARD);
 8000fea:	2101      	movs	r1, #1
 8000fec:	2000      	movs	r0, #0
 8000fee:	f7ff fe93 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_BACKWARD);
 8000ff2:	2102      	movs	r1, #2
 8000ff4:	2001      	movs	r0, #1
 8000ff6:	f7ff fe8f 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_BACKWARD);
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	2002      	movs	r0, #2
 8000ffe:	f7ff fe8b 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_FORWARD);
 8001002:	2101      	movs	r1, #1
 8001004:	2003      	movs	r0, #3
 8001006:	f7ff fe87 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,speed);
 800100a:	797b      	ldrb	r3, [r7, #5]
 800100c:	4619      	mov	r1, r3
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff fe04 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,speed);
 8001014:	797b      	ldrb	r3, [r7, #5]
 8001016:	4619      	mov	r1, r3
 8001018:	2001      	movs	r0, #1
 800101a:	f7ff fdff 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,speed);
 800101e:	797b      	ldrb	r3, [r7, #5]
 8001020:	4619      	mov	r1, r3
 8001022:	2002      	movs	r0, #2
 8001024:	f7ff fdfa 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,speed);
 8001028:	797b      	ldrb	r3, [r7, #5]
 800102a:	4619      	mov	r1, r3
 800102c:	2003      	movs	r0, #3
 800102e:	f7ff fdf5 	bl	8000c1c <Motor_SetSpeed>
                    break;
 8001032:	e098      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 135:   Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_STOP);
 8001034:	2100      	movs	r1, #0
 8001036:	2000      	movs	r0, #0
 8001038:	f7ff fe6e 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_BACKWARD);
 800103c:	2102      	movs	r1, #2
 800103e:	2001      	movs	r0, #1
 8001040:	f7ff fe6a 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_BACKWARD);
 8001044:	2102      	movs	r1, #2
 8001046:	2002      	movs	r0, #2
 8001048:	f7ff fe66 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_STOP);
 800104c:	2100      	movs	r1, #0
 800104e:	2003      	movs	r0, #3
 8001050:	f7ff fe62 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,speed);
 8001054:	797b      	ldrb	r3, [r7, #5]
 8001056:	4619      	mov	r1, r3
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff fddf 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,speed);
 800105e:	797b      	ldrb	r3, [r7, #5]
 8001060:	4619      	mov	r1, r3
 8001062:	2002      	movs	r0, #2
 8001064:	f7ff fdda 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,0);
 8001068:	2100      	movs	r1, #0
 800106a:	2000      	movs	r0, #0
 800106c:	f7ff fdd6 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,0);
 8001070:	2100      	movs	r1, #0
 8001072:	2003      	movs	r0, #3
 8001074:	f7ff fdd2 	bl	8000c1c <Motor_SetSpeed>
                    break;
 8001078:	e075      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 180:   Motor_MoveAll(MOTOR_BACKWARD,speed); break;
 800107a:	797b      	ldrb	r3, [r7, #5]
 800107c:	4619      	mov	r1, r3
 800107e:	2002      	movs	r0, #2
 8001080:	f000 f875 	bl	800116e <Motor_MoveAll>
 8001084:	e06f      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 225:   Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_BACKWARD);
 8001086:	2102      	movs	r1, #2
 8001088:	2000      	movs	r0, #0
 800108a:	f7ff fe45 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_STOP);
 800108e:	2100      	movs	r1, #0
 8001090:	2001      	movs	r0, #1
 8001092:	f7ff fe41 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_STOP);
 8001096:	2100      	movs	r1, #0
 8001098:	2002      	movs	r0, #2
 800109a:	f7ff fe3d 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_BACKWARD);
 800109e:	2102      	movs	r1, #2
 80010a0:	2003      	movs	r0, #3
 80010a2:	f7ff fe39 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,speed);
 80010a6:	797b      	ldrb	r3, [r7, #5]
 80010a8:	4619      	mov	r1, r3
 80010aa:	2000      	movs	r0, #0
 80010ac:	f7ff fdb6 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,speed);
 80010b0:	797b      	ldrb	r3, [r7, #5]
 80010b2:	4619      	mov	r1, r3
 80010b4:	2003      	movs	r0, #3
 80010b6:	f7ff fdb1 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,0);
 80010ba:	2100      	movs	r1, #0
 80010bc:	2001      	movs	r0, #1
 80010be:	f7ff fdad 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,0);
 80010c2:	2100      	movs	r1, #0
 80010c4:	2002      	movs	r0, #2
 80010c6:	f7ff fda9 	bl	8000c1c <Motor_SetSpeed>
                    break;
 80010ca:	e04c      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 270:   Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_BACKWARD);
 80010cc:	2102      	movs	r1, #2
 80010ce:	2000      	movs	r0, #0
 80010d0:	f7ff fe22 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_FORWARD);
 80010d4:	2101      	movs	r1, #1
 80010d6:	2001      	movs	r0, #1
 80010d8:	f7ff fe1e 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_FORWARD);
 80010dc:	2101      	movs	r1, #1
 80010de:	2002      	movs	r0, #2
 80010e0:	f7ff fe1a 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_BACKWARD);
 80010e4:	2102      	movs	r1, #2
 80010e6:	2003      	movs	r0, #3
 80010e8:	f7ff fe16 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,speed);
 80010ec:	797b      	ldrb	r3, [r7, #5]
 80010ee:	4619      	mov	r1, r3
 80010f0:	2000      	movs	r0, #0
 80010f2:	f7ff fd93 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,speed);
 80010f6:	797b      	ldrb	r3, [r7, #5]
 80010f8:	4619      	mov	r1, r3
 80010fa:	2001      	movs	r0, #1
 80010fc:	f7ff fd8e 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,speed);
 8001100:	797b      	ldrb	r3, [r7, #5]
 8001102:	4619      	mov	r1, r3
 8001104:	2002      	movs	r0, #2
 8001106:	f7ff fd89 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,speed);
 800110a:	797b      	ldrb	r3, [r7, #5]
 800110c:	4619      	mov	r1, r3
 800110e:	2003      	movs	r0, #3
 8001110:	f7ff fd84 	bl	8000c1c <Motor_SetSpeed>
                    break;
 8001114:	e027      	b.n	8001166 <Motor_RunDirection+0x23a>
        case 315:   Motor_SetDirection(MOTOR_LEFT_TOP,MOTOR_STOP);
 8001116:	2100      	movs	r1, #0
 8001118:	2000      	movs	r0, #0
 800111a:	f7ff fdfd 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_LEFT_BOTTOM,MOTOR_FORWARD);
 800111e:	2101      	movs	r1, #1
 8001120:	2001      	movs	r0, #1
 8001122:	f7ff fdf9 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_TOP,MOTOR_FORWARD);
 8001126:	2101      	movs	r1, #1
 8001128:	2002      	movs	r0, #2
 800112a:	f7ff fdf5 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetDirection(MOTOR_RIGHT_BOTTOM,MOTOR_STOP);
 800112e:	2100      	movs	r1, #0
 8001130:	2003      	movs	r0, #3
 8001132:	f7ff fdf1 	bl	8000d18 <Motor_SetDirection>
                    Motor_SetSpeed(MOTOR_LEFT_BOTTOM,speed);
 8001136:	797b      	ldrb	r3, [r7, #5]
 8001138:	4619      	mov	r1, r3
 800113a:	2001      	movs	r0, #1
 800113c:	f7ff fd6e 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_TOP,speed);
 8001140:	797b      	ldrb	r3, [r7, #5]
 8001142:	4619      	mov	r1, r3
 8001144:	2002      	movs	r0, #2
 8001146:	f7ff fd69 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_LEFT_TOP,0);
 800114a:	2100      	movs	r1, #0
 800114c:	2000      	movs	r0, #0
 800114e:	f7ff fd65 	bl	8000c1c <Motor_SetSpeed>
                    Motor_SetSpeed(MOTOR_RIGHT_BOTTOM,0);
 8001152:	2100      	movs	r1, #0
 8001154:	2003      	movs	r0, #3
 8001156:	f7ff fd61 	bl	8000c1c <Motor_SetSpeed>
                    break;
 800115a:	e004      	b.n	8001166 <Motor_RunDirection+0x23a>
        default:    Motor_MoveAll(MOTOR_STOP,0); break;
 800115c:	2100      	movs	r1, #0
 800115e:	2000      	movs	r0, #0
 8001160:	f000 f805 	bl	800116e <Motor_MoveAll>
 8001164:	bf00      	nop
    }
}
 8001166:	bf00      	nop
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <Motor_MoveAll>:

void Motor_MoveAll(Motor_Direction dir,uint8_t speed)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	4603      	mov	r3, r0
 8001176:	460a      	mov	r2, r1
 8001178:	71fb      	strb	r3, [r7, #7]
 800117a:	4613      	mov	r3, r2
 800117c:	71bb      	strb	r3, [r7, #6]
    for(int i=0;i<4;i++) {
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	e010      	b.n	80011a6 <Motor_MoveAll+0x38>
        Motor_SetDirection((Motor_TypeDef)i,dir);
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	79fa      	ldrb	r2, [r7, #7]
 800118a:	4611      	mov	r1, r2
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff fdc3 	bl	8000d18 <Motor_SetDirection>
        Motor_SetSpeed((Motor_TypeDef)i,speed);
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	79ba      	ldrb	r2, [r7, #6]
 8001198:	4611      	mov	r1, r2
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fd3e 	bl	8000c1c <Motor_SetSpeed>
    for(int i=0;i<4;i++) {
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	3301      	adds	r3, #1
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2b03      	cmp	r3, #3
 80011aa:	ddeb      	ble.n	8001184 <Motor_MoveAll+0x16>
    }
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <CSN_Low>:
volatile uint8_t pktCount = 0;

volatile uint32_t nrfIrqCount = 0;


static void CSN_Low(void)  { HAL_GPIO_WritePin(NRF_CSN_PORT,NRF_CSN_PIN,GPIO_PIN_RESET); }
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	2200      	movs	r2, #0
 80011be:	2108      	movs	r1, #8
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <CSN_Low+0x14>)
 80011c2:	f001 fac5 	bl	8002750 <HAL_GPIO_WritePin>
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40010800 	.word	0x40010800

080011d0 <CSN_High>:
static void CSN_High(void) { HAL_GPIO_WritePin(NRF_CSN_PORT,NRF_CSN_PIN,GPIO_PIN_SET); }
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	2201      	movs	r2, #1
 80011d6:	2108      	movs	r1, #8
 80011d8:	4802      	ldr	r0, [pc, #8]	@ (80011e4 <CSN_High+0x14>)
 80011da:	f001 fab9 	bl	8002750 <HAL_GPIO_WritePin>
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	40010800 	.word	0x40010800

080011e8 <CE_Low>:
static void CE_Low(void)   { HAL_GPIO_WritePin(NRF_CE_PORT,NRF_CE_PIN,GPIO_PIN_RESET); }
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	2200      	movs	r2, #0
 80011ee:	2110      	movs	r1, #16
 80011f0:	4802      	ldr	r0, [pc, #8]	@ (80011fc <CE_Low+0x14>)
 80011f2:	f001 faad 	bl	8002750 <HAL_GPIO_WritePin>
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	40010800 	.word	0x40010800

08001200 <CE_High>:
static void CE_High(void)  { HAL_GPIO_WritePin(NRF_CE_PORT,NRF_CE_PIN,GPIO_PIN_SET); }
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
 8001204:	2201      	movs	r2, #1
 8001206:	2110      	movs	r1, #16
 8001208:	4802      	ldr	r0, [pc, #8]	@ (8001214 <CE_High+0x14>)
 800120a:	f001 faa1 	bl	8002750 <HAL_GPIO_WritePin>
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	40010800 	.word	0x40010800

08001218 <SPI_RW>:

static uint8_t SPI_RW(uint8_t data) {
 8001218:	b580      	push	{r7, lr}
 800121a:	b086      	sub	sp, #24
 800121c:	af02      	add	r7, sp, #8
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]
    uint8_t rx;
    HAL_SPI_TransmitReceive(&hspi1,&data,&rx,1,HAL_MAX_DELAY);
 8001222:	f107 020f 	add.w	r2, r7, #15
 8001226:	1df9      	adds	r1, r7, #7
 8001228:	f04f 33ff 	mov.w	r3, #4294967295
 800122c:	9300      	str	r3, [sp, #0]
 800122e:	2301      	movs	r3, #1
 8001230:	4803      	ldr	r0, [pc, #12]	@ (8001240 <SPI_RW+0x28>)
 8001232:	f002 fd11 	bl	8003c58 <HAL_SPI_TransmitReceive>
    return rx;
 8001236:	7bfb      	ldrb	r3, [r7, #15]
}
 8001238:	4618      	mov	r0, r3
 800123a:	3710      	adds	r7, #16
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000164 	.word	0x20000164

08001244 <NRF_WriteReg>:

static void NRF_WriteReg(uint8_t reg,uint8_t val){
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	4603      	mov	r3, r0
 800124c:	460a      	mov	r2, r1
 800124e:	71fb      	strb	r3, [r7, #7]
 8001250:	4613      	mov	r3, r2
 8001252:	71bb      	strb	r3, [r7, #6]
    CSN_Low();
 8001254:	f7ff ffb0 	bl	80011b8 <CSN_Low>
    SPI_RW(NRF_W_REGISTER|reg);
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	f043 0320 	orr.w	r3, r3, #32
 800125e:	b2db      	uxtb	r3, r3
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff ffd9 	bl	8001218 <SPI_RW>
    SPI_RW(val);
 8001266:	79bb      	ldrb	r3, [r7, #6]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff ffd5 	bl	8001218 <SPI_RW>
    CSN_High();
 800126e:	f7ff ffaf 	bl	80011d0 <CSN_High>
}
 8001272:	bf00      	nop
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}

0800127a <NRF_ReadReg>:

static uint8_t NRF_ReadReg(uint8_t reg){
 800127a:	b580      	push	{r7, lr}
 800127c:	b084      	sub	sp, #16
 800127e:	af00      	add	r7, sp, #0
 8001280:	4603      	mov	r3, r0
 8001282:	71fb      	strb	r3, [r7, #7]
    uint8_t val;
    CSN_Low();
 8001284:	f7ff ff98 	bl	80011b8 <CSN_Low>
    SPI_RW(NRF_R_REGISTER|reg);
 8001288:	79fb      	ldrb	r3, [r7, #7]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffc4 	bl	8001218 <SPI_RW>
    val = SPI_RW(NRF_NOP);
 8001290:	20ff      	movs	r0, #255	@ 0xff
 8001292:	f7ff ffc1 	bl	8001218 <SPI_RW>
 8001296:	4603      	mov	r3, r0
 8001298:	73fb      	strb	r3, [r7, #15]
    CSN_High();
 800129a:	f7ff ff99 	bl	80011d0 <CSN_High>
    return val;
 800129e:	7bfb      	ldrb	r3, [r7, #15]
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3710      	adds	r7, #16
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <NRF24_Init>:

// ---------- Latest received packet ----------

static ControlPacket latestPkt;

void NRF24_Init(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
    CE_Low();
 80012ae:	f7ff ff9b 	bl	80011e8 <CE_Low>
    HAL_Delay(5); // Power-on reset
 80012b2:	2005      	movs	r0, #5
 80012b4:	f000 ff96 	bl	80021e4 <HAL_Delay>

    // PWR_UP=1, PRIM_RX=1
    NRF_WriteReg(CONFIG, 0x0F);
 80012b8:	210f      	movs	r1, #15
 80012ba:	2000      	movs	r0, #0
 80012bc:	f7ff ffc2 	bl	8001244 <NRF_WriteReg>
    HAL_Delay(2); // >=1.5ms required
 80012c0:	2002      	movs	r0, #2
 80012c2:	f000 ff8f 	bl	80021e4 <HAL_Delay>

    NRF_WriteReg(EN_AA, 0x00);
 80012c6:	2100      	movs	r1, #0
 80012c8:	2001      	movs	r0, #1
 80012ca:	f7ff ffbb 	bl	8001244 <NRF_WriteReg>
    NRF_WriteReg(EN_RXADDR, 0x01);
 80012ce:	2101      	movs	r1, #1
 80012d0:	2002      	movs	r0, #2
 80012d2:	f7ff ffb7 	bl	8001244 <NRF_WriteReg>
    NRF_WriteReg(RF_CH, 108);
 80012d6:	216c      	movs	r1, #108	@ 0x6c
 80012d8:	2005      	movs	r0, #5
 80012da:	f7ff ffb3 	bl	8001244 <NRF_WriteReg>
    NRF_WriteReg(RF_SETUP, 0x06);
 80012de:	2106      	movs	r1, #6
 80012e0:	2006      	movs	r0, #6
 80012e2:	f7ff ffaf 	bl	8001244 <NRF_WriteReg>
    NRF_WriteReg(RX_PW_P0, sizeof(ControlPacket));
 80012e6:	2102      	movs	r1, #2
 80012e8:	2011      	movs	r0, #17
 80012ea:	f7ff ffab 	bl	8001244 <NRF_WriteReg>

    CSN_Low();
 80012ee:	f7ff ff63 	bl	80011b8 <CSN_Low>
    SPI_RW(NRF_W_REGISTER | RX_ADDR_P0);
 80012f2:	202a      	movs	r0, #42	@ 0x2a
 80012f4:	f7ff ff90 	bl	8001218 <SPI_RW>
    for(int i=0; i<5; i++) SPI_RW(rxAddress[i]);
 80012f8:	2300      	movs	r3, #0
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	e009      	b.n	8001312 <NRF24_Init+0x6a>
 80012fe:	4a10      	ldr	r2, [pc, #64]	@ (8001340 <NRF24_Init+0x98>)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4413      	add	r3, r2
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	4618      	mov	r0, r3
 8001308:	f7ff ff86 	bl	8001218 <SPI_RW>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3301      	adds	r3, #1
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b04      	cmp	r3, #4
 8001316:	ddf2      	ble.n	80012fe <NRF24_Init+0x56>
    CSN_High();
 8001318:	f7ff ff5a 	bl	80011d0 <CSN_High>

    CSN_Low();
 800131c:	f7ff ff4c 	bl	80011b8 <CSN_Low>
    SPI_RW(NRF_FLUSH_RX);
 8001320:	20e2      	movs	r0, #226	@ 0xe2
 8001322:	f7ff ff79 	bl	8001218 <SPI_RW>
    CSN_High();
 8001326:	f7ff ff53 	bl	80011d0 <CSN_High>

    NRF_WriteReg(STATUS, 0x70);     // clear all IRQ flags
 800132a:	2170      	movs	r1, #112	@ 0x70
 800132c:	2007      	movs	r0, #7
 800132e:	f7ff ff89 	bl	8001244 <NRF_WriteReg>

    CE_High();
 8001332:	f7ff ff65 	bl	8001200 <CE_High>
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	08005940 	.word	0x08005940

08001344 <NRF24_HandleIRQ>:

// ---------- IRQ handler called from EXTI9_5_IRQHandler ----------
void NRF24_HandleIRQ(void) {
 8001344:	b590      	push	{r4, r7, lr}
 8001346:	b085      	sub	sp, #20
 8001348:	af00      	add	r7, sp, #0

	nrfIrqCount++;
 800134a:	4b27      	ldr	r3, [pc, #156]	@ (80013e8 <NRF24_HandleIRQ+0xa4>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	3301      	adds	r3, #1
 8001350:	4a25      	ldr	r2, [pc, #148]	@ (80013e8 <NRF24_HandleIRQ+0xa4>)
 8001352:	6013      	str	r3, [r2, #0]

	uint8_t status = NRF_ReadReg(STATUS);
 8001354:	2007      	movs	r0, #7
 8001356:	f7ff ff90 	bl	800127a <NRF_ReadReg>
 800135a:	4603      	mov	r3, r0
 800135c:	72fb      	strb	r3, [r7, #11]

	// RX data ready
	if(status & (1 << RX_DR))
 800135e:	7afb      	ldrb	r3, [r7, #11]
 8001360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d036      	beq.n	80013d6 <NRF24_HandleIRQ+0x92>
	{
	    // Clear RX_DR immediately
	    NRF_WriteReg(STATUS, (1 << RX_DR));
 8001368:	2140      	movs	r1, #64	@ 0x40
 800136a:	2007      	movs	r0, #7
 800136c:	f7ff ff6a 	bl	8001244 <NRF_WriteReg>

	    CE_Low();
 8001370:	f7ff ff3a 	bl	80011e8 <CE_Low>

		// Drain RX FIFO completely
		while(!(NRF_ReadReg(FIFO_STATUS) & (1 << RX_EMPTY)))
 8001374:	e025      	b.n	80013c2 <NRF24_HandleIRQ+0x7e>
		{
			CSN_Low();
 8001376:	f7ff ff1f 	bl	80011b8 <CSN_Low>
			SPI_RW(NRF_R_RX_PAYLOAD);
 800137a:	2061      	movs	r0, #97	@ 0x61
 800137c:	f7ff ff4c 	bl	8001218 <SPI_RW>

			uint8_t *p = (uint8_t*)&latestPkt;
 8001380:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <NRF24_HandleIRQ+0xa8>)
 8001382:	607b      	str	r3, [r7, #4]
			for(int i=0; i<sizeof(ControlPacket); i++) p[i] = SPI_RW(NRF_NOP);
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]
 8001388:	e00a      	b.n	80013a0 <NRF24_HandleIRQ+0x5c>
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	687a      	ldr	r2, [r7, #4]
 800138e:	18d4      	adds	r4, r2, r3
 8001390:	20ff      	movs	r0, #255	@ 0xff
 8001392:	f7ff ff41 	bl	8001218 <SPI_RW>
 8001396:	4603      	mov	r3, r0
 8001398:	7023      	strb	r3, [r4, #0]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	3301      	adds	r3, #1
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d9f1      	bls.n	800138a <NRF24_HandleIRQ+0x46>

			CSN_High();
 80013a6:	f7ff ff13 	bl	80011d0 <CSN_High>

			// Mark packet available
			if(pktCount < 255) pktCount++;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <NRF24_HandleIRQ+0xac>)
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2bff      	cmp	r3, #255	@ 0xff
 80013b2:	d006      	beq.n	80013c2 <NRF24_HandleIRQ+0x7e>
 80013b4:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <NRF24_HandleIRQ+0xac>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	3301      	adds	r3, #1
 80013bc:	b2da      	uxtb	r2, r3
 80013be:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <NRF24_HandleIRQ+0xac>)
 80013c0:	701a      	strb	r2, [r3, #0]
		while(!(NRF_ReadReg(FIFO_STATUS) & (1 << RX_EMPTY)))
 80013c2:	2017      	movs	r0, #23
 80013c4:	f7ff ff59 	bl	800127a <NRF_ReadReg>
 80013c8:	4603      	mov	r3, r0
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d0d1      	beq.n	8001376 <NRF24_HandleIRQ+0x32>
		}
		CE_High();
 80013d2:	f7ff ff15 	bl	8001200 <CE_High>
	}

    // Clear only the IRQs that were set
	// RX_DR | TX_DS | MAX_RT
	// (1<<6) | (1<<5) | (1<<4) = 0x70
	NRF_WriteReg(STATUS, (1 << TX_DS) | (1 << MAX_RT));
 80013d6:	2130      	movs	r1, #48	@ 0x30
 80013d8:	2007      	movs	r0, #7
 80013da:	f7ff ff33 	bl	8001244 <NRF_WriteReg>
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd90      	pop	{r4, r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000260 	.word	0x20000260
 80013ec:	20000264 	.word	0x20000264
 80013f0:	2000025c 	.word	0x2000025c

080013f4 <NRF24_GetLatest>:

// ---------- Fully event-driven API ----------

// counter-based
ControlPacket* NRF24_GetLatest(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
    if(pktCount > 0)
 80013f8:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <NRF24_GetLatest+0x2c>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d008      	beq.n	8001414 <NRF24_GetLatest+0x20>
    {
        pktCount--;
 8001402:	4b07      	ldr	r3, [pc, #28]	@ (8001420 <NRF24_GetLatest+0x2c>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	b2db      	uxtb	r3, r3
 8001408:	3b01      	subs	r3, #1
 800140a:	b2da      	uxtb	r2, r3
 800140c:	4b04      	ldr	r3, [pc, #16]	@ (8001420 <NRF24_GetLatest+0x2c>)
 800140e:	701a      	strb	r2, [r3, #0]
        return (ControlPacket*)&latestPkt;
 8001410:	4b04      	ldr	r3, [pc, #16]	@ (8001424 <NRF24_GetLatest+0x30>)
 8001412:	e000      	b.n	8001416 <NRF24_GetLatest+0x22>
    }
    return NULL;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	46bd      	mov	sp, r7
 800141a:	bc80      	pop	{r7}
 800141c:	4770      	bx	lr
 800141e:	bf00      	nop
 8001420:	2000025c 	.word	0x2000025c
 8001424:	20000264 	.word	0x20000264

08001428 <NRF24_IsConnected>:

bool NRF24_IsConnected(void){
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
    NRF_WriteReg(RF_CH, 108);
 800142c:	216c      	movs	r1, #108	@ 0x6c
 800142e:	2005      	movs	r0, #5
 8001430:	f7ff ff08 	bl	8001244 <NRF_WriteReg>
    return (NRF_ReadReg(RF_CH) == 108);
 8001434:	2005      	movs	r0, #5
 8001436:	f7ff ff20 	bl	800127a <NRF_ReadReg>
 800143a:	4603      	mov	r3, r0
 800143c:	2b6c      	cmp	r3, #108	@ 0x6c
 800143e:	bf0c      	ite	eq
 8001440:	2301      	moveq	r3, #1
 8001442:	2300      	movne	r3, #0
 8001444:	b2db      	uxtb	r3, r3
}
 8001446:	4618      	mov	r0, r3
 8001448:	bd80      	pop	{r7, pc}

0800144a <NRF24_ReadStatus>:

uint8_t NRF24_ReadStatus(void)
{
 800144a:	b580      	push	{r7, lr}
 800144c:	b082      	sub	sp, #8
 800144e:	af00      	add	r7, sp, #0
    CSN_Low();
 8001450:	f7ff feb2 	bl	80011b8 <CSN_Low>
    uint8_t status = SPI_RW(NRF_NOP);
 8001454:	20ff      	movs	r0, #255	@ 0xff
 8001456:	f7ff fedf 	bl	8001218 <SPI_RW>
 800145a:	4603      	mov	r3, r0
 800145c:	71fb      	strb	r3, [r7, #7]
    CSN_High();
 800145e:	f7ff feb7 	bl	80011d0 <CSN_High>
    return status;
 8001462:	79fb      	ldrb	r3, [r7, #7]
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <NRF24_ReadFIFO>:

uint8_t NRF24_ReadFIFO(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
    return NRF_ReadReg(FIFO_STATUS);
 8001470:	2017      	movs	r0, #23
 8001472:	f7ff ff02 	bl	800127a <NRF_ReadReg>
 8001476:	4603      	mov	r3, r0
}
 8001478:	4618      	mov	r0, r3
 800147a:	bd80      	pop	{r7, pc}

0800147c <NRF24_ReadChannel>:

uint8_t NRF24_ReadChannel(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
    return NRF_ReadReg(RF_CH);
 8001480:	2005      	movs	r0, #5
 8001482:	f7ff fefa 	bl	800127a <NRF_ReadReg>
 8001486:	4603      	mov	r3, r0
}
 8001488:	4618      	mov	r0, r3
 800148a:	bd80      	pop	{r7, pc}

0800148c <OLED_Init>:
#include "ssd1306.h"   // use an existing SSD1306 library
#include "fonts.h"

static I2C_HandleTypeDef *oled_i2c;

void OLED_Init(I2C_HandleTypeDef *hi2c) {
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
    oled_i2c = hi2c;
 8001494:	4a04      	ldr	r2, [pc, #16]	@ (80014a8 <OLED_Init+0x1c>)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6013      	str	r3, [r2, #0]
    SSD1306_Init();
 800149a:	f000 fa3f 	bl	800191c <SSD1306_Init>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20000268 	.word	0x20000268

080014ac <OLED_Print>:
    SSD1306_Fill(SSD1306_COLOR_BLACK);
    SSD1306_UpdateScreen();
}

//Draw text into the buffer only (no immediate update)
void OLED_Print(uint8_t x, uint8_t y, const char *str) {
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	603a      	str	r2, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
 80014b8:	460b      	mov	r3, r1
 80014ba:	71bb      	strb	r3, [r7, #6]
	SSD1306_GotoXY(x, y);
 80014bc:	79fb      	ldrb	r3, [r7, #7]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	79ba      	ldrb	r2, [r7, #6]
 80014c2:	b292      	uxth	r2, r2
 80014c4:	4611      	mov	r1, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fb90 	bl	8001bec <SSD1306_GotoXY>
	SSD1306_Puts((char*)str, &Font_7x10, SSD1306_COLOR_WHITE);
 80014cc:	2201      	movs	r2, #1
 80014ce:	4904      	ldr	r1, [pc, #16]	@ (80014e0 <OLED_Print+0x34>)
 80014d0:	6838      	ldr	r0, [r7, #0]
 80014d2:	f000 fc1f 	bl	8001d14 <SSD1306_Puts>
}
 80014d6:	bf00      	nop
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000068 	.word	0x20000068

080014e4 <OLED_Update>:

// New: update onece after all drawing
void OLED_Update(void){
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 80014e8:	f000 fadc 	bl	8001aa4 <SSD1306_UpdateScreen>
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <OLED_ClearArea>:

// New: clear a small area (erase a line/field without clearing whole screen)
void OLED_ClearArea(uint8_t x, uint8_t y, uint8_t w, uint8_t h) {
 80014f0:	b590      	push	{r4, r7, lr}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af02      	add	r7, sp, #8
 80014f6:	4604      	mov	r4, r0
 80014f8:	4608      	mov	r0, r1
 80014fa:	4611      	mov	r1, r2
 80014fc:	461a      	mov	r2, r3
 80014fe:	4623      	mov	r3, r4
 8001500:	71fb      	strb	r3, [r7, #7]
 8001502:	4603      	mov	r3, r0
 8001504:	71bb      	strb	r3, [r7, #6]
 8001506:	460b      	mov	r3, r1
 8001508:	717b      	strb	r3, [r7, #5]
 800150a:	4613      	mov	r3, r2
 800150c:	713b      	strb	r3, [r7, #4]
    SSD1306_DrawFilledRectangle(x, y, w, h, SSD1306_COLOR_BLACK);
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	b298      	uxth	r0, r3
 8001512:	79bb      	ldrb	r3, [r7, #6]
 8001514:	b299      	uxth	r1, r3
 8001516:	797b      	ldrb	r3, [r7, #5]
 8001518:	b29a      	uxth	r2, r3
 800151a:	793b      	ldrb	r3, [r7, #4]
 800151c:	b29b      	uxth	r3, r3
 800151e:	2400      	movs	r4, #0
 8001520:	9400      	str	r4, [sp, #0]
 8001522:	f000 fd17 	bl	8001f54 <SSD1306_DrawFilledRectangle>
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bd90      	pop	{r4, r7, pc}
	...

08001530 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001536:	4b15      	ldr	r3, [pc, #84]	@ (800158c <HAL_MspInit+0x5c>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	4a14      	ldr	r2, [pc, #80]	@ (800158c <HAL_MspInit+0x5c>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6193      	str	r3, [r2, #24]
 8001542:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_MspInit+0x5c>)
 8001544:	699b      	ldr	r3, [r3, #24]
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	60bb      	str	r3, [r7, #8]
 800154c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	4b0f      	ldr	r3, [pc, #60]	@ (800158c <HAL_MspInit+0x5c>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	4a0e      	ldr	r2, [pc, #56]	@ (800158c <HAL_MspInit+0x5c>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001558:	61d3      	str	r3, [r2, #28]
 800155a:	4b0c      	ldr	r3, [pc, #48]	@ (800158c <HAL_MspInit+0x5c>)
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001562:	607b      	str	r3, [r7, #4]
 8001564:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001566:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <HAL_MspInit+0x60>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	4a04      	ldr	r2, [pc, #16]	@ (8001590 <HAL_MspInit+0x60>)
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001582:	bf00      	nop
 8001584:	3714      	adds	r7, #20
 8001586:	46bd      	mov	sp, r7
 8001588:	bc80      	pop	{r7}
 800158a:	4770      	bx	lr
 800158c:	40021000 	.word	0x40021000
 8001590:	40010000 	.word	0x40010000

08001594 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b088      	sub	sp, #32
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	2200      	movs	r2, #0
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	605a      	str	r2, [r3, #4]
 80015a6:	609a      	str	r2, [r3, #8]
 80015a8:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a15      	ldr	r2, [pc, #84]	@ (8001604 <HAL_I2C_MspInit+0x70>)
 80015b0:	4293      	cmp	r3, r2
 80015b2:	d123      	bne.n	80015fc <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	4a13      	ldr	r2, [pc, #76]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015ba:	f043 0308 	orr.w	r3, r3, #8
 80015be:	6193      	str	r3, [r2, #24]
 80015c0:	4b11      	ldr	r3, [pc, #68]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0308 	and.w	r3, r3, #8
 80015c8:	60fb      	str	r3, [r7, #12]
 80015ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015cc:	23c0      	movs	r3, #192	@ 0xc0
 80015ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015d0:	2312      	movs	r3, #18
 80015d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d4:	2303      	movs	r3, #3
 80015d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d8:	f107 0310 	add.w	r3, r7, #16
 80015dc:	4619      	mov	r1, r3
 80015de:	480b      	ldr	r0, [pc, #44]	@ (800160c <HAL_I2C_MspInit+0x78>)
 80015e0:	f000 ff32 	bl	8002448 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015e4:	4b08      	ldr	r3, [pc, #32]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	4a07      	ldr	r2, [pc, #28]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015ee:	61d3      	str	r3, [r2, #28]
 80015f0:	4b05      	ldr	r3, [pc, #20]	@ (8001608 <HAL_I2C_MspInit+0x74>)
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015f8:	60bb      	str	r3, [r7, #8]
 80015fa:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80015fc:	bf00      	nop
 80015fe:	3720      	adds	r7, #32
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40005400 	.word	0x40005400
 8001608:	40021000 	.word	0x40021000
 800160c:	40010c00 	.word	0x40010c00

08001610 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b088      	sub	sp, #32
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a1b      	ldr	r2, [pc, #108]	@ (8001698 <HAL_SPI_MspInit+0x88>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d12f      	bne.n	8001690 <HAL_SPI_MspInit+0x80>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001630:	4b1a      	ldr	r3, [pc, #104]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	4a19      	ldr	r2, [pc, #100]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 8001636:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800163a:	6193      	str	r3, [r2, #24]
 800163c:	4b17      	ldr	r3, [pc, #92]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001644:	60fb      	str	r3, [r7, #12]
 8001646:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001648:	4b14      	ldr	r3, [pc, #80]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	4a13      	ldr	r2, [pc, #76]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 800164e:	f043 0304 	orr.w	r3, r3, #4
 8001652:	6193      	str	r3, [r2, #24]
 8001654:	4b11      	ldr	r3, [pc, #68]	@ (800169c <HAL_SPI_MspInit+0x8c>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	f003 0304 	and.w	r3, r3, #4
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001660:	23a0      	movs	r3, #160	@ 0xa0
 8001662:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001664:	2302      	movs	r3, #2
 8001666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001668:	2303      	movs	r3, #3
 800166a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166c:	f107 0310 	add.w	r3, r7, #16
 8001670:	4619      	mov	r1, r3
 8001672:	480b      	ldr	r0, [pc, #44]	@ (80016a0 <HAL_SPI_MspInit+0x90>)
 8001674:	f000 fee8 	bl	8002448 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001678:	2340      	movs	r3, #64	@ 0x40
 800167a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	4619      	mov	r1, r3
 800168a:	4805      	ldr	r0, [pc, #20]	@ (80016a0 <HAL_SPI_MspInit+0x90>)
 800168c:	f000 fedc 	bl	8002448 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001690:	bf00      	nop
 8001692:	3720      	adds	r7, #32
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40013000 	.word	0x40013000
 800169c:	40021000 	.word	0x40021000
 80016a0:	40010800 	.word	0x40010800

080016a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	@ 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0318 	add.w	r3, r7, #24
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a1f      	ldr	r2, [pc, #124]	@ (800173c <HAL_TIM_Base_MspInit+0x98>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d125      	bne.n	8001710 <HAL_TIM_Base_MspInit+0x6c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80016c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016ce:	6193      	str	r3, [r2, #24]
 80016d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016d2:	699b      	ldr	r3, [r3, #24]
 80016d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80016d8:	617b      	str	r3, [r7, #20]
 80016da:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016dc:	4b18      	ldr	r3, [pc, #96]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016de:	699b      	ldr	r3, [r3, #24]
 80016e0:	4a17      	ldr	r2, [pc, #92]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016e2:	f043 0304 	orr.w	r3, r3, #4
 80016e6:	6193      	str	r3, [r2, #24]
 80016e8:	4b15      	ldr	r3, [pc, #84]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	f003 0304 	and.w	r3, r3, #4
 80016f0:	613b      	str	r3, [r7, #16]
 80016f2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80016f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80016f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fa:	2302      	movs	r3, #2
 80016fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	2302      	movs	r3, #2
 8001700:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001702:	f107 0318 	add.w	r3, r7, #24
 8001706:	4619      	mov	r1, r3
 8001708:	480e      	ldr	r0, [pc, #56]	@ (8001744 <HAL_TIM_Base_MspInit+0xa0>)
 800170a:	f000 fe9d 	bl	8002448 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800170e:	e010      	b.n	8001732 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM2)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001718:	d10b      	bne.n	8001732 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800171a:	4b09      	ldr	r3, [pc, #36]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	4a08      	ldr	r2, [pc, #32]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 8001720:	f043 0301 	orr.w	r3, r3, #1
 8001724:	61d3      	str	r3, [r2, #28]
 8001726:	4b06      	ldr	r3, [pc, #24]	@ (8001740 <HAL_TIM_Base_MspInit+0x9c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	60fb      	str	r3, [r7, #12]
 8001730:	68fb      	ldr	r3, [r7, #12]
}
 8001732:	bf00      	nop
 8001734:	3728      	adds	r7, #40	@ 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40012c00 	.word	0x40012c00
 8001740:	40021000 	.word	0x40021000
 8001744:	40010800 	.word	0x40010800

08001748 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001750:	f107 0310 	add.w	r3, r7, #16
 8001754:	2200      	movs	r2, #0
 8001756:	601a      	str	r2, [r3, #0]
 8001758:	605a      	str	r2, [r3, #4]
 800175a:	609a      	str	r2, [r3, #8]
 800175c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a1f      	ldr	r2, [pc, #124]	@ (80017e0 <HAL_TIM_MspPostInit+0x98>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d119      	bne.n	800179c <HAL_TIM_MspPostInit+0x54>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001768:	4b1e      	ldr	r3, [pc, #120]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a1d      	ldr	r2, [pc, #116]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	6193      	str	r3, [r2, #24]
 8001774:	4b1b      	ldr	r3, [pc, #108]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 8001776:	699b      	ldr	r3, [r3, #24]
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001780:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001784:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001786:	2302      	movs	r3, #2
 8001788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800178a:	2302      	movs	r3, #2
 800178c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178e:	f107 0310 	add.w	r3, r7, #16
 8001792:	4619      	mov	r1, r3
 8001794:	4814      	ldr	r0, [pc, #80]	@ (80017e8 <HAL_TIM_MspPostInit+0xa0>)
 8001796:	f000 fe57 	bl	8002448 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800179a:	e01c      	b.n	80017d6 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017a4:	d117      	bne.n	80017d6 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017a6:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	4a0e      	ldr	r2, [pc, #56]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 80017ac:	f043 0304 	orr.w	r3, r3, #4
 80017b0:	6193      	str	r3, [r2, #24]
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <HAL_TIM_MspPostInit+0x9c>)
 80017b4:	699b      	ldr	r3, [r3, #24]
 80017b6:	f003 0304 	and.w	r3, r3, #4
 80017ba:	60bb      	str	r3, [r7, #8]
 80017bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80017be:	2303      	movs	r3, #3
 80017c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017c6:	2302      	movs	r3, #2
 80017c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ca:	f107 0310 	add.w	r3, r7, #16
 80017ce:	4619      	mov	r1, r3
 80017d0:	4805      	ldr	r0, [pc, #20]	@ (80017e8 <HAL_TIM_MspPostInit+0xa0>)
 80017d2:	f000 fe39 	bl	8002448 <HAL_GPIO_Init>
}
 80017d6:	bf00      	nop
 80017d8:	3720      	adds	r7, #32
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40012c00 	.word	0x40012c00
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40010800 	.word	0x40010800

080017ec <NMI_Handler>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "stm32f1xx_it.h"

void NMI_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0

   while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <NMI_Handler+0x4>

080017f4 <HardFault_Handler>:
  }

}

void HardFault_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0

  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <HardFault_Handler+0x4>

080017fc <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <MemManage_Handler+0x4>

08001804 <BusFault_Handler>:

  }
}

void BusFault_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0
  while (1)
 8001808:	bf00      	nop
 800180a:	e7fd      	b.n	8001808 <BusFault_Handler+0x4>

0800180c <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <UsageFault_Handler+0x4>

08001814 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 8001814:	b480      	push	{r7}
 8001816:	af00      	add	r7, sp, #0
}
 8001818:	bf00      	nop
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr

08001820 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	bc80      	pop	{r7}
 800182a:	4770      	bx	lr

0800182c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800183c:	f000 fcb6 	bl	80021ac <HAL_IncTick>
}
 8001840:	bf00      	nop
 8001842:	bd80      	pop	{r7, pc}

08001844 <EXTI9_5_IRQHandler>:

extern void NRF24_HandleIRQ(void);  // declare the IRQ handler from nrf24_rx.c

void EXTI9_5_IRQHandler(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5); // clear interrupt flag
 8001848:	2020      	movs	r0, #32
 800184a:	f000 ff99 	bl	8002780 <HAL_GPIO_EXTI_IRQHandler>
    NRF24_HandleIRQ();                     // call your NRF24 IRQ handler
 800184e:	f7ff fd79 	bl	8001344 <NRF24_HandleIRQ>
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
	...

08001858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001860:	4a14      	ldr	r2, [pc, #80]	@ (80018b4 <_sbrk+0x5c>)
 8001862:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <_sbrk+0x60>)
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800186c:	4b13      	ldr	r3, [pc, #76]	@ (80018bc <_sbrk+0x64>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d102      	bne.n	800187a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001874:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <_sbrk+0x64>)
 8001876:	4a12      	ldr	r2, [pc, #72]	@ (80018c0 <_sbrk+0x68>)
 8001878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187a:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <_sbrk+0x64>)
 800187c:	681a      	ldr	r2, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	4413      	add	r3, r2
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	429a      	cmp	r2, r3
 8001886:	d207      	bcs.n	8001898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001888:	f003 fb8e 	bl	8004fa8 <__errno>
 800188c:	4603      	mov	r3, r0
 800188e:	220c      	movs	r2, #12
 8001890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001892:	f04f 33ff 	mov.w	r3, #4294967295
 8001896:	e009      	b.n	80018ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001898:	4b08      	ldr	r3, [pc, #32]	@ (80018bc <_sbrk+0x64>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800189e:	4b07      	ldr	r3, [pc, #28]	@ (80018bc <_sbrk+0x64>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4413      	add	r3, r2
 80018a6:	4a05      	ldr	r2, [pc, #20]	@ (80018bc <_sbrk+0x64>)
 80018a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018aa:	68fb      	ldr	r3, [r7, #12]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3718      	adds	r7, #24
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20005000 	.word	0x20005000
 80018b8:	00000400 	.word	0x00000400
 80018bc:	2000026c 	.word	0x2000026c
 80018c0:	200007c8 	.word	0x200007c8

080018c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018c8:	bf00      	nop
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bc80      	pop	{r7}
 80018ce:	4770      	bx	lr

080018d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018d0:	f7ff fff8 	bl	80018c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d4:	480b      	ldr	r0, [pc, #44]	@ (8001904 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018d6:	490c      	ldr	r1, [pc, #48]	@ (8001908 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018d8:	4a0c      	ldr	r2, [pc, #48]	@ (800190c <LoopFillZerobss+0x16>)
  movs r3, #0
 80018da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018dc:	e002      	b.n	80018e4 <LoopCopyDataInit>

080018de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e2:	3304      	adds	r3, #4

080018e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e8:	d3f9      	bcc.n	80018de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ea:	4a09      	ldr	r2, [pc, #36]	@ (8001910 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018ec:	4c09      	ldr	r4, [pc, #36]	@ (8001914 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f0:	e001      	b.n	80018f6 <LoopFillZerobss>

080018f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f4:	3204      	adds	r2, #4

080018f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f8:	d3fb      	bcc.n	80018f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fa:	f003 fb5b 	bl	8004fb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018fe:	f7fe fe71 	bl	80005e4 <main>
  bx lr
 8001902:	4770      	bx	lr
  ldr r0, =_sdata
 8001904:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001908:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 800190c:	08006130 	.word	0x08006130
  ldr r2, =_sbss
 8001910:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001914:	200007c4 	.word	0x200007c4

08001918 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001918:	e7fe      	b.n	8001918 <ADC1_2_IRQHandler>
	...

0800191c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001922:	f000 fb65 	bl	8001ff0 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001926:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800192a:	2201      	movs	r2, #1
 800192c:	2178      	movs	r1, #120	@ 0x78
 800192e:	485b      	ldr	r0, [pc, #364]	@ (8001a9c <SSD1306_Init+0x180>)
 8001930:	f001 f98a 	bl	8002c48 <HAL_I2C_IsDeviceReady>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d001      	beq.n	800193e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800193a:	2300      	movs	r3, #0
 800193c:	e0a9      	b.n	8001a92 <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800193e:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 8001942:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001944:	e002      	b.n	800194c <SSD1306_Init+0x30>
		p--;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	3b01      	subs	r3, #1
 800194a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d1f9      	bne.n	8001946 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001952:	22ae      	movs	r2, #174	@ 0xae
 8001954:	2100      	movs	r1, #0
 8001956:	2078      	movs	r0, #120	@ 0x78
 8001958:	f000 fbc4 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 800195c:	2220      	movs	r2, #32
 800195e:	2100      	movs	r1, #0
 8001960:	2078      	movs	r0, #120	@ 0x78
 8001962:	f000 fbbf 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001966:	2210      	movs	r2, #16
 8001968:	2100      	movs	r1, #0
 800196a:	2078      	movs	r0, #120	@ 0x78
 800196c:	f000 fbba 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001970:	22b0      	movs	r2, #176	@ 0xb0
 8001972:	2100      	movs	r1, #0
 8001974:	2078      	movs	r0, #120	@ 0x78
 8001976:	f000 fbb5 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800197a:	22c8      	movs	r2, #200	@ 0xc8
 800197c:	2100      	movs	r1, #0
 800197e:	2078      	movs	r0, #120	@ 0x78
 8001980:	f000 fbb0 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001984:	2200      	movs	r2, #0
 8001986:	2100      	movs	r1, #0
 8001988:	2078      	movs	r0, #120	@ 0x78
 800198a:	f000 fbab 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800198e:	2210      	movs	r2, #16
 8001990:	2100      	movs	r1, #0
 8001992:	2078      	movs	r0, #120	@ 0x78
 8001994:	f000 fba6 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8001998:	2240      	movs	r2, #64	@ 0x40
 800199a:	2100      	movs	r1, #0
 800199c:	2078      	movs	r0, #120	@ 0x78
 800199e:	f000 fba1 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80019a2:	2281      	movs	r2, #129	@ 0x81
 80019a4:	2100      	movs	r1, #0
 80019a6:	2078      	movs	r0, #120	@ 0x78
 80019a8:	f000 fb9c 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80019ac:	22ff      	movs	r2, #255	@ 0xff
 80019ae:	2100      	movs	r1, #0
 80019b0:	2078      	movs	r0, #120	@ 0x78
 80019b2:	f000 fb97 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80019b6:	22a1      	movs	r2, #161	@ 0xa1
 80019b8:	2100      	movs	r1, #0
 80019ba:	2078      	movs	r0, #120	@ 0x78
 80019bc:	f000 fb92 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80019c0:	22a6      	movs	r2, #166	@ 0xa6
 80019c2:	2100      	movs	r1, #0
 80019c4:	2078      	movs	r0, #120	@ 0x78
 80019c6:	f000 fb8d 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80019ca:	22a8      	movs	r2, #168	@ 0xa8
 80019cc:	2100      	movs	r1, #0
 80019ce:	2078      	movs	r0, #120	@ 0x78
 80019d0:	f000 fb88 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80019d4:	223f      	movs	r2, #63	@ 0x3f
 80019d6:	2100      	movs	r1, #0
 80019d8:	2078      	movs	r0, #120	@ 0x78
 80019da:	f000 fb83 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80019de:	22a4      	movs	r2, #164	@ 0xa4
 80019e0:	2100      	movs	r1, #0
 80019e2:	2078      	movs	r0, #120	@ 0x78
 80019e4:	f000 fb7e 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80019e8:	22d3      	movs	r2, #211	@ 0xd3
 80019ea:	2100      	movs	r1, #0
 80019ec:	2078      	movs	r0, #120	@ 0x78
 80019ee:	f000 fb79 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	2078      	movs	r0, #120	@ 0x78
 80019f8:	f000 fb74 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80019fc:	22d5      	movs	r2, #213	@ 0xd5
 80019fe:	2100      	movs	r1, #0
 8001a00:	2078      	movs	r0, #120	@ 0x78
 8001a02:	f000 fb6f 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001a06:	22f0      	movs	r2, #240	@ 0xf0
 8001a08:	2100      	movs	r1, #0
 8001a0a:	2078      	movs	r0, #120	@ 0x78
 8001a0c:	f000 fb6a 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001a10:	22d9      	movs	r2, #217	@ 0xd9
 8001a12:	2100      	movs	r1, #0
 8001a14:	2078      	movs	r0, #120	@ 0x78
 8001a16:	f000 fb65 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8001a1a:	2222      	movs	r2, #34	@ 0x22
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2078      	movs	r0, #120	@ 0x78
 8001a20:	f000 fb60 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001a24:	22da      	movs	r2, #218	@ 0xda
 8001a26:	2100      	movs	r1, #0
 8001a28:	2078      	movs	r0, #120	@ 0x78
 8001a2a:	f000 fb5b 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8001a2e:	2212      	movs	r2, #18
 8001a30:	2100      	movs	r1, #0
 8001a32:	2078      	movs	r0, #120	@ 0x78
 8001a34:	f000 fb56 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001a38:	22db      	movs	r2, #219	@ 0xdb
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	2078      	movs	r0, #120	@ 0x78
 8001a3e:	f000 fb51 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001a42:	2220      	movs	r2, #32
 8001a44:	2100      	movs	r1, #0
 8001a46:	2078      	movs	r0, #120	@ 0x78
 8001a48:	f000 fb4c 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8001a4c:	228d      	movs	r2, #141	@ 0x8d
 8001a4e:	2100      	movs	r1, #0
 8001a50:	2078      	movs	r0, #120	@ 0x78
 8001a52:	f000 fb47 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001a56:	2214      	movs	r2, #20
 8001a58:	2100      	movs	r1, #0
 8001a5a:	2078      	movs	r0, #120	@ 0x78
 8001a5c:	f000 fb42 	bl	80020e4 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001a60:	22af      	movs	r2, #175	@ 0xaf
 8001a62:	2100      	movs	r1, #0
 8001a64:	2078      	movs	r0, #120	@ 0x78
 8001a66:	f000 fb3d 	bl	80020e4 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8001a6a:	222e      	movs	r2, #46	@ 0x2e
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2078      	movs	r0, #120	@ 0x78
 8001a70:	f000 fb38 	bl	80020e4 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001a74:	2000      	movs	r0, #0
 8001a76:	f000 f843 	bl	8001b00 <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8001a7a:	f000 f813 	bl	8001aa4 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8001a7e:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <SSD1306_Init+0x184>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001a84:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <SSD1306_Init+0x184>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8001a8a:	4b05      	ldr	r3, [pc, #20]	@ (8001aa0 <SSD1306_Init+0x184>)
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8001a90:	2301      	movs	r3, #1
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3708      	adds	r7, #8
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000110 	.word	0x20000110
 8001aa0:	20000670 	.word	0x20000670

08001aa4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8001aaa:	2300      	movs	r3, #0
 8001aac:	71fb      	strb	r3, [r7, #7]
 8001aae:	e01d      	b.n	8001aec <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	3b50      	subs	r3, #80	@ 0x50
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	2100      	movs	r1, #0
 8001aba:	2078      	movs	r0, #120	@ 0x78
 8001abc:	f000 fb12 	bl	80020e4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2078      	movs	r0, #120	@ 0x78
 8001ac6:	f000 fb0d 	bl	80020e4 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8001aca:	2210      	movs	r2, #16
 8001acc:	2100      	movs	r1, #0
 8001ace:	2078      	movs	r0, #120	@ 0x78
 8001ad0:	f000 fb08 	bl	80020e4 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	01db      	lsls	r3, r3, #7
 8001ad8:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <SSD1306_UpdateScreen+0x58>)
 8001ada:	441a      	add	r2, r3
 8001adc:	2380      	movs	r3, #128	@ 0x80
 8001ade:	2140      	movs	r1, #64	@ 0x40
 8001ae0:	2078      	movs	r0, #120	@ 0x78
 8001ae2:	f000 fa99 	bl	8002018 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	3301      	adds	r3, #1
 8001aea:	71fb      	strb	r3, [r7, #7]
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	2b07      	cmp	r3, #7
 8001af0:	d9de      	bls.n	8001ab0 <SSD1306_UpdateScreen+0xc>
	}
}
 8001af2:	bf00      	nop
 8001af4:	bf00      	nop
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000270 	.word	0x20000270

08001b00 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8001b0a:	79fb      	ldrb	r3, [r7, #7]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d101      	bne.n	8001b14 <SSD1306_Fill+0x14>
 8001b10:	2300      	movs	r3, #0
 8001b12:	e000      	b.n	8001b16 <SSD1306_Fill+0x16>
 8001b14:	23ff      	movs	r3, #255	@ 0xff
 8001b16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4803      	ldr	r0, [pc, #12]	@ (8001b2c <SSD1306_Fill+0x2c>)
 8001b1e:	f003 fa3b 	bl	8004f98 <memset>
}
 8001b22:	bf00      	nop
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000270 	.word	0x20000270

08001b30 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001b30:	b480      	push	{r7}
 8001b32:	b083      	sub	sp, #12
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	4603      	mov	r3, r0
 8001b38:	80fb      	strh	r3, [r7, #6]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	80bb      	strh	r3, [r7, #4]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	70fb      	strb	r3, [r7, #3]
	if (
 8001b42:	88fb      	ldrh	r3, [r7, #6]
 8001b44:	2b7f      	cmp	r3, #127	@ 0x7f
 8001b46:	d848      	bhi.n	8001bda <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001b48:	88bb      	ldrh	r3, [r7, #4]
 8001b4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b4c:	d845      	bhi.n	8001bda <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8001b4e:	4b25      	ldr	r3, [pc, #148]	@ (8001be4 <SSD1306_DrawPixel+0xb4>)
 8001b50:	791b      	ldrb	r3, [r3, #4]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d006      	beq.n	8001b64 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001b56:	78fb      	ldrb	r3, [r7, #3]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2301      	moveq	r3, #1
 8001b5e:	2300      	movne	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001b64:	78fb      	ldrb	r3, [r7, #3]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d11a      	bne.n	8001ba0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8001b6a:	88fa      	ldrh	r2, [r7, #6]
 8001b6c:	88bb      	ldrh	r3, [r7, #4]
 8001b6e:	08db      	lsrs	r3, r3, #3
 8001b70:	b298      	uxth	r0, r3
 8001b72:	4603      	mov	r3, r0
 8001b74:	01db      	lsls	r3, r3, #7
 8001b76:	4413      	add	r3, r2
 8001b78:	4a1b      	ldr	r2, [pc, #108]	@ (8001be8 <SSD1306_DrawPixel+0xb8>)
 8001b7a:	5cd3      	ldrb	r3, [r2, r3]
 8001b7c:	b25a      	sxtb	r2, r3
 8001b7e:	88bb      	ldrh	r3, [r7, #4]
 8001b80:	f003 0307 	and.w	r3, r3, #7
 8001b84:	2101      	movs	r1, #1
 8001b86:	fa01 f303 	lsl.w	r3, r1, r3
 8001b8a:	b25b      	sxtb	r3, r3
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	b259      	sxtb	r1, r3
 8001b90:	88fa      	ldrh	r2, [r7, #6]
 8001b92:	4603      	mov	r3, r0
 8001b94:	01db      	lsls	r3, r3, #7
 8001b96:	4413      	add	r3, r2
 8001b98:	b2c9      	uxtb	r1, r1
 8001b9a:	4a13      	ldr	r2, [pc, #76]	@ (8001be8 <SSD1306_DrawPixel+0xb8>)
 8001b9c:	54d1      	strb	r1, [r2, r3]
 8001b9e:	e01d      	b.n	8001bdc <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001ba0:	88fa      	ldrh	r2, [r7, #6]
 8001ba2:	88bb      	ldrh	r3, [r7, #4]
 8001ba4:	08db      	lsrs	r3, r3, #3
 8001ba6:	b298      	uxth	r0, r3
 8001ba8:	4603      	mov	r3, r0
 8001baa:	01db      	lsls	r3, r3, #7
 8001bac:	4413      	add	r3, r2
 8001bae:	4a0e      	ldr	r2, [pc, #56]	@ (8001be8 <SSD1306_DrawPixel+0xb8>)
 8001bb0:	5cd3      	ldrb	r3, [r2, r3]
 8001bb2:	b25a      	sxtb	r2, r3
 8001bb4:	88bb      	ldrh	r3, [r7, #4]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	2101      	movs	r1, #1
 8001bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc0:	b25b      	sxtb	r3, r3
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	b25b      	sxtb	r3, r3
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	b259      	sxtb	r1, r3
 8001bca:	88fa      	ldrh	r2, [r7, #6]
 8001bcc:	4603      	mov	r3, r0
 8001bce:	01db      	lsls	r3, r3, #7
 8001bd0:	4413      	add	r3, r2
 8001bd2:	b2c9      	uxtb	r1, r1
 8001bd4:	4a04      	ldr	r2, [pc, #16]	@ (8001be8 <SSD1306_DrawPixel+0xb8>)
 8001bd6:	54d1      	strb	r1, [r2, r3]
 8001bd8:	e000      	b.n	8001bdc <SSD1306_DrawPixel+0xac>
		return;
 8001bda:	bf00      	nop
	}
}
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	20000670 	.word	0x20000670
 8001be8:	20000270 	.word	0x20000270

08001bec <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460a      	mov	r2, r1
 8001bf6:	80fb      	strh	r3, [r7, #6]
 8001bf8:	4613      	mov	r3, r2
 8001bfa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001bfc:	4a05      	ldr	r2, [pc, #20]	@ (8001c14 <SSD1306_GotoXY+0x28>)
 8001bfe:	88fb      	ldrh	r3, [r7, #6]
 8001c00:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001c02:	4a04      	ldr	r2, [pc, #16]	@ (8001c14 <SSD1306_GotoXY+0x28>)
 8001c04:	88bb      	ldrh	r3, [r7, #4]
 8001c06:	8053      	strh	r3, [r2, #2]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	20000670 	.word	0x20000670

08001c18 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b086      	sub	sp, #24
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	6039      	str	r1, [r7, #0]
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	4613      	mov	r3, r2
 8001c26:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001c28:	4b39      	ldr	r3, [pc, #228]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	4413      	add	r3, r2
	if (
 8001c34:	2b7f      	cmp	r3, #127	@ 0x7f
 8001c36:	dc07      	bgt.n	8001c48 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001c38:	4b35      	ldr	r3, [pc, #212]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001c3a:	885b      	ldrh	r3, [r3, #2]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	785b      	ldrb	r3, [r3, #1]
 8001c42:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001c44:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c46:	dd01      	ble.n	8001c4c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	e05d      	b.n	8001d08 <SSD1306_Putc+0xf0>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
 8001c50:	e04b      	b.n	8001cea <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	685a      	ldr	r2, [r3, #4]
 8001c56:	79fb      	ldrb	r3, [r7, #7]
 8001c58:	3b20      	subs	r3, #32
 8001c5a:	6839      	ldr	r1, [r7, #0]
 8001c5c:	7849      	ldrb	r1, [r1, #1]
 8001c5e:	fb01 f303 	mul.w	r3, r1, r3
 8001c62:	4619      	mov	r1, r3
 8001c64:	697b      	ldr	r3, [r7, #20]
 8001c66:	440b      	add	r3, r1
 8001c68:	005b      	lsls	r3, r3, #1
 8001c6a:	4413      	add	r3, r2
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001c70:	2300      	movs	r3, #0
 8001c72:	613b      	str	r3, [r7, #16]
 8001c74:	e030      	b.n	8001cd8 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8001c76:	68fa      	ldr	r2, [r7, #12]
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d010      	beq.n	8001ca8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8001c86:	4b22      	ldr	r3, [pc, #136]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001c88:	881a      	ldrh	r2, [r3, #0]
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	b29b      	uxth	r3, r3
 8001c8e:	4413      	add	r3, r2
 8001c90:	b298      	uxth	r0, r3
 8001c92:	4b1f      	ldr	r3, [pc, #124]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001c94:	885a      	ldrh	r2, [r3, #2]
 8001c96:	697b      	ldr	r3, [r7, #20]
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	4413      	add	r3, r2
 8001c9c:	b29b      	uxth	r3, r3
 8001c9e:	79ba      	ldrb	r2, [r7, #6]
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f7ff ff45 	bl	8001b30 <SSD1306_DrawPixel>
 8001ca6:	e014      	b.n	8001cd2 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001ca8:	4b19      	ldr	r3, [pc, #100]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001caa:	881a      	ldrh	r2, [r3, #0]
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	4413      	add	r3, r2
 8001cb2:	b298      	uxth	r0, r3
 8001cb4:	4b16      	ldr	r3, [pc, #88]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001cb6:	885a      	ldrh	r2, [r3, #2]
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	4413      	add	r3, r2
 8001cbe:	b299      	uxth	r1, r3
 8001cc0:	79bb      	ldrb	r3, [r7, #6]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	bf0c      	ite	eq
 8001cc6:	2301      	moveq	r3, #1
 8001cc8:	2300      	movne	r3, #0
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	461a      	mov	r2, r3
 8001cce:	f7ff ff2f 	bl	8001b30 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	613b      	str	r3, [r7, #16]
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	693b      	ldr	r3, [r7, #16]
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d3c8      	bcc.n	8001c76 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	785b      	ldrb	r3, [r3, #1]
 8001cee:	461a      	mov	r2, r3
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d3ad      	bcc.n	8001c52 <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001cf6:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	7812      	ldrb	r2, [r2, #0]
 8001cfe:	4413      	add	r3, r2
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	4b03      	ldr	r3, [pc, #12]	@ (8001d10 <SSD1306_Putc+0xf8>)
 8001d04:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8001d06:	79fb      	ldrb	r3, [r7, #7]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3718      	adds	r7, #24
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	20000670 	.word	0x20000670

08001d14 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	4613      	mov	r3, r2
 8001d20:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001d22:	e012      	b.n	8001d4a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	79fa      	ldrb	r2, [r7, #7]
 8001d2a:	68b9      	ldr	r1, [r7, #8]
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f7ff ff73 	bl	8001c18 <SSD1306_Putc>
 8001d32:	4603      	mov	r3, r0
 8001d34:	461a      	mov	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d002      	beq.n	8001d44 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	e008      	b.n	8001d56 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	3301      	adds	r3, #1
 8001d48:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1e8      	bne.n	8001d24 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	781b      	ldrb	r3, [r3, #0]
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8001d5e:	b590      	push	{r4, r7, lr}
 8001d60:	b087      	sub	sp, #28
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	4604      	mov	r4, r0
 8001d66:	4608      	mov	r0, r1
 8001d68:	4611      	mov	r1, r2
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	4623      	mov	r3, r4
 8001d6e:	80fb      	strh	r3, [r7, #6]
 8001d70:	4603      	mov	r3, r0
 8001d72:	80bb      	strh	r3, [r7, #4]
 8001d74:	460b      	mov	r3, r1
 8001d76:	807b      	strh	r3, [r7, #2]
 8001d78:	4613      	mov	r3, r2
 8001d7a:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d80:	d901      	bls.n	8001d86 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8001d82:	237f      	movs	r3, #127	@ 0x7f
 8001d84:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8001d86:	887b      	ldrh	r3, [r7, #2]
 8001d88:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d8a:	d901      	bls.n	8001d90 <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8001d8c:	237f      	movs	r3, #127	@ 0x7f
 8001d8e:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8001d90:	88bb      	ldrh	r3, [r7, #4]
 8001d92:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d94:	d901      	bls.n	8001d9a <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8001d96:	233f      	movs	r3, #63	@ 0x3f
 8001d98:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8001d9a:	883b      	ldrh	r3, [r7, #0]
 8001d9c:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d9e:	d901      	bls.n	8001da4 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8001da0:	233f      	movs	r3, #63	@ 0x3f
 8001da2:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001da4:	88fa      	ldrh	r2, [r7, #6]
 8001da6:	887b      	ldrh	r3, [r7, #2]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d205      	bcs.n	8001db8 <SSD1306_DrawLine+0x5a>
 8001dac:	887a      	ldrh	r2, [r7, #2]
 8001dae:	88fb      	ldrh	r3, [r7, #6]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	e004      	b.n	8001dc2 <SSD1306_DrawLine+0x64>
 8001db8:	88fa      	ldrh	r2, [r7, #6]
 8001dba:	887b      	ldrh	r3, [r7, #2]
 8001dbc:	1ad3      	subs	r3, r2, r3
 8001dbe:	b29b      	uxth	r3, r3
 8001dc0:	b21b      	sxth	r3, r3
 8001dc2:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001dc4:	88ba      	ldrh	r2, [r7, #4]
 8001dc6:	883b      	ldrh	r3, [r7, #0]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d205      	bcs.n	8001dd8 <SSD1306_DrawLine+0x7a>
 8001dcc:	883a      	ldrh	r2, [r7, #0]
 8001dce:	88bb      	ldrh	r3, [r7, #4]
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	e004      	b.n	8001de2 <SSD1306_DrawLine+0x84>
 8001dd8:	88ba      	ldrh	r2, [r7, #4]
 8001dda:	883b      	ldrh	r3, [r7, #0]
 8001ddc:	1ad3      	subs	r3, r2, r3
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	b21b      	sxth	r3, r3
 8001de2:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8001de4:	88fa      	ldrh	r2, [r7, #6]
 8001de6:	887b      	ldrh	r3, [r7, #2]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	d201      	bcs.n	8001df0 <SSD1306_DrawLine+0x92>
 8001dec:	2301      	movs	r3, #1
 8001dee:	e001      	b.n	8001df4 <SSD1306_DrawLine+0x96>
 8001df0:	f04f 33ff 	mov.w	r3, #4294967295
 8001df4:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8001df6:	88ba      	ldrh	r2, [r7, #4]
 8001df8:	883b      	ldrh	r3, [r7, #0]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d201      	bcs.n	8001e02 <SSD1306_DrawLine+0xa4>
 8001dfe:	2301      	movs	r3, #1
 8001e00:	e001      	b.n	8001e06 <SSD1306_DrawLine+0xa8>
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
 8001e06:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8001e08:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001e0c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	dd06      	ble.n	8001e22 <SSD1306_DrawLine+0xc4>
 8001e14:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e18:	0fda      	lsrs	r2, r3, #31
 8001e1a:	4413      	add	r3, r2
 8001e1c:	105b      	asrs	r3, r3, #1
 8001e1e:	b21b      	sxth	r3, r3
 8001e20:	e006      	b.n	8001e30 <SSD1306_DrawLine+0xd2>
 8001e22:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e26:	0fda      	lsrs	r2, r3, #31
 8001e28:	4413      	add	r3, r2
 8001e2a:	105b      	asrs	r3, r3, #1
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	b21b      	sxth	r3, r3
 8001e30:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001e32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d129      	bne.n	8001e8e <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8001e3a:	883a      	ldrh	r2, [r7, #0]
 8001e3c:	88bb      	ldrh	r3, [r7, #4]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d205      	bcs.n	8001e4e <SSD1306_DrawLine+0xf0>
			tmp = y1;
 8001e42:	883b      	ldrh	r3, [r7, #0]
 8001e44:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001e46:	88bb      	ldrh	r3, [r7, #4]
 8001e48:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001e4a:	893b      	ldrh	r3, [r7, #8]
 8001e4c:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001e4e:	887a      	ldrh	r2, [r7, #2]
 8001e50:	88fb      	ldrh	r3, [r7, #6]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	d205      	bcs.n	8001e62 <SSD1306_DrawLine+0x104>
			tmp = x1;
 8001e56:	887b      	ldrh	r3, [r7, #2]
 8001e58:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001e5a:	88fb      	ldrh	r3, [r7, #6]
 8001e5c:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001e5e:	893b      	ldrh	r3, [r7, #8]
 8001e60:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001e62:	88bb      	ldrh	r3, [r7, #4]
 8001e64:	82bb      	strh	r3, [r7, #20]
 8001e66:	e00c      	b.n	8001e82 <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8001e68:	8ab9      	ldrh	r1, [r7, #20]
 8001e6a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001e6e:	88fb      	ldrh	r3, [r7, #6]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fe5d 	bl	8001b30 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001e76:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	82bb      	strh	r3, [r7, #20]
 8001e82:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001e86:	883b      	ldrh	r3, [r7, #0]
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	dded      	ble.n	8001e68 <SSD1306_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 8001e8c:	e05f      	b.n	8001f4e <SSD1306_DrawLine+0x1f0>
	}

	if (dy == 0) {
 8001e8e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d129      	bne.n	8001eea <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 8001e96:	883a      	ldrh	r2, [r7, #0]
 8001e98:	88bb      	ldrh	r3, [r7, #4]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	d205      	bcs.n	8001eaa <SSD1306_DrawLine+0x14c>
			tmp = y1;
 8001e9e:	883b      	ldrh	r3, [r7, #0]
 8001ea0:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001ea2:	88bb      	ldrh	r3, [r7, #4]
 8001ea4:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001ea6:	893b      	ldrh	r3, [r7, #8]
 8001ea8:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	88fb      	ldrh	r3, [r7, #6]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d205      	bcs.n	8001ebe <SSD1306_DrawLine+0x160>
			tmp = x1;
 8001eb2:	887b      	ldrh	r3, [r7, #2]
 8001eb4:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001eb6:	88fb      	ldrh	r3, [r7, #6]
 8001eb8:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001eba:	893b      	ldrh	r3, [r7, #8]
 8001ebc:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	82bb      	strh	r3, [r7, #20]
 8001ec2:	e00c      	b.n	8001ede <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 8001ec4:	8abb      	ldrh	r3, [r7, #20]
 8001ec6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001eca:	88b9      	ldrh	r1, [r7, #4]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fe2f 	bl	8001b30 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001ed2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	3301      	adds	r3, #1
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	82bb      	strh	r3, [r7, #20]
 8001ede:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001ee2:	887b      	ldrh	r3, [r7, #2]
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	dded      	ble.n	8001ec4 <SSD1306_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8001ee8:	e031      	b.n	8001f4e <SSD1306_DrawLine+0x1f0>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 8001eea:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001eee:	88b9      	ldrh	r1, [r7, #4]
 8001ef0:	88fb      	ldrh	r3, [r7, #6]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff fe1c 	bl	8001b30 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001ef8:	88fa      	ldrh	r2, [r7, #6]
 8001efa:	887b      	ldrh	r3, [r7, #2]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d103      	bne.n	8001f08 <SSD1306_DrawLine+0x1aa>
 8001f00:	88ba      	ldrh	r2, [r7, #4]
 8001f02:	883b      	ldrh	r3, [r7, #0]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d021      	beq.n	8001f4c <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8001f08:	8afb      	ldrh	r3, [r7, #22]
 8001f0a:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001f0c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001f10:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001f14:	425b      	negs	r3, r3
 8001f16:	429a      	cmp	r2, r3
 8001f18:	dd08      	ble.n	8001f2c <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8001f1a:	8afa      	ldrh	r2, [r7, #22]
 8001f1c:	8a3b      	ldrh	r3, [r7, #16]
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001f24:	89fa      	ldrh	r2, [r7, #14]
 8001f26:	88fb      	ldrh	r3, [r7, #6]
 8001f28:	4413      	add	r3, r2
 8001f2a:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8001f2c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001f30:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f34:	429a      	cmp	r2, r3
 8001f36:	dad8      	bge.n	8001eea <SSD1306_DrawLine+0x18c>
			err += dx;
 8001f38:	8afa      	ldrh	r2, [r7, #22]
 8001f3a:	8a7b      	ldrh	r3, [r7, #18]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	b29b      	uxth	r3, r3
 8001f40:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001f42:	89ba      	ldrh	r2, [r7, #12]
 8001f44:	88bb      	ldrh	r3, [r7, #4]
 8001f46:	4413      	add	r3, r2
 8001f48:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8001f4a:	e7ce      	b.n	8001eea <SSD1306_DrawLine+0x18c>
			break;
 8001f4c:	bf00      	nop
		}
	}
}
 8001f4e:	371c      	adds	r7, #28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd90      	pop	{r4, r7, pc}

08001f54 <SSD1306_DrawFilledRectangle>:
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
}

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8001f54:	b590      	push	{r4, r7, lr}
 8001f56:	b087      	sub	sp, #28
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	4608      	mov	r0, r1
 8001f5e:	4611      	mov	r1, r2
 8001f60:	461a      	mov	r2, r3
 8001f62:	4623      	mov	r3, r4
 8001f64:	80fb      	strh	r3, [r7, #6]
 8001f66:	4603      	mov	r3, r0
 8001f68:	80bb      	strh	r3, [r7, #4]
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	807b      	strh	r3, [r7, #2]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8001f72:	88fb      	ldrh	r3, [r7, #6]
 8001f74:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f76:	d836      	bhi.n	8001fe6 <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8001f78:	88bb      	ldrh	r3, [r7, #4]
 8001f7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f7c:	d833      	bhi.n	8001fe6 <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8001f7e:	88fa      	ldrh	r2, [r7, #6]
 8001f80:	887b      	ldrh	r3, [r7, #2]
 8001f82:	4413      	add	r3, r2
 8001f84:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f86:	dd03      	ble.n	8001f90 <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8001f88:	88fb      	ldrh	r3, [r7, #6]
 8001f8a:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001f8e:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8001f90:	88ba      	ldrh	r2, [r7, #4]
 8001f92:	883b      	ldrh	r3, [r7, #0]
 8001f94:	4413      	add	r3, r2
 8001f96:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f98:	dd03      	ble.n	8001fa2 <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 8001f9a:	88bb      	ldrh	r3, [r7, #4]
 8001f9c:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8001fa0:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	73fb      	strb	r3, [r7, #15]
 8001fa6:	e018      	b.n	8001fda <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	88bb      	ldrh	r3, [r7, #4]
 8001fae:	4413      	add	r3, r2
 8001fb0:	b299      	uxth	r1, r3
 8001fb2:	88fa      	ldrh	r2, [r7, #6]
 8001fb4:	887b      	ldrh	r3, [r7, #2]
 8001fb6:	4413      	add	r3, r2
 8001fb8:	b29c      	uxth	r4, r3
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	88bb      	ldrh	r3, [r7, #4]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	88f8      	ldrh	r0, [r7, #6]
 8001fc6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fca:	9300      	str	r3, [sp, #0]
 8001fcc:	4613      	mov	r3, r2
 8001fce:	4622      	mov	r2, r4
 8001fd0:	f7ff fec5 	bl	8001d5e <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	73fb      	strb	r3, [r7, #15]
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	883a      	ldrh	r2, [r7, #0]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d2e1      	bcs.n	8001fa8 <SSD1306_DrawFilledRectangle+0x54>
 8001fe4:	e000      	b.n	8001fe8 <SSD1306_DrawFilledRectangle+0x94>
		return;
 8001fe6:	bf00      	nop
	}
}
 8001fe8:	3714      	adds	r7, #20
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd90      	pop	{r4, r7, pc}
	...

08001ff0 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001ff0:	b480      	push	{r7}
 8001ff2:	b083      	sub	sp, #12
 8001ff4:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001ff6:	4b07      	ldr	r3, [pc, #28]	@ (8002014 <ssd1306_I2C_Init+0x24>)
 8001ff8:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001ffa:	e002      	b.n	8002002 <ssd1306_I2C_Init+0x12>
		p--;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3b01      	subs	r3, #1
 8002000:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d1f9      	bne.n	8001ffc <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8002008:	bf00      	nop
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	bc80      	pop	{r7}
 8002012:	4770      	bx	lr
 8002014:	0003d090 	.word	0x0003d090

08002018 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002018:	b590      	push	{r4, r7, lr}
 800201a:	b0c7      	sub	sp, #284	@ 0x11c
 800201c:	af02      	add	r7, sp, #8
 800201e:	4604      	mov	r4, r0
 8002020:	4608      	mov	r0, r1
 8002022:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8002026:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 800202a:	600a      	str	r2, [r1, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002032:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8002036:	4622      	mov	r2, r4
 8002038:	701a      	strb	r2, [r3, #0]
 800203a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800203e:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8002042:	4602      	mov	r2, r0
 8002044:	701a      	strb	r2, [r3, #0]
 8002046:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800204a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800204e:	460a      	mov	r2, r1
 8002050:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002052:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002056:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800205a:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800205e:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8002062:	7812      	ldrb	r2, [r2, #0]
 8002064:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002066:	2300      	movs	r3, #0
 8002068:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800206c:	e015      	b.n	800209a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 800206e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002072:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8002076:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	441a      	add	r2, r3
 800207e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002082:	3301      	adds	r3, #1
 8002084:	7811      	ldrb	r1, [r2, #0]
 8002086:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 800208a:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 800208e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002090:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002094:	3301      	adds	r3, #1
 8002096:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 800209a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800209e:	b29b      	uxth	r3, r3
 80020a0:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 80020a4:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80020a8:	8812      	ldrh	r2, [r2, #0]
 80020aa:	429a      	cmp	r2, r3
 80020ac:	d8df      	bhi.n	800206e <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80020ae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80020b2:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	b299      	uxth	r1, r3
 80020ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80020be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	3301      	adds	r3, #1
 80020c6:	b29b      	uxth	r3, r3
 80020c8:	f107 020c 	add.w	r2, r7, #12
 80020cc:	200a      	movs	r0, #10
 80020ce:	9000      	str	r0, [sp, #0]
 80020d0:	4803      	ldr	r0, [pc, #12]	@ (80020e0 <ssd1306_I2C_WriteMulti+0xc8>)
 80020d2:	f000 fcbb 	bl	8002a4c <HAL_I2C_Master_Transmit>
}
 80020d6:	bf00      	nop
 80020d8:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd90      	pop	{r4, r7, pc}
 80020e0:	20000110 	.word	0x20000110

080020e4 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	4603      	mov	r3, r0
 80020ec:	71fb      	strb	r3, [r7, #7]
 80020ee:	460b      	mov	r3, r1
 80020f0:	71bb      	strb	r3, [r7, #6]
 80020f2:	4613      	mov	r3, r2
 80020f4:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80020f6:	79bb      	ldrb	r3, [r7, #6]
 80020f8:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80020fa:	797b      	ldrb	r3, [r7, #5]
 80020fc:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	b299      	uxth	r1, r3
 8002102:	f107 020c 	add.w	r2, r7, #12
 8002106:	230a      	movs	r3, #10
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	2302      	movs	r3, #2
 800210c:	4803      	ldr	r0, [pc, #12]	@ (800211c <ssd1306_I2C_Write+0x38>)
 800210e:	f000 fc9d 	bl	8002a4c <HAL_I2C_Master_Transmit>
}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	20000110 	.word	0x20000110

08002120 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002124:	4b08      	ldr	r3, [pc, #32]	@ (8002148 <HAL_Init+0x28>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a07      	ldr	r2, [pc, #28]	@ (8002148 <HAL_Init+0x28>)
 800212a:	f043 0310 	orr.w	r3, r3, #16
 800212e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002130:	2003      	movs	r0, #3
 8002132:	f000 f947 	bl	80023c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002136:	200f      	movs	r0, #15
 8002138:	f000 f808 	bl	800214c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800213c:	f7ff f9f8 	bl	8001530 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40022000 	.word	0x40022000

0800214c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002154:	4b12      	ldr	r3, [pc, #72]	@ (80021a0 <HAL_InitTick+0x54>)
 8002156:	681a      	ldr	r2, [r3, #0]
 8002158:	4b12      	ldr	r3, [pc, #72]	@ (80021a4 <HAL_InitTick+0x58>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	4619      	mov	r1, r3
 800215e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002162:	fbb3 f3f1 	udiv	r3, r3, r1
 8002166:	fbb2 f3f3 	udiv	r3, r2, r3
 800216a:	4618      	mov	r0, r3
 800216c:	f000 f95f 	bl	800242e <HAL_SYSTICK_Config>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e00e      	b.n	8002198 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2b0f      	cmp	r3, #15
 800217e:	d80a      	bhi.n	8002196 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002180:	2200      	movs	r2, #0
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	f04f 30ff 	mov.w	r0, #4294967295
 8002188:	f000 f927 	bl	80023da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800218c:	4a06      	ldr	r2, [pc, #24]	@ (80021a8 <HAL_InitTick+0x5c>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002192:	2300      	movs	r3, #0
 8002194:	e000      	b.n	8002198 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002196:	2301      	movs	r3, #1
}
 8002198:	4618      	mov	r0, r3
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000064 	.word	0x20000064
 80021a4:	20000074 	.word	0x20000074
 80021a8:	20000070 	.word	0x20000070

080021ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021b0:	4b05      	ldr	r3, [pc, #20]	@ (80021c8 <HAL_IncTick+0x1c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	461a      	mov	r2, r3
 80021b6:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <HAL_IncTick+0x20>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4413      	add	r3, r2
 80021bc:	4a03      	ldr	r2, [pc, #12]	@ (80021cc <HAL_IncTick+0x20>)
 80021be:	6013      	str	r3, [r2, #0]
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bc80      	pop	{r7}
 80021c6:	4770      	bx	lr
 80021c8:	20000074 	.word	0x20000074
 80021cc:	20000678 	.word	0x20000678

080021d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return uwTick;
 80021d4:	4b02      	ldr	r3, [pc, #8]	@ (80021e0 <HAL_GetTick+0x10>)
 80021d6:	681b      	ldr	r3, [r3, #0]
}
 80021d8:	4618      	mov	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr
 80021e0:	20000678 	.word	0x20000678

080021e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021ec:	f7ff fff0 	bl	80021d0 <HAL_GetTick>
 80021f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021fc:	d005      	beq.n	800220a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002228 <HAL_Delay+0x44>)
 8002200:	781b      	ldrb	r3, [r3, #0]
 8002202:	461a      	mov	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800220a:	bf00      	nop
 800220c:	f7ff ffe0 	bl	80021d0 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	68fa      	ldr	r2, [r7, #12]
 8002218:	429a      	cmp	r2, r3
 800221a:	d8f7      	bhi.n	800220c <HAL_Delay+0x28>
  {
  }
}
 800221c:	bf00      	nop
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000074 	.word	0x20000074

0800222c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	f003 0307 	and.w	r3, r3, #7
 800223a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800223c:	4b0c      	ldr	r3, [pc, #48]	@ (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002242:	68ba      	ldr	r2, [r7, #8]
 8002244:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002248:	4013      	ands	r3, r2
 800224a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002254:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002258:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800225c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800225e:	4a04      	ldr	r2, [pc, #16]	@ (8002270 <__NVIC_SetPriorityGrouping+0x44>)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	60d3      	str	r3, [r2, #12]
}
 8002264:	bf00      	nop
 8002266:	3714      	adds	r7, #20
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000ed00 	.word	0xe000ed00

08002274 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002278:	4b04      	ldr	r3, [pc, #16]	@ (800228c <__NVIC_GetPriorityGrouping+0x18>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	0a1b      	lsrs	r3, r3, #8
 800227e:	f003 0307 	and.w	r3, r3, #7
}
 8002282:	4618      	mov	r0, r3
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	e000ed00 	.word	0xe000ed00

08002290 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	db0b      	blt.n	80022ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	f003 021f 	and.w	r2, r3, #31
 80022a8:	4906      	ldr	r1, [pc, #24]	@ (80022c4 <__NVIC_EnableIRQ+0x34>)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	095b      	lsrs	r3, r3, #5
 80022b0:	2001      	movs	r0, #1
 80022b2:	fa00 f202 	lsl.w	r2, r0, r2
 80022b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	bc80      	pop	{r7}
 80022c2:	4770      	bx	lr
 80022c4:	e000e100 	.word	0xe000e100

080022c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	6039      	str	r1, [r7, #0]
 80022d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	db0a      	blt.n	80022f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	490c      	ldr	r1, [pc, #48]	@ (8002314 <__NVIC_SetPriority+0x4c>)
 80022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e6:	0112      	lsls	r2, r2, #4
 80022e8:	b2d2      	uxtb	r2, r2
 80022ea:	440b      	add	r3, r1
 80022ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022f0:	e00a      	b.n	8002308 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	4908      	ldr	r1, [pc, #32]	@ (8002318 <__NVIC_SetPriority+0x50>)
 80022f8:	79fb      	ldrb	r3, [r7, #7]
 80022fa:	f003 030f 	and.w	r3, r3, #15
 80022fe:	3b04      	subs	r3, #4
 8002300:	0112      	lsls	r2, r2, #4
 8002302:	b2d2      	uxtb	r2, r2
 8002304:	440b      	add	r3, r1
 8002306:	761a      	strb	r2, [r3, #24]
}
 8002308:	bf00      	nop
 800230a:	370c      	adds	r7, #12
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000e100 	.word	0xe000e100
 8002318:	e000ed00 	.word	0xe000ed00

0800231c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800231c:	b480      	push	{r7}
 800231e:	b089      	sub	sp, #36	@ 0x24
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f003 0307 	and.w	r3, r3, #7
 800232e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	f1c3 0307 	rsb	r3, r3, #7
 8002336:	2b04      	cmp	r3, #4
 8002338:	bf28      	it	cs
 800233a:	2304      	movcs	r3, #4
 800233c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	3304      	adds	r3, #4
 8002342:	2b06      	cmp	r3, #6
 8002344:	d902      	bls.n	800234c <NVIC_EncodePriority+0x30>
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	3b03      	subs	r3, #3
 800234a:	e000      	b.n	800234e <NVIC_EncodePriority+0x32>
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002350:	f04f 32ff 	mov.w	r2, #4294967295
 8002354:	69bb      	ldr	r3, [r7, #24]
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43da      	mvns	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	401a      	ands	r2, r3
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002364:	f04f 31ff 	mov.w	r1, #4294967295
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	fa01 f303 	lsl.w	r3, r1, r3
 800236e:	43d9      	mvns	r1, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002374:	4313      	orrs	r3, r2
         );
}
 8002376:	4618      	mov	r0, r3
 8002378:	3724      	adds	r7, #36	@ 0x24
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr

08002380 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	3b01      	subs	r3, #1
 800238c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002390:	d301      	bcc.n	8002396 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002392:	2301      	movs	r3, #1
 8002394:	e00f      	b.n	80023b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002396:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <SysTick_Config+0x40>)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3b01      	subs	r3, #1
 800239c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800239e:	210f      	movs	r1, #15
 80023a0:	f04f 30ff 	mov.w	r0, #4294967295
 80023a4:	f7ff ff90 	bl	80022c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023a8:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <SysTick_Config+0x40>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ae:	4b04      	ldr	r3, [pc, #16]	@ (80023c0 <SysTick_Config+0x40>)
 80023b0:	2207      	movs	r2, #7
 80023b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010

080023c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023cc:	6878      	ldr	r0, [r7, #4]
 80023ce:	f7ff ff2d 	bl	800222c <__NVIC_SetPriorityGrouping>
}
 80023d2:	bf00      	nop
 80023d4:	3708      	adds	r7, #8
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023da:	b580      	push	{r7, lr}
 80023dc:	b086      	sub	sp, #24
 80023de:	af00      	add	r7, sp, #0
 80023e0:	4603      	mov	r3, r0
 80023e2:	60b9      	str	r1, [r7, #8]
 80023e4:	607a      	str	r2, [r7, #4]
 80023e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023e8:	2300      	movs	r3, #0
 80023ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023ec:	f7ff ff42 	bl	8002274 <__NVIC_GetPriorityGrouping>
 80023f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	68b9      	ldr	r1, [r7, #8]
 80023f6:	6978      	ldr	r0, [r7, #20]
 80023f8:	f7ff ff90 	bl	800231c <NVIC_EncodePriority>
 80023fc:	4602      	mov	r2, r0
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff ff5f 	bl	80022c8 <__NVIC_SetPriority>
}
 800240a:	bf00      	nop
 800240c:	3718      	adds	r7, #24
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b082      	sub	sp, #8
 8002416:	af00      	add	r7, sp, #0
 8002418:	4603      	mov	r3, r0
 800241a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800241c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff ff35 	bl	8002290 <__NVIC_EnableIRQ>
}
 8002426:	bf00      	nop
 8002428:	3708      	adds	r7, #8
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b082      	sub	sp, #8
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff ffa2 	bl	8002380 <SysTick_Config>
 800243c:	4603      	mov	r3, r0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002448:	b480      	push	{r7}
 800244a:	b08b      	sub	sp, #44	@ 0x2c
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
 8002450:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800245a:	e169      	b.n	8002730 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800245c:	2201      	movs	r2, #1
 800245e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	69fa      	ldr	r2, [r7, #28]
 800246c:	4013      	ands	r3, r2
 800246e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002470:	69ba      	ldr	r2, [r7, #24]
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	429a      	cmp	r2, r3
 8002476:	f040 8158 	bne.w	800272a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	4a9a      	ldr	r2, [pc, #616]	@ (80026e8 <HAL_GPIO_Init+0x2a0>)
 8002480:	4293      	cmp	r3, r2
 8002482:	d05e      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 8002484:	4a98      	ldr	r2, [pc, #608]	@ (80026e8 <HAL_GPIO_Init+0x2a0>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d875      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 800248a:	4a98      	ldr	r2, [pc, #608]	@ (80026ec <HAL_GPIO_Init+0x2a4>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d058      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 8002490:	4a96      	ldr	r2, [pc, #600]	@ (80026ec <HAL_GPIO_Init+0x2a4>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d86f      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 8002496:	4a96      	ldr	r2, [pc, #600]	@ (80026f0 <HAL_GPIO_Init+0x2a8>)
 8002498:	4293      	cmp	r3, r2
 800249a:	d052      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 800249c:	4a94      	ldr	r2, [pc, #592]	@ (80026f0 <HAL_GPIO_Init+0x2a8>)
 800249e:	4293      	cmp	r3, r2
 80024a0:	d869      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024a2:	4a94      	ldr	r2, [pc, #592]	@ (80026f4 <HAL_GPIO_Init+0x2ac>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d04c      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 80024a8:	4a92      	ldr	r2, [pc, #584]	@ (80026f4 <HAL_GPIO_Init+0x2ac>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d863      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024ae:	4a92      	ldr	r2, [pc, #584]	@ (80026f8 <HAL_GPIO_Init+0x2b0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d046      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
 80024b4:	4a90      	ldr	r2, [pc, #576]	@ (80026f8 <HAL_GPIO_Init+0x2b0>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d85d      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024ba:	2b12      	cmp	r3, #18
 80024bc:	d82a      	bhi.n	8002514 <HAL_GPIO_Init+0xcc>
 80024be:	2b12      	cmp	r3, #18
 80024c0:	d859      	bhi.n	8002576 <HAL_GPIO_Init+0x12e>
 80024c2:	a201      	add	r2, pc, #4	@ (adr r2, 80024c8 <HAL_GPIO_Init+0x80>)
 80024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024c8:	08002543 	.word	0x08002543
 80024cc:	0800251d 	.word	0x0800251d
 80024d0:	0800252f 	.word	0x0800252f
 80024d4:	08002571 	.word	0x08002571
 80024d8:	08002577 	.word	0x08002577
 80024dc:	08002577 	.word	0x08002577
 80024e0:	08002577 	.word	0x08002577
 80024e4:	08002577 	.word	0x08002577
 80024e8:	08002577 	.word	0x08002577
 80024ec:	08002577 	.word	0x08002577
 80024f0:	08002577 	.word	0x08002577
 80024f4:	08002577 	.word	0x08002577
 80024f8:	08002577 	.word	0x08002577
 80024fc:	08002577 	.word	0x08002577
 8002500:	08002577 	.word	0x08002577
 8002504:	08002577 	.word	0x08002577
 8002508:	08002577 	.word	0x08002577
 800250c:	08002525 	.word	0x08002525
 8002510:	08002539 	.word	0x08002539
 8002514:	4a79      	ldr	r2, [pc, #484]	@ (80026fc <HAL_GPIO_Init+0x2b4>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d013      	beq.n	8002542 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800251a:	e02c      	b.n	8002576 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	623b      	str	r3, [r7, #32]
          break;
 8002522:	e029      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	68db      	ldr	r3, [r3, #12]
 8002528:	3304      	adds	r3, #4
 800252a:	623b      	str	r3, [r7, #32]
          break;
 800252c:	e024      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	68db      	ldr	r3, [r3, #12]
 8002532:	3308      	adds	r3, #8
 8002534:	623b      	str	r3, [r7, #32]
          break;
 8002536:	e01f      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	330c      	adds	r3, #12
 800253e:	623b      	str	r3, [r7, #32]
          break;
 8002540:	e01a      	b.n	8002578 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d102      	bne.n	8002550 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800254a:	2304      	movs	r3, #4
 800254c:	623b      	str	r3, [r7, #32]
          break;
 800254e:	e013      	b.n	8002578 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	2b01      	cmp	r3, #1
 8002556:	d105      	bne.n	8002564 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002558:	2308      	movs	r3, #8
 800255a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	69fa      	ldr	r2, [r7, #28]
 8002560:	611a      	str	r2, [r3, #16]
          break;
 8002562:	e009      	b.n	8002578 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002564:	2308      	movs	r3, #8
 8002566:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69fa      	ldr	r2, [r7, #28]
 800256c:	615a      	str	r2, [r3, #20]
          break;
 800256e:	e003      	b.n	8002578 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002570:	2300      	movs	r3, #0
 8002572:	623b      	str	r3, [r7, #32]
          break;
 8002574:	e000      	b.n	8002578 <HAL_GPIO_Init+0x130>
          break;
 8002576:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002578:	69bb      	ldr	r3, [r7, #24]
 800257a:	2bff      	cmp	r3, #255	@ 0xff
 800257c:	d801      	bhi.n	8002582 <HAL_GPIO_Init+0x13a>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	e001      	b.n	8002586 <HAL_GPIO_Init+0x13e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3304      	adds	r3, #4
 8002586:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002588:	69bb      	ldr	r3, [r7, #24]
 800258a:	2bff      	cmp	r3, #255	@ 0xff
 800258c:	d802      	bhi.n	8002594 <HAL_GPIO_Init+0x14c>
 800258e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	e002      	b.n	800259a <HAL_GPIO_Init+0x152>
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	3b08      	subs	r3, #8
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	210f      	movs	r1, #15
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	fa01 f303 	lsl.w	r3, r1, r3
 80025a8:	43db      	mvns	r3, r3
 80025aa:	401a      	ands	r2, r3
 80025ac:	6a39      	ldr	r1, [r7, #32]
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	431a      	orrs	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	f000 80b1 	beq.w	800272a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80025c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002700 <HAL_GPIO_Init+0x2b8>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002700 <HAL_GPIO_Init+0x2b8>)
 80025ce:	f043 0301 	orr.w	r3, r3, #1
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002700 <HAL_GPIO_Init+0x2b8>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f003 0301 	and.w	r3, r3, #1
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80025e0:	4a48      	ldr	r2, [pc, #288]	@ (8002704 <HAL_GPIO_Init+0x2bc>)
 80025e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025e4:	089b      	lsrs	r3, r3, #2
 80025e6:	3302      	adds	r3, #2
 80025e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80025ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f0:	f003 0303 	and.w	r3, r3, #3
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	220f      	movs	r2, #15
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	68fa      	ldr	r2, [r7, #12]
 8002600:	4013      	ands	r3, r2
 8002602:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a40      	ldr	r2, [pc, #256]	@ (8002708 <HAL_GPIO_Init+0x2c0>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d013      	beq.n	8002634 <HAL_GPIO_Init+0x1ec>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a3f      	ldr	r2, [pc, #252]	@ (800270c <HAL_GPIO_Init+0x2c4>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d00d      	beq.n	8002630 <HAL_GPIO_Init+0x1e8>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	4a3e      	ldr	r2, [pc, #248]	@ (8002710 <HAL_GPIO_Init+0x2c8>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d007      	beq.n	800262c <HAL_GPIO_Init+0x1e4>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	4a3d      	ldr	r2, [pc, #244]	@ (8002714 <HAL_GPIO_Init+0x2cc>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d101      	bne.n	8002628 <HAL_GPIO_Init+0x1e0>
 8002624:	2303      	movs	r3, #3
 8002626:	e006      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002628:	2304      	movs	r3, #4
 800262a:	e004      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 800262c:	2302      	movs	r3, #2
 800262e:	e002      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <HAL_GPIO_Init+0x1ee>
 8002634:	2300      	movs	r3, #0
 8002636:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002638:	f002 0203 	and.w	r2, r2, #3
 800263c:	0092      	lsls	r2, r2, #2
 800263e:	4093      	lsls	r3, r2
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	4313      	orrs	r3, r2
 8002644:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002646:	492f      	ldr	r1, [pc, #188]	@ (8002704 <HAL_GPIO_Init+0x2bc>)
 8002648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800264a:	089b      	lsrs	r3, r3, #2
 800264c:	3302      	adds	r3, #2
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d006      	beq.n	800266e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002660:	4b2d      	ldr	r3, [pc, #180]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	492c      	ldr	r1, [pc, #176]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 8002666:	69bb      	ldr	r3, [r7, #24]
 8002668:	4313      	orrs	r3, r2
 800266a:	608b      	str	r3, [r1, #8]
 800266c:	e006      	b.n	800267c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800266e:	4b2a      	ldr	r3, [pc, #168]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 8002670:	689a      	ldr	r2, [r3, #8]
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	43db      	mvns	r3, r3
 8002676:	4928      	ldr	r1, [pc, #160]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 8002678:	4013      	ands	r3, r2
 800267a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002688:	4b23      	ldr	r3, [pc, #140]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 800268a:	68da      	ldr	r2, [r3, #12]
 800268c:	4922      	ldr	r1, [pc, #136]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	4313      	orrs	r3, r2
 8002692:	60cb      	str	r3, [r1, #12]
 8002694:	e006      	b.n	80026a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002696:	4b20      	ldr	r3, [pc, #128]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 8002698:	68da      	ldr	r2, [r3, #12]
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	43db      	mvns	r3, r3
 800269e:	491e      	ldr	r1, [pc, #120]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026a0:	4013      	ands	r3, r2
 80026a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d006      	beq.n	80026be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80026b0:	4b19      	ldr	r3, [pc, #100]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026b2:	685a      	ldr	r2, [r3, #4]
 80026b4:	4918      	ldr	r1, [pc, #96]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026b6:	69bb      	ldr	r3, [r7, #24]
 80026b8:	4313      	orrs	r3, r2
 80026ba:	604b      	str	r3, [r1, #4]
 80026bc:	e006      	b.n	80026cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80026be:	4b16      	ldr	r3, [pc, #88]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026c0:	685a      	ldr	r2, [r3, #4]
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	4914      	ldr	r1, [pc, #80]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d021      	beq.n	800271c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80026d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	490e      	ldr	r1, [pc, #56]	@ (8002718 <HAL_GPIO_Init+0x2d0>)
 80026de:	69bb      	ldr	r3, [r7, #24]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	600b      	str	r3, [r1, #0]
 80026e4:	e021      	b.n	800272a <HAL_GPIO_Init+0x2e2>
 80026e6:	bf00      	nop
 80026e8:	10320000 	.word	0x10320000
 80026ec:	10310000 	.word	0x10310000
 80026f0:	10220000 	.word	0x10220000
 80026f4:	10210000 	.word	0x10210000
 80026f8:	10120000 	.word	0x10120000
 80026fc:	10110000 	.word	0x10110000
 8002700:	40021000 	.word	0x40021000
 8002704:	40010000 	.word	0x40010000
 8002708:	40010800 	.word	0x40010800
 800270c:	40010c00 	.word	0x40010c00
 8002710:	40011000 	.word	0x40011000
 8002714:	40011400 	.word	0x40011400
 8002718:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800271c:	4b0b      	ldr	r3, [pc, #44]	@ (800274c <HAL_GPIO_Init+0x304>)
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	69bb      	ldr	r3, [r7, #24]
 8002722:	43db      	mvns	r3, r3
 8002724:	4909      	ldr	r1, [pc, #36]	@ (800274c <HAL_GPIO_Init+0x304>)
 8002726:	4013      	ands	r3, r2
 8002728:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	3301      	adds	r3, #1
 800272e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002736:	fa22 f303 	lsr.w	r3, r2, r3
 800273a:	2b00      	cmp	r3, #0
 800273c:	f47f ae8e 	bne.w	800245c <HAL_GPIO_Init+0x14>
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	372c      	adds	r7, #44	@ 0x2c
 8002746:	46bd      	mov	sp, r7
 8002748:	bc80      	pop	{r7}
 800274a:	4770      	bx	lr
 800274c:	40010400 	.word	0x40010400

08002750 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	460b      	mov	r3, r1
 800275a:	807b      	strh	r3, [r7, #2]
 800275c:	4613      	mov	r3, r2
 800275e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002760:	787b      	ldrb	r3, [r7, #1]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d003      	beq.n	800276e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002766:	887a      	ldrh	r2, [r7, #2]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800276c:	e003      	b.n	8002776 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	611a      	str	r2, [r3, #16]
}
 8002776:	bf00      	nop
 8002778:	370c      	adds	r7, #12
 800277a:	46bd      	mov	sp, r7
 800277c:	bc80      	pop	{r7}
 800277e:	4770      	bx	lr

08002780 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800278a:	4b08      	ldr	r3, [pc, #32]	@ (80027ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800278c:	695a      	ldr	r2, [r3, #20]
 800278e:	88fb      	ldrh	r3, [r7, #6]
 8002790:	4013      	ands	r3, r2
 8002792:	2b00      	cmp	r3, #0
 8002794:	d006      	beq.n	80027a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002796:	4a05      	ldr	r2, [pc, #20]	@ (80027ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002798:	88fb      	ldrh	r3, [r7, #6]
 800279a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800279c:	88fb      	ldrh	r3, [r7, #6]
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 f806 	bl	80027b0 <HAL_GPIO_EXTI_Callback>
  }
}
 80027a4:	bf00      	nop
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40010400 	.word	0x40010400

080027b0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr

080027c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b084      	sub	sp, #16
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d101      	bne.n	80027d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e12b      	b.n	8002a2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7fe fed2 	bl	8001594 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2224      	movs	r2, #36	@ 0x24
 80027f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 0201 	bic.w	r2, r2, #1
 8002806:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002816:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002826:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002828:	f001 f960 	bl	8003aec <HAL_RCC_GetPCLK1Freq>
 800282c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4a81      	ldr	r2, [pc, #516]	@ (8002a38 <HAL_I2C_Init+0x274>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d807      	bhi.n	8002848 <HAL_I2C_Init+0x84>
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	4a80      	ldr	r2, [pc, #512]	@ (8002a3c <HAL_I2C_Init+0x278>)
 800283c:	4293      	cmp	r3, r2
 800283e:	bf94      	ite	ls
 8002840:	2301      	movls	r3, #1
 8002842:	2300      	movhi	r3, #0
 8002844:	b2db      	uxtb	r3, r3
 8002846:	e006      	b.n	8002856 <HAL_I2C_Init+0x92>
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4a7d      	ldr	r2, [pc, #500]	@ (8002a40 <HAL_I2C_Init+0x27c>)
 800284c:	4293      	cmp	r3, r2
 800284e:	bf94      	ite	ls
 8002850:	2301      	movls	r3, #1
 8002852:	2300      	movhi	r3, #0
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e0e7      	b.n	8002a2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	4a78      	ldr	r2, [pc, #480]	@ (8002a44 <HAL_I2C_Init+0x280>)
 8002862:	fba2 2303 	umull	r2, r3, r2, r3
 8002866:	0c9b      	lsrs	r3, r3, #18
 8002868:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	430a      	orrs	r2, r1
 800287c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6a1b      	ldr	r3, [r3, #32]
 8002884:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	4a6a      	ldr	r2, [pc, #424]	@ (8002a38 <HAL_I2C_Init+0x274>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d802      	bhi.n	8002898 <HAL_I2C_Init+0xd4>
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	3301      	adds	r3, #1
 8002896:	e009      	b.n	80028ac <HAL_I2C_Init+0xe8>
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	4a69      	ldr	r2, [pc, #420]	@ (8002a48 <HAL_I2C_Init+0x284>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	3301      	adds	r3, #1
 80028ac:	687a      	ldr	r2, [r7, #4]
 80028ae:	6812      	ldr	r2, [r2, #0]
 80028b0:	430b      	orrs	r3, r1
 80028b2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	69db      	ldr	r3, [r3, #28]
 80028ba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80028be:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	495c      	ldr	r1, [pc, #368]	@ (8002a38 <HAL_I2C_Init+0x274>)
 80028c8:	428b      	cmp	r3, r1
 80028ca:	d819      	bhi.n	8002900 <HAL_I2C_Init+0x13c>
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1e59      	subs	r1, r3, #1
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	fbb1 f3f3 	udiv	r3, r1, r3
 80028da:	1c59      	adds	r1, r3, #1
 80028dc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80028e0:	400b      	ands	r3, r1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00a      	beq.n	80028fc <HAL_I2C_Init+0x138>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	1e59      	subs	r1, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	005b      	lsls	r3, r3, #1
 80028f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80028f4:	3301      	adds	r3, #1
 80028f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028fa:	e051      	b.n	80029a0 <HAL_I2C_Init+0x1dc>
 80028fc:	2304      	movs	r3, #4
 80028fe:	e04f      	b.n	80029a0 <HAL_I2C_Init+0x1dc>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d111      	bne.n	800292c <HAL_I2C_Init+0x168>
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	1e58      	subs	r0, r3, #1
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6859      	ldr	r1, [r3, #4]
 8002910:	460b      	mov	r3, r1
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	440b      	add	r3, r1
 8002916:	fbb0 f3f3 	udiv	r3, r0, r3
 800291a:	3301      	adds	r3, #1
 800291c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002920:	2b00      	cmp	r3, #0
 8002922:	bf0c      	ite	eq
 8002924:	2301      	moveq	r3, #1
 8002926:	2300      	movne	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	e012      	b.n	8002952 <HAL_I2C_Init+0x18e>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	1e58      	subs	r0, r3, #1
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6859      	ldr	r1, [r3, #4]
 8002934:	460b      	mov	r3, r1
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	440b      	add	r3, r1
 800293a:	0099      	lsls	r1, r3, #2
 800293c:	440b      	add	r3, r1
 800293e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002942:	3301      	adds	r3, #1
 8002944:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf0c      	ite	eq
 800294c:	2301      	moveq	r3, #1
 800294e:	2300      	movne	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d001      	beq.n	800295a <HAL_I2C_Init+0x196>
 8002956:	2301      	movs	r3, #1
 8002958:	e022      	b.n	80029a0 <HAL_I2C_Init+0x1dc>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d10e      	bne.n	8002980 <HAL_I2C_Init+0x1bc>
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1e58      	subs	r0, r3, #1
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6859      	ldr	r1, [r3, #4]
 800296a:	460b      	mov	r3, r1
 800296c:	005b      	lsls	r3, r3, #1
 800296e:	440b      	add	r3, r1
 8002970:	fbb0 f3f3 	udiv	r3, r0, r3
 8002974:	3301      	adds	r3, #1
 8002976:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800297a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800297e:	e00f      	b.n	80029a0 <HAL_I2C_Init+0x1dc>
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	1e58      	subs	r0, r3, #1
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6859      	ldr	r1, [r3, #4]
 8002988:	460b      	mov	r3, r1
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	440b      	add	r3, r1
 800298e:	0099      	lsls	r1, r3, #2
 8002990:	440b      	add	r3, r1
 8002992:	fbb0 f3f3 	udiv	r3, r0, r3
 8002996:	3301      	adds	r3, #1
 8002998:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800299c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	6809      	ldr	r1, [r1, #0]
 80029a4:	4313      	orrs	r3, r2
 80029a6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69da      	ldr	r2, [r3, #28]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80029ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6911      	ldr	r1, [r2, #16]
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	68d2      	ldr	r2, [r2, #12]
 80029da:	4311      	orrs	r1, r2
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	430b      	orrs	r3, r1
 80029e2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	695a      	ldr	r2, [r3, #20]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	431a      	orrs	r2, r3
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	430a      	orrs	r2, r1
 80029fe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681a      	ldr	r2, [r3, #0]
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f042 0201 	orr.w	r2, r2, #1
 8002a0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2220      	movs	r2, #32
 8002a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2200      	movs	r2, #0
 8002a22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	000186a0 	.word	0x000186a0
 8002a3c:	001e847f 	.word	0x001e847f
 8002a40:	003d08ff 	.word	0x003d08ff
 8002a44:	431bde83 	.word	0x431bde83
 8002a48:	10624dd3 	.word	0x10624dd3

08002a4c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b088      	sub	sp, #32
 8002a50:	af02      	add	r7, sp, #8
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	607a      	str	r2, [r7, #4]
 8002a56:	461a      	mov	r2, r3
 8002a58:	460b      	mov	r3, r1
 8002a5a:	817b      	strh	r3, [r7, #10]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a60:	f7ff fbb6 	bl	80021d0 <HAL_GetTick>
 8002a64:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	2b20      	cmp	r3, #32
 8002a70:	f040 80e0 	bne.w	8002c34 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	9300      	str	r3, [sp, #0]
 8002a78:	2319      	movs	r3, #25
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	4970      	ldr	r1, [pc, #448]	@ (8002c40 <HAL_I2C_Master_Transmit+0x1f4>)
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 fa92 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e0d3      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_I2C_Master_Transmit+0x50>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e0cc      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f003 0301 	and.w	r3, r3, #1
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d007      	beq.n	8002ac2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f042 0201 	orr.w	r2, r2, #1
 8002ac0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ad0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	2221      	movs	r2, #33	@ 0x21
 8002ad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2210      	movs	r2, #16
 8002ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	893a      	ldrh	r2, [r7, #8]
 8002af2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002af8:	b29a      	uxth	r2, r3
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	4a50      	ldr	r2, [pc, #320]	@ (8002c44 <HAL_I2C_Master_Transmit+0x1f8>)
 8002b02:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b04:	8979      	ldrh	r1, [r7, #10]
 8002b06:	697b      	ldr	r3, [r7, #20]
 8002b08:	6a3a      	ldr	r2, [r7, #32]
 8002b0a:	68f8      	ldr	r0, [r7, #12]
 8002b0c:	f000 f9ca 	bl	8002ea4 <I2C_MasterRequestWrite>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e08d      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	695b      	ldr	r3, [r3, #20]
 8002b24:	613b      	str	r3, [r7, #16]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	613b      	str	r3, [r7, #16]
 8002b2e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002b30:	e066      	b.n	8002c00 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	6a39      	ldr	r1, [r7, #32]
 8002b36:	68f8      	ldr	r0, [r7, #12]
 8002b38:	f000 fb50 	bl	80031dc <I2C_WaitOnTXEFlagUntilTimeout>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d00d      	beq.n	8002b5e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	d107      	bne.n	8002b5a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b58:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e06b      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b62:	781a      	ldrb	r2, [r3, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6e:	1c5a      	adds	r2, r3, #1
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	3b01      	subs	r3, #1
 8002b7c:	b29a      	uxth	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d11b      	bne.n	8002bd4 <HAL_I2C_Master_Transmit+0x188>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d017      	beq.n	8002bd4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba8:	781a      	ldrb	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb4:	1c5a      	adds	r2, r3, #1
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bd4:	697a      	ldr	r2, [r7, #20]
 8002bd6:	6a39      	ldr	r1, [r7, #32]
 8002bd8:	68f8      	ldr	r0, [r7, #12]
 8002bda:	f000 fb47 	bl	800326c <I2C_WaitOnBTFFlagUntilTimeout>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d00d      	beq.n	8002c00 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	2b04      	cmp	r3, #4
 8002bea:	d107      	bne.n	8002bfc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002bfa:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e01a      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d194      	bne.n	8002b32 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	2220      	movs	r2, #32
 8002c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e000      	b.n	8002c36 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002c34:	2302      	movs	r3, #2
  }
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3718      	adds	r7, #24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	00100002 	.word	0x00100002
 8002c44:	ffff0000 	.word	0xffff0000

08002c48 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	@ 0x28
 8002c4c:	af02      	add	r7, sp, #8
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	607a      	str	r2, [r7, #4]
 8002c52:	603b      	str	r3, [r7, #0]
 8002c54:	460b      	mov	r3, r1
 8002c56:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002c58:	f7ff faba 	bl	80021d0 <HAL_GetTick>
 8002c5c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b20      	cmp	r3, #32
 8002c6c:	f040 8111 	bne.w	8002e92 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c70:	69fb      	ldr	r3, [r7, #28]
 8002c72:	9300      	str	r3, [sp, #0]
 8002c74:	2319      	movs	r3, #25
 8002c76:	2201      	movs	r2, #1
 8002c78:	4988      	ldr	r1, [pc, #544]	@ (8002e9c <HAL_I2C_IsDeviceReady+0x254>)
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 f994 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002c86:	2302      	movs	r3, #2
 8002c88:	e104      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d101      	bne.n	8002c98 <HAL_I2C_IsDeviceReady+0x50>
 8002c94:	2302      	movs	r3, #2
 8002c96:	e0fd      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d007      	beq.n	8002cbe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f042 0201 	orr.w	r2, r2, #1
 8002cbc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ccc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2224      	movs	r2, #36	@ 0x24
 8002cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4a70      	ldr	r2, [pc, #448]	@ (8002ea0 <HAL_I2C_IsDeviceReady+0x258>)
 8002ce0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cf0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	9300      	str	r3, [sp, #0]
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f952 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00d      	beq.n	8002d26 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d18:	d103      	bne.n	8002d22 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d20:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e0b6      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d26:	897b      	ldrh	r3, [r7, #10]
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	461a      	mov	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d34:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002d36:	f7ff fa4b 	bl	80021d0 <HAL_GetTick>
 8002d3a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	695b      	ldr	r3, [r3, #20]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	bf0c      	ite	eq
 8002d4a:	2301      	moveq	r3, #1
 8002d4c:	2300      	movne	r3, #0
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d60:	bf0c      	ite	eq
 8002d62:	2301      	moveq	r3, #1
 8002d64:	2300      	movne	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002d6a:	e025      	b.n	8002db8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002d6c:	f7ff fa30 	bl	80021d0 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d302      	bcc.n	8002d82 <HAL_I2C_IsDeviceReady+0x13a>
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d103      	bne.n	8002d8a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	22a0      	movs	r2, #160	@ 0xa0
 8002d86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	f003 0302 	and.w	r3, r3, #2
 8002d94:	2b02      	cmp	r3, #2
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	695b      	ldr	r3, [r3, #20]
 8002da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dae:	bf0c      	ite	eq
 8002db0:	2301      	moveq	r3, #1
 8002db2:	2300      	movne	r3, #0
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2ba0      	cmp	r3, #160	@ 0xa0
 8002dc2:	d005      	beq.n	8002dd0 <HAL_I2C_IsDeviceReady+0x188>
 8002dc4:	7dfb      	ldrb	r3, [r7, #23]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d102      	bne.n	8002dd0 <HAL_I2C_IsDeviceReady+0x188>
 8002dca:	7dbb      	ldrb	r3, [r7, #22]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d0cd      	beq.n	8002d6c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	695b      	ldr	r3, [r3, #20]
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d129      	bne.n	8002e3a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002df6:	2300      	movs	r3, #0
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	695b      	ldr	r3, [r3, #20]
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	699b      	ldr	r3, [r3, #24]
 8002e08:	613b      	str	r3, [r7, #16]
 8002e0a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	9300      	str	r3, [sp, #0]
 8002e10:	2319      	movs	r3, #25
 8002e12:	2201      	movs	r2, #1
 8002e14:	4921      	ldr	r1, [pc, #132]	@ (8002e9c <HAL_I2C_IsDeviceReady+0x254>)
 8002e16:	68f8      	ldr	r0, [r7, #12]
 8002e18:	f000 f8c6 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e036      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	2220      	movs	r2, #32
 8002e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8002e36:	2300      	movs	r3, #0
 8002e38:	e02c      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e48:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e52:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	9300      	str	r3, [sp, #0]
 8002e58:	2319      	movs	r3, #25
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	490f      	ldr	r1, [pc, #60]	@ (8002e9c <HAL_I2C_IsDeviceReady+0x254>)
 8002e5e:	68f8      	ldr	r0, [r7, #12]
 8002e60:	f000 f8a2 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002e64:	4603      	mov	r3, r0
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d001      	beq.n	8002e6e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e012      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	3301      	adds	r3, #1
 8002e72:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002e74:	69ba      	ldr	r2, [r7, #24]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	f4ff af32 	bcc.w	8002ce2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2220      	movs	r2, #32
 8002e82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
  }
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3720      	adds	r7, #32
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	00100002 	.word	0x00100002
 8002ea0:	ffff0000 	.word	0xffff0000

08002ea4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af02      	add	r7, sp, #8
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	460b      	mov	r3, r1
 8002eb2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eb8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	2b08      	cmp	r3, #8
 8002ebe:	d006      	beq.n	8002ece <I2C_MasterRequestWrite+0x2a>
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d003      	beq.n	8002ece <I2C_MasterRequestWrite+0x2a>
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002ecc:	d108      	bne.n	8002ee0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002edc:	601a      	str	r2, [r3, #0]
 8002ede:	e00b      	b.n	8002ef8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	2b12      	cmp	r3, #18
 8002ee6:	d107      	bne.n	8002ef8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ef6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f04:	68f8      	ldr	r0, [r7, #12]
 8002f06:	f000 f84f 	bl	8002fa8 <I2C_WaitOnFlagUntilTimeout>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d00d      	beq.n	8002f2c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f1e:	d103      	bne.n	8002f28 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f26:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e035      	b.n	8002f98 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	691b      	ldr	r3, [r3, #16]
 8002f30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f34:	d108      	bne.n	8002f48 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f36:	897b      	ldrh	r3, [r7, #10]
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	461a      	mov	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f44:	611a      	str	r2, [r3, #16]
 8002f46:	e01b      	b.n	8002f80 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002f48:	897b      	ldrh	r3, [r7, #10]
 8002f4a:	11db      	asrs	r3, r3, #7
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	f003 0306 	and.w	r3, r3, #6
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	f063 030f 	orn	r3, r3, #15
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	490e      	ldr	r1, [pc, #56]	@ (8002fa0 <I2C_MasterRequestWrite+0xfc>)
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 f898 	bl	800309c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d001      	beq.n	8002f76 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e010      	b.n	8002f98 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002f76:	897b      	ldrh	r3, [r7, #10]
 8002f78:	b2da      	uxtb	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	4907      	ldr	r1, [pc, #28]	@ (8002fa4 <I2C_MasterRequestWrite+0x100>)
 8002f86:	68f8      	ldr	r0, [r7, #12]
 8002f88:	f000 f888 	bl	800309c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d001      	beq.n	8002f96 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e000      	b.n	8002f98 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002f96:	2300      	movs	r3, #0
}
 8002f98:	4618      	mov	r0, r3
 8002f9a:	3718      	adds	r7, #24
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	00010008 	.word	0x00010008
 8002fa4:	00010002 	.word	0x00010002

08002fa8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	603b      	str	r3, [r7, #0]
 8002fb4:	4613      	mov	r3, r2
 8002fb6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fb8:	e048      	b.n	800304c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fc0:	d044      	beq.n	800304c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002fc2:	f7ff f905 	bl	80021d0 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	683a      	ldr	r2, [r7, #0]
 8002fce:	429a      	cmp	r2, r3
 8002fd0:	d302      	bcc.n	8002fd8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d139      	bne.n	800304c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	0c1b      	lsrs	r3, r3, #16
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d10d      	bne.n	8002ffe <I2C_WaitOnFlagUntilTimeout+0x56>
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	695b      	ldr	r3, [r3, #20]
 8002fe8:	43da      	mvns	r2, r3
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	4013      	ands	r3, r2
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	bf0c      	ite	eq
 8002ff4:	2301      	moveq	r3, #1
 8002ff6:	2300      	movne	r3, #0
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	e00c      	b.n	8003018 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	43da      	mvns	r2, r3
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	4013      	ands	r3, r2
 800300a:	b29b      	uxth	r3, r3
 800300c:	2b00      	cmp	r3, #0
 800300e:	bf0c      	ite	eq
 8003010:	2301      	moveq	r3, #1
 8003012:	2300      	movne	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
 8003018:	79fb      	ldrb	r3, [r7, #7]
 800301a:	429a      	cmp	r2, r3
 800301c:	d116      	bne.n	800304c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	2200      	movs	r2, #0
 8003022:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003038:	f043 0220 	orr.w	r2, r3, #32
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e023      	b.n	8003094 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	0c1b      	lsrs	r3, r3, #16
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b01      	cmp	r3, #1
 8003054:	d10d      	bne.n	8003072 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	695b      	ldr	r3, [r3, #20]
 800305c:	43da      	mvns	r2, r3
 800305e:	68bb      	ldr	r3, [r7, #8]
 8003060:	4013      	ands	r3, r2
 8003062:	b29b      	uxth	r3, r3
 8003064:	2b00      	cmp	r3, #0
 8003066:	bf0c      	ite	eq
 8003068:	2301      	moveq	r3, #1
 800306a:	2300      	movne	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	e00c      	b.n	800308c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	699b      	ldr	r3, [r3, #24]
 8003078:	43da      	mvns	r2, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	4013      	ands	r3, r2
 800307e:	b29b      	uxth	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	bf0c      	ite	eq
 8003084:	2301      	moveq	r3, #1
 8003086:	2300      	movne	r3, #0
 8003088:	b2db      	uxtb	r3, r3
 800308a:	461a      	mov	r2, r3
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	429a      	cmp	r2, r3
 8003090:	d093      	beq.n	8002fba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030aa:	e071      	b.n	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80030ba:	d123      	bne.n	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030ca:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f0:	f043 0204 	orr.w	r2, r3, #4
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e067      	b.n	80031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800310a:	d041      	beq.n	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800310c:	f7ff f860 	bl	80021d0 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	429a      	cmp	r2, r3
 800311a:	d302      	bcc.n	8003122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d136      	bne.n	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	0c1b      	lsrs	r3, r3, #16
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d10c      	bne.n	8003146 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	43da      	mvns	r2, r3
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	4013      	ands	r3, r2
 8003138:	b29b      	uxth	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	bf14      	ite	ne
 800313e:	2301      	movne	r3, #1
 8003140:	2300      	moveq	r3, #0
 8003142:	b2db      	uxtb	r3, r3
 8003144:	e00b      	b.n	800315e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	699b      	ldr	r3, [r3, #24]
 800314c:	43da      	mvns	r2, r3
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	4013      	ands	r3, r2
 8003152:	b29b      	uxth	r3, r3
 8003154:	2b00      	cmp	r3, #0
 8003156:	bf14      	ite	ne
 8003158:	2301      	movne	r3, #1
 800315a:	2300      	moveq	r3, #0
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d016      	beq.n	8003190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2220      	movs	r2, #32
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317c:	f043 0220 	orr.w	r2, r3, #32
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	2200      	movs	r2, #0
 8003188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
 800318e:	e021      	b.n	80031d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	0c1b      	lsrs	r3, r3, #16
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d10c      	bne.n	80031b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	43da      	mvns	r2, r3
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	4013      	ands	r3, r2
 80031a6:	b29b      	uxth	r3, r3
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	bf14      	ite	ne
 80031ac:	2301      	movne	r3, #1
 80031ae:	2300      	moveq	r3, #0
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	e00b      	b.n	80031cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	699b      	ldr	r3, [r3, #24]
 80031ba:	43da      	mvns	r2, r3
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	4013      	ands	r3, r2
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	bf14      	ite	ne
 80031c6:	2301      	movne	r3, #1
 80031c8:	2300      	moveq	r3, #0
 80031ca:	b2db      	uxtb	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f47f af6d 	bne.w	80030ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80031d2:	2300      	movs	r3, #0
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b084      	sub	sp, #16
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	60f8      	str	r0, [r7, #12]
 80031e4:	60b9      	str	r1, [r7, #8]
 80031e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031e8:	e034      	b.n	8003254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 f886 	bl	80032fc <I2C_IsAcknowledgeFailed>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	e034      	b.n	8003264 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003200:	d028      	beq.n	8003254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003202:	f7fe ffe5 	bl	80021d0 <HAL_GetTick>
 8003206:	4602      	mov	r2, r0
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	1ad3      	subs	r3, r2, r3
 800320c:	68ba      	ldr	r2, [r7, #8]
 800320e:	429a      	cmp	r2, r3
 8003210:	d302      	bcc.n	8003218 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d11d      	bne.n	8003254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003222:	2b80      	cmp	r3, #128	@ 0x80
 8003224:	d016      	beq.n	8003254 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2220      	movs	r2, #32
 8003230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003240:	f043 0220 	orr.w	r2, r3, #32
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e007      	b.n	8003264 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	695b      	ldr	r3, [r3, #20]
 800325a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800325e:	2b80      	cmp	r3, #128	@ 0x80
 8003260:	d1c3      	bne.n	80031ea <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003262:	2300      	movs	r3, #0
}
 8003264:	4618      	mov	r0, r3
 8003266:	3710      	adds	r7, #16
 8003268:	46bd      	mov	sp, r7
 800326a:	bd80      	pop	{r7, pc}

0800326c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003278:	e034      	b.n	80032e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800327a:	68f8      	ldr	r0, [r7, #12]
 800327c:	f000 f83e 	bl	80032fc <I2C_IsAcknowledgeFailed>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d001      	beq.n	800328a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e034      	b.n	80032f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003290:	d028      	beq.n	80032e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003292:	f7fe ff9d 	bl	80021d0 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d302      	bcc.n	80032a8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d11d      	bne.n	80032e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	695b      	ldr	r3, [r3, #20]
 80032ae:	f003 0304 	and.w	r3, r3, #4
 80032b2:	2b04      	cmp	r3, #4
 80032b4:	d016      	beq.n	80032e4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032d0:	f043 0220 	orr.w	r2, r3, #32
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e007      	b.n	80032f4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	695b      	ldr	r3, [r3, #20]
 80032ea:	f003 0304 	and.w	r3, r3, #4
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	d1c3      	bne.n	800327a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032f2:	2300      	movs	r3, #0
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800330e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003312:	d11b      	bne.n	800334c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800331c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2220      	movs	r2, #32
 8003328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003338:	f043 0204 	orr.w	r2, r3, #4
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003348:	2301      	movs	r3, #1
 800334a:	e000      	b.n	800334e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	bc80      	pop	{r7}
 8003356:	4770      	bx	lr

08003358 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e272      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 8087 	beq.w	8003486 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003378:	4b92      	ldr	r3, [pc, #584]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 030c 	and.w	r3, r3, #12
 8003380:	2b04      	cmp	r3, #4
 8003382:	d00c      	beq.n	800339e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003384:	4b8f      	ldr	r3, [pc, #572]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f003 030c 	and.w	r3, r3, #12
 800338c:	2b08      	cmp	r3, #8
 800338e:	d112      	bne.n	80033b6 <HAL_RCC_OscConfig+0x5e>
 8003390:	4b8c      	ldr	r3, [pc, #560]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800339c:	d10b      	bne.n	80033b6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800339e:	4b89      	ldr	r3, [pc, #548]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d06c      	beq.n	8003484 <HAL_RCC_OscConfig+0x12c>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d168      	bne.n	8003484 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e24c      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x76>
 80033c0:	4b80      	ldr	r3, [pc, #512]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a7f      	ldr	r2, [pc, #508]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ca:	6013      	str	r3, [r2, #0]
 80033cc:	e02e      	b.n	800342c <HAL_RCC_OscConfig+0xd4>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x98>
 80033d6:	4b7b      	ldr	r3, [pc, #492]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a7a      	ldr	r2, [pc, #488]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033e0:	6013      	str	r3, [r2, #0]
 80033e2:	4b78      	ldr	r3, [pc, #480]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a77      	ldr	r2, [pc, #476]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033ec:	6013      	str	r3, [r2, #0]
 80033ee:	e01d      	b.n	800342c <HAL_RCC_OscConfig+0xd4>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80033f8:	d10c      	bne.n	8003414 <HAL_RCC_OscConfig+0xbc>
 80033fa:	4b72      	ldr	r3, [pc, #456]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a71      	ldr	r2, [pc, #452]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003400:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003404:	6013      	str	r3, [r2, #0]
 8003406:	4b6f      	ldr	r3, [pc, #444]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a6e      	ldr	r2, [pc, #440]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 800340c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	e00b      	b.n	800342c <HAL_RCC_OscConfig+0xd4>
 8003414:	4b6b      	ldr	r3, [pc, #428]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a6a      	ldr	r2, [pc, #424]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 800341a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	4b68      	ldr	r3, [pc, #416]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a67      	ldr	r2, [pc, #412]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003426:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800342a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d013      	beq.n	800345c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003434:	f7fe fecc 	bl	80021d0 <HAL_GetTick>
 8003438:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800343a:	e008      	b.n	800344e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800343c:	f7fe fec8 	bl	80021d0 <HAL_GetTick>
 8003440:	4602      	mov	r2, r0
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	1ad3      	subs	r3, r2, r3
 8003446:	2b64      	cmp	r3, #100	@ 0x64
 8003448:	d901      	bls.n	800344e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800344a:	2303      	movs	r3, #3
 800344c:	e200      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344e:	4b5d      	ldr	r3, [pc, #372]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d0f0      	beq.n	800343c <HAL_RCC_OscConfig+0xe4>
 800345a:	e014      	b.n	8003486 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7fe feb8 	bl	80021d0 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003464:	f7fe feb4 	bl	80021d0 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	@ 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e1ec      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003476:	4b53      	ldr	r3, [pc, #332]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f0      	bne.n	8003464 <HAL_RCC_OscConfig+0x10c>
 8003482:	e000      	b.n	8003486 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003484:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d063      	beq.n	800355a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003492:	4b4c      	ldr	r3, [pc, #304]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	f003 030c 	and.w	r3, r3, #12
 800349a:	2b00      	cmp	r3, #0
 800349c:	d00b      	beq.n	80034b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800349e:	4b49      	ldr	r3, [pc, #292]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f003 030c 	and.w	r3, r3, #12
 80034a6:	2b08      	cmp	r3, #8
 80034a8:	d11c      	bne.n	80034e4 <HAL_RCC_OscConfig+0x18c>
 80034aa:	4b46      	ldr	r3, [pc, #280]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d116      	bne.n	80034e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034b6:	4b43      	ldr	r3, [pc, #268]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d005      	beq.n	80034ce <HAL_RCC_OscConfig+0x176>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d001      	beq.n	80034ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e1c0      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034ce:	4b3d      	ldr	r3, [pc, #244]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	00db      	lsls	r3, r3, #3
 80034dc:	4939      	ldr	r1, [pc, #228]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034e2:	e03a      	b.n	800355a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	691b      	ldr	r3, [r3, #16]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d020      	beq.n	800352e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034ec:	4b36      	ldr	r3, [pc, #216]	@ (80035c8 <HAL_RCC_OscConfig+0x270>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7fe fe6d 	bl	80021d0 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034fa:	f7fe fe69 	bl	80021d0 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e1a1      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800350c:	4b2d      	ldr	r3, [pc, #180]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003518:	4b2a      	ldr	r3, [pc, #168]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	00db      	lsls	r3, r3, #3
 8003526:	4927      	ldr	r1, [pc, #156]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003528:	4313      	orrs	r3, r2
 800352a:	600b      	str	r3, [r1, #0]
 800352c:	e015      	b.n	800355a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800352e:	4b26      	ldr	r3, [pc, #152]	@ (80035c8 <HAL_RCC_OscConfig+0x270>)
 8003530:	2200      	movs	r2, #0
 8003532:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003534:	f7fe fe4c 	bl	80021d0 <HAL_GetTick>
 8003538:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800353a:	e008      	b.n	800354e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800353c:	f7fe fe48 	bl	80021d0 <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	693b      	ldr	r3, [r7, #16]
 8003544:	1ad3      	subs	r3, r2, r3
 8003546:	2b02      	cmp	r3, #2
 8003548:	d901      	bls.n	800354e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800354a:	2303      	movs	r3, #3
 800354c:	e180      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800354e:	4b1d      	ldr	r3, [pc, #116]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0302 	and.w	r3, r3, #2
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1f0      	bne.n	800353c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d03a      	beq.n	80035dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d019      	beq.n	80035a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800356e:	4b17      	ldr	r3, [pc, #92]	@ (80035cc <HAL_RCC_OscConfig+0x274>)
 8003570:	2201      	movs	r2, #1
 8003572:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003574:	f7fe fe2c 	bl	80021d0 <HAL_GetTick>
 8003578:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357a:	e008      	b.n	800358e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800357c:	f7fe fe28 	bl	80021d0 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	2b02      	cmp	r3, #2
 8003588:	d901      	bls.n	800358e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800358a:	2303      	movs	r3, #3
 800358c:	e160      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800358e:	4b0d      	ldr	r3, [pc, #52]	@ (80035c4 <HAL_RCC_OscConfig+0x26c>)
 8003590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d0f0      	beq.n	800357c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800359a:	2001      	movs	r0, #1
 800359c:	f000 faba 	bl	8003b14 <RCC_Delay>
 80035a0:	e01c      	b.n	80035dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035a2:	4b0a      	ldr	r3, [pc, #40]	@ (80035cc <HAL_RCC_OscConfig+0x274>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a8:	f7fe fe12 	bl	80021d0 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035ae:	e00f      	b.n	80035d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b0:	f7fe fe0e 	bl	80021d0 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d908      	bls.n	80035d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e146      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
 80035c2:	bf00      	nop
 80035c4:	40021000 	.word	0x40021000
 80035c8:	42420000 	.word	0x42420000
 80035cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d0:	4b92      	ldr	r3, [pc, #584]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1e9      	bne.n	80035b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0304 	and.w	r3, r3, #4
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f000 80a6 	beq.w	8003736 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ea:	2300      	movs	r3, #0
 80035ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035ee:	4b8b      	ldr	r3, [pc, #556]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d10d      	bne.n	8003616 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035fa:	4b88      	ldr	r3, [pc, #544]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	4a87      	ldr	r2, [pc, #540]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003600:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003604:	61d3      	str	r3, [r2, #28]
 8003606:	4b85      	ldr	r3, [pc, #532]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800360e:	60bb      	str	r3, [r7, #8]
 8003610:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003612:	2301      	movs	r3, #1
 8003614:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003616:	4b82      	ldr	r3, [pc, #520]	@ (8003820 <HAL_RCC_OscConfig+0x4c8>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800361e:	2b00      	cmp	r3, #0
 8003620:	d118      	bne.n	8003654 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003622:	4b7f      	ldr	r3, [pc, #508]	@ (8003820 <HAL_RCC_OscConfig+0x4c8>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a7e      	ldr	r2, [pc, #504]	@ (8003820 <HAL_RCC_OscConfig+0x4c8>)
 8003628:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800362c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800362e:	f7fe fdcf 	bl	80021d0 <HAL_GetTick>
 8003632:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003636:	f7fe fdcb 	bl	80021d0 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b64      	cmp	r3, #100	@ 0x64
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e103      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003648:	4b75      	ldr	r3, [pc, #468]	@ (8003820 <HAL_RCC_OscConfig+0x4c8>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003650:	2b00      	cmp	r3, #0
 8003652:	d0f0      	beq.n	8003636 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d106      	bne.n	800366a <HAL_RCC_OscConfig+0x312>
 800365c:	4b6f      	ldr	r3, [pc, #444]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	4a6e      	ldr	r2, [pc, #440]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003662:	f043 0301 	orr.w	r3, r3, #1
 8003666:	6213      	str	r3, [r2, #32]
 8003668:	e02d      	b.n	80036c6 <HAL_RCC_OscConfig+0x36e>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10c      	bne.n	800368c <HAL_RCC_OscConfig+0x334>
 8003672:	4b6a      	ldr	r3, [pc, #424]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003674:	6a1b      	ldr	r3, [r3, #32]
 8003676:	4a69      	ldr	r2, [pc, #420]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003678:	f023 0301 	bic.w	r3, r3, #1
 800367c:	6213      	str	r3, [r2, #32]
 800367e:	4b67      	ldr	r3, [pc, #412]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003680:	6a1b      	ldr	r3, [r3, #32]
 8003682:	4a66      	ldr	r2, [pc, #408]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003684:	f023 0304 	bic.w	r3, r3, #4
 8003688:	6213      	str	r3, [r2, #32]
 800368a:	e01c      	b.n	80036c6 <HAL_RCC_OscConfig+0x36e>
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	2b05      	cmp	r3, #5
 8003692:	d10c      	bne.n	80036ae <HAL_RCC_OscConfig+0x356>
 8003694:	4b61      	ldr	r3, [pc, #388]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003696:	6a1b      	ldr	r3, [r3, #32]
 8003698:	4a60      	ldr	r2, [pc, #384]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800369a:	f043 0304 	orr.w	r3, r3, #4
 800369e:	6213      	str	r3, [r2, #32]
 80036a0:	4b5e      	ldr	r3, [pc, #376]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	4a5d      	ldr	r2, [pc, #372]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036a6:	f043 0301 	orr.w	r3, r3, #1
 80036aa:	6213      	str	r3, [r2, #32]
 80036ac:	e00b      	b.n	80036c6 <HAL_RCC_OscConfig+0x36e>
 80036ae:	4b5b      	ldr	r3, [pc, #364]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036b0:	6a1b      	ldr	r3, [r3, #32]
 80036b2:	4a5a      	ldr	r2, [pc, #360]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036b4:	f023 0301 	bic.w	r3, r3, #1
 80036b8:	6213      	str	r3, [r2, #32]
 80036ba:	4b58      	ldr	r3, [pc, #352]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036bc:	6a1b      	ldr	r3, [r3, #32]
 80036be:	4a57      	ldr	r2, [pc, #348]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036c0:	f023 0304 	bic.w	r3, r3, #4
 80036c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d015      	beq.n	80036fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ce:	f7fe fd7f 	bl	80021d0 <HAL_GetTick>
 80036d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d4:	e00a      	b.n	80036ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036d6:	f7fe fd7b 	bl	80021d0 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d901      	bls.n	80036ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036e8:	2303      	movs	r3, #3
 80036ea:	e0b1      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ec:	4b4b      	ldr	r3, [pc, #300]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80036ee:	6a1b      	ldr	r3, [r3, #32]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d0ee      	beq.n	80036d6 <HAL_RCC_OscConfig+0x37e>
 80036f8:	e014      	b.n	8003724 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036fa:	f7fe fd69 	bl	80021d0 <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003700:	e00a      	b.n	8003718 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003702:	f7fe fd65 	bl	80021d0 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003710:	4293      	cmp	r3, r2
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e09b      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003718:	4b40      	ldr	r3, [pc, #256]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800371a:	6a1b      	ldr	r3, [r3, #32]
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1ee      	bne.n	8003702 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003724:	7dfb      	ldrb	r3, [r7, #23]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d105      	bne.n	8003736 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372a:	4b3c      	ldr	r3, [pc, #240]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4a3b      	ldr	r2, [pc, #236]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003730:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003734:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	2b00      	cmp	r3, #0
 800373c:	f000 8087 	beq.w	800384e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003740:	4b36      	ldr	r3, [pc, #216]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	f003 030c 	and.w	r3, r3, #12
 8003748:	2b08      	cmp	r3, #8
 800374a:	d061      	beq.n	8003810 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d146      	bne.n	80037e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003754:	4b33      	ldr	r3, [pc, #204]	@ (8003824 <HAL_RCC_OscConfig+0x4cc>)
 8003756:	2200      	movs	r2, #0
 8003758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375a:	f7fe fd39 	bl	80021d0 <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003760:	e008      	b.n	8003774 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003762:	f7fe fd35 	bl	80021d0 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e06d      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003774:	4b29      	ldr	r3, [pc, #164]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d1f0      	bne.n	8003762 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003788:	d108      	bne.n	800379c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800378a:	4b24      	ldr	r3, [pc, #144]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	4921      	ldr	r1, [pc, #132]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800379c:	4b1f      	ldr	r3, [pc, #124]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 800379e:	685b      	ldr	r3, [r3, #4]
 80037a0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a19      	ldr	r1, [r3, #32]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ac:	430b      	orrs	r3, r1
 80037ae:	491b      	ldr	r1, [pc, #108]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003824 <HAL_RCC_OscConfig+0x4cc>)
 80037b6:	2201      	movs	r2, #1
 80037b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fe fd09 	bl	80021d0 <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fe fd05 	bl	80021d0 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e03d      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037d4:	4b11      	ldr	r3, [pc, #68]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d0f0      	beq.n	80037c2 <HAL_RCC_OscConfig+0x46a>
 80037e0:	e035      	b.n	800384e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037e2:	4b10      	ldr	r3, [pc, #64]	@ (8003824 <HAL_RCC_OscConfig+0x4cc>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e8:	f7fe fcf2 	bl	80021d0 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f0:	f7fe fcee 	bl	80021d0 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e026      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003802:	4b06      	ldr	r3, [pc, #24]	@ (800381c <HAL_RCC_OscConfig+0x4c4>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x498>
 800380e:	e01e      	b.n	800384e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	69db      	ldr	r3, [r3, #28]
 8003814:	2b01      	cmp	r3, #1
 8003816:	d107      	bne.n	8003828 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e019      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
 800381c:	40021000 	.word	0x40021000
 8003820:	40007000 	.word	0x40007000
 8003824:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003828:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <HAL_RCC_OscConfig+0x500>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	429a      	cmp	r2, r3
 800383a:	d106      	bne.n	800384a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003846:	429a      	cmp	r2, r3
 8003848:	d001      	beq.n	800384e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e000      	b.n	8003850 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40021000 	.word	0x40021000

0800385c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b084      	sub	sp, #16
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
 8003864:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e0d0      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003870:	4b6a      	ldr	r3, [pc, #424]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	683a      	ldr	r2, [r7, #0]
 800387a:	429a      	cmp	r2, r3
 800387c:	d910      	bls.n	80038a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800387e:	4b67      	ldr	r3, [pc, #412]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f023 0207 	bic.w	r2, r3, #7
 8003886:	4965      	ldr	r1, [pc, #404]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	4313      	orrs	r3, r2
 800388c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800388e:	4b63      	ldr	r3, [pc, #396]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0307 	and.w	r3, r3, #7
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	429a      	cmp	r2, r3
 800389a:	d001      	beq.n	80038a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800389c:	2301      	movs	r3, #1
 800389e:	e0b8      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 0302 	and.w	r3, r3, #2
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d020      	beq.n	80038ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0304 	and.w	r3, r3, #4
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d005      	beq.n	80038c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038b8:	4b59      	ldr	r3, [pc, #356]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	4a58      	ldr	r2, [pc, #352]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80038c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d005      	beq.n	80038dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038d0:	4b53      	ldr	r3, [pc, #332]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	4a52      	ldr	r2, [pc, #328]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038d6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80038da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038dc:	4b50      	ldr	r3, [pc, #320]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	494d      	ldr	r1, [pc, #308]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d040      	beq.n	800397c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d107      	bne.n	8003912 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003902:	4b47      	ldr	r3, [pc, #284]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d115      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e07f      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	2b02      	cmp	r3, #2
 8003918:	d107      	bne.n	800392a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800391a:	4b41      	ldr	r3, [pc, #260]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d109      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e073      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b00      	cmp	r3, #0
 8003934:	d101      	bne.n	800393a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e06b      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800393a:	4b39      	ldr	r3, [pc, #228]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	f023 0203 	bic.w	r2, r3, #3
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	4936      	ldr	r1, [pc, #216]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 8003948:	4313      	orrs	r3, r2
 800394a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800394c:	f7fe fc40 	bl	80021d0 <HAL_GetTick>
 8003950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003952:	e00a      	b.n	800396a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003954:	f7fe fc3c 	bl	80021d0 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003962:	4293      	cmp	r3, r2
 8003964:	d901      	bls.n	800396a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e053      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396a:	4b2d      	ldr	r3, [pc, #180]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	f003 020c 	and.w	r2, r3, #12
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	429a      	cmp	r2, r3
 800397a:	d1eb      	bne.n	8003954 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800397c:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	429a      	cmp	r2, r3
 8003988:	d210      	bcs.n	80039ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800398a:	4b24      	ldr	r3, [pc, #144]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f023 0207 	bic.w	r2, r3, #7
 8003992:	4922      	ldr	r1, [pc, #136]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	4313      	orrs	r3, r2
 8003998:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800399a:	4b20      	ldr	r3, [pc, #128]	@ (8003a1c <HAL_RCC_ClockConfig+0x1c0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0307 	and.w	r3, r3, #7
 80039a2:	683a      	ldr	r2, [r7, #0]
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d001      	beq.n	80039ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e032      	b.n	8003a12 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d008      	beq.n	80039ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039b8:	4b19      	ldr	r3, [pc, #100]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	4916      	ldr	r1, [pc, #88]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d009      	beq.n	80039ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039d6:	4b12      	ldr	r3, [pc, #72]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	490e      	ldr	r1, [pc, #56]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ea:	f000 f821 	bl	8003a30 <HAL_RCC_GetSysClockFreq>
 80039ee:	4602      	mov	r2, r0
 80039f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003a20 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	091b      	lsrs	r3, r3, #4
 80039f6:	f003 030f 	and.w	r3, r3, #15
 80039fa:	490a      	ldr	r1, [pc, #40]	@ (8003a24 <HAL_RCC_ClockConfig+0x1c8>)
 80039fc:	5ccb      	ldrb	r3, [r1, r3]
 80039fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003a02:	4a09      	ldr	r2, [pc, #36]	@ (8003a28 <HAL_RCC_ClockConfig+0x1cc>)
 8003a04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a06:	4b09      	ldr	r3, [pc, #36]	@ (8003a2c <HAL_RCC_ClockConfig+0x1d0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f7fe fb9e 	bl	800214c <HAL_InitTick>

  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40022000 	.word	0x40022000
 8003a20:	40021000 	.word	0x40021000
 8003a24:	08005948 	.word	0x08005948
 8003a28:	20000064 	.word	0x20000064
 8003a2c:	20000070 	.word	0x20000070

08003a30 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b087      	sub	sp, #28
 8003a34:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a36:	2300      	movs	r3, #0
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60bb      	str	r3, [r7, #8]
 8003a3e:	2300      	movs	r3, #0
 8003a40:	617b      	str	r3, [r7, #20]
 8003a42:	2300      	movs	r3, #0
 8003a44:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003a46:	2300      	movs	r3, #0
 8003a48:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b04      	cmp	r3, #4
 8003a58:	d002      	beq.n	8003a60 <HAL_RCC_GetSysClockFreq+0x30>
 8003a5a:	2b08      	cmp	r3, #8
 8003a5c:	d003      	beq.n	8003a66 <HAL_RCC_GetSysClockFreq+0x36>
 8003a5e:	e027      	b.n	8003ab0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a60:	4b19      	ldr	r3, [pc, #100]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a62:	613b      	str	r3, [r7, #16]
      break;
 8003a64:	e027      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	0c9b      	lsrs	r3, r3, #18
 8003a6a:	f003 030f 	and.w	r3, r3, #15
 8003a6e:	4a17      	ldr	r2, [pc, #92]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a70:	5cd3      	ldrb	r3, [r2, r3]
 8003a72:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d010      	beq.n	8003aa0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a7e:	4b11      	ldr	r3, [pc, #68]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x94>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	0c5b      	lsrs	r3, r3, #17
 8003a84:	f003 0301 	and.w	r3, r3, #1
 8003a88:	4a11      	ldr	r2, [pc, #68]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003a8a:	5cd3      	ldrb	r3, [r2, r3]
 8003a8c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	4a0d      	ldr	r2, [pc, #52]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003a92:	fb03 f202 	mul.w	r2, r3, r2
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a9c:	617b      	str	r3, [r7, #20]
 8003a9e:	e004      	b.n	8003aaa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8003ad4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003aa4:	fb02 f303 	mul.w	r3, r2, r3
 8003aa8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	613b      	str	r3, [r7, #16]
      break;
 8003aae:	e002      	b.n	8003ab6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003ab0:	4b05      	ldr	r3, [pc, #20]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ab2:	613b      	str	r3, [r7, #16]
      break;
 8003ab4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab6:	693b      	ldr	r3, [r7, #16]
}
 8003ab8:	4618      	mov	r0, r3
 8003aba:	371c      	adds	r7, #28
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bc80      	pop	{r7}
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	007a1200 	.word	0x007a1200
 8003acc:	080060e0 	.word	0x080060e0
 8003ad0:	080060f0 	.word	0x080060f0
 8003ad4:	003d0900 	.word	0x003d0900

08003ad8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003adc:	4b02      	ldr	r3, [pc, #8]	@ (8003ae8 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ade:	681b      	ldr	r3, [r3, #0]
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr
 8003ae8:	20000064 	.word	0x20000064

08003aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003af0:	f7ff fff2 	bl	8003ad8 <HAL_RCC_GetHCLKFreq>
 8003af4:	4602      	mov	r2, r0
 8003af6:	4b05      	ldr	r3, [pc, #20]	@ (8003b0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	0a1b      	lsrs	r3, r3, #8
 8003afc:	f003 0307 	and.w	r3, r3, #7
 8003b00:	4903      	ldr	r1, [pc, #12]	@ (8003b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b02:	5ccb      	ldrb	r3, [r1, r3]
 8003b04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	bd80      	pop	{r7, pc}
 8003b0c:	40021000 	.word	0x40021000
 8003b10:	08005958 	.word	0x08005958

08003b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b48 <RCC_Delay+0x34>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	@ (8003b4c <RCC_Delay+0x38>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0a5b      	lsrs	r3, r3, #9
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b30:	bf00      	nop
  }
  while (Delay --);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1e5a      	subs	r2, r3, #1
 8003b36:	60fa      	str	r2, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1f9      	bne.n	8003b30 <RCC_Delay+0x1c>
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	20000064 	.word	0x20000064
 8003b4c:	10624dd3 	.word	0x10624dd3

08003b50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e076      	b.n	8003c50 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d108      	bne.n	8003b7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b72:	d009      	beq.n	8003b88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	61da      	str	r2, [r3, #28]
 8003b7a:	e005      	b.n	8003b88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d106      	bne.n	8003ba8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f7fd fd34 	bl	8001610 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003bbe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bd0:	431a      	orrs	r2, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	68db      	ldr	r3, [r3, #12]
 8003bd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	691b      	ldr	r3, [r3, #16]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	431a      	orrs	r2, r3
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	431a      	orrs	r2, r3
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bf8:	431a      	orrs	r2, r3
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	69db      	ldr	r3, [r3, #28]
 8003bfe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c02:	431a      	orrs	r2, r3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c0c:	ea42 0103 	orr.w	r1, r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	699b      	ldr	r3, [r3, #24]
 8003c24:	0c1a      	lsrs	r2, r3, #16
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f002 0204 	and.w	r2, r2, #4
 8003c2e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69da      	ldr	r2, [r3, #28]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c3e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2201      	movs	r2, #1
 8003c4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	@ 0x28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
 8003c64:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c66:	2301      	movs	r3, #1
 8003c68:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c6a:	f7fe fab1 	bl	80021d0 <HAL_GetTick>
 8003c6e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c76:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003c7e:	887b      	ldrh	r3, [r7, #2]
 8003c80:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c82:	7ffb      	ldrb	r3, [r7, #31]
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d00c      	beq.n	8003ca2 <HAL_SPI_TransmitReceive+0x4a>
 8003c88:	69bb      	ldr	r3, [r7, #24]
 8003c8a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c8e:	d106      	bne.n	8003c9e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d102      	bne.n	8003c9e <HAL_SPI_TransmitReceive+0x46>
 8003c98:	7ffb      	ldrb	r3, [r7, #31]
 8003c9a:	2b04      	cmp	r3, #4
 8003c9c:	d001      	beq.n	8003ca2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	e17f      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d005      	beq.n	8003cb4 <HAL_SPI_TransmitReceive+0x5c>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d002      	beq.n	8003cb4 <HAL_SPI_TransmitReceive+0x5c>
 8003cae:	887b      	ldrh	r3, [r7, #2]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e174      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d101      	bne.n	8003cc6 <HAL_SPI_TransmitReceive+0x6e>
 8003cc2:	2302      	movs	r3, #2
 8003cc4:	e16d      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b04      	cmp	r3, #4
 8003cd8:	d003      	beq.n	8003ce2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2205      	movs	r2, #5
 8003cde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	887a      	ldrh	r2, [r7, #2]
 8003cf2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	887a      	ldrh	r2, [r7, #2]
 8003cf8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	68ba      	ldr	r2, [r7, #8]
 8003cfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	887a      	ldrh	r2, [r7, #2]
 8003d04:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	887a      	ldrh	r2, [r7, #2]
 8003d0a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d22:	2b40      	cmp	r3, #64	@ 0x40
 8003d24:	d007      	beq.n	8003d36 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d34:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d3e:	d17e      	bne.n	8003e3e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d002      	beq.n	8003d4e <HAL_SPI_TransmitReceive+0xf6>
 8003d48:	8afb      	ldrh	r3, [r7, #22]
 8003d4a:	2b01      	cmp	r3, #1
 8003d4c:	d16c      	bne.n	8003e28 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d52:	881a      	ldrh	r2, [r3, #0]
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5e:	1c9a      	adds	r2, r3, #2
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d72:	e059      	b.n	8003e28 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	f003 0302 	and.w	r3, r3, #2
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d11b      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x162>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d016      	beq.n	8003dba <HAL_SPI_TransmitReceive+0x162>
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d113      	bne.n	8003dba <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d96:	881a      	ldrh	r2, [r3, #0]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da2:	1c9a      	adds	r2, r3, #2
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	3b01      	subs	r3, #1
 8003db0:	b29a      	uxth	r2, r3
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	d119      	bne.n	8003dfc <HAL_SPI_TransmitReceive+0x1a4>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d014      	beq.n	8003dfc <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ddc:	b292      	uxth	r2, r2
 8003dde:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003de4:	1c9a      	adds	r2, r3, #2
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	3b01      	subs	r3, #1
 8003df2:	b29a      	uxth	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003dfc:	f7fe f9e8 	bl	80021d0 <HAL_GetTick>
 8003e00:	4602      	mov	r2, r0
 8003e02:	6a3b      	ldr	r3, [r7, #32]
 8003e04:	1ad3      	subs	r3, r2, r3
 8003e06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d80d      	bhi.n	8003e28 <HAL_SPI_TransmitReceive+0x1d0>
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e12:	d009      	beq.n	8003e28 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003e24:	2303      	movs	r3, #3
 8003e26:	e0bc      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1a0      	bne.n	8003d74 <HAL_SPI_TransmitReceive+0x11c>
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e36:	b29b      	uxth	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d19b      	bne.n	8003d74 <HAL_SPI_TransmitReceive+0x11c>
 8003e3c:	e082      	b.n	8003f44 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <HAL_SPI_TransmitReceive+0x1f4>
 8003e46:	8afb      	ldrh	r3, [r7, #22]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d171      	bne.n	8003f30 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	330c      	adds	r3, #12
 8003e56:	7812      	ldrb	r2, [r2, #0]
 8003e58:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e5e:	1c5a      	adds	r2, r3, #1
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	b29a      	uxth	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e72:	e05d      	b.n	8003f30 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d11c      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x264>
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d017      	beq.n	8003ebc <HAL_SPI_TransmitReceive+0x264>
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8e:	2b01      	cmp	r3, #1
 8003e90:	d114      	bne.n	8003ebc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	330c      	adds	r3, #12
 8003e9c:	7812      	ldrb	r2, [r2, #0]
 8003e9e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ea4:	1c5a      	adds	r2, r3, #1
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	3b01      	subs	r3, #1
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d119      	bne.n	8003efe <HAL_SPI_TransmitReceive+0x2a6>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ece:	b29b      	uxth	r3, r3
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d014      	beq.n	8003efe <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ede:	b2d2      	uxtb	r2, r2
 8003ee0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003efa:	2301      	movs	r3, #1
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003efe:	f7fe f967 	bl	80021d0 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d803      	bhi.n	8003f16 <HAL_SPI_TransmitReceive+0x2be>
 8003f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f14:	d102      	bne.n	8003f1c <HAL_SPI_TransmitReceive+0x2c4>
 8003f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d109      	bne.n	8003f30 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	e038      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003f34:	b29b      	uxth	r3, r3
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d19c      	bne.n	8003e74 <HAL_SPI_TransmitReceive+0x21c>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d197      	bne.n	8003e74 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f44:	6a3a      	ldr	r2, [r7, #32]
 8003f46:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003f48:	68f8      	ldr	r0, [r7, #12]
 8003f4a:	f000 f8b7 	bl	80040bc <SPI_EndRxTxTransaction>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d008      	beq.n	8003f66 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2220      	movs	r2, #32
 8003f58:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e01d      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d10a      	bne.n	8003f84 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f6e:	2300      	movs	r3, #0
 8003f70:	613b      	str	r3, [r7, #16]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	68db      	ldr	r3, [r3, #12]
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	613b      	str	r3, [r7, #16]
 8003f82:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d001      	beq.n	8003fa0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	e000      	b.n	8003fa2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
  }
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3728      	adds	r7, #40	@ 0x28
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
	...

08003fac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	603b      	str	r3, [r7, #0]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003fbc:	f7fe f908 	bl	80021d0 <HAL_GetTick>
 8003fc0:	4602      	mov	r2, r0
 8003fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc4:	1a9b      	subs	r3, r3, r2
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	4413      	add	r3, r2
 8003fca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003fcc:	f7fe f900 	bl	80021d0 <HAL_GetTick>
 8003fd0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003fd2:	4b39      	ldr	r3, [pc, #228]	@ (80040b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	015b      	lsls	r3, r3, #5
 8003fd8:	0d1b      	lsrs	r3, r3, #20
 8003fda:	69fa      	ldr	r2, [r7, #28]
 8003fdc:	fb02 f303 	mul.w	r3, r2, r3
 8003fe0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003fe2:	e054      	b.n	800408e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fea:	d050      	beq.n	800408e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fec:	f7fe f8f0 	bl	80021d0 <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	69fa      	ldr	r2, [r7, #28]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d902      	bls.n	8004002 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d13d      	bne.n	800407e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004010:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800401a:	d111      	bne.n	8004040 <SPI_WaitFlagStateUntilTimeout+0x94>
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004024:	d004      	beq.n	8004030 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800402e:	d107      	bne.n	8004040 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800403e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004044:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004048:	d10f      	bne.n	800406a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004068:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e017      	b.n	80040ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800407e:	697b      	ldr	r3, [r7, #20]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d101      	bne.n	8004088 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004088:	697b      	ldr	r3, [r7, #20]
 800408a:	3b01      	subs	r3, #1
 800408c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689a      	ldr	r2, [r3, #8]
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	4013      	ands	r3, r2
 8004098:	68ba      	ldr	r2, [r7, #8]
 800409a:	429a      	cmp	r2, r3
 800409c:	bf0c      	ite	eq
 800409e:	2301      	moveq	r3, #1
 80040a0:	2300      	movne	r3, #0
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	461a      	mov	r2, r3
 80040a6:	79fb      	ldrb	r3, [r7, #7]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d19b      	bne.n	8003fe4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80040ac:	2300      	movs	r3, #0
}
 80040ae:	4618      	mov	r0, r3
 80040b0:	3720      	adds	r7, #32
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	20000064 	.word	0x20000064

080040bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b086      	sub	sp, #24
 80040c0:	af02      	add	r7, sp, #8
 80040c2:	60f8      	str	r0, [r7, #12]
 80040c4:	60b9      	str	r1, [r7, #8]
 80040c6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2201      	movs	r2, #1
 80040d0:	2102      	movs	r1, #2
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f7ff ff6a 	bl	8003fac <SPI_WaitFlagStateUntilTimeout>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d007      	beq.n	80040ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040e2:	f043 0220 	orr.w	r2, r3, #32
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e013      	b.n	8004116 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	2200      	movs	r2, #0
 80040f6:	2180      	movs	r1, #128	@ 0x80
 80040f8:	68f8      	ldr	r0, [r7, #12]
 80040fa:	f7ff ff57 	bl	8003fac <SPI_WaitFlagStateUntilTimeout>
 80040fe:	4603      	mov	r3, r0
 8004100:	2b00      	cmp	r3, #0
 8004102:	d007      	beq.n	8004114 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004108:	f043 0220 	orr.w	r2, r3, #32
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e000      	b.n	8004116 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800411e:	b580      	push	{r7, lr}
 8004120:	b082      	sub	sp, #8
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800412c:	2301      	movs	r3, #1
 800412e:	e041      	b.n	80041b4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004136:	b2db      	uxtb	r3, r3
 8004138:	2b00      	cmp	r3, #0
 800413a:	d106      	bne.n	800414a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f7fd faad 	bl	80016a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2202      	movs	r2, #2
 800414e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3304      	adds	r3, #4
 800415a:	4619      	mov	r1, r3
 800415c:	4610      	mov	r0, r2
 800415e:	f000 faf3 	bl	8004748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2201      	movs	r2, #1
 8004176:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2201      	movs	r2, #1
 8004196:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2201      	movs	r2, #1
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80041b2:	2300      	movs	r3, #0
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	3708      	adds	r7, #8
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}

080041bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e041      	b.n	8004252 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d106      	bne.n	80041e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80041e2:	6878      	ldr	r0, [r7, #4]
 80041e4:	f000 f839 	bl	800425a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	3304      	adds	r3, #4
 80041f8:	4619      	mov	r1, r3
 80041fa:	4610      	mov	r0, r2
 80041fc:	f000 faa4 	bl	8004748 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2201      	movs	r2, #1
 800421c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3708      	adds	r7, #8
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800425a:	b480      	push	{r7}
 800425c:	b083      	sub	sp, #12
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004262:	bf00      	nop
 8004264:	370c      	adds	r7, #12
 8004266:	46bd      	mov	sp, r7
 8004268:	bc80      	pop	{r7}
 800426a:	4770      	bx	lr

0800426c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b084      	sub	sp, #16
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d109      	bne.n	8004290 <HAL_TIM_PWM_Start+0x24>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004282:	b2db      	uxtb	r3, r3
 8004284:	2b01      	cmp	r3, #1
 8004286:	bf14      	ite	ne
 8004288:	2301      	movne	r3, #1
 800428a:	2300      	moveq	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	e022      	b.n	80042d6 <HAL_TIM_PWM_Start+0x6a>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	2b04      	cmp	r3, #4
 8004294:	d109      	bne.n	80042aa <HAL_TIM_PWM_Start+0x3e>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b01      	cmp	r3, #1
 80042a0:	bf14      	ite	ne
 80042a2:	2301      	movne	r3, #1
 80042a4:	2300      	moveq	r3, #0
 80042a6:	b2db      	uxtb	r3, r3
 80042a8:	e015      	b.n	80042d6 <HAL_TIM_PWM_Start+0x6a>
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	2b08      	cmp	r3, #8
 80042ae:	d109      	bne.n	80042c4 <HAL_TIM_PWM_Start+0x58>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	bf14      	ite	ne
 80042bc:	2301      	movne	r3, #1
 80042be:	2300      	moveq	r3, #0
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	e008      	b.n	80042d6 <HAL_TIM_PWM_Start+0x6a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	bf14      	ite	ne
 80042d0:	2301      	movne	r3, #1
 80042d2:	2300      	moveq	r3, #0
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d001      	beq.n	80042de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e05e      	b.n	800439c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d104      	bne.n	80042ee <HAL_TIM_PWM_Start+0x82>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2202      	movs	r2, #2
 80042e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80042ec:	e013      	b.n	8004316 <HAL_TIM_PWM_Start+0xaa>
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d104      	bne.n	80042fe <HAL_TIM_PWM_Start+0x92>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2202      	movs	r2, #2
 80042f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042fc:	e00b      	b.n	8004316 <HAL_TIM_PWM_Start+0xaa>
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	2b08      	cmp	r3, #8
 8004302:	d104      	bne.n	800430e <HAL_TIM_PWM_Start+0xa2>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800430c:	e003      	b.n	8004316 <HAL_TIM_PWM_Start+0xaa>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2201      	movs	r2, #1
 800431c:	6839      	ldr	r1, [r7, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f000 fd2f 	bl	8004d82 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a1e      	ldr	r2, [pc, #120]	@ (80043a4 <HAL_TIM_PWM_Start+0x138>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d107      	bne.n	800433e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800433c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a18      	ldr	r2, [pc, #96]	@ (80043a4 <HAL_TIM_PWM_Start+0x138>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d00e      	beq.n	8004366 <HAL_TIM_PWM_Start+0xfa>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004350:	d009      	beq.n	8004366 <HAL_TIM_PWM_Start+0xfa>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a14      	ldr	r2, [pc, #80]	@ (80043a8 <HAL_TIM_PWM_Start+0x13c>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d004      	beq.n	8004366 <HAL_TIM_PWM_Start+0xfa>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a12      	ldr	r2, [pc, #72]	@ (80043ac <HAL_TIM_PWM_Start+0x140>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d111      	bne.n	800438a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2b06      	cmp	r3, #6
 8004376:	d010      	beq.n	800439a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0201 	orr.w	r2, r2, #1
 8004386:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004388:	e007      	b.n	800439a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f042 0201 	orr.w	r2, r2, #1
 8004398:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3710      	adds	r7, #16
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	40012c00 	.word	0x40012c00
 80043a8:	40000400 	.word	0x40000400
 80043ac:	40000800 	.word	0x40000800

080043b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043b0:	b580      	push	{r7, lr}
 80043b2:	b086      	sub	sp, #24
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	60f8      	str	r0, [r7, #12]
 80043b8:	60b9      	str	r1, [r7, #8]
 80043ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d101      	bne.n	80043ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80043ca:	2302      	movs	r3, #2
 80043cc:	e0ae      	b.n	800452c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b0c      	cmp	r3, #12
 80043da:	f200 809f 	bhi.w	800451c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80043de:	a201      	add	r2, pc, #4	@ (adr r2, 80043e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80043e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043e4:	08004419 	.word	0x08004419
 80043e8:	0800451d 	.word	0x0800451d
 80043ec:	0800451d 	.word	0x0800451d
 80043f0:	0800451d 	.word	0x0800451d
 80043f4:	08004459 	.word	0x08004459
 80043f8:	0800451d 	.word	0x0800451d
 80043fc:	0800451d 	.word	0x0800451d
 8004400:	0800451d 	.word	0x0800451d
 8004404:	0800449b 	.word	0x0800449b
 8004408:	0800451d 	.word	0x0800451d
 800440c:	0800451d 	.word	0x0800451d
 8004410:	0800451d 	.word	0x0800451d
 8004414:	080044db 	.word	0x080044db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68b9      	ldr	r1, [r7, #8]
 800441e:	4618      	mov	r0, r3
 8004420:	f000 fa00 	bl	8004824 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	699a      	ldr	r2, [r3, #24]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f042 0208 	orr.w	r2, r2, #8
 8004432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	699a      	ldr	r2, [r3, #24]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f022 0204 	bic.w	r2, r2, #4
 8004442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6999      	ldr	r1, [r3, #24]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	430a      	orrs	r2, r1
 8004454:	619a      	str	r2, [r3, #24]
      break;
 8004456:	e064      	b.n	8004522 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68b9      	ldr	r1, [r7, #8]
 800445e:	4618      	mov	r0, r3
 8004460:	f000 fa46 	bl	80048f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699a      	ldr	r2, [r3, #24]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004472:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	699a      	ldr	r2, [r3, #24]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004482:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6999      	ldr	r1, [r3, #24]
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	691b      	ldr	r3, [r3, #16]
 800448e:	021a      	lsls	r2, r3, #8
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	619a      	str	r2, [r3, #24]
      break;
 8004498:	e043      	b.n	8004522 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68b9      	ldr	r1, [r7, #8]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f000 fa8f 	bl	80049c4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	69da      	ldr	r2, [r3, #28]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f042 0208 	orr.w	r2, r2, #8
 80044b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69da      	ldr	r2, [r3, #28]
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 0204 	bic.w	r2, r2, #4
 80044c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	69d9      	ldr	r1, [r3, #28]
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	691a      	ldr	r2, [r3, #16]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	430a      	orrs	r2, r1
 80044d6:	61da      	str	r2, [r3, #28]
      break;
 80044d8:	e023      	b.n	8004522 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68b9      	ldr	r1, [r7, #8]
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 fad9 	bl	8004a98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69da      	ldr	r2, [r3, #28]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80044f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69da      	ldr	r2, [r3, #28]
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004504:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	69d9      	ldr	r1, [r3, #28]
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	021a      	lsls	r2, r3, #8
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	430a      	orrs	r2, r1
 8004518:	61da      	str	r2, [r3, #28]
      break;
 800451a:	e002      	b.n	8004522 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	75fb      	strb	r3, [r7, #23]
      break;
 8004520:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800452a:	7dfb      	ldrb	r3, [r7, #23]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800453e:	2300      	movs	r3, #0
 8004540:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_TIM_ConfigClockSource+0x1c>
 800454c:	2302      	movs	r3, #2
 800454e:	e0b4      	b.n	80046ba <HAL_TIM_ConfigClockSource+0x186>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2202      	movs	r2, #2
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800456e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004576:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	68ba      	ldr	r2, [r7, #8]
 800457e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004588:	d03e      	beq.n	8004608 <HAL_TIM_ConfigClockSource+0xd4>
 800458a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800458e:	f200 8087 	bhi.w	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 8004592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004596:	f000 8086 	beq.w	80046a6 <HAL_TIM_ConfigClockSource+0x172>
 800459a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800459e:	d87f      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045a0:	2b70      	cmp	r3, #112	@ 0x70
 80045a2:	d01a      	beq.n	80045da <HAL_TIM_ConfigClockSource+0xa6>
 80045a4:	2b70      	cmp	r3, #112	@ 0x70
 80045a6:	d87b      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045a8:	2b60      	cmp	r3, #96	@ 0x60
 80045aa:	d050      	beq.n	800464e <HAL_TIM_ConfigClockSource+0x11a>
 80045ac:	2b60      	cmp	r3, #96	@ 0x60
 80045ae:	d877      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045b0:	2b50      	cmp	r3, #80	@ 0x50
 80045b2:	d03c      	beq.n	800462e <HAL_TIM_ConfigClockSource+0xfa>
 80045b4:	2b50      	cmp	r3, #80	@ 0x50
 80045b6:	d873      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045b8:	2b40      	cmp	r3, #64	@ 0x40
 80045ba:	d058      	beq.n	800466e <HAL_TIM_ConfigClockSource+0x13a>
 80045bc:	2b40      	cmp	r3, #64	@ 0x40
 80045be:	d86f      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045c0:	2b30      	cmp	r3, #48	@ 0x30
 80045c2:	d064      	beq.n	800468e <HAL_TIM_ConfigClockSource+0x15a>
 80045c4:	2b30      	cmp	r3, #48	@ 0x30
 80045c6:	d86b      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045c8:	2b20      	cmp	r3, #32
 80045ca:	d060      	beq.n	800468e <HAL_TIM_ConfigClockSource+0x15a>
 80045cc:	2b20      	cmp	r3, #32
 80045ce:	d867      	bhi.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d05c      	beq.n	800468e <HAL_TIM_ConfigClockSource+0x15a>
 80045d4:	2b10      	cmp	r3, #16
 80045d6:	d05a      	beq.n	800468e <HAL_TIM_ConfigClockSource+0x15a>
 80045d8:	e062      	b.n	80046a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80045ea:	f000 fbab 	bl	8004d44 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80045fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	609a      	str	r2, [r3, #8]
      break;
 8004606:	e04f      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004618:	f000 fb94 	bl	8004d44 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689a      	ldr	r2, [r3, #8]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800462a:	609a      	str	r2, [r3, #8]
      break;
 800462c:	e03c      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800463a:	461a      	mov	r2, r3
 800463c:	f000 fb0b 	bl	8004c56 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2150      	movs	r1, #80	@ 0x50
 8004646:	4618      	mov	r0, r3
 8004648:	f000 fb62 	bl	8004d10 <TIM_ITRx_SetConfig>
      break;
 800464c:	e02c      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004652:	683b      	ldr	r3, [r7, #0]
 8004654:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800465a:	461a      	mov	r2, r3
 800465c:	f000 fb29 	bl	8004cb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	2160      	movs	r1, #96	@ 0x60
 8004666:	4618      	mov	r0, r3
 8004668:	f000 fb52 	bl	8004d10 <TIM_ITRx_SetConfig>
      break;
 800466c:	e01c      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800467a:	461a      	mov	r2, r3
 800467c:	f000 faeb 	bl	8004c56 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2140      	movs	r1, #64	@ 0x40
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fb42 	bl	8004d10 <TIM_ITRx_SetConfig>
      break;
 800468c:	e00c      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	4619      	mov	r1, r3
 8004698:	4610      	mov	r0, r2
 800469a:	f000 fb39 	bl	8004d10 <TIM_ITRx_SetConfig>
      break;
 800469e:	e003      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	73fb      	strb	r3, [r7, #15]
      break;
 80046a4:	e000      	b.n	80046a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80046a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80046b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}

080046c2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80046c2:	b580      	push	{r7, lr}
 80046c4:	b082      	sub	sp, #8
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
 80046ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_TIM_SlaveConfigSynchro+0x18>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e031      	b.n	800473e <HAL_TIM_SlaveConfigSynchro+0x7c>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2202      	movs	r2, #2
 80046e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80046ea:	6839      	ldr	r1, [r7, #0]
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fa21 	bl	8004b34 <TIM_SlaveTimer_SetConfig>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d009      	beq.n	800470c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2200      	movs	r2, #0
 8004704:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8004708:	2301      	movs	r3, #1
 800470a:	e018      	b.n	800473e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68da      	ldr	r2, [r3, #12]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800471a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800472a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
 8004750:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a2f      	ldr	r2, [pc, #188]	@ (8004818 <TIM_Base_SetConfig+0xd0>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d00b      	beq.n	8004778 <TIM_Base_SetConfig+0x30>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004766:	d007      	beq.n	8004778 <TIM_Base_SetConfig+0x30>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a2c      	ldr	r2, [pc, #176]	@ (800481c <TIM_Base_SetConfig+0xd4>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d003      	beq.n	8004778 <TIM_Base_SetConfig+0x30>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a2b      	ldr	r2, [pc, #172]	@ (8004820 <TIM_Base_SetConfig+0xd8>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d108      	bne.n	800478a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	68fa      	ldr	r2, [r7, #12]
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a22      	ldr	r2, [pc, #136]	@ (8004818 <TIM_Base_SetConfig+0xd0>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00b      	beq.n	80047aa <TIM_Base_SetConfig+0x62>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004798:	d007      	beq.n	80047aa <TIM_Base_SetConfig+0x62>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a1f      	ldr	r2, [pc, #124]	@ (800481c <TIM_Base_SetConfig+0xd4>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d003      	beq.n	80047aa <TIM_Base_SetConfig+0x62>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	4a1e      	ldr	r2, [pc, #120]	@ (8004820 <TIM_Base_SetConfig+0xd8>)
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d108      	bne.n	80047bc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	68db      	ldr	r3, [r3, #12]
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68fa      	ldr	r2, [r7, #12]
 80047ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a0d      	ldr	r2, [pc, #52]	@ (8004818 <TIM_Base_SetConfig+0xd0>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d103      	bne.n	80047f0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	691a      	ldr	r2, [r3, #16]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2201      	movs	r2, #1
 80047f4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	691b      	ldr	r3, [r3, #16]
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d005      	beq.n	800480e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	691b      	ldr	r3, [r3, #16]
 8004806:	f023 0201 	bic.w	r2, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	611a      	str	r2, [r3, #16]
  }
}
 800480e:	bf00      	nop
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800

08004824 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004824:	b480      	push	{r7}
 8004826:	b087      	sub	sp, #28
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a1b      	ldr	r3, [r3, #32]
 8004832:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6a1b      	ldr	r3, [r3, #32]
 8004838:	f023 0201 	bic.w	r2, r3, #1
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	699b      	ldr	r3, [r3, #24]
 800484a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f023 0303 	bic.w	r3, r3, #3
 800485a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	4313      	orrs	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f023 0302 	bic.w	r3, r3, #2
 800486c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4313      	orrs	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a1c      	ldr	r2, [pc, #112]	@ (80048ec <TIM_OC1_SetConfig+0xc8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d10c      	bne.n	800489a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	f023 0308 	bic.w	r3, r3, #8
 8004886:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68db      	ldr	r3, [r3, #12]
 800488c:	697a      	ldr	r2, [r7, #20]
 800488e:	4313      	orrs	r3, r2
 8004890:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	f023 0304 	bic.w	r3, r3, #4
 8004898:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	4a13      	ldr	r2, [pc, #76]	@ (80048ec <TIM_OC1_SetConfig+0xc8>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d111      	bne.n	80048c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80048b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	695b      	ldr	r3, [r3, #20]
 80048b6:	693a      	ldr	r2, [r7, #16]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	693a      	ldr	r2, [r7, #16]
 80048c2:	4313      	orrs	r3, r2
 80048c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	697a      	ldr	r2, [r7, #20]
 80048de:	621a      	str	r2, [r3, #32]
}
 80048e0:	bf00      	nop
 80048e2:	371c      	adds	r7, #28
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40012c00 	.word	0x40012c00

080048f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	f023 0210 	bic.w	r2, r3, #16
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	699b      	ldr	r3, [r3, #24]
 8004916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800491e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004926:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	021b      	lsls	r3, r3, #8
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f023 0320 	bic.w	r3, r3, #32
 800493a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	011b      	lsls	r3, r3, #4
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	4313      	orrs	r3, r2
 8004946:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a1d      	ldr	r2, [pc, #116]	@ (80049c0 <TIM_OC2_SetConfig+0xd0>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d10d      	bne.n	800496c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004956:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	68db      	ldr	r3, [r3, #12]
 800495c:	011b      	lsls	r3, r3, #4
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	4313      	orrs	r3, r2
 8004962:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800496a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a14      	ldr	r2, [pc, #80]	@ (80049c0 <TIM_OC2_SetConfig+0xd0>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d113      	bne.n	800499c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800497a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004982:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	695b      	ldr	r3, [r3, #20]
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	4313      	orrs	r3, r2
 800498e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	699b      	ldr	r3, [r3, #24]
 8004994:	009b      	lsls	r3, r3, #2
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	4313      	orrs	r3, r2
 800499a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	68fa      	ldr	r2, [r7, #12]
 80049a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	621a      	str	r2, [r3, #32]
}
 80049b6:	bf00      	nop
 80049b8:	371c      	adds	r7, #28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr
 80049c0:	40012c00 	.word	0x40012c00

080049c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b087      	sub	sp, #28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a1b      	ldr	r3, [r3, #32]
 80049d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a1b      	ldr	r3, [r3, #32]
 80049d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	69db      	ldr	r3, [r3, #28]
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0303 	bic.w	r3, r3, #3
 80049fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004a0c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	021b      	lsls	r3, r3, #8
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	4313      	orrs	r3, r2
 8004a18:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004a94 <TIM_OC3_SetConfig+0xd0>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d10d      	bne.n	8004a3e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004a28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	021b      	lsls	r3, r3, #8
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a14      	ldr	r2, [pc, #80]	@ (8004a94 <TIM_OC3_SetConfig+0xd0>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d113      	bne.n	8004a6e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004a54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	695b      	ldr	r3, [r3, #20]
 8004a5a:	011b      	lsls	r3, r3, #4
 8004a5c:	693a      	ldr	r2, [r7, #16]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	011b      	lsls	r3, r3, #4
 8004a68:	693a      	ldr	r2, [r7, #16]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	693a      	ldr	r2, [r7, #16]
 8004a72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	685a      	ldr	r2, [r3, #4]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	621a      	str	r2, [r3, #32]
}
 8004a88:	bf00      	nop
 8004a8a:	371c      	adds	r7, #28
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bc80      	pop	{r7}
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	40012c00 	.word	0x40012c00

08004a98 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b087      	sub	sp, #28
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a1b      	ldr	r3, [r3, #32]
 8004aa6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a1b      	ldr	r3, [r3, #32]
 8004aac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ac6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ace:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	021b      	lsls	r3, r3, #8
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004ae2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	031b      	lsls	r3, r3, #12
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	4a0f      	ldr	r2, [pc, #60]	@ (8004b30 <TIM_OC4_SetConfig+0x98>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d109      	bne.n	8004b0c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004afe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	695b      	ldr	r3, [r3, #20]
 8004b04:	019b      	lsls	r3, r3, #6
 8004b06:	697a      	ldr	r2, [r7, #20]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	685a      	ldr	r2, [r3, #4]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	621a      	str	r2, [r3, #32]
}
 8004b26:	bf00      	nop
 8004b28:	371c      	adds	r7, #28
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bc80      	pop	{r7}
 8004b2e:	4770      	bx	lr
 8004b30:	40012c00 	.word	0x40012c00

08004b34 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b50:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	693a      	ldr	r2, [r7, #16]
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	f023 0307 	bic.w	r3, r3, #7
 8004b62:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2b70      	cmp	r3, #112	@ 0x70
 8004b7c:	d01a      	beq.n	8004bb4 <TIM_SlaveTimer_SetConfig+0x80>
 8004b7e:	2b70      	cmp	r3, #112	@ 0x70
 8004b80:	d860      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004b82:	2b60      	cmp	r3, #96	@ 0x60
 8004b84:	d054      	beq.n	8004c30 <TIM_SlaveTimer_SetConfig+0xfc>
 8004b86:	2b60      	cmp	r3, #96	@ 0x60
 8004b88:	d85c      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004b8a:	2b50      	cmp	r3, #80	@ 0x50
 8004b8c:	d046      	beq.n	8004c1c <TIM_SlaveTimer_SetConfig+0xe8>
 8004b8e:	2b50      	cmp	r3, #80	@ 0x50
 8004b90:	d858      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004b92:	2b40      	cmp	r3, #64	@ 0x40
 8004b94:	d019      	beq.n	8004bca <TIM_SlaveTimer_SetConfig+0x96>
 8004b96:	2b40      	cmp	r3, #64	@ 0x40
 8004b98:	d854      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004b9a:	2b30      	cmp	r3, #48	@ 0x30
 8004b9c:	d055      	beq.n	8004c4a <TIM_SlaveTimer_SetConfig+0x116>
 8004b9e:	2b30      	cmp	r3, #48	@ 0x30
 8004ba0:	d850      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004ba2:	2b20      	cmp	r3, #32
 8004ba4:	d051      	beq.n	8004c4a <TIM_SlaveTimer_SetConfig+0x116>
 8004ba6:	2b20      	cmp	r3, #32
 8004ba8:	d84c      	bhi.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d04d      	beq.n	8004c4a <TIM_SlaveTimer_SetConfig+0x116>
 8004bae:	2b10      	cmp	r3, #16
 8004bb0:	d04b      	beq.n	8004c4a <TIM_SlaveTimer_SetConfig+0x116>
 8004bb2:	e047      	b.n	8004c44 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8004bc4:	f000 f8be 	bl	8004d44 <TIM_ETR_SetConfig>
      break;
 8004bc8:	e040      	b.n	8004c4c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	2b05      	cmp	r3, #5
 8004bd0:	d101      	bne.n	8004bd6 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e03b      	b.n	8004c4e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	6a1a      	ldr	r2, [r3, #32]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f022 0201 	bic.w	r2, r2, #1
 8004bec:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bfc:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	691b      	ldr	r3, [r3, #16]
 8004c02:	011b      	lsls	r3, r3, #4
 8004c04:	68ba      	ldr	r2, [r7, #8]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68ba      	ldr	r2, [r7, #8]
 8004c10:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	621a      	str	r2, [r3, #32]
      break;
 8004c1a:	e017      	b.n	8004c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004c28:	461a      	mov	r2, r3
 8004c2a:	f000 f814 	bl	8004c56 <TIM_TI1_ConfigInputStage>
      break;
 8004c2e:	e00d      	b.n	8004c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	f000 f838 	bl	8004cb2 <TIM_TI2_ConfigInputStage>
      break;
 8004c42:	e003      	b.n	8004c4c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	75fb      	strb	r3, [r7, #23]
      break;
 8004c48:	e000      	b.n	8004c4c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004c4a:	bf00      	nop
  }

  return status;
 8004c4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3718      	adds	r7, #24
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b087      	sub	sp, #28
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	60f8      	str	r0, [r7, #12]
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	6a1b      	ldr	r3, [r3, #32]
 8004c66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f023 0201 	bic.w	r2, r3, #1
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c80:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	011b      	lsls	r3, r3, #4
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f023 030a 	bic.w	r3, r3, #10
 8004c92:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	697a      	ldr	r2, [r7, #20]
 8004ca6:	621a      	str	r2, [r3, #32]
}
 8004ca8:	bf00      	nop
 8004caa:	371c      	adds	r7, #28
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bc80      	pop	{r7}
 8004cb0:	4770      	bx	lr

08004cb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cb2:	b480      	push	{r7}
 8004cb4:	b087      	sub	sp, #28
 8004cb6:	af00      	add	r7, sp, #0
 8004cb8:	60f8      	str	r0, [r7, #12]
 8004cba:	60b9      	str	r1, [r7, #8]
 8004cbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	f023 0210 	bic.w	r2, r3, #16
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004cdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	031b      	lsls	r3, r3, #12
 8004ce2:	693a      	ldr	r2, [r7, #16]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004cee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	697a      	ldr	r2, [r7, #20]
 8004d04:	621a      	str	r2, [r3, #32]
}
 8004d06:	bf00      	nop
 8004d08:	371c      	adds	r7, #28
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bc80      	pop	{r7}
 8004d0e:	4770      	bx	lr

08004d10 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	689b      	ldr	r3, [r3, #8]
 8004d1e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d26:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	f043 0307 	orr.w	r3, r3, #7
 8004d32:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	609a      	str	r2, [r3, #8]
}
 8004d3a:	bf00      	nop
 8004d3c:	3714      	adds	r7, #20
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bc80      	pop	{r7}
 8004d42:	4770      	bx	lr

08004d44 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b087      	sub	sp, #28
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	60f8      	str	r0, [r7, #12]
 8004d4c:	60b9      	str	r1, [r7, #8]
 8004d4e:	607a      	str	r2, [r7, #4]
 8004d50:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d5e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	021a      	lsls	r2, r3, #8
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	68bb      	ldr	r3, [r7, #8]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	609a      	str	r2, [r3, #8]
}
 8004d78:	bf00      	nop
 8004d7a:	371c      	adds	r7, #28
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bc80      	pop	{r7}
 8004d80:	4770      	bx	lr

08004d82 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b087      	sub	sp, #28
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	60f8      	str	r0, [r7, #12]
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f003 031f 	and.w	r3, r3, #31
 8004d94:	2201      	movs	r2, #1
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	6a1a      	ldr	r2, [r3, #32]
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	43db      	mvns	r3, r3
 8004da4:	401a      	ands	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a1a      	ldr	r2, [r3, #32]
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f003 031f 	and.w	r3, r3, #31
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	fa01 f303 	lsl.w	r3, r1, r3
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	621a      	str	r2, [r3, #32]
}
 8004dc0:	bf00      	nop
 8004dc2:	371c      	adds	r7, #28
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bc80      	pop	{r7}
 8004dc8:	4770      	bx	lr
	...

08004dcc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e046      	b.n	8004e72 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2202      	movs	r2, #2
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	689b      	ldr	r3, [r3, #8]
 8004e02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4a16      	ldr	r2, [pc, #88]	@ (8004e7c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d00e      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e30:	d009      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	4a12      	ldr	r2, [pc, #72]	@ (8004e80 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d004      	beq.n	8004e46 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a10      	ldr	r2, [pc, #64]	@ (8004e84 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d10c      	bne.n	8004e60 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2201      	movs	r2, #1
 8004e64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e70:	2300      	movs	r3, #0
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3714      	adds	r7, #20
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bc80      	pop	{r7}
 8004e7a:	4770      	bx	lr
 8004e7c:	40012c00 	.word	0x40012c00
 8004e80:	40000400 	.word	0x40000400
 8004e84:	40000800 	.word	0x40000800

08004e88 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004ea0:	2302      	movs	r3, #2
 8004ea2:	e03d      	b.n	8004f20 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	4313      	orrs	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	691b      	ldr	r3, [r3, #16]
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	695b      	ldr	r3, [r3, #20]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3714      	adds	r7, #20
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bc80      	pop	{r7}
 8004f28:	4770      	bx	lr
	...

08004f2c <sniprintf>:
 8004f2c:	b40c      	push	{r2, r3}
 8004f2e:	b530      	push	{r4, r5, lr}
 8004f30:	4b18      	ldr	r3, [pc, #96]	@ (8004f94 <sniprintf+0x68>)
 8004f32:	1e0c      	subs	r4, r1, #0
 8004f34:	681d      	ldr	r5, [r3, #0]
 8004f36:	b09d      	sub	sp, #116	@ 0x74
 8004f38:	da08      	bge.n	8004f4c <sniprintf+0x20>
 8004f3a:	238b      	movs	r3, #139	@ 0x8b
 8004f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f40:	602b      	str	r3, [r5, #0]
 8004f42:	b01d      	add	sp, #116	@ 0x74
 8004f44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004f48:	b002      	add	sp, #8
 8004f4a:	4770      	bx	lr
 8004f4c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004f50:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004f54:	f04f 0300 	mov.w	r3, #0
 8004f58:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004f5a:	bf0c      	ite	eq
 8004f5c:	4623      	moveq	r3, r4
 8004f5e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004f62:	9304      	str	r3, [sp, #16]
 8004f64:	9307      	str	r3, [sp, #28]
 8004f66:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f6a:	9002      	str	r0, [sp, #8]
 8004f6c:	9006      	str	r0, [sp, #24]
 8004f6e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004f72:	4628      	mov	r0, r5
 8004f74:	ab21      	add	r3, sp, #132	@ 0x84
 8004f76:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004f78:	a902      	add	r1, sp, #8
 8004f7a:	9301      	str	r3, [sp, #4]
 8004f7c:	f000 f992 	bl	80052a4 <_svfiprintf_r>
 8004f80:	1c43      	adds	r3, r0, #1
 8004f82:	bfbc      	itt	lt
 8004f84:	238b      	movlt	r3, #139	@ 0x8b
 8004f86:	602b      	strlt	r3, [r5, #0]
 8004f88:	2c00      	cmp	r4, #0
 8004f8a:	d0da      	beq.n	8004f42 <sniprintf+0x16>
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	9b02      	ldr	r3, [sp, #8]
 8004f90:	701a      	strb	r2, [r3, #0]
 8004f92:	e7d6      	b.n	8004f42 <sniprintf+0x16>
 8004f94:	20000078 	.word	0x20000078

08004f98 <memset>:
 8004f98:	4603      	mov	r3, r0
 8004f9a:	4402      	add	r2, r0
 8004f9c:	4293      	cmp	r3, r2
 8004f9e:	d100      	bne.n	8004fa2 <memset+0xa>
 8004fa0:	4770      	bx	lr
 8004fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8004fa6:	e7f9      	b.n	8004f9c <memset+0x4>

08004fa8 <__errno>:
 8004fa8:	4b01      	ldr	r3, [pc, #4]	@ (8004fb0 <__errno+0x8>)
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	20000078 	.word	0x20000078

08004fb4 <__libc_init_array>:
 8004fb4:	b570      	push	{r4, r5, r6, lr}
 8004fb6:	2600      	movs	r6, #0
 8004fb8:	4d0c      	ldr	r5, [pc, #48]	@ (8004fec <__libc_init_array+0x38>)
 8004fba:	4c0d      	ldr	r4, [pc, #52]	@ (8004ff0 <__libc_init_array+0x3c>)
 8004fbc:	1b64      	subs	r4, r4, r5
 8004fbe:	10a4      	asrs	r4, r4, #2
 8004fc0:	42a6      	cmp	r6, r4
 8004fc2:	d109      	bne.n	8004fd8 <__libc_init_array+0x24>
 8004fc4:	f000 fc76 	bl	80058b4 <_init>
 8004fc8:	2600      	movs	r6, #0
 8004fca:	4d0a      	ldr	r5, [pc, #40]	@ (8004ff4 <__libc_init_array+0x40>)
 8004fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8004ff8 <__libc_init_array+0x44>)
 8004fce:	1b64      	subs	r4, r4, r5
 8004fd0:	10a4      	asrs	r4, r4, #2
 8004fd2:	42a6      	cmp	r6, r4
 8004fd4:	d105      	bne.n	8004fe2 <__libc_init_array+0x2e>
 8004fd6:	bd70      	pop	{r4, r5, r6, pc}
 8004fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fdc:	4798      	blx	r3
 8004fde:	3601      	adds	r6, #1
 8004fe0:	e7ee      	b.n	8004fc0 <__libc_init_array+0xc>
 8004fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004fe6:	4798      	blx	r3
 8004fe8:	3601      	adds	r6, #1
 8004fea:	e7f2      	b.n	8004fd2 <__libc_init_array+0x1e>
 8004fec:	08006128 	.word	0x08006128
 8004ff0:	08006128 	.word	0x08006128
 8004ff4:	08006128 	.word	0x08006128
 8004ff8:	0800612c 	.word	0x0800612c

08004ffc <__retarget_lock_acquire_recursive>:
 8004ffc:	4770      	bx	lr

08004ffe <__retarget_lock_release_recursive>:
 8004ffe:	4770      	bx	lr

08005000 <_free_r>:
 8005000:	b538      	push	{r3, r4, r5, lr}
 8005002:	4605      	mov	r5, r0
 8005004:	2900      	cmp	r1, #0
 8005006:	d040      	beq.n	800508a <_free_r+0x8a>
 8005008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800500c:	1f0c      	subs	r4, r1, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	bfb8      	it	lt
 8005012:	18e4      	addlt	r4, r4, r3
 8005014:	f000 f8de 	bl	80051d4 <__malloc_lock>
 8005018:	4a1c      	ldr	r2, [pc, #112]	@ (800508c <_free_r+0x8c>)
 800501a:	6813      	ldr	r3, [r2, #0]
 800501c:	b933      	cbnz	r3, 800502c <_free_r+0x2c>
 800501e:	6063      	str	r3, [r4, #4]
 8005020:	6014      	str	r4, [r2, #0]
 8005022:	4628      	mov	r0, r5
 8005024:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005028:	f000 b8da 	b.w	80051e0 <__malloc_unlock>
 800502c:	42a3      	cmp	r3, r4
 800502e:	d908      	bls.n	8005042 <_free_r+0x42>
 8005030:	6820      	ldr	r0, [r4, #0]
 8005032:	1821      	adds	r1, r4, r0
 8005034:	428b      	cmp	r3, r1
 8005036:	bf01      	itttt	eq
 8005038:	6819      	ldreq	r1, [r3, #0]
 800503a:	685b      	ldreq	r3, [r3, #4]
 800503c:	1809      	addeq	r1, r1, r0
 800503e:	6021      	streq	r1, [r4, #0]
 8005040:	e7ed      	b.n	800501e <_free_r+0x1e>
 8005042:	461a      	mov	r2, r3
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	b10b      	cbz	r3, 800504c <_free_r+0x4c>
 8005048:	42a3      	cmp	r3, r4
 800504a:	d9fa      	bls.n	8005042 <_free_r+0x42>
 800504c:	6811      	ldr	r1, [r2, #0]
 800504e:	1850      	adds	r0, r2, r1
 8005050:	42a0      	cmp	r0, r4
 8005052:	d10b      	bne.n	800506c <_free_r+0x6c>
 8005054:	6820      	ldr	r0, [r4, #0]
 8005056:	4401      	add	r1, r0
 8005058:	1850      	adds	r0, r2, r1
 800505a:	4283      	cmp	r3, r0
 800505c:	6011      	str	r1, [r2, #0]
 800505e:	d1e0      	bne.n	8005022 <_free_r+0x22>
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	4408      	add	r0, r1
 8005066:	6010      	str	r0, [r2, #0]
 8005068:	6053      	str	r3, [r2, #4]
 800506a:	e7da      	b.n	8005022 <_free_r+0x22>
 800506c:	d902      	bls.n	8005074 <_free_r+0x74>
 800506e:	230c      	movs	r3, #12
 8005070:	602b      	str	r3, [r5, #0]
 8005072:	e7d6      	b.n	8005022 <_free_r+0x22>
 8005074:	6820      	ldr	r0, [r4, #0]
 8005076:	1821      	adds	r1, r4, r0
 8005078:	428b      	cmp	r3, r1
 800507a:	bf01      	itttt	eq
 800507c:	6819      	ldreq	r1, [r3, #0]
 800507e:	685b      	ldreq	r3, [r3, #4]
 8005080:	1809      	addeq	r1, r1, r0
 8005082:	6021      	streq	r1, [r4, #0]
 8005084:	6063      	str	r3, [r4, #4]
 8005086:	6054      	str	r4, [r2, #4]
 8005088:	e7cb      	b.n	8005022 <_free_r+0x22>
 800508a:	bd38      	pop	{r3, r4, r5, pc}
 800508c:	200007c0 	.word	0x200007c0

08005090 <sbrk_aligned>:
 8005090:	b570      	push	{r4, r5, r6, lr}
 8005092:	4e0f      	ldr	r6, [pc, #60]	@ (80050d0 <sbrk_aligned+0x40>)
 8005094:	460c      	mov	r4, r1
 8005096:	6831      	ldr	r1, [r6, #0]
 8005098:	4605      	mov	r5, r0
 800509a:	b911      	cbnz	r1, 80050a2 <sbrk_aligned+0x12>
 800509c:	f000 fba8 	bl	80057f0 <_sbrk_r>
 80050a0:	6030      	str	r0, [r6, #0]
 80050a2:	4621      	mov	r1, r4
 80050a4:	4628      	mov	r0, r5
 80050a6:	f000 fba3 	bl	80057f0 <_sbrk_r>
 80050aa:	1c43      	adds	r3, r0, #1
 80050ac:	d103      	bne.n	80050b6 <sbrk_aligned+0x26>
 80050ae:	f04f 34ff 	mov.w	r4, #4294967295
 80050b2:	4620      	mov	r0, r4
 80050b4:	bd70      	pop	{r4, r5, r6, pc}
 80050b6:	1cc4      	adds	r4, r0, #3
 80050b8:	f024 0403 	bic.w	r4, r4, #3
 80050bc:	42a0      	cmp	r0, r4
 80050be:	d0f8      	beq.n	80050b2 <sbrk_aligned+0x22>
 80050c0:	1a21      	subs	r1, r4, r0
 80050c2:	4628      	mov	r0, r5
 80050c4:	f000 fb94 	bl	80057f0 <_sbrk_r>
 80050c8:	3001      	adds	r0, #1
 80050ca:	d1f2      	bne.n	80050b2 <sbrk_aligned+0x22>
 80050cc:	e7ef      	b.n	80050ae <sbrk_aligned+0x1e>
 80050ce:	bf00      	nop
 80050d0:	200007bc 	.word	0x200007bc

080050d4 <_malloc_r>:
 80050d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050d8:	1ccd      	adds	r5, r1, #3
 80050da:	f025 0503 	bic.w	r5, r5, #3
 80050de:	3508      	adds	r5, #8
 80050e0:	2d0c      	cmp	r5, #12
 80050e2:	bf38      	it	cc
 80050e4:	250c      	movcc	r5, #12
 80050e6:	2d00      	cmp	r5, #0
 80050e8:	4606      	mov	r6, r0
 80050ea:	db01      	blt.n	80050f0 <_malloc_r+0x1c>
 80050ec:	42a9      	cmp	r1, r5
 80050ee:	d904      	bls.n	80050fa <_malloc_r+0x26>
 80050f0:	230c      	movs	r3, #12
 80050f2:	6033      	str	r3, [r6, #0]
 80050f4:	2000      	movs	r0, #0
 80050f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80050fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80051d0 <_malloc_r+0xfc>
 80050fe:	f000 f869 	bl	80051d4 <__malloc_lock>
 8005102:	f8d8 3000 	ldr.w	r3, [r8]
 8005106:	461c      	mov	r4, r3
 8005108:	bb44      	cbnz	r4, 800515c <_malloc_r+0x88>
 800510a:	4629      	mov	r1, r5
 800510c:	4630      	mov	r0, r6
 800510e:	f7ff ffbf 	bl	8005090 <sbrk_aligned>
 8005112:	1c43      	adds	r3, r0, #1
 8005114:	4604      	mov	r4, r0
 8005116:	d158      	bne.n	80051ca <_malloc_r+0xf6>
 8005118:	f8d8 4000 	ldr.w	r4, [r8]
 800511c:	4627      	mov	r7, r4
 800511e:	2f00      	cmp	r7, #0
 8005120:	d143      	bne.n	80051aa <_malloc_r+0xd6>
 8005122:	2c00      	cmp	r4, #0
 8005124:	d04b      	beq.n	80051be <_malloc_r+0xea>
 8005126:	6823      	ldr	r3, [r4, #0]
 8005128:	4639      	mov	r1, r7
 800512a:	4630      	mov	r0, r6
 800512c:	eb04 0903 	add.w	r9, r4, r3
 8005130:	f000 fb5e 	bl	80057f0 <_sbrk_r>
 8005134:	4581      	cmp	r9, r0
 8005136:	d142      	bne.n	80051be <_malloc_r+0xea>
 8005138:	6821      	ldr	r1, [r4, #0]
 800513a:	4630      	mov	r0, r6
 800513c:	1a6d      	subs	r5, r5, r1
 800513e:	4629      	mov	r1, r5
 8005140:	f7ff ffa6 	bl	8005090 <sbrk_aligned>
 8005144:	3001      	adds	r0, #1
 8005146:	d03a      	beq.n	80051be <_malloc_r+0xea>
 8005148:	6823      	ldr	r3, [r4, #0]
 800514a:	442b      	add	r3, r5
 800514c:	6023      	str	r3, [r4, #0]
 800514e:	f8d8 3000 	ldr.w	r3, [r8]
 8005152:	685a      	ldr	r2, [r3, #4]
 8005154:	bb62      	cbnz	r2, 80051b0 <_malloc_r+0xdc>
 8005156:	f8c8 7000 	str.w	r7, [r8]
 800515a:	e00f      	b.n	800517c <_malloc_r+0xa8>
 800515c:	6822      	ldr	r2, [r4, #0]
 800515e:	1b52      	subs	r2, r2, r5
 8005160:	d420      	bmi.n	80051a4 <_malloc_r+0xd0>
 8005162:	2a0b      	cmp	r2, #11
 8005164:	d917      	bls.n	8005196 <_malloc_r+0xc2>
 8005166:	1961      	adds	r1, r4, r5
 8005168:	42a3      	cmp	r3, r4
 800516a:	6025      	str	r5, [r4, #0]
 800516c:	bf18      	it	ne
 800516e:	6059      	strne	r1, [r3, #4]
 8005170:	6863      	ldr	r3, [r4, #4]
 8005172:	bf08      	it	eq
 8005174:	f8c8 1000 	streq.w	r1, [r8]
 8005178:	5162      	str	r2, [r4, r5]
 800517a:	604b      	str	r3, [r1, #4]
 800517c:	4630      	mov	r0, r6
 800517e:	f000 f82f 	bl	80051e0 <__malloc_unlock>
 8005182:	f104 000b 	add.w	r0, r4, #11
 8005186:	1d23      	adds	r3, r4, #4
 8005188:	f020 0007 	bic.w	r0, r0, #7
 800518c:	1ac2      	subs	r2, r0, r3
 800518e:	bf1c      	itt	ne
 8005190:	1a1b      	subne	r3, r3, r0
 8005192:	50a3      	strne	r3, [r4, r2]
 8005194:	e7af      	b.n	80050f6 <_malloc_r+0x22>
 8005196:	6862      	ldr	r2, [r4, #4]
 8005198:	42a3      	cmp	r3, r4
 800519a:	bf0c      	ite	eq
 800519c:	f8c8 2000 	streq.w	r2, [r8]
 80051a0:	605a      	strne	r2, [r3, #4]
 80051a2:	e7eb      	b.n	800517c <_malloc_r+0xa8>
 80051a4:	4623      	mov	r3, r4
 80051a6:	6864      	ldr	r4, [r4, #4]
 80051a8:	e7ae      	b.n	8005108 <_malloc_r+0x34>
 80051aa:	463c      	mov	r4, r7
 80051ac:	687f      	ldr	r7, [r7, #4]
 80051ae:	e7b6      	b.n	800511e <_malloc_r+0x4a>
 80051b0:	461a      	mov	r2, r3
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	42a3      	cmp	r3, r4
 80051b6:	d1fb      	bne.n	80051b0 <_malloc_r+0xdc>
 80051b8:	2300      	movs	r3, #0
 80051ba:	6053      	str	r3, [r2, #4]
 80051bc:	e7de      	b.n	800517c <_malloc_r+0xa8>
 80051be:	230c      	movs	r3, #12
 80051c0:	4630      	mov	r0, r6
 80051c2:	6033      	str	r3, [r6, #0]
 80051c4:	f000 f80c 	bl	80051e0 <__malloc_unlock>
 80051c8:	e794      	b.n	80050f4 <_malloc_r+0x20>
 80051ca:	6005      	str	r5, [r0, #0]
 80051cc:	e7d6      	b.n	800517c <_malloc_r+0xa8>
 80051ce:	bf00      	nop
 80051d0:	200007c0 	.word	0x200007c0

080051d4 <__malloc_lock>:
 80051d4:	4801      	ldr	r0, [pc, #4]	@ (80051dc <__malloc_lock+0x8>)
 80051d6:	f7ff bf11 	b.w	8004ffc <__retarget_lock_acquire_recursive>
 80051da:	bf00      	nop
 80051dc:	200007b8 	.word	0x200007b8

080051e0 <__malloc_unlock>:
 80051e0:	4801      	ldr	r0, [pc, #4]	@ (80051e8 <__malloc_unlock+0x8>)
 80051e2:	f7ff bf0c 	b.w	8004ffe <__retarget_lock_release_recursive>
 80051e6:	bf00      	nop
 80051e8:	200007b8 	.word	0x200007b8

080051ec <__ssputs_r>:
 80051ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f0:	461f      	mov	r7, r3
 80051f2:	688e      	ldr	r6, [r1, #8]
 80051f4:	4682      	mov	sl, r0
 80051f6:	42be      	cmp	r6, r7
 80051f8:	460c      	mov	r4, r1
 80051fa:	4690      	mov	r8, r2
 80051fc:	680b      	ldr	r3, [r1, #0]
 80051fe:	d82d      	bhi.n	800525c <__ssputs_r+0x70>
 8005200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005204:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005208:	d026      	beq.n	8005258 <__ssputs_r+0x6c>
 800520a:	6965      	ldr	r5, [r4, #20]
 800520c:	6909      	ldr	r1, [r1, #16]
 800520e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005212:	eba3 0901 	sub.w	r9, r3, r1
 8005216:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800521a:	1c7b      	adds	r3, r7, #1
 800521c:	444b      	add	r3, r9
 800521e:	106d      	asrs	r5, r5, #1
 8005220:	429d      	cmp	r5, r3
 8005222:	bf38      	it	cc
 8005224:	461d      	movcc	r5, r3
 8005226:	0553      	lsls	r3, r2, #21
 8005228:	d527      	bpl.n	800527a <__ssputs_r+0x8e>
 800522a:	4629      	mov	r1, r5
 800522c:	f7ff ff52 	bl	80050d4 <_malloc_r>
 8005230:	4606      	mov	r6, r0
 8005232:	b360      	cbz	r0, 800528e <__ssputs_r+0xa2>
 8005234:	464a      	mov	r2, r9
 8005236:	6921      	ldr	r1, [r4, #16]
 8005238:	f000 faf8 	bl	800582c <memcpy>
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005242:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005246:	81a3      	strh	r3, [r4, #12]
 8005248:	6126      	str	r6, [r4, #16]
 800524a:	444e      	add	r6, r9
 800524c:	6026      	str	r6, [r4, #0]
 800524e:	463e      	mov	r6, r7
 8005250:	6165      	str	r5, [r4, #20]
 8005252:	eba5 0509 	sub.w	r5, r5, r9
 8005256:	60a5      	str	r5, [r4, #8]
 8005258:	42be      	cmp	r6, r7
 800525a:	d900      	bls.n	800525e <__ssputs_r+0x72>
 800525c:	463e      	mov	r6, r7
 800525e:	4632      	mov	r2, r6
 8005260:	4641      	mov	r1, r8
 8005262:	6820      	ldr	r0, [r4, #0]
 8005264:	f000 faaa 	bl	80057bc <memmove>
 8005268:	2000      	movs	r0, #0
 800526a:	68a3      	ldr	r3, [r4, #8]
 800526c:	1b9b      	subs	r3, r3, r6
 800526e:	60a3      	str	r3, [r4, #8]
 8005270:	6823      	ldr	r3, [r4, #0]
 8005272:	4433      	add	r3, r6
 8005274:	6023      	str	r3, [r4, #0]
 8005276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800527a:	462a      	mov	r2, r5
 800527c:	f000 fae4 	bl	8005848 <_realloc_r>
 8005280:	4606      	mov	r6, r0
 8005282:	2800      	cmp	r0, #0
 8005284:	d1e0      	bne.n	8005248 <__ssputs_r+0x5c>
 8005286:	4650      	mov	r0, sl
 8005288:	6921      	ldr	r1, [r4, #16]
 800528a:	f7ff feb9 	bl	8005000 <_free_r>
 800528e:	230c      	movs	r3, #12
 8005290:	f8ca 3000 	str.w	r3, [sl]
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	f04f 30ff 	mov.w	r0, #4294967295
 800529a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800529e:	81a3      	strh	r3, [r4, #12]
 80052a0:	e7e9      	b.n	8005276 <__ssputs_r+0x8a>
	...

080052a4 <_svfiprintf_r>:
 80052a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052a8:	4698      	mov	r8, r3
 80052aa:	898b      	ldrh	r3, [r1, #12]
 80052ac:	4607      	mov	r7, r0
 80052ae:	061b      	lsls	r3, r3, #24
 80052b0:	460d      	mov	r5, r1
 80052b2:	4614      	mov	r4, r2
 80052b4:	b09d      	sub	sp, #116	@ 0x74
 80052b6:	d510      	bpl.n	80052da <_svfiprintf_r+0x36>
 80052b8:	690b      	ldr	r3, [r1, #16]
 80052ba:	b973      	cbnz	r3, 80052da <_svfiprintf_r+0x36>
 80052bc:	2140      	movs	r1, #64	@ 0x40
 80052be:	f7ff ff09 	bl	80050d4 <_malloc_r>
 80052c2:	6028      	str	r0, [r5, #0]
 80052c4:	6128      	str	r0, [r5, #16]
 80052c6:	b930      	cbnz	r0, 80052d6 <_svfiprintf_r+0x32>
 80052c8:	230c      	movs	r3, #12
 80052ca:	603b      	str	r3, [r7, #0]
 80052cc:	f04f 30ff 	mov.w	r0, #4294967295
 80052d0:	b01d      	add	sp, #116	@ 0x74
 80052d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d6:	2340      	movs	r3, #64	@ 0x40
 80052d8:	616b      	str	r3, [r5, #20]
 80052da:	2300      	movs	r3, #0
 80052dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80052de:	2320      	movs	r3, #32
 80052e0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80052e4:	2330      	movs	r3, #48	@ 0x30
 80052e6:	f04f 0901 	mov.w	r9, #1
 80052ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80052ee:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005488 <_svfiprintf_r+0x1e4>
 80052f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80052f6:	4623      	mov	r3, r4
 80052f8:	469a      	mov	sl, r3
 80052fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80052fe:	b10a      	cbz	r2, 8005304 <_svfiprintf_r+0x60>
 8005300:	2a25      	cmp	r2, #37	@ 0x25
 8005302:	d1f9      	bne.n	80052f8 <_svfiprintf_r+0x54>
 8005304:	ebba 0b04 	subs.w	fp, sl, r4
 8005308:	d00b      	beq.n	8005322 <_svfiprintf_r+0x7e>
 800530a:	465b      	mov	r3, fp
 800530c:	4622      	mov	r2, r4
 800530e:	4629      	mov	r1, r5
 8005310:	4638      	mov	r0, r7
 8005312:	f7ff ff6b 	bl	80051ec <__ssputs_r>
 8005316:	3001      	adds	r0, #1
 8005318:	f000 80a7 	beq.w	800546a <_svfiprintf_r+0x1c6>
 800531c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800531e:	445a      	add	r2, fp
 8005320:	9209      	str	r2, [sp, #36]	@ 0x24
 8005322:	f89a 3000 	ldrb.w	r3, [sl]
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 809f 	beq.w	800546a <_svfiprintf_r+0x1c6>
 800532c:	2300      	movs	r3, #0
 800532e:	f04f 32ff 	mov.w	r2, #4294967295
 8005332:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005336:	f10a 0a01 	add.w	sl, sl, #1
 800533a:	9304      	str	r3, [sp, #16]
 800533c:	9307      	str	r3, [sp, #28]
 800533e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005342:	931a      	str	r3, [sp, #104]	@ 0x68
 8005344:	4654      	mov	r4, sl
 8005346:	2205      	movs	r2, #5
 8005348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800534c:	484e      	ldr	r0, [pc, #312]	@ (8005488 <_svfiprintf_r+0x1e4>)
 800534e:	f000 fa5f 	bl	8005810 <memchr>
 8005352:	9a04      	ldr	r2, [sp, #16]
 8005354:	b9d8      	cbnz	r0, 800538e <_svfiprintf_r+0xea>
 8005356:	06d0      	lsls	r0, r2, #27
 8005358:	bf44      	itt	mi
 800535a:	2320      	movmi	r3, #32
 800535c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005360:	0711      	lsls	r1, r2, #28
 8005362:	bf44      	itt	mi
 8005364:	232b      	movmi	r3, #43	@ 0x2b
 8005366:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800536a:	f89a 3000 	ldrb.w	r3, [sl]
 800536e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005370:	d015      	beq.n	800539e <_svfiprintf_r+0xfa>
 8005372:	4654      	mov	r4, sl
 8005374:	2000      	movs	r0, #0
 8005376:	f04f 0c0a 	mov.w	ip, #10
 800537a:	9a07      	ldr	r2, [sp, #28]
 800537c:	4621      	mov	r1, r4
 800537e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005382:	3b30      	subs	r3, #48	@ 0x30
 8005384:	2b09      	cmp	r3, #9
 8005386:	d94b      	bls.n	8005420 <_svfiprintf_r+0x17c>
 8005388:	b1b0      	cbz	r0, 80053b8 <_svfiprintf_r+0x114>
 800538a:	9207      	str	r2, [sp, #28]
 800538c:	e014      	b.n	80053b8 <_svfiprintf_r+0x114>
 800538e:	eba0 0308 	sub.w	r3, r0, r8
 8005392:	fa09 f303 	lsl.w	r3, r9, r3
 8005396:	4313      	orrs	r3, r2
 8005398:	46a2      	mov	sl, r4
 800539a:	9304      	str	r3, [sp, #16]
 800539c:	e7d2      	b.n	8005344 <_svfiprintf_r+0xa0>
 800539e:	9b03      	ldr	r3, [sp, #12]
 80053a0:	1d19      	adds	r1, r3, #4
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	9103      	str	r1, [sp, #12]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	bfbb      	ittet	lt
 80053aa:	425b      	neglt	r3, r3
 80053ac:	f042 0202 	orrlt.w	r2, r2, #2
 80053b0:	9307      	strge	r3, [sp, #28]
 80053b2:	9307      	strlt	r3, [sp, #28]
 80053b4:	bfb8      	it	lt
 80053b6:	9204      	strlt	r2, [sp, #16]
 80053b8:	7823      	ldrb	r3, [r4, #0]
 80053ba:	2b2e      	cmp	r3, #46	@ 0x2e
 80053bc:	d10a      	bne.n	80053d4 <_svfiprintf_r+0x130>
 80053be:	7863      	ldrb	r3, [r4, #1]
 80053c0:	2b2a      	cmp	r3, #42	@ 0x2a
 80053c2:	d132      	bne.n	800542a <_svfiprintf_r+0x186>
 80053c4:	9b03      	ldr	r3, [sp, #12]
 80053c6:	3402      	adds	r4, #2
 80053c8:	1d1a      	adds	r2, r3, #4
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	9203      	str	r2, [sp, #12]
 80053ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80053d2:	9305      	str	r3, [sp, #20]
 80053d4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800548c <_svfiprintf_r+0x1e8>
 80053d8:	2203      	movs	r2, #3
 80053da:	4650      	mov	r0, sl
 80053dc:	7821      	ldrb	r1, [r4, #0]
 80053de:	f000 fa17 	bl	8005810 <memchr>
 80053e2:	b138      	cbz	r0, 80053f4 <_svfiprintf_r+0x150>
 80053e4:	2240      	movs	r2, #64	@ 0x40
 80053e6:	9b04      	ldr	r3, [sp, #16]
 80053e8:	eba0 000a 	sub.w	r0, r0, sl
 80053ec:	4082      	lsls	r2, r0
 80053ee:	4313      	orrs	r3, r2
 80053f0:	3401      	adds	r4, #1
 80053f2:	9304      	str	r3, [sp, #16]
 80053f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053f8:	2206      	movs	r2, #6
 80053fa:	4825      	ldr	r0, [pc, #148]	@ (8005490 <_svfiprintf_r+0x1ec>)
 80053fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005400:	f000 fa06 	bl	8005810 <memchr>
 8005404:	2800      	cmp	r0, #0
 8005406:	d036      	beq.n	8005476 <_svfiprintf_r+0x1d2>
 8005408:	4b22      	ldr	r3, [pc, #136]	@ (8005494 <_svfiprintf_r+0x1f0>)
 800540a:	bb1b      	cbnz	r3, 8005454 <_svfiprintf_r+0x1b0>
 800540c:	9b03      	ldr	r3, [sp, #12]
 800540e:	3307      	adds	r3, #7
 8005410:	f023 0307 	bic.w	r3, r3, #7
 8005414:	3308      	adds	r3, #8
 8005416:	9303      	str	r3, [sp, #12]
 8005418:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800541a:	4433      	add	r3, r6
 800541c:	9309      	str	r3, [sp, #36]	@ 0x24
 800541e:	e76a      	b.n	80052f6 <_svfiprintf_r+0x52>
 8005420:	460c      	mov	r4, r1
 8005422:	2001      	movs	r0, #1
 8005424:	fb0c 3202 	mla	r2, ip, r2, r3
 8005428:	e7a8      	b.n	800537c <_svfiprintf_r+0xd8>
 800542a:	2300      	movs	r3, #0
 800542c:	f04f 0c0a 	mov.w	ip, #10
 8005430:	4619      	mov	r1, r3
 8005432:	3401      	adds	r4, #1
 8005434:	9305      	str	r3, [sp, #20]
 8005436:	4620      	mov	r0, r4
 8005438:	f810 2b01 	ldrb.w	r2, [r0], #1
 800543c:	3a30      	subs	r2, #48	@ 0x30
 800543e:	2a09      	cmp	r2, #9
 8005440:	d903      	bls.n	800544a <_svfiprintf_r+0x1a6>
 8005442:	2b00      	cmp	r3, #0
 8005444:	d0c6      	beq.n	80053d4 <_svfiprintf_r+0x130>
 8005446:	9105      	str	r1, [sp, #20]
 8005448:	e7c4      	b.n	80053d4 <_svfiprintf_r+0x130>
 800544a:	4604      	mov	r4, r0
 800544c:	2301      	movs	r3, #1
 800544e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005452:	e7f0      	b.n	8005436 <_svfiprintf_r+0x192>
 8005454:	ab03      	add	r3, sp, #12
 8005456:	9300      	str	r3, [sp, #0]
 8005458:	462a      	mov	r2, r5
 800545a:	4638      	mov	r0, r7
 800545c:	4b0e      	ldr	r3, [pc, #56]	@ (8005498 <_svfiprintf_r+0x1f4>)
 800545e:	a904      	add	r1, sp, #16
 8005460:	f3af 8000 	nop.w
 8005464:	1c42      	adds	r2, r0, #1
 8005466:	4606      	mov	r6, r0
 8005468:	d1d6      	bne.n	8005418 <_svfiprintf_r+0x174>
 800546a:	89ab      	ldrh	r3, [r5, #12]
 800546c:	065b      	lsls	r3, r3, #25
 800546e:	f53f af2d 	bmi.w	80052cc <_svfiprintf_r+0x28>
 8005472:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005474:	e72c      	b.n	80052d0 <_svfiprintf_r+0x2c>
 8005476:	ab03      	add	r3, sp, #12
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	462a      	mov	r2, r5
 800547c:	4638      	mov	r0, r7
 800547e:	4b06      	ldr	r3, [pc, #24]	@ (8005498 <_svfiprintf_r+0x1f4>)
 8005480:	a904      	add	r1, sp, #16
 8005482:	f000 f87d 	bl	8005580 <_printf_i>
 8005486:	e7ed      	b.n	8005464 <_svfiprintf_r+0x1c0>
 8005488:	080060f2 	.word	0x080060f2
 800548c:	080060f8 	.word	0x080060f8
 8005490:	080060fc 	.word	0x080060fc
 8005494:	00000000 	.word	0x00000000
 8005498:	080051ed 	.word	0x080051ed

0800549c <_printf_common>:
 800549c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80054a0:	4616      	mov	r6, r2
 80054a2:	4698      	mov	r8, r3
 80054a4:	688a      	ldr	r2, [r1, #8]
 80054a6:	690b      	ldr	r3, [r1, #16]
 80054a8:	4607      	mov	r7, r0
 80054aa:	4293      	cmp	r3, r2
 80054ac:	bfb8      	it	lt
 80054ae:	4613      	movlt	r3, r2
 80054b0:	6033      	str	r3, [r6, #0]
 80054b2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80054b6:	460c      	mov	r4, r1
 80054b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80054bc:	b10a      	cbz	r2, 80054c2 <_printf_common+0x26>
 80054be:	3301      	adds	r3, #1
 80054c0:	6033      	str	r3, [r6, #0]
 80054c2:	6823      	ldr	r3, [r4, #0]
 80054c4:	0699      	lsls	r1, r3, #26
 80054c6:	bf42      	ittt	mi
 80054c8:	6833      	ldrmi	r3, [r6, #0]
 80054ca:	3302      	addmi	r3, #2
 80054cc:	6033      	strmi	r3, [r6, #0]
 80054ce:	6825      	ldr	r5, [r4, #0]
 80054d0:	f015 0506 	ands.w	r5, r5, #6
 80054d4:	d106      	bne.n	80054e4 <_printf_common+0x48>
 80054d6:	f104 0a19 	add.w	sl, r4, #25
 80054da:	68e3      	ldr	r3, [r4, #12]
 80054dc:	6832      	ldr	r2, [r6, #0]
 80054de:	1a9b      	subs	r3, r3, r2
 80054e0:	42ab      	cmp	r3, r5
 80054e2:	dc2b      	bgt.n	800553c <_printf_common+0xa0>
 80054e4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80054e8:	6822      	ldr	r2, [r4, #0]
 80054ea:	3b00      	subs	r3, #0
 80054ec:	bf18      	it	ne
 80054ee:	2301      	movne	r3, #1
 80054f0:	0692      	lsls	r2, r2, #26
 80054f2:	d430      	bmi.n	8005556 <_printf_common+0xba>
 80054f4:	4641      	mov	r1, r8
 80054f6:	4638      	mov	r0, r7
 80054f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80054fc:	47c8      	blx	r9
 80054fe:	3001      	adds	r0, #1
 8005500:	d023      	beq.n	800554a <_printf_common+0xae>
 8005502:	6823      	ldr	r3, [r4, #0]
 8005504:	6922      	ldr	r2, [r4, #16]
 8005506:	f003 0306 	and.w	r3, r3, #6
 800550a:	2b04      	cmp	r3, #4
 800550c:	bf14      	ite	ne
 800550e:	2500      	movne	r5, #0
 8005510:	6833      	ldreq	r3, [r6, #0]
 8005512:	f04f 0600 	mov.w	r6, #0
 8005516:	bf08      	it	eq
 8005518:	68e5      	ldreq	r5, [r4, #12]
 800551a:	f104 041a 	add.w	r4, r4, #26
 800551e:	bf08      	it	eq
 8005520:	1aed      	subeq	r5, r5, r3
 8005522:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005526:	bf08      	it	eq
 8005528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800552c:	4293      	cmp	r3, r2
 800552e:	bfc4      	itt	gt
 8005530:	1a9b      	subgt	r3, r3, r2
 8005532:	18ed      	addgt	r5, r5, r3
 8005534:	42b5      	cmp	r5, r6
 8005536:	d11a      	bne.n	800556e <_printf_common+0xd2>
 8005538:	2000      	movs	r0, #0
 800553a:	e008      	b.n	800554e <_printf_common+0xb2>
 800553c:	2301      	movs	r3, #1
 800553e:	4652      	mov	r2, sl
 8005540:	4641      	mov	r1, r8
 8005542:	4638      	mov	r0, r7
 8005544:	47c8      	blx	r9
 8005546:	3001      	adds	r0, #1
 8005548:	d103      	bne.n	8005552 <_printf_common+0xb6>
 800554a:	f04f 30ff 	mov.w	r0, #4294967295
 800554e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005552:	3501      	adds	r5, #1
 8005554:	e7c1      	b.n	80054da <_printf_common+0x3e>
 8005556:	2030      	movs	r0, #48	@ 0x30
 8005558:	18e1      	adds	r1, r4, r3
 800555a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800555e:	1c5a      	adds	r2, r3, #1
 8005560:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005564:	4422      	add	r2, r4
 8005566:	3302      	adds	r3, #2
 8005568:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800556c:	e7c2      	b.n	80054f4 <_printf_common+0x58>
 800556e:	2301      	movs	r3, #1
 8005570:	4622      	mov	r2, r4
 8005572:	4641      	mov	r1, r8
 8005574:	4638      	mov	r0, r7
 8005576:	47c8      	blx	r9
 8005578:	3001      	adds	r0, #1
 800557a:	d0e6      	beq.n	800554a <_printf_common+0xae>
 800557c:	3601      	adds	r6, #1
 800557e:	e7d9      	b.n	8005534 <_printf_common+0x98>

08005580 <_printf_i>:
 8005580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005584:	7e0f      	ldrb	r7, [r1, #24]
 8005586:	4691      	mov	r9, r2
 8005588:	2f78      	cmp	r7, #120	@ 0x78
 800558a:	4680      	mov	r8, r0
 800558c:	460c      	mov	r4, r1
 800558e:	469a      	mov	sl, r3
 8005590:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005592:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005596:	d807      	bhi.n	80055a8 <_printf_i+0x28>
 8005598:	2f62      	cmp	r7, #98	@ 0x62
 800559a:	d80a      	bhi.n	80055b2 <_printf_i+0x32>
 800559c:	2f00      	cmp	r7, #0
 800559e:	f000 80d1 	beq.w	8005744 <_printf_i+0x1c4>
 80055a2:	2f58      	cmp	r7, #88	@ 0x58
 80055a4:	f000 80b8 	beq.w	8005718 <_printf_i+0x198>
 80055a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80055ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80055b0:	e03a      	b.n	8005628 <_printf_i+0xa8>
 80055b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80055b6:	2b15      	cmp	r3, #21
 80055b8:	d8f6      	bhi.n	80055a8 <_printf_i+0x28>
 80055ba:	a101      	add	r1, pc, #4	@ (adr r1, 80055c0 <_printf_i+0x40>)
 80055bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80055c0:	08005619 	.word	0x08005619
 80055c4:	0800562d 	.word	0x0800562d
 80055c8:	080055a9 	.word	0x080055a9
 80055cc:	080055a9 	.word	0x080055a9
 80055d0:	080055a9 	.word	0x080055a9
 80055d4:	080055a9 	.word	0x080055a9
 80055d8:	0800562d 	.word	0x0800562d
 80055dc:	080055a9 	.word	0x080055a9
 80055e0:	080055a9 	.word	0x080055a9
 80055e4:	080055a9 	.word	0x080055a9
 80055e8:	080055a9 	.word	0x080055a9
 80055ec:	0800572b 	.word	0x0800572b
 80055f0:	08005657 	.word	0x08005657
 80055f4:	080056e5 	.word	0x080056e5
 80055f8:	080055a9 	.word	0x080055a9
 80055fc:	080055a9 	.word	0x080055a9
 8005600:	0800574d 	.word	0x0800574d
 8005604:	080055a9 	.word	0x080055a9
 8005608:	08005657 	.word	0x08005657
 800560c:	080055a9 	.word	0x080055a9
 8005610:	080055a9 	.word	0x080055a9
 8005614:	080056ed 	.word	0x080056ed
 8005618:	6833      	ldr	r3, [r6, #0]
 800561a:	1d1a      	adds	r2, r3, #4
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6032      	str	r2, [r6, #0]
 8005620:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005624:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005628:	2301      	movs	r3, #1
 800562a:	e09c      	b.n	8005766 <_printf_i+0x1e6>
 800562c:	6833      	ldr	r3, [r6, #0]
 800562e:	6820      	ldr	r0, [r4, #0]
 8005630:	1d19      	adds	r1, r3, #4
 8005632:	6031      	str	r1, [r6, #0]
 8005634:	0606      	lsls	r6, r0, #24
 8005636:	d501      	bpl.n	800563c <_printf_i+0xbc>
 8005638:	681d      	ldr	r5, [r3, #0]
 800563a:	e003      	b.n	8005644 <_printf_i+0xc4>
 800563c:	0645      	lsls	r5, r0, #25
 800563e:	d5fb      	bpl.n	8005638 <_printf_i+0xb8>
 8005640:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005644:	2d00      	cmp	r5, #0
 8005646:	da03      	bge.n	8005650 <_printf_i+0xd0>
 8005648:	232d      	movs	r3, #45	@ 0x2d
 800564a:	426d      	negs	r5, r5
 800564c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005650:	230a      	movs	r3, #10
 8005652:	4858      	ldr	r0, [pc, #352]	@ (80057b4 <_printf_i+0x234>)
 8005654:	e011      	b.n	800567a <_printf_i+0xfa>
 8005656:	6821      	ldr	r1, [r4, #0]
 8005658:	6833      	ldr	r3, [r6, #0]
 800565a:	0608      	lsls	r0, r1, #24
 800565c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005660:	d402      	bmi.n	8005668 <_printf_i+0xe8>
 8005662:	0649      	lsls	r1, r1, #25
 8005664:	bf48      	it	mi
 8005666:	b2ad      	uxthmi	r5, r5
 8005668:	2f6f      	cmp	r7, #111	@ 0x6f
 800566a:	6033      	str	r3, [r6, #0]
 800566c:	bf14      	ite	ne
 800566e:	230a      	movne	r3, #10
 8005670:	2308      	moveq	r3, #8
 8005672:	4850      	ldr	r0, [pc, #320]	@ (80057b4 <_printf_i+0x234>)
 8005674:	2100      	movs	r1, #0
 8005676:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800567a:	6866      	ldr	r6, [r4, #4]
 800567c:	2e00      	cmp	r6, #0
 800567e:	60a6      	str	r6, [r4, #8]
 8005680:	db05      	blt.n	800568e <_printf_i+0x10e>
 8005682:	6821      	ldr	r1, [r4, #0]
 8005684:	432e      	orrs	r6, r5
 8005686:	f021 0104 	bic.w	r1, r1, #4
 800568a:	6021      	str	r1, [r4, #0]
 800568c:	d04b      	beq.n	8005726 <_printf_i+0x1a6>
 800568e:	4616      	mov	r6, r2
 8005690:	fbb5 f1f3 	udiv	r1, r5, r3
 8005694:	fb03 5711 	mls	r7, r3, r1, r5
 8005698:	5dc7      	ldrb	r7, [r0, r7]
 800569a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800569e:	462f      	mov	r7, r5
 80056a0:	42bb      	cmp	r3, r7
 80056a2:	460d      	mov	r5, r1
 80056a4:	d9f4      	bls.n	8005690 <_printf_i+0x110>
 80056a6:	2b08      	cmp	r3, #8
 80056a8:	d10b      	bne.n	80056c2 <_printf_i+0x142>
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	07df      	lsls	r7, r3, #31
 80056ae:	d508      	bpl.n	80056c2 <_printf_i+0x142>
 80056b0:	6923      	ldr	r3, [r4, #16]
 80056b2:	6861      	ldr	r1, [r4, #4]
 80056b4:	4299      	cmp	r1, r3
 80056b6:	bfde      	ittt	le
 80056b8:	2330      	movle	r3, #48	@ 0x30
 80056ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80056be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80056c2:	1b92      	subs	r2, r2, r6
 80056c4:	6122      	str	r2, [r4, #16]
 80056c6:	464b      	mov	r3, r9
 80056c8:	4621      	mov	r1, r4
 80056ca:	4640      	mov	r0, r8
 80056cc:	f8cd a000 	str.w	sl, [sp]
 80056d0:	aa03      	add	r2, sp, #12
 80056d2:	f7ff fee3 	bl	800549c <_printf_common>
 80056d6:	3001      	adds	r0, #1
 80056d8:	d14a      	bne.n	8005770 <_printf_i+0x1f0>
 80056da:	f04f 30ff 	mov.w	r0, #4294967295
 80056de:	b004      	add	sp, #16
 80056e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	f043 0320 	orr.w	r3, r3, #32
 80056ea:	6023      	str	r3, [r4, #0]
 80056ec:	2778      	movs	r7, #120	@ 0x78
 80056ee:	4832      	ldr	r0, [pc, #200]	@ (80057b8 <_printf_i+0x238>)
 80056f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80056f4:	6823      	ldr	r3, [r4, #0]
 80056f6:	6831      	ldr	r1, [r6, #0]
 80056f8:	061f      	lsls	r7, r3, #24
 80056fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80056fe:	d402      	bmi.n	8005706 <_printf_i+0x186>
 8005700:	065f      	lsls	r7, r3, #25
 8005702:	bf48      	it	mi
 8005704:	b2ad      	uxthmi	r5, r5
 8005706:	6031      	str	r1, [r6, #0]
 8005708:	07d9      	lsls	r1, r3, #31
 800570a:	bf44      	itt	mi
 800570c:	f043 0320 	orrmi.w	r3, r3, #32
 8005710:	6023      	strmi	r3, [r4, #0]
 8005712:	b11d      	cbz	r5, 800571c <_printf_i+0x19c>
 8005714:	2310      	movs	r3, #16
 8005716:	e7ad      	b.n	8005674 <_printf_i+0xf4>
 8005718:	4826      	ldr	r0, [pc, #152]	@ (80057b4 <_printf_i+0x234>)
 800571a:	e7e9      	b.n	80056f0 <_printf_i+0x170>
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	f023 0320 	bic.w	r3, r3, #32
 8005722:	6023      	str	r3, [r4, #0]
 8005724:	e7f6      	b.n	8005714 <_printf_i+0x194>
 8005726:	4616      	mov	r6, r2
 8005728:	e7bd      	b.n	80056a6 <_printf_i+0x126>
 800572a:	6833      	ldr	r3, [r6, #0]
 800572c:	6825      	ldr	r5, [r4, #0]
 800572e:	1d18      	adds	r0, r3, #4
 8005730:	6961      	ldr	r1, [r4, #20]
 8005732:	6030      	str	r0, [r6, #0]
 8005734:	062e      	lsls	r6, r5, #24
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	d501      	bpl.n	800573e <_printf_i+0x1be>
 800573a:	6019      	str	r1, [r3, #0]
 800573c:	e002      	b.n	8005744 <_printf_i+0x1c4>
 800573e:	0668      	lsls	r0, r5, #25
 8005740:	d5fb      	bpl.n	800573a <_printf_i+0x1ba>
 8005742:	8019      	strh	r1, [r3, #0]
 8005744:	2300      	movs	r3, #0
 8005746:	4616      	mov	r6, r2
 8005748:	6123      	str	r3, [r4, #16]
 800574a:	e7bc      	b.n	80056c6 <_printf_i+0x146>
 800574c:	6833      	ldr	r3, [r6, #0]
 800574e:	2100      	movs	r1, #0
 8005750:	1d1a      	adds	r2, r3, #4
 8005752:	6032      	str	r2, [r6, #0]
 8005754:	681e      	ldr	r6, [r3, #0]
 8005756:	6862      	ldr	r2, [r4, #4]
 8005758:	4630      	mov	r0, r6
 800575a:	f000 f859 	bl	8005810 <memchr>
 800575e:	b108      	cbz	r0, 8005764 <_printf_i+0x1e4>
 8005760:	1b80      	subs	r0, r0, r6
 8005762:	6060      	str	r0, [r4, #4]
 8005764:	6863      	ldr	r3, [r4, #4]
 8005766:	6123      	str	r3, [r4, #16]
 8005768:	2300      	movs	r3, #0
 800576a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800576e:	e7aa      	b.n	80056c6 <_printf_i+0x146>
 8005770:	4632      	mov	r2, r6
 8005772:	4649      	mov	r1, r9
 8005774:	4640      	mov	r0, r8
 8005776:	6923      	ldr	r3, [r4, #16]
 8005778:	47d0      	blx	sl
 800577a:	3001      	adds	r0, #1
 800577c:	d0ad      	beq.n	80056da <_printf_i+0x15a>
 800577e:	6823      	ldr	r3, [r4, #0]
 8005780:	079b      	lsls	r3, r3, #30
 8005782:	d413      	bmi.n	80057ac <_printf_i+0x22c>
 8005784:	68e0      	ldr	r0, [r4, #12]
 8005786:	9b03      	ldr	r3, [sp, #12]
 8005788:	4298      	cmp	r0, r3
 800578a:	bfb8      	it	lt
 800578c:	4618      	movlt	r0, r3
 800578e:	e7a6      	b.n	80056de <_printf_i+0x15e>
 8005790:	2301      	movs	r3, #1
 8005792:	4632      	mov	r2, r6
 8005794:	4649      	mov	r1, r9
 8005796:	4640      	mov	r0, r8
 8005798:	47d0      	blx	sl
 800579a:	3001      	adds	r0, #1
 800579c:	d09d      	beq.n	80056da <_printf_i+0x15a>
 800579e:	3501      	adds	r5, #1
 80057a0:	68e3      	ldr	r3, [r4, #12]
 80057a2:	9903      	ldr	r1, [sp, #12]
 80057a4:	1a5b      	subs	r3, r3, r1
 80057a6:	42ab      	cmp	r3, r5
 80057a8:	dcf2      	bgt.n	8005790 <_printf_i+0x210>
 80057aa:	e7eb      	b.n	8005784 <_printf_i+0x204>
 80057ac:	2500      	movs	r5, #0
 80057ae:	f104 0619 	add.w	r6, r4, #25
 80057b2:	e7f5      	b.n	80057a0 <_printf_i+0x220>
 80057b4:	08006103 	.word	0x08006103
 80057b8:	08006114 	.word	0x08006114

080057bc <memmove>:
 80057bc:	4288      	cmp	r0, r1
 80057be:	b510      	push	{r4, lr}
 80057c0:	eb01 0402 	add.w	r4, r1, r2
 80057c4:	d902      	bls.n	80057cc <memmove+0x10>
 80057c6:	4284      	cmp	r4, r0
 80057c8:	4623      	mov	r3, r4
 80057ca:	d807      	bhi.n	80057dc <memmove+0x20>
 80057cc:	1e43      	subs	r3, r0, #1
 80057ce:	42a1      	cmp	r1, r4
 80057d0:	d008      	beq.n	80057e4 <memmove+0x28>
 80057d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80057d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80057da:	e7f8      	b.n	80057ce <memmove+0x12>
 80057dc:	4601      	mov	r1, r0
 80057de:	4402      	add	r2, r0
 80057e0:	428a      	cmp	r2, r1
 80057e2:	d100      	bne.n	80057e6 <memmove+0x2a>
 80057e4:	bd10      	pop	{r4, pc}
 80057e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80057ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80057ee:	e7f7      	b.n	80057e0 <memmove+0x24>

080057f0 <_sbrk_r>:
 80057f0:	b538      	push	{r3, r4, r5, lr}
 80057f2:	2300      	movs	r3, #0
 80057f4:	4d05      	ldr	r5, [pc, #20]	@ (800580c <_sbrk_r+0x1c>)
 80057f6:	4604      	mov	r4, r0
 80057f8:	4608      	mov	r0, r1
 80057fa:	602b      	str	r3, [r5, #0]
 80057fc:	f7fc f82c 	bl	8001858 <_sbrk>
 8005800:	1c43      	adds	r3, r0, #1
 8005802:	d102      	bne.n	800580a <_sbrk_r+0x1a>
 8005804:	682b      	ldr	r3, [r5, #0]
 8005806:	b103      	cbz	r3, 800580a <_sbrk_r+0x1a>
 8005808:	6023      	str	r3, [r4, #0]
 800580a:	bd38      	pop	{r3, r4, r5, pc}
 800580c:	200007b4 	.word	0x200007b4

08005810 <memchr>:
 8005810:	4603      	mov	r3, r0
 8005812:	b510      	push	{r4, lr}
 8005814:	b2c9      	uxtb	r1, r1
 8005816:	4402      	add	r2, r0
 8005818:	4293      	cmp	r3, r2
 800581a:	4618      	mov	r0, r3
 800581c:	d101      	bne.n	8005822 <memchr+0x12>
 800581e:	2000      	movs	r0, #0
 8005820:	e003      	b.n	800582a <memchr+0x1a>
 8005822:	7804      	ldrb	r4, [r0, #0]
 8005824:	3301      	adds	r3, #1
 8005826:	428c      	cmp	r4, r1
 8005828:	d1f6      	bne.n	8005818 <memchr+0x8>
 800582a:	bd10      	pop	{r4, pc}

0800582c <memcpy>:
 800582c:	440a      	add	r2, r1
 800582e:	4291      	cmp	r1, r2
 8005830:	f100 33ff 	add.w	r3, r0, #4294967295
 8005834:	d100      	bne.n	8005838 <memcpy+0xc>
 8005836:	4770      	bx	lr
 8005838:	b510      	push	{r4, lr}
 800583a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800583e:	4291      	cmp	r1, r2
 8005840:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005844:	d1f9      	bne.n	800583a <memcpy+0xe>
 8005846:	bd10      	pop	{r4, pc}

08005848 <_realloc_r>:
 8005848:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800584c:	4607      	mov	r7, r0
 800584e:	4614      	mov	r4, r2
 8005850:	460d      	mov	r5, r1
 8005852:	b921      	cbnz	r1, 800585e <_realloc_r+0x16>
 8005854:	4611      	mov	r1, r2
 8005856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800585a:	f7ff bc3b 	b.w	80050d4 <_malloc_r>
 800585e:	b92a      	cbnz	r2, 800586c <_realloc_r+0x24>
 8005860:	f7ff fbce 	bl	8005000 <_free_r>
 8005864:	4625      	mov	r5, r4
 8005866:	4628      	mov	r0, r5
 8005868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800586c:	f000 f81a 	bl	80058a4 <_malloc_usable_size_r>
 8005870:	4284      	cmp	r4, r0
 8005872:	4606      	mov	r6, r0
 8005874:	d802      	bhi.n	800587c <_realloc_r+0x34>
 8005876:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800587a:	d8f4      	bhi.n	8005866 <_realloc_r+0x1e>
 800587c:	4621      	mov	r1, r4
 800587e:	4638      	mov	r0, r7
 8005880:	f7ff fc28 	bl	80050d4 <_malloc_r>
 8005884:	4680      	mov	r8, r0
 8005886:	b908      	cbnz	r0, 800588c <_realloc_r+0x44>
 8005888:	4645      	mov	r5, r8
 800588a:	e7ec      	b.n	8005866 <_realloc_r+0x1e>
 800588c:	42b4      	cmp	r4, r6
 800588e:	4622      	mov	r2, r4
 8005890:	4629      	mov	r1, r5
 8005892:	bf28      	it	cs
 8005894:	4632      	movcs	r2, r6
 8005896:	f7ff ffc9 	bl	800582c <memcpy>
 800589a:	4629      	mov	r1, r5
 800589c:	4638      	mov	r0, r7
 800589e:	f7ff fbaf 	bl	8005000 <_free_r>
 80058a2:	e7f1      	b.n	8005888 <_realloc_r+0x40>

080058a4 <_malloc_usable_size_r>:
 80058a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058a8:	1f18      	subs	r0, r3, #4
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	bfbc      	itt	lt
 80058ae:	580b      	ldrlt	r3, [r1, r0]
 80058b0:	18c0      	addlt	r0, r0, r3
 80058b2:	4770      	bx	lr

080058b4 <_init>:
 80058b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b6:	bf00      	nop
 80058b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058ba:	bc08      	pop	{r3}
 80058bc:	469e      	mov	lr, r3
 80058be:	4770      	bx	lr

080058c0 <_fini>:
 80058c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058c2:	bf00      	nop
 80058c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80058c6:	bc08      	pop	{r3}
 80058c8:	469e      	mov	lr, r3
 80058ca:	4770      	bx	lr
