// Seed: 2083799599
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    output reg   id_1,
    input  reg   id_2
);
  logic id_3;
  assign id_3 = id_3;
  always @* id_1 <= id_2;
endmodule
