# Compile of fifo.sv was successful.
# Compile of m2.sv failed with 5 errors.
# Compile of mac.sv was successful.
# Compile of mat_vec_mult.sv was successful.
# Compile of mat_vec_mult_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# Compile of rom.v was successful.
# 9 compiles, 1 failed with 5 errors.
# Compile of fifo.sv was successful.
# Compile of m2.sv failed with 1 errors.
# Compile of mac.sv was successful.
# Compile of mat_vec_mult.sv was successful.
# Compile of mat_vec_mult_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# Compile of rom.v was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of fifo.sv was successful.
# Compile of m2.sv failed with 2 errors.
# Compile of mac.sv was successful.
# Compile of mat_vec_mult.sv was successful.
# Compile of mat_vec_mult_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# Compile of rom.v was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of m2.sv failed with 4 errors.
# Load canceled
# Load canceled
vlog -work C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:58 on Feb 09,2026
# vlog -reportprogress 300 -work C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work -refresh -force_refresh 
# -- Refreshing module FIFO
# -- Refreshing module MAC
# -- Refreshing module mat_vec_mult
# -- Refreshing module mat_vec_mult_tb
# -- Refreshing module mem_wrapper
# -- Refreshing module minilab1b
# -- Refreshing module rom
# End time: 11:11:58 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:11:58 on Feb 09,2026
# vcom -reportprogress 300 -work C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work -refresh -force_refresh 
# -- Skipping module FIFO
# -- Skipping module MAC
# -- Skipping module mat_vec_mult
# -- Skipping module mat_vec_mult_tb
# -- Skipping module mem_wrapper
# -- Skipping module minilab1b
# -- Skipping module rom
# End time: 11:11:58 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.minilab1b
# vsim work.minilab1b 
# Start time: 11:12:04 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b
# ** Warning: (vsim-3035) Instantiation depth of '/minilab1b/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT' is 51. This might indicate a recursive instantiation. Increasing limit to 75.
# ** Error: (vsim-3036) Instantiation depth of '/minilab1b/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT' is 75. Assuming recursive instantiation.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv
# Error loading design
# End time: 11:12:05 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Load canceled
# Compile of fifo.sv was successful.
# Compile of m2.sv failed with 5 errors.
# Compile of mac.sv was successful.
# Compile of mat_vec_mult.sv was successful.
# Compile of mat_vec_mult_tb.sv was successful.
# Compile of memory.v was successful.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# Compile of rom.v was successful.
# 9 compiles, 1 failed with 5 errors.
vsim work.minilab1b_tb
# vsim work.minilab1b_tb 
# Start time: 11:13:11 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'minilab1b_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 59
#         Searched libraries:
#             C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work
# Loading work.mat_vec_mult
# Loading work.FIFO
# Error loading design
# End time: 11:13:12 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 2, Warnings: 2
vsim work.minilab1b_tb
# vsim work.minilab1b_tb 
# Start time: 11:14:33 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'minilab1b_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 59
#         Searched libraries:
#             C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work
# Loading work.mat_vec_mult
# Loading work.FIFO
# Error loading design
# End time: 11:14:33 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
vsim work.minilab1b_tb
# vsim work.minilab1b_tb 
# Start time: 11:14:55 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# ** Error: (vsim-3033) Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 59
#         Searched libraries:
#             C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/work
# Loading work.mat_vec_mult
# Loading work.FIFO
# Error loading design
# End time: 11:14:55 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of m2.sv failed with 5 errors.
# Compile of altera_mf.vhd failed with 3 errors.
# Compile of altera_mf_components.vhd was successful.
# 3 compiles, 2 failed with 8 errors.
vsim work.minilab1b_tb
# vsim work.minilab1b_tb 
# Start time: 11:24:22 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading work.MAC
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:24:23 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 14, Warnings: 3
# Compile of m2.sv failed with 5 errors.
# Compile of altera_mf.vhd was successful.
# 2 compiles, 1 failed with 5 errors.
# Compile of m2.sv failed with 5 errors.
vsim work.minilab1b_tb
# vsim work.minilab1b_tb 
# Start time: 11:25:02 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading work.MAC
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:25:03 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 14, Warnings: 3
vsim work.minilab1b_tb -L
# vsim work.minilab1b_tb -L  
# Start time: 11:30:39 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library '' at "".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# End time: 11:30:39 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
# invalid command name "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf"
vsim work.minilab1b_tb -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.minilab1b_tb -L C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 11:31:03 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/questa_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:31:04 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 36, Warnings: 1
vsim work.minilab1b_tb -L C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.minilab1b_tb -L C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 11:31:46 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf' at "C:/intelFPGA_lite/21.1/modelsim_fse/intel/verilog/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:31:46 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim work.minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf -voptargs="+acc"
# vsim work.minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf -voptargs=""+acc"" 
# Start time: 11:32:25 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:32:26 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 36, Warnings: 1
vsim work.minilab1b_tb -L "C:\intelFPGA_lite\20.1\modelsim_fse\altera\vhdl\altera_mf" -voptargs="+acc"
# vsim work.minilab1b_tb -L C:intelFPGA_lite.1modelsim_fselterahdlltera_mf -voptargs=""+acc"" 
# Start time: 11:33:46 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:intelFPGA_lite.1modelsim_fselterahdlltera_mf' at "C:intelFPGA_lite.1modelsim_fselterahdlltera_mf".
# Invalid argument. (errno = EINVAL)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:33:46 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim work.minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs="+acc"
# vsim work.minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs=""+acc"" 
# Start time: 11:34:08 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:34:08 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs=""+acc"" 
# Start time: 11:34:39 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA_lite/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:34:40 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 36, Warnings: 1
ls
# c5_pin_model_dump.txt  minilab1b.qsf                        
# db                     minilab1b.qws                        
# dump2.vcd              minilab1b.sdc                        
# fifo.sv                minilab1b.sv                         
# incremental_db         minilab1b.v.bak                      
# input_mem.mif          minilab1b_nativelink_simulation.rpt  
# m2.sv                  minilab1b_tb.sv                      
# mac.sv                 output_files                         
# mat_vec_mult.sv        rom.qip                              
# mat_vec_mult_tb.sv     rom.v                                
# memory.v               simulation                           
# minilab1b.cr.mti       transcript                           
# minilab1b.mpf          vsim.wlf                             
# minilab1b.qpf          work                                 
ls ..
# 
# ..:
# .git  1a_actually0  1b_actually0        
pwd
# C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0
ls
# c5_pin_model_dump.txt  minilab1b.qsf                        
# db                     minilab1b.qws                        
# dump2.vcd              minilab1b.sdc                        
# fifo.sv                minilab1b.sv                         
# incremental_db         minilab1b.v.bak                      
# input_mem.mif          minilab1b_nativelink_simulation.rpt  
# m2.sv                  minilab1b_tb.sv                      
# mac.sv                 output_files                         
# mat_vec_mult.sv        rom.qip                              
# mat_vec_mult_tb.sv     rom.v                                
# memory.v               simulation                           
# minilab1b.cr.mti       transcript                           
# minilab1b.mpf          vsim.wlf                             
# minilab1b.qpf          work                                 
vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf -voptargs=""+acc"" 
# Start time: 11:35:58 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_fse/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:35:58 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf -voptargs=""+acc"" 
# Start time: 11:36:26 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:36:26 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd -voptargs=""+acc"" 
# Start time: 11:37:02 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf.vhd".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:37:02 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/ -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/ -voptargs=""+acc"" 
# Start time: 11:37:12 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:37:12 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram -voptargs="+acc"
# vsim minilab1b_tb -L C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram -voptargs=""+acc"" 
# Start time: 11:37:34 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.minilab1b
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.mem_wrapper
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.rom
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.mat_vec_mult
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.FIFO
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# Loading work.MAC
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-19) Failed to access library 'C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram' at "C:/intelFPGA/20.1/modelsim_ase/altera/vhdl/src/altera_mf/altsyncram".
# No such file or directory. (errno = ENOENT)
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:37:34 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 36, Warnings: 1
vsim work.altsyncram
# vsim work.altsyncram 
# Start time: 11:37:51 on Feb 09,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.altera_common_conversion(body)
# Loading work.altera_device_families(body)
# Loading work.altsyncram(translated)
vsim work.minilab1b_tb
# End time: 11:38:19 on Feb 09,2026, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
# vsim work.minilab1b_tb 
# Start time: 11:38:19 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading work.MAC
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:38:20 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 14, Warnings: 1
# Compile of m2.sv failed with 5 errors.
# Compile of altera_mf.vhd was successful.
# Compile of altera_mf_components.vhd was successful.
# 3 compiles, 1 failed with 5 errors.
vsim work.minilab1b_tb -L altera_mf
# vsim work.minilab1b_tb -L altera_mf 
# Start time: 11:42:08 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading work.MAC
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.address_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 84
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_input_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 85
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.clock_enable_output_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 86
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.init_file.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 87
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.intended_device_family.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 88
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_hint.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 89
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.lpm_type.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 90
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.numwords_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 91
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.operation_mode.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 92
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_aclr_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 93
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.outdata_reg_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 94
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.widthad_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 95
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 96
# ** Error (suppressible): (vsim-10000) Unresolved defparam reference to 'altsyncram_component' in altsyncram_component.width_byteena_a.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v Line: 97
# Error loading design
# End time: 11:42:09 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 14, Warnings: 5
# Compile of m2.sv failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf altera_mf_ver.altsyncram
# vsim -L altera_mf_ver -L altera_mf altera_mf_ver.altsyncram 
# Start time: 11:43:20 on Feb 09,2026
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# End time: 11:43:47 on Feb 09,2026, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 11:43:47 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'LEDR'.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
# Error loading design
# End time: 11:43:48 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 8
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 11:45:05 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'iDUT'.  Expected 13, found 10.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'LEDR'.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK2_50'.
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK3_50'.
# ** Warning: (vsim-3722) C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(14): [TFMPC] - Missing connection for port 'CLOCK4_50'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
# Error loading design
# End time: 11:45:05 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 8
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 11:45:22 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (9) for port 'SW'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(24).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'LEDR'.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
# Error loading design
# End time: 11:45:22 on Feb 09,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 5
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 11:47:20 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
run -all
add wave -position insertpoint sim:/minilab1b_tb/iDUT/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run -continue
run -all
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# 3 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run -all
run -all
run -all
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (64) for port 'b_fifo_in'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult.sv(19).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 91
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run -all
# Expression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[6] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedCompile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Expression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedadd wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/a_fifo_in
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/b_fifo_in
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Expression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/a_fifo_in[7] is not loggedadd wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/shift_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint {sim:/minilab1b_tb/iDUT/iMAC/hw[7]/*}
# ** UI-Msg: (vish-4014) No objects found matching '/minilab1b_tb/iDUT/iMAC/hw[7]/*'.
add wave -position insertpoint  \
{sim:/minilab1b_tb/iDUT/iMAC/hw[5]/#implicit-var#shift_reg##VarElem:[4.0.8]}
# ** UI-Msg: (vish-4014) No objects found matching '/minilab1b_tb/iDUT/iMAC/hw[5]/#implicit-var#shift_reg##VarElem:[4.0.8]'.
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/b_vec/i_data
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
# Compile of m2.sv failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
add wave -position insertpoint sim:/minilab1b_tb/iDUT/*
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/a_fifo_in
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/b_fifo_in
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 2 errors.
# 2 compiles, 2 failed with 7 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
add wave -position insertpoint sim:/minilab1b_tb/iDUT/*
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/a_fifo_in
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/b_fifo_in
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Warning : Address pointed at port A is out of bound!
# Time: 1325  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1325  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1455  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1585  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1715  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1845  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1975  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected: $d . Actual $d   52384    4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Expression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedExpression input symbol /minilab1b_tb/iDUT/b_fifo_in[7] is not loggedadd wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/b_in
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected: $d . Actual $d   53616    4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   52556   21772
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1595 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   51496   38732
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1605 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   50436   55692
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1615 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   49376   72652
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1625 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   48316   89612
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1635 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   47256  106572
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1645 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   46196  123532
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1655 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   53616    4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1665 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   52556   21772
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1675 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   51496   38732
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1685 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   50436   55692
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1695 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   49376   72652
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1705 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   48316   89612
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1715 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   47256  106572
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1725 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run
# Display error! Expected: $d . Actual $d   46196  123532
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1735 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected: $d . Actual $d   46196    4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
add wave -position insertpoint  \
sim:/minilab1b_tb/display_C0X
add wave -position insertpoint  \
sim:/minilab1b_tb/display_out
add wave -position insertpoint  \
sim:/minilab1b_tb/expected
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:    46196 . Actual     4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
run
# Display error! Expected:    47256 . Actual    21772
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1595 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
run
# Display error! Expected:    48316 . Actual    38732
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1605 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
run
# Display error! Expected:    49376 . Actual    55692
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1615 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
run -all
# Display error! Expected:    50436 . Actual    72652
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1625 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
run -all
# Display error! Expected:    51496 . Actual    89612
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(60)
#    Time: 1635 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 60
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# Compile of minilab1b_tb.sv was successful.
# 3 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:    53616 . Actual     4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    52384
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    44964
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/a_mat_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/b_fifo_out
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/iMAC/shift_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
add wave -position insertpoint {sim:/minilab1b_tb/iDUT/iMAC/hw[0]/a_mat/*}
add wave -position insertpoint {sim:/minilab1b_tb/iDUT/iMAC/hw[1]/a_mat/*}
# WARNING: No extended dataflow license exists
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    46196
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:     4812 . Actual    61092
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# WARNING: No extended dataflow license exists
run -continue
# Display error! Expected:    21772 . Actual    62152
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1595 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    38732 . Actual    63212
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1605 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    55692 . Actual    64272
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1615 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    72652 . Actual    65332
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1625 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    89612 . Actual    66392
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1635 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:   106572 . Actual    67452
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1645 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:   123532 . Actual    68512
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1655 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:     4812 . Actual    61092
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1665 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    21772 . Actual    62152
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1675 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    38732 . Actual    63212
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1685 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    55692 . Actual    64272
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1695 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -continue
# Display error! Expected:    72652 . Actual    65332
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1705 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    68512
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
add wave -position insertpoint sim:/minilab1b_tb/iDUT/iMAC/b_vec/*
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual    67168
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:     4812 . Actual   123532
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# Compile of m2.sv failed with 5 errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# Display error! Expected:    21772 . Actual     4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1595 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
run -all
# Display error! Expected:    38732 . Actual     4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1605 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b_tb.sv was successful.
# 2 compiles, 1 failed with 5 errors.
run -all
# Display error! Expected:    55692 . Actual     4812
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1615 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b_tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# YAHOO!!! ALL TESTS PASSED.
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(64)
#    Time: 1655 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 64
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# 2 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv failed with 1 errors.
# Compile of mat_vec_mult_t.sv was successful.
# 3 compiles, 2 failed with 6 errors.
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# Loading work.mat_vec_mult_t
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Error (suppressible): (vsim-12027) Array connection type 'reg[7:0]$[7:0]' is incompatible with 'wire[7:0]' for  port (a_fifo_in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 94
# Break key hit
# Compile of m2.sv failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 11:47:20 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult_t
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Error (suppressible): (vsim-12027) Array connection type 'reg[7:0]$[7:0]' is incompatible with 'wire[7:0]' for  port (a_fifo_in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 94
# Error loading design
# End time: 15:08:23 on Feb 09,2026, Elapsed time: 3:21:03
# Errors: 2, Warnings: 6
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 15:12:15 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult_t
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Error (suppressible): (vsim-12027) Array connection type 'reg[7:0]$[7:0]' is incompatible with 'wire[7:0]' for  port (a_fifo_in):  Can't mix packed and unpacked types.
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 94
# Error loading design
# End time: 15:12:16 on Feb 09,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 4
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 15:12:52 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult_t
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
run
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Warning : Address pointed at port A is out of bound!
# Time: 415  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 415  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 545  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 805  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 805  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 935  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1195  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 1195  Instance: minilab1b_tb.iDUT.iRemember.memory.altsyncram_component.m_default.altsyncram_inst
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:     4812 . Actual    59748
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:     4812 . Actual    67168
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:     4812 . Actual        0
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/wren
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful with warnings.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'a_wren'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult_t.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 95
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
quit -sim
# End time: 16:43:10 on Feb 09,2026, Elapsed time: 1:30:18
# Errors: 0, Warnings: 4
vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb
# vsim -L altera_mf_ver -L altera_mf work.minilab1b_tb 
# Start time: 16:43:28 on Feb 09,2026
# Loading sv_std.std
# Loading work.minilab1b_tb
# Loading work.minilab1b
# Loading work.mem_wrapper
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.mat_vec_mult_t
# Loading work.FIFO
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.MAC
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'a_wren'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult_t.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 95
add wave -position insertpoint sim:/minilab1b_tb/*
add wave -position insertpoint sim:/minilab1b_tb/iDUT/*
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'a_wren'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult_t.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 95
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful with warnings.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'a_wren'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult_t.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 95
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful with warnings.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (9) for port 'a_wren'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/mat_vec_mult_t.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iMAC File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv Line: 95
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -continue
run -all
add wave -position insertpoint sim:/minilab1b_tb/iDUT/iMAC/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint {sim:/minilab1b_tb/iDUT/iMAC/hw[7]/a_mat/*}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint {sim:/minilab1b_tb/iDUT/iMAC/hw[0]/a_mat/*}
add wave -position insertpoint  \
{sim:/minilab1b_tb/iDUT/iMAC/hw[0]/a_mat/array}
add wave -position insertpoint  \
{sim:/minilab1b_tb/iDUT/iMAC/hw[7]/a_mat/array}
add wave -position insertpoint  \
{sim:/minilab1b_tb/iDUT/iMAC/hw[6]/a_mat/array}
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# Warning in wave window restart: (vish-4014) No objects found matching '/minilab1b_tb/iDUT/inc_wren'. 
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
# Warning in wave window restart: (vish-4014) No objects found matching '/minilab1b_tb/iDUT/a_wren'. 
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run -all
# Display error! Expected:     4812 . Actual        x
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
add wave -position insertpoint sim:/minilab1b_tb/*
add wave -position insertpoint sim:/minilab1b_tb/iDUT/*
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position insertpoint  \
sim:/minilab1b_tb/iDUT/a_ff \
sim:/minilab1b_tb/iDUT/a_ff1
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# Display error! Expected:     4812 . Actual     4728
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(59)
#    Time: 1585 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 59
# Compile of m2.sv failed with 5 errors.
# Compile of minilab1b.sv was successful.
# 2 compiles, 1 failed with 5 errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.minilab1b
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (1) for port 'LEDR'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (5) for port 'address'. The port definition is at: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/rom.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /minilab1b_tb/iDUT/iRemember/memory File: C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/memory.v Line: 25
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
# YAHOO!!! ALL TESTS PASSED.
# ** Note: $stop    : C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv(64)
#    Time: 1655 ps  Iteration: 1  Instance: /minilab1b_tb
# Break in Module minilab1b_tb at C:/Users/jnoro/AppData/Local/quartus/ECE554SP26_Minilab1/1b_actually0/minilab1b_tb.sv line 64
