// lvds_rx1.v

// Generated using ACDS version 20.1 720

`timescale 1 ps / 1 ps
module lvds_rx1 (
		input  wire        rx_inclock,  //      inclock.export
		input  wire        pll_areset,  //   pll_areset.export
		output wire        rx_locked,   //   pll_locked.export
		output wire        rx_outclock, // rx_coreclock.export
		input  wire [2:0]  rx_in,       //        rx_in.export
		output wire [23:0] rx_out       //       rx_out.export
	);

	lvds_rx1_altera_lvds_201_2mu6chy lvds_0 (
		.rx_in       (rx_in),       //        rx_in.export
		.rx_out      (rx_out),      //       rx_out.export
		.rx_outclock (rx_outclock), // rx_coreclock.export
		.rx_inclock  (rx_inclock),  //      inclock.export
		.pll_areset  (pll_areset),  //   pll_areset.export
		.rx_locked   (rx_locked)    //   pll_locked.export
	);

endmodule
