I 000050 55 1332          1654725083069 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654725083070 2022.06.08 16:51:23)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code e2b0e7b0e6b5e3f5e5e0f7b8b4e4b6e4e7e4b7e5e6)
	(_ent
		(_time 1654725082975)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(33751811 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Universal 2 -1)
)
I 000048 55 1439          1654725366634 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654725366635 2022.06.08 16:56:06)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 8d89df83dcdada9a8c8c98d7898b8e8b848b8c88db)
	(_ent
		(_time 1654725366632)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(2)(4))(_sens(3))(_read(1)))))
			(sec(_arch 1 0 65(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 2 -1)
)
I 000048 55 1609          1654725568764 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654725568765 2022.06.08 16:59:28)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 1a18191d4e4d4d0d1b4d0f401e1c191c131c1b1f4c)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(4)(5)(2))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000048 55 1609          1654725765510 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654725765511 2022.06.08 17:02:45)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code a8aaabffa5ffffbfa9ffbdf2acaeabaea1aea9adfe)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000045 55 1219          1654725781511 core
(_unit VHDL(maquina_estados 0 4(core 0 10))
	(_version vef)
	(_time 1654725781512 2022.06.08 17:03:01)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 28262a2c217e7d3f2a2931722c2e292d7e2e2d2f2b)
	(_ent
		(_time 1654725763122)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_port(_int led -1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 13(_prcs(_simple)(_trgt(3)(5))(_sens(2)(4)))))
			(sec(_arch 1 0 111(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(33686018)
		(131843)
		(50463234)
		(197123)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000050 55 1332          1654725785654 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654725785655 2022.06.08 17:03:05)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 545a0156560355435356410e025200525152015350)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(33751811 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654725790660 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654725790661 2022.06.08 17:03:10)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code dc88da8e868a8ecadb8fce8688dadfdbd9dad9da89)
	(_ent
		(_time 1654725790658)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654725793746 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654725793747 2022.06.08 17:03:13)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code f2a6a1a3f2a5a3e4f0a1e7a8a6f4a7f4f1f4fbf4f3)
	(_ent
		(_time 1654725793744)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
V 000050 55 1334          1654726050540 Universal
(_unit VHDL(svnsegment2 0 4(universal 0 10))
	(_version vef)
	(_time 1654726050541 2022.06.08 17:07:30)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code ffa9f5aeafa8fee8f8fdeaa5a9f9abf9faf9aaf8fb)
	(_ent
		(_time 1654726050538)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 131843)
		(33751810 131586)
		(50463491 197123)
		(50529027 197122)
		(33751810 197378)
		(50528771 197378)
		(50528771 197379)
		(33751811 131586)
		(50529027 197379)
		(33751811 197378)
		(33751811 197379)
		(50528770 197379)
		(50463235 131843)
		(50529026 197123)
		(50463235 197379)
		(33686019 197379)
	)
	(_model . Universal 2 -1)
)
I 000050 55 1335          1654726080563 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 0 10))
	(_version vef)
	(_time 1654726080564 2022.06.08 17:08:00)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 4f481c4c11181359424d5d1517494b4919484d4c48)
	(_ent
		(_time 1654726080561)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000045 55 1388          1654726236307 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654726236308 2022.06.08 17:10:36)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code b5b4b7e1b1e3e0a2b8e5acefb1b3b4b0e3b3b0b2b6)
	(_ent
		(_time 1654726236305)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(3)(4)(5)(7))(_sens(2)(6)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(33686018)
		(131843)
		(50463234)
		(197123)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000045 55 816           1654726645285 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654726645286 2022.06.08 17:17:25)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 4d191a4f4f1a4c5a4a4d58161e4a4e4b1b4a4f4b4f)
	(_ent
		(_time 1654726645283)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(514)
		(197122)
		(770)
		(131842)
		(515)
		(131587)
		(771)
	)
	(_model . conv 1 -1)
)
I 000045 55 814           1654726666332 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654726666333 2022.06.08 17:17:46)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 74722175262375637374612f277377722273767276)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(131586)
		(514)
		(197122)
		(770)
		(131842)
		(515)
		(131587)
		(771)
	)
	(_model . conv 1 -1)
)
I 000045 55 1379          1654726814569 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654726814570 2022.06.08 17:20:14)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 7f7c297e28292a68722f66257b797e7a29797a787c)
	(_ent
		(_time 1654726814567)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000045 55 1379          1654726820848 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654726820849 2022.06.08 17:20:20)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 08080e0e015e5d1f055811520c0e090d5e0e0d0f0b)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654726820861 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654726820862 2022.06.08 17:20:20)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 17164610154040001640024d131114111e11161241)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1335          1654726820870 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 0 10))
	(_version vef)
	(_time 1654726820871 2022.06.08 17:20:20)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 1717401118404b011a15054d4f1113114110151410)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654726820886 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654726820887 2022.06.08 17:20:20)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 27277123297175312074357d732124202221222172)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654726820896 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654726820897 2022.06.08 17:20:20)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 37376333326066213564226d6331623134313e3136)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654726820904 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654726820905 2022.06.08 17:20:20)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 37376632666036203037226c643034316130353135)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000050 55 1361          1654726820920 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 1 10))
	(_version vef)
	(_time 1654726820921 2022.06.08 17:20:20)
	(_source(\../src/svnsegment.vhd\(\../src/svnsegment2.vhd\)))
	(_parameters tan)
	(_code 5656015458010a405b54440c0e5052500051545551)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 1 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 1 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000050 55 1361          1654726830144 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 1 10))
	(_version vef)
	(_time 1654726830145 2022.06.08 17:20:30)
	(_source(\../src/svnsegment.vhd\(\../src/svnsegment2.vhd\)))
	(_parameters tan)
	(_code 59570a5b580e054f545b4b03015f5d5f0f5e5b5a5e)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 1 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 1 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000045 55 1379          1654734062020 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654734062052 2022.06.08 19:21:02)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code ebbfebb8b8bdbefce6bbf2b1efedeaeebdedeeece8)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(3)(4)(5)(7))(_sens(2)(6)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654734062184 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734062185 2022.06.08 19:21:02)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 683d3e68653f3f7f693f7d326c6e6b6e616e696d3e)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(4)(5)(2))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1335          1654734062228 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 0 10))
	(_version vef)
	(_time 1654734062229 2022.06.08 19:21:02)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 96c2c69898c1ca809b9484ccce909290c091949591)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654734062301 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734062302 2022.06.08 19:21:02)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code e5b1b4b6e9b3b7f3e2b6f7bfb1e3e6e2e0e3e0e3b0)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654734062370 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734062371 2022.06.08 19:21:02)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 2377732622747235217036797725762520252a2522)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654734062381 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654734062382 2022.06.08 19:21:02)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 336766366664322434332668603430356534313531)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000050 55 1361          1654734062411 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 1 10))
	(_version vef)
	(_time 1654734062412 2022.06.08 19:21:02)
	(_source(\../src/svnsegment.vhd\(\../src/svnsegment2.vhd\)))
	(_parameters tan)
	(_code 5206015058050e445f5040080a5456540455505155)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 1 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 1 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000045 55 4392          1654734105314 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654734105315 2022.06.08 19:21:45)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code ececbebfbebbb1fabdeca8b6bceae5eab9eab8eaed)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(0)))
			((x)(acum(1)))
			((y)(acum(2)))
			((z)(acum(3)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment)
		(_port
			((w)(cambio(0)))
			((x)(cambio(1)))
			((y)(cambio(2)))
			((z)(cambio(3)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 4399          1654734117173 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654734117174 2022.06.08 19:21:57)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 404f114241171d561140041a104649461546144641)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(0)))
			((x)(acum(1)))
			((y)(acum(2)))
			((z)(acum(3)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment)
		(_port
			((w)(cambio(0)))
			((x)(cambio(1)))
			((y)(cambio(2)))
			((z)(cambio(3)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654734117179 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654734117180 2022.06.08 19:21:57)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 404f1142411615574d10591a444641451646454743)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654734117189 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734117190 2022.06.08 19:21:57)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 4f41494d1c1818584e185a154b494c4946494e4a19)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1335          1654734117201 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 0 10))
	(_version vef)
	(_time 1654734117202 2022.06.08 19:21:57)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 4f404f4c11181359424d5d1517494b4919484d4c48)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654734117218 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734117219 2022.06.08 19:21:57)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 5f505e5c00090d49580c4d050b595c585a595a590a)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654734117228 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734117229 2022.06.08 19:21:57)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 6e616d6f39393f786c3d7b343a683b686d6867686f)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654734117238 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654734117239 2022.06.08 19:21:57)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 6e61686e6d396f79696e7b353d696d6838696c686c)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
V 000050 55 1361          1654734117248 Universal
(_unit VHDL(exhibidor7seg 0 4(universal 1 10))
	(_version vef)
	(_time 1654734117249 2022.06.08 19:21:57)
	(_source(\../src/svnsegment.vhd\(\../src/svnsegment2.vhd\)))
	(_parameters tan)
	(_code 7e717e7e23292268737c6c2426787a7828797c7d79)
	(_ent
		(_time 1654726080560)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 1 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 1 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 1 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1336          1654734162051 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654734162052 2022.06.08 19:22:42)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 7b787c7b2f2c7a6c7c796e212d7d2f7d7e7d2e7c7f)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000050 55 1332          1654734173888 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654734173889 2022.06.08 19:22:53)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code bfbfbeeaefe8bea8b8bdaae5e9b9ebb9bab9eab8bb)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000045 55 4399          1654734177406 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654734177407 2022.06.08 19:22:57)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 7a742e7b2a2d276c2b7a3e202a7c737c2f7c2e7c7b)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(0)))
			((x)(acum(1)))
			((y)(acum(2)))
			((z)(acum(3)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment)
		(_port
			((w)(cambio(0)))
			((x)(cambio(1)))
			((y)(cambio(2)))
			((z)(cambio(3)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654734177412 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654734177413 2022.06.08 19:22:57)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 8a84de84dadcdf9d87da93d08e8c8b8fdc8c8f8d89)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654734177490 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734177491 2022.06.08 19:22:57)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code d8d7db8ad58f8fcfd98fcd82dcdedbded1ded9dd8e)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(4)(5)(2))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1332          1654734177512 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654734177513 2022.06.08 19:22:57)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code e8e7ebbae6bfe9ffefeafdb2beeebceeedeebdefec)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654734177520 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734177521 2022.06.08 19:22:57)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code e8e6ecbbe9bebafeefbbfab2bceeebefedeeedeebd)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654734177529 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734177530 2022.06.08 19:22:57)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code f7f9f1a6f2a0a6e1f5a4e2ada3f1a2f1f4f1fef1f6)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654734177539 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654734177540 2022.06.08 19:22:57)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 07090501565006100007125c540004015100050105)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654734177577 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654734177578 2022.06.08 19:22:57)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 26292423267127312124337c702072202320732122)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4399          1654734233070 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654734233071 2022.06.08 19:23:53)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code f2f1afa2f1a5afe4a3f2b6a8a2f4fbf4a7f4a6f4f3)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(0)))
			((x)(acum(1)))
			((y)(acum(2)))
			((z)(acum(3)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment)
		(_port
			((w)(cambio(0)))
			((x)(cambio(1)))
			((y)(cambio(2)))
			((z)(cambio(3)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654734233076 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654734233077 2022.06.08 19:23:53)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code f2f1afa2f1a4a7e5ffa2eba8f6f4f3f7a4f4f7f5f1)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654734233093 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734233094 2022.06.08 19:23:53)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 020050040555551503551758060401040b04030754)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1332          1654734233104 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654734233105 2022.06.08 19:23:53)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 11134317164610061613044b471745171417441615)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654734233111 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734233112 2022.06.08 19:23:53)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 21227425297773372672337b752722262427242774)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654734233120 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734233121 2022.06.08 19:23:53)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 21227624227670372372347b752774272227282720)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654734233131 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654734233132 2022.06.08 19:23:53)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 31326334666630263631246a623632376736333733)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654734233142 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654734233143 2022.06.08 19:23:53)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 40421243461741574742551a164614464546154744)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4647          1654734447663 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654734447664 2022.06.08 19:27:27)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 34636031316369226534706e64323d326132603235)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654734447669 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654734447670 2022.06.08 19:27:27)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 346360313162612339642d6e303235316232313337)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654734447678 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734447679 2022.06.08 19:27:27)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 44124746451313534513511e404247424d42454112)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1332          1654734447824 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654734447825 2022.06.08 19:27:27)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code d086d383d687d1c7d7d2c58a86d684d6d5d685d7d4)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654734447833 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734447834 2022.06.08 19:27:27)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code e0b7e4b3e9b6b2f6e7b3f2bab4e6e3e7e5e6e5e6b5)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654734447842 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654734447843 2022.06.08 19:27:27)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code e0b7e6b2e2b7b1f6e2b3f5bab4e6b5e6e3e6e9e6e1)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654734447850 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654734447851 2022.06.08 19:27:27)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code efb8ecbcefb8eef8e8effab4bce8ece9b9e8ede9ed)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654734447857 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654734447858 2022.06.08 19:27:27)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code efb9ecbdbfb8eef8e8edfab5b9e9bbe9eae9bae8eb)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000048 55 1609          1654734902225 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654734902226 2022.06.08 19:35:02)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code d6d98384d58181c1d781c38cd2d0d5d0dfd0d7d380)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000045 55 4647          1654735148158 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654735148159 2022.06.08 19:39:08)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 888bdc8681dfd59ed988ccd2d88e818edd8edc8e89)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654735148210 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654735148211 2022.06.08 19:39:08)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code b7b4e3e3b1e1e2a0bae7aeedb3b1b6b2e1b1b2b0b4)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654735148232 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735148233 2022.06.08 19:39:08)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code c6c4c593c59191d1c792d39cc2c0c5c0cfc0c7c390)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(4)(5)(2))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 69(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1332          1654735148262 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654735148263 2022.06.08 19:39:08)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code e6e4e5b4e6b1e7f1e1e4f3bcb0e0b2e0e3e0b3e1e2)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654735148271 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735148272 2022.06.08 19:39:08)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code f5f6f1a5f9a3a7e3f2a6e7afa1f3f6f2f0f3f0f3a0)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654735148294 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735148295 2022.06.08 19:39:08)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 05060202025254130756105f5103500306030c0304)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654735148303 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654735148304 2022.06.08 19:39:08)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 15161712464214021215004e461216134312171317)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654735148311 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654735148312 2022.06.08 19:39:08)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 15171713164214021217004f431341131013401211)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4647          1654735226537 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654735226538 2022.06.08 19:40:26)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code afa1f9f8f8f8f2b9feafebf5ffa9a6a9faa9fba9ae)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654735226543 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654735226544 2022.06.08 19:40:26)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code afa1f9f8f8f9fab8a2ffb6f5aba9aeaaf9a9aaa8ac)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1498          1654735226845 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735226846 2022.06.08 19:40:26)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code e7e8e7b4e5b0b0f0e6b3f2bde3e1e4e1eee1e6e2b1)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(me(_arch 0 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(1)))))
			(sec(_arch 1 0 69(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 2 -1)
)
I 000050 55 1332          1654735226862 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654735226863 2022.06.08 19:40:26)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code f7f8f7a6f6a0f6e0f0f5e2ada1f1a3f1f2f1a2f0f3)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654735226871 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735226872 2022.06.08 19:40:26)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code f7f9f0a7f9a1a5e1f0a4e5ada3f1f4f0f2f1f2f1a2)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654735226879 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735226880 2022.06.08 19:40:26)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 07090500025056110554125d5301520104010e0106)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654735226887 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654735226888 2022.06.08 19:40:26)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 07090001565006100007125c540004015100050105)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654735226895 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654735226896 2022.06.08 19:40:26)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 16191110164117011114034c401042101310431112)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4647          1654735361739 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654735361740 2022.06.08 19:42:41)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code d2dd8480d1858fc483d2968882d4dbd487d486d4d3)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654735361745 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654735361746 2022.06.08 19:42:41)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code d2dd8480d18487c5df82cb88d6d4d3d784d4d7d5d1)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1609          1654735361754 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735361756 2022.06.08 19:42:41)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code e2ece3b1e5b5b5f5e3b6f7b8e6e4e1e4ebe4e3e7b4)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((comparation)(state)))(_simpleassign BUF)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 15(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(1)))))
			(sec(_arch 2 0 69(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000050 55 1332          1654735361769 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654735361770 2022.06.08 19:42:41)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code f1fff0a0f6a6f0e6f6f3e4aba7f7a5f7f4f7a4f6f5)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654735361777 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735361778 2022.06.08 19:42:41)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code f1fef7a1f9a7a3e7f6a2e3aba5f7f2f6f4f7f4f7a4)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654735361786 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735361787 2022.06.08 19:42:41)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 010e0406025650170352145b550754070207080700)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654735361795 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654735361796 2022.06.08 19:42:41)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 010e0107565600160601145a520602075706030703)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654735361803 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654735361804 2022.06.08 19:42:41)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 111f1117164610061613044b471745171417441615)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4647          1654735468182 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654735468183 2022.06.08 19:44:28)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 989dce9791cfc58ec998dcc2c89e919ecd9ecc9e99)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654735468188 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654735468189 2022.06.08 19:44:28)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 989dce9791cecd8f95c881c29c9e999dce9e9d9f9b)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000050 55 1332          1654735468296 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654735468297 2022.06.08 19:44:28)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 05010502065204120207105f530351030003500201)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654735468305 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735468306 2022.06.08 19:44:28)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 15101212194347031246074f411316121013101340)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654735468313 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735468314 2022.06.08 19:44:28)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 24212121227375322677317e7022712227222d2225)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654735468321 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654735468322 2022.06.08 19:44:28)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 24212420767325332324317f772327227223262226)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654735468331 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654735468332 2022.06.08 19:44:28)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 34303430366335233336216e623260323132613330)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 4647          1654735473860 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654735473861 2022.06.08 19:44:33)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code cfcd939a989892d99ecf8b959fc9c6c99ac99bc9ce)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654735473866 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654735473867 2022.06.08 19:44:33)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code cfcd939a98999ad8c29fd695cbc9ceca99c9cac8cc)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000050 55 1332          1654735473878 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654735473879 2022.06.08 19:44:33)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code dfdcd48c8f88dec8d8ddca8589d98bd9dad98ad8db)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654735473886 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735473887 2022.06.08 19:44:33)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code dfddd38d80898dc9d88ccd858bd9dcd8dad9dad98a)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654735473894 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654735473895 2022.06.08 19:44:33)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code eeece0bcb9b9bff8ecbdfbb4bae8bbe8ede8e7e8ef)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654735473903 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654735473904 2022.06.08 19:44:33)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code eeece5bdedb9eff9e9eefbb5bde9ede8b8e9ece8ec)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654735473910 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654735473911 2022.06.08 19:44:33)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code fefdf5afada9ffe9f9fceba4a8f8aaf8fbf8abf9fa)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000048 55 1557          1654735585800 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735585801 2022.06.08 19:46:25)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 11404716154646061041044b151712171817101447)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(as(_arch 0 0 14(_prcs(_simple)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 19(_prcs(_simple)(_trgt(4)(5)(2))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 73(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000048 55 1557          1654735688348 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735688349 2022.06.08 19:48:08)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code a3acf5f4a5f4f4b4a3a6b6f9a7a5a0a5aaa5a2a6f5)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(as(_arch 0 0 14(_prcs(_simple)(_trgt(5))(_sens(1)))))
			(me(_arch 1 0 23(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 2 0 77(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 3 -1)
)
I 000048 55 1498          1654735770092 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735770093 2022.06.08 19:49:30)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code eabebdb9bebdbdfdebbdffb0eeece9ece3ecebefbc)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int comparation -1 0 12(_arch(_uni((i 2))))))
		(_prcs
			(me(_arch 0 0 14(_prcs(_simple)(_trgt(2)(4)(5))(_sens(3))(_read(5)))))
			(sec(_arch 1 0 68(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
		(33686018 33686018 514)
	)
	(_model . barrido 2 -1)
)
I 000048 55 1439          1654735885901 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654735885902 2022.06.08 19:51:25)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 4e404f4c1e1919594f405b144a484d4847484f4b18)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(4)(2))(_sens(3))(_read(1)))))
			(sec(_arch 1 0 66(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 514)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
	)
	(_model . barrido 2 -1)
)
I 000048 55 1432          1654736108941 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654736108942 2022.06.08 19:55:08)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 95c49f9a95c2c282949b80cf919396939c939490c3)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(2)(4))(_sens(1)(3)))))
			(sec(_arch 1 0 66(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 514)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
	)
	(_model . barrido 2 -1)
)
I 000045 55 4647          1654737130149 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654737130150 2022.06.08 20:12:10)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code a8a6a9ffa1fff5bef9a8ecf2f8aea1aefdaefcaea9)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 1379          1654737130155 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654737130156 2022.06.08 20:12:10)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code a8a6a9ffa1fefdbfa5f8b1f2acaea9adfeaeadafab)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 135(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000048 55 1432          1654737130165 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654737130166 2022.06.08 20:12:10)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code b8b7eeecb5efefafb9b6ade2bcbebbbeb1beb9bdee)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(2)(4))(_sens(1)(3)))))
			(sec(_arch 1 0 66(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 514)
		(33686019 33686018 514)
		(50463234)
		(33686274 33686018 514)
		(33751554)
		(33751554 33686018 514)
		(50528770)
		(50463234 33686018 514)
		(33686274)
		(33686018 33686019 514)
		(50463490)
		(33686018 33686274 514)
		(33751810)
		(33686018 33751554 514)
		(50529026)
		(33686018 50463234 514)
		(33686019)
		(33686018 33686018 515)
		(50463235)
		(33686018 33686018 770)
		(50529027)
	)
	(_model . barrido 2 -1)
)
I 000050 55 1332          1654737130175 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654737130176 2022.06.08 20:12:10)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code c8c79e9cc69fc9dfcfcadd929ece9ccecdce9dcfcc)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
I 000051 55 1076          1654737130544 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654737130545 2022.06.08 20:12:10)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 2f202b2b70797d39287c3d757b292c282a292a297a)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000051 55 1076          1654737130557 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654737130558 2022.06.08 20:12:10)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code 3f30393b6b686e293d6c2a656b396a393c3936393e)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~25000000~13 0 12(_scalar (_to i 0 i 25000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
I 000045 55 814           1654737130566 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654737130567 2022.06.08 20:12:10)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code 4e414d4c4d194f59494e5b151d494d4818494c484c)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
I 000051 55 1336          1654737130574 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654737130575 2022.06.08 20:12:10)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code 4e404d4d1d194f59494c5b1418481a484b481b494a)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
I 000045 55 1379          1654803239553 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654803239554 2022.06.09 14:33:59)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code d7d28b85d18182c0dbd2ce8dd3d1d6d281d1d2d0d4)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(3)(4)(5)(7))(_sens(2)(6)))))
			(sec(_arch 1 0 139(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
	)
	(_model . core 2 -1)
)
I 000045 55 1393          1654803642387 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654803642388 2022.06.09 14:40:42)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 63606263613536746f667a39676562663565666460)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(3)(4)(5)(7))(_sens(2)(6)))))
			(sec(_arch 1 0 139(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50529027)
	)
	(_model . core 2 -1)
)
I 000045 55 1407          1654803715532 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654803715533 2022.06.09 14:41:55)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 27262023217172302b263e7d232126227121222024)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 143(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(33751811)
		(50529027)
	)
	(_model . core 2 -1)
)
I 000048 55 1244          1654805428073 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654805428074 2022.06.09 15:10:28)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code bab4edeeeeededadbabcafe0bebcb9bcb3bcbbbfec)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(2)(4))(_sens(1)(3)))))
			(sec(_arch 1 0 74(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 514)
		(50529027 33686019 514)
		(50463234)
		(33686018 50529026 771)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(50529027)
	)
	(_model . barrido 2 -1)
)
I 000051 55 1076          1654805856611 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654805856612 2022.06.09 15:17:36)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code bdb9bce8ebeaecabbfeea8e7e9bbe8bbbebbb4bbbc)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
V 000045 55 4647          1654805860858 core
(_unit VHDL(main 0 4(core 0 12))
	(_version vef)
	(_time 1654805860859 2022.06.09 15:17:40)
	(_source(\../src/main.vhd\))
	(_parameters tan)
	(_code 47421b4541101a511647031d17414e411241134146)
	(_ent
		(_time 1654734093070)
	)
	(_comp
		(conversorbits
			(_object
				(_port(_int x 6 0 42(_ent (_in))))
				(_port(_int y 7 0 43(_ent (_out))))
			)
		)
		(divfrecuencia
			(_object
				(_port(_int clk_in -1 0 14(_ent (_in))))
				(_port(_int rst -1 0 15(_ent (_in))))
				(_port(_int clk_out -1 0 16(_ent (_out))))
			)
		)
		(frecuencialed
			(_object
				(_port(_int clk_in -1 0 20(_ent (_in))))
				(_port(_int rst -1 0 21(_ent (_in))))
				(_port(_int clk_out -1 0 22(_ent (_out))))
			)
		)
		(maquina_estados
			(_object
				(_port(_int clk -1 0 47(_ent (_in))))
				(_port(_int rstn -1 0 47(_ent (_in))))
				(_port(_int x 8 0 48(_ent (_in))))
				(_port(_int cambio 9 0 49(_ent (_out))))
				(_port(_int acum 9 0 50(_ent (_out))))
				(_port(_int led -1 0 51(_ent (_out))))
			)
		)
		(secuencia_led
			(_object
				(_port(_int clk -1 0 36(_ent (_in))))
				(_port(_int state -1 0 37(_ent (_in))))
				(_port(_int led 5 0 38(_ent (_out))))
			)
		)
		(svnsegment
			(_object
				(_port(_int w -1 0 26(_ent (_in))))
				(_port(_int x -1 0 26(_ent (_in))))
				(_port(_int y -1 0 26(_ent (_in))))
				(_port(_int z -1 0 26(_ent (_in))))
				(_port(_int s2 3 0 27(_ent (_out))))
			)
		)
		(svnsegment2
			(_object
				(_port(_int w -1 0 31(_ent (_in))))
				(_port(_int x -1 0 31(_ent (_in))))
				(_port(_int y -1 0 31(_ent (_in))))
				(_port(_int z -1 0 31(_ent (_in))))
				(_port(_int s2 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst stage1 0 60(_comp conversorbits)
		(_port
			((x)(x))
			((y)(two_bit_signal))
		)
		(_use(_ent . conversorbits)
		)
	)
	(_inst stage2 0 62(_comp divfrecuencia)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_me))
		)
		(_use(_ent . divfrecuencia)
		)
	)
	(_inst stage3 0 63(_comp frecuencialed)
		(_port
			((clk_in)(clk))
			((rst)(rstn))
			((clk_out)(clock_led))
		)
		(_use(_ent . frecuencialed)
		)
	)
	(_inst stage4 0 65(_comp maquina_estados)
		(_port
			((clk)(clock_me))
			((rstn)(rstn))
			((x)(two_bit_signal))
			((cambio)(cambio))
			((acum)(acum))
			((led)(led_state))
		)
		(_use(_ent . maquina_estados)
		)
	)
	(_inst stage5 0 67(_comp secuencia_led)
		(_port
			((clk)(clock_led))
			((state)(led_state))
			((led)(led))
		)
		(_use(_ent . secuencia_led)
		)
	)
	(_inst stage6 0 69(_comp svnsegment)
		(_port
			((w)(acum(3)))
			((x)(acum(2)))
			((y)(acum(1)))
			((z)(acum(0)))
			((s2)(segment_acum))
		)
		(_use(_ent . svnsegment)
		)
	)
	(_inst stage7 0 70(_comp svnsegment2)
		(_port
			((w)(cambio(3)))
			((x)(cambio(2)))
			((y)(cambio(1)))
			((z)(cambio(0)))
			((s2)(segment_cambio))
		)
		(_use(_ent . svnsegment2)
		)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in))))
		(_port(_int rstn -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 1 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 8(_array -1((_dto i 6 i 0)))))
		(_port(_int segment_cambio 2 0 8(_ent(_out))))
		(_port(_int segment_acum 2 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 27(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 32(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 38(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 42(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 48(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 49(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 54(_array -1((_dto i 1 i 0)))))
		(_sig(_int two_bit_signal 10 0 54(_arch(_uni(_string \"00"\)))))
		(_sig(_int clock_me -1 0 55(_arch(_uni))))
		(_sig(_int clock_led -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 56(_array -1((_dto i 3 i 0)))))
		(_sig(_int cambio 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int acum 11 0 56(_arch(_uni(_string \"0000"\)))))
		(_sig(_int led_state -1 0 57(_arch(_uni((i 2))))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000045 55 1407          1654805860868 core
(_unit VHDL(maquina_estados 0 4(core 0 12))
	(_version vef)
	(_time 1654805860869 2022.06.09 15:17:40)
	(_source(\../src/maquina_estados.vhd\))
	(_parameters tan)
	(_code 57520b54510102405b564e0d535156520151525054)
	(_ent
		(_time 1654726814566)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int rstn -1 0 5(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int x 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7(_array -1((_dto i 3 i 0)))))
		(_port(_int cambio 1 0 7(_ent(_out))))
		(_port(_int acum 1 0 8(_ent(_out))))
		(_port(_int led -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 13(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 2 0 13(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(comb(_arch 0 0 15(_prcs(_simple)(_trgt(7)(3)(4)(5))(_sens(6)(2)))))
			(sec(_arch 1 0 143(_prcs(_trgt(6))(_sens(0)(1)(7))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018)
		(770)
		(50463234)
		(515)
		(33751554)
		(50463490)
		(50528770)
		(33751810)
		(33686274)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(33751811)
		(50529027)
	)
	(_model . core 2 -1)
)
V 000048 55 1244          1654805860892 barrido
(_unit VHDL(secuencia_led 0 4(barrido 0 10))
	(_version vef)
	(_time 1654805860893 2022.06.09 15:17:40)
	(_source(\../src/secuencia_led.vhd\))
	(_parameters tan)
	(_code 67636c67653030706761723d636164616e61666231)
	(_ent
		(_time 1654725366631)
	)
	(_object
		(_port(_int clk -1 0 5(_ent(_in)(_event))))
		(_port(_int state -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 7(_array -1((_dto i 9 i 0)))))
		(_port(_int led 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qp 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_sig(_int Qs 1 0 11(_arch(_uni(_string \"0000"\)))))
		(_prcs
			(me(_arch 0 0 13(_prcs(_simple)(_trgt(2)(4))(_sens(1)(3)))))
			(sec(_arch 1 0 74(_prcs(_trgt(3))(_sens(0)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(33686018 33686018 514)
		(50529027 33686019 514)
		(50463234)
		(33686018 50529026 771)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(50529027)
	)
	(_model . barrido 2 -1)
)
V 000050 55 1332          1654805860913 Universal
(_unit VHDL(svnsegment 0 4(universal 0 10))
	(_version vef)
	(_time 1654805860914 2022.06.09 15:17:40)
	(_source(\../src/svnsegment.vhd\))
	(_parameters tan)
	(_code 86828d8986d18791818493dcd080d2808380d38182)
	(_ent
		(_time 1654725082974)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal 2 -1)
)
V 000051 55 1074          1654805860931 behavorial
(_unit VHDL(divfrecuencia 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654805860932 2022.06.09 15:17:40)
	(_source(\../src/divfrecuencia.vhd\))
	(_parameters tan)
	(_code 96939a9999c0c48091c584ccc290959193909390c3)
	(_ent
		(_time 1654725790657)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~5000000~13 0 12(_scalar (_to i 0 i 5000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
V 000051 55 1076          1654805860950 behavorial
(_unit VHDL(frecuencialed 0 4(behavorial 0 10))
	(_version vef)
	(_time 1654805860951 2022.06.09 15:17:40)
	(_source(\../src/frecuencialed.vhd\))
	(_parameters tan)
	(_code a5a0abf3a2f2f4b3a7f6b0fff1a3f0a3a6a3aca3a4)
	(_ent
		(_time 1654725793743)
	)
	(_object
		(_port(_int clk_in -1 0 5(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int clk_out -1 0 7(_ent(_out))))
		(_sig(_int temporal -1 0 11(_arch(_uni((i 2))))))
		(_type(_int ~INTEGER~range~0~to~10000000~13 0 12(_scalar (_to i 0 i 10000000))))
		(_sig(_int counter 0 0 12(_arch(_uni((i 0))))))
		(_prcs
			(frequency_divider(_arch 0 0 14(_prcs(_trgt(3)(4))(_sens(0)(1)(3)(4))(_dssslsensitivity 2))))
			(line__28(_arch 1 0 28(_assignment(_alias((clk_out)(temporal)))(_simpleassign BUF)(_trgt(2))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 2 -1)
)
V 000045 55 814           1654805860966 conv
(_unit VHDL(conversorbits 0 4(conv 0 9))
	(_version vef)
	(_time 1654805860967 2022.06.09 15:17:40)
	(_source(\../src/conversorbits.vhd\))
	(_parameters tan)
	(_code b5b0bee1e6e2b4a2b2b5a0eee6b2b6b3e3b2b7b3b7)
	(_ent
		(_time 1654726645282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 5(_array -1((_dto i 2 i 0)))))
		(_port(_int x 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 6(_array -1((_dto i 1 i 0)))))
		(_port(_int y 1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(197379)
		(514)
		(131843)
		(770)
		(197123)
		(515)
		(197378)
		(771)
	)
	(_model . conv 1 -1)
)
V 000051 55 1336          1654805860977 Universal2
(_unit VHDL(svnsegment2 0 4(universal2 0 10))
	(_version vef)
	(_time 1654805860978 2022.06.09 15:17:40)
	(_source(\../src/svnsegment2.vhd\))
	(_parameters tan)
	(_code c4c0cf90c693c5d3c3c6d19e92c290c2c1c291c3c0)
	(_ent
		(_time 1654726050537)
	)
	(_object
		(_port(_int w -1 0 6(_ent(_in))))
		(_port(_int x -1 0 6(_ent(_in))))
		(_port(_int y -1 0 6(_ent(_in))))
		(_port(_int z -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int s2 0 0 7(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 11(_array -1((_dto i 3 i 0)))))
		(_sig(_int Valor 1 0 11(_arch(_uni))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_alias((Valor)(w)(x)(y)(z)))(_trgt(5))(_sens(0)(1)(2)(3)))))
			(combinacional(_arch 1 0 16(_prcs(_simple)(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686019 131586)
		(50529027 197122)
		(33686274 131587)
		(33751810 131586)
		(50528770 197122)
		(33751554 131842)
		(50528771 197379)
		(50529027 131586)
		(33686018 131586)
		(50528770 131586)
		(50463234 131586)
		(33686018 197378)
		(33686019 131843)
		(50529026 197123)
		(33686018 131843)
		(50463234 131843)
	)
	(_model . Universal2 2 -1)
)
