#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 30 12:55:21 2023
# Process ID: 26404
# Current directory: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.runs/synth_1
# Command line: vivado.exe -log miller_rabin.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source miller_rabin.tcl
# Log file: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.runs/synth_1/miller_rabin.vds
# Journal file: D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.runs/synth_1\vivado.jou
# Running On: DESKTOP-URGPKP9, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 34142 MB
#-----------------------------------------------------------
source miller_rabin.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 376.922 ; gain = 62.723
Command: synth_design -top miller_rabin -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28688
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-6901] identifier 'WORDSIZE' is used before its declaration [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:6]
WARNING: [Synth 8-6901] identifier 'WORDSIZE' is used before its declaration [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:7]
WARNING: [Synth 8-6901] identifier 'rand_out' is used before its declaration [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:71]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 814.320 ; gain = 412.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'miller_rabin' [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:5]
INFO: [Synth 8-6157] synthesizing module 'rand127' [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/rand127.v:35]
INFO: [Synth 8-6155] done synthesizing module 'rand127' (0#1) [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/rand127.v:35]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:105]
INFO: [Synth 8-6155] done synthesizing module 'miller_rabin' (0#1) [D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.srcs/sources_1/imports/src/miller_rabin.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 910.156 ; gain = 508.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 910.156 ; gain = 508.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 910.156 ; gain = 508.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'twotimes_reg' in module 'miller_rabin'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                  iSTATE |                              010 |                               01
*
                 iSTATE1 |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'twotimes_reg' using encoding 'one-hot' in module 'miller_rabin'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 910.156 ; gain = 508.375
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              64x64  Multipliers := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 4     
	   7 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   7 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 36    
	   7 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP base21, operation Mode is: A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: PCIN+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP base21, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: register base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: operator base21 is absorbed into DSP base21.
DSP Report: Generating DSP intermediate1, operation Mode is: A*B2.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A*B2.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A*B2.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: PCIN+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: Generating DSP intermediate1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
DSP Report: operator intermediate1 is absorbed into DSP intermediate1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1158.457 ; gain = 756.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|miller_rabin | A2*B2            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A*B2             | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A*B2        | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 14     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A*B2        | 18     | 14     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B        | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B        | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 18     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B        | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A2*B             | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A2*B        | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | (PCIN>>17)+A2*B  | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 1158.457 ; gain = 756.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|miller_rabin | A'*B'          | 0      | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B'     | 17     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A'*B'          | 15     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B'     | 0      | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B' | 17     | 0      | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B      | 15     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B'     | 15     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B' | 17     | 0      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A'*B'          | 0      | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A*B'      | 17     | 0      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A'*B'          | 15     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B      | 0      | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B  | 17     | 0      | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B      | 15     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN+A'*B      | 15     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|miller_rabin | PCIN>>17+A'*B  | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |  1818|
|3     |DSP48E1 |    20|
|4     |LUT1    |   283|
|5     |LUT2    |   411|
|6     |LUT3    |  6166|
|7     |LUT4    |   208|
|8     |LUT5    |    77|
|9     |LUT6    |   194|
|10    |FDRE    |   510|
|11    |FDSE    |    66|
|12    |IBUF    |    66|
|13    |OBUF    |     2|
+------+--------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |  9822|
|2     |  myrand |rand127 |   234|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:42 . Memory (MB): peak = 1165.500 ; gain = 763.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1175.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1838 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'miller_rabin' is not ideal for floorplanning, since the cellview 'miller_rabin' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1266.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1dda62b3
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 1266.566 ; gain = 889.645
INFO: [Common 17-1381] The checkpoint 'D:/Programs/Xilinx/Projects/TCL_Test2/Prime_Generation/Prime_Generation.runs/synth_1/miller_rabin.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file miller_rabin_utilization_synth.rpt -pb miller_rabin_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 12:56:17 2023...
