Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec  6 00:40:16 2024
| Host         : LAPTOP-54I6DIBE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_control_sets_placed.rpt
| Design       : OTTER_Wrapper
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           21 |
| Yes          | No                    | No                     |            1091 |          315 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             149 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                    Enable Signal                    |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+-----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLK_25MHz_BUFG             |                                                     | VGA/vga_out/HSYNC0                           |                1 |              1 |         1.00 |
|  CLK_25MHz_BUFG             |                                                     | VGA/vga_out/VSYNC0                           |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG              |                                                     |                                              |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                                     | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0     |                1 |              2 |         2.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                                     | SSG_DISP/CathMod/r_disp_digit[0]             |                2 |              2 |         1.00 |
|  CLK_25MHz_BUFG             | VGA/vga_out/horizontal[9]_i_1_n_0                   |                                              |                2 |              3 |         1.50 |
|  clk_50_BUFG                | OTTER_PROCESSOR/fsm/memRDEN1                        |                                              |                1 |              4 |         4.00 |
|  CLK_25MHz_BUFG             | VGA/vga_out/horizontal[9]_i_1_n_0                   | VGA/vga_out/vertical                         |                3 |              7 |         2.33 |
|  SSG_DISP/CathMod/s_clk_500 |                                                     |                                              |                6 |              9 |         1.50 |
|  CLK_25MHz_BUFG             |                                                     | VGA/vga_out/horizontal[9]_i_1_n_0            |                4 |             10 |         2.50 |
|  CLK_25MHz_BUFG             |                                                     | VGA/vga_out/BOUT[3]_i_1_n_0                  |                7 |             12 |         1.71 |
|  clk_50_BUFG                |                                                     |                                              |                8 |             13 |         1.62 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/register[0][0]_i_1_0[0]         |                                              |                7 |             13 |         1.86 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/register[0][0]_i_1_1[0]         |                                              |                3 |             15 |         5.00 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[0]_2      | OTTER_PROCESSOR/mem/ioBuffer[15]_i_1_n_0     |                6 |             16 |         2.67 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/register[0][0]_i_1_2[0]         |                                              |                9 |             16 |         1.78 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/LEDS[15]_i_4_0[0]               |                                              |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG              |                                                     | SSG_DISP/CathMod/clear                       |                5 |             20 |         4.00 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[1]_0      | OTTER_PROCESSOR/mem/register[0][31]_i_2_0    |               17 |             30 |         1.76 |
|  clk_50_BUFG                | register_reg[30][1]_i_10_n_0                        |                                              |               13 |             32 |         2.46 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[0]_5      | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[0] |               19 |             32 |         1.68 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[0]_0      | OTTER_PROCESSOR/mem/FSM_sequential_PS_reg[1] |               17 |             32 |         1.88 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/memory_reg_mux_sel_b_pos_0_2[0] | OTTER_PROCESSOR/fsm/SR[0]                    |               18 |             32 |         1.78 |
|  clk_50_BUFG                | OTTER_PROCESSOR/mem/E[0]                            |                                              |              274 |            992 |         3.62 |
+-----------------------------+-----------------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


