$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # a [31:0] $end
  $var wire 32 $ b [31:0] $end
  $var wire 4 % alu_op [3:0] $end
  $var wire 32 & result [31:0] $end
  $var wire 1 ' zero $end
  $scope module alu $end
   $var wire 32 # a [31:0] $end
   $var wire 32 $ b [31:0] $end
   $var wire 4 % alu_op [3:0] $end
   $var wire 32 & result [31:0] $end
   $var wire 1 ' zero $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000001010 #
b00000000000000000000000000010100 $
b0000 %
b00000000000000000000000000011110 &
0'
#10
b00000000000000000000000000011110 #
b00000000000000000000000000001010 $
b1000 %
b00000000000000000000000000010100 &
#20
b10101010101010100101010101010101 #
b11111111111111110000000000000000 $
b0111 %
b10101010101010100000000000000000 &
#30
b00000000000000001111111111111111 $
b0110 %
b10101010101010101111111111111111 &
#40
b11111111111111111111111111111111 #
b11111111111111111111111111111111 $
b0100 %
b00000000000000000000000000000000 &
1'
#50
b00000000000000000000000000000001 #
b00000000000000000000000000000100 $
b0001 %
b00000000000000000000000000010000 &
0'
#60
b00000000000000000000000000010000 #
b00000000000000000000000000000010 $
b0101 %
b00000000000000000000000000000100 &
#70
b10000000000000000000000000000000 #
b1101 %
b11100000000000000000000000000000 &
#80
b11111111111111111111111111110110 #
b00000000000000000000000000000101 $
b0010 %
b00000000000000000000000000000001 &
#90
b0011 %
b00000000000000000000000000000000 &
1'
#100
b00000000000000000000000100100011 #
b00000000000000000000000100100011 $
b1000 %
