<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl')">wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.14</td>
<td class="s8 cl rt"><a href="mod306.html#Line" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod306.html#Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod306.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/soc_ss/wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod306.html#inst_tag_12734"  onclick="showContent('inst_tag_12734')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a></td>
<td class="s5 cl rt"> 53.14</td>
<td class="s8 cl rt"><a href="mod306.html#Line" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod306.html#Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod306.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl'>
<hr>
<a name="inst_tag_12734"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy54.html#tag_urg_inst_12734" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_SPRAM_ADMA.vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.14</td>
<td class="s8 cl rt"><a href="mod306.html#Line" > 82.76</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod306.html#Toggle" > 10.00</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod306.html#Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.40</td>
<td class="s8 cl rt"> 82.76</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.76</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod312.html#inst_tag_12888" >vl_wr_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod768_6.html#inst_tag_33644" id="tag_urg_inst_33644">U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_bistepip_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768_6.html#inst_tag_33642" id="tag_urg_inst_33642">U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_errmask_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod768_6.html#inst_tag_33643" id="tag_urg_inst_33643">U_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_wrid_dwsms_slow_buf</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod306.html" >wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>29</td><td>24</td><td>82.76</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>709</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>720</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>728</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>741</td><td>9</td><td>9</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>759</td><td>7</td><td>7</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
708                       begin
709        1/1              if (clr_mem_err_mask_reg)
710        <font color = "red">0/1     ==>        mem_err_mask_nxt = {2'b00}; </font>
711        1/1              else if (se_mem_err_mask_reg)
712        <font color = "red">0/1     ==>        mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};</font>
713                         else
714        1/1                mem_err_mask_nxt = mem_err_mask_buf_r;
715                       end
716                     
717                     
718                     always_comb
719                       begin
720        1/1              if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
721        1/1                sticky_nxt = 1'b0;
722                         else
723        1/1                sticky_nxt = 1'b1;
724                       end
725                     
726                     always_comb
727                       begin
728        1/1              if (sel_chain_r == WR_ID_SEL)
729                           begin
730        <font color = "red">0/1     ==>          if (int_wr_se)</font>
731        <font color = "red">0/1     ==>            wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};</font>
732                             else
733        <font color = "red">0/1     ==>            wr_id_nxt = wr_id_buf_r;</font>
734                           end
735                         else
736        1/1                wr_id_nxt = 8'd218;
737                       end
738                     
739                     always_ff @(posedge tclk_sms or negedge rst_sms)
740                       begin
741        1/1              if (!rst_sms)
742                           begin
743        1/1                  sticky_r          &lt;=  1'b0;
744        1/1                  sticky_p0_r    &lt;=  1'b0;
745        1/1                  clr_err_reg_p0_r  &lt;=  1'b0;
746        1/1                  bira_mode_r       &lt;=  1'b0;
747                           end
748                         else
749                           begin
750        1/1                  sticky_r        &lt;=  sticky_nxt;
751        1/1                  sticky_p0_r     &lt;=  sticky_r;
752        1/1                  clr_err_reg_p0_r    &lt;=  clr_err_reg;
753        1/1                  bira_mode_r     &lt;=  bira_mode_nxt;
754                           end
755                       end
756                     
757                     always_ff @(posedge tclk_sms or negedge rst_sms)
758                       begin
759        1/1              if (!rst_sms)
760                           begin
761        1/1                  mem_err_mask_r  &lt;=  {2'b00}; 
762        1/1                  wr_id_r         &lt;=  8'd218;
763        1/1                  biste_pip_r     &lt;=  1'b0;
764                           end
765                         else
766                           begin
767        1/1                  mem_err_mask_r  &lt;=  mem_err_mask_nxt;
768        1/1                  wr_id_r         &lt;=  wr_id_nxt;
769        1/1                  biste_pip_r     &lt;=  biste_r;
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod306.html" >wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">17</td>
<td class="rt">2</td>
<td class="rt">11.76 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">4</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>sel_chain_r[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_si</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_wr_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>byp_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wm_se_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>bist_err_se</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>full_diag_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>diag_bypass_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sticky</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_clr_err_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>so_id_reg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod306.html" >wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">12</td>
<td class="rt">8</td>
<td class="rt">66.67 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">709</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">720</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">728</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">741</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">759</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
709            if (clr_mem_err_mask_reg)
               <font color = "red">-1-</font>  
710              mem_err_mask_nxt = {2'b00}; 
           <font color = "red">      ==></font>
711            else if (se_mem_err_mask_reg)
                    <font color = "red">-2-</font>  
712              mem_err_mask_nxt = {mem_err_mask_buf_r[0], int_wr_si};
           <font color = "red">      ==></font>
713            else
714              mem_err_mask_nxt = mem_err_mask_buf_r;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
720            if (clr_err_reg | bira_mode_r | !biste_pip_buf_r)
               <font color = "green">-1-</font>  
721              sticky_nxt = 1'b0;
           <font color = "green">      ==></font>
722            else
723              sticky_nxt = 1'b1;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
728            if (sel_chain_r == WR_ID_SEL)
               <font color = "red">-1-</font>  
729              begin
730                if (int_wr_se)
                   <font color = "red">-2-</font>  
731                  wr_id_nxt = {wr_id_buf_r[6:0], int_wr_si};
           <font color = "red">          ==></font>
732                else
733                  wr_id_nxt = wr_id_buf_r;
           <font color = "red">          ==></font>
734              end
735            else
736              wr_id_nxt = 8'd218;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
741            if (!rst_sms)
               <font color = "green">-1-</font>  
742              begin
743                sticky_r          <=  1'b0;
           <font color = "green">        ==></font>
744                sticky_p0_r    <=  1'b0;
745                clr_err_reg_p0_r  <=  1'b0;
746                bira_mode_r       <=  1'b0;
747              end
748            else
749              begin
750                sticky_r        <=  sticky_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
759            if (!rst_sms)
               <font color = "green">-1-</font>  
760              begin
761                mem_err_mask_r  <=  {2'b00}; 
           <font color = "green">        ==></font>
762                wr_id_r         <=  8'd218;
763                biste_pip_r     <=  1'b0;
764              end
765            else
766              begin
767                mem_err_mask_r  <=  mem_err_mask_nxt;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12734">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_fctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
