////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : Control_block_drc.vf
// /___/   /\     Timestamp : 02/28/2020 22:38:08
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/sch2hdl -intstyle ise -family spartan6 -verilog Control_block_drc.vf -w "/home/ise/ism_projects/xi share/KRSSG FPGA CODES/SPWM_module/Control_block.sch"
//Design Name: Control_block
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module FTP_HXILINX_Control_block(Q, C, PRE, T);
   
   output             Q;

   input 	      C;	
   input 	      PRE;	
   input              T;
   
   parameter INIT = 1'b1;
   reg                Q = INIT;

   always @(posedge C or posedge PRE)
     begin
	if (PRE)
	  Q <= 1'b1;
	else if(T)
          Q <= !Q;
     end
   
endmodule
`timescale 1ns / 1ps

module spwmmodule_MUSER_Control_block(angle, 
                                      inclock, 
                                      pwm);

    input [19:0] angle;
    input inclock;
   output pwm;
   
   wire inc;
   wire XLXN_1;
   wire [9:0] XLXN_6;
   wire [9:0] XLXN_7;
   
   scompare  XLXI_3 (.clk(inc), 
                    .swave(XLXN_6[9:0]), 
                    .twave(XLXN_7[9:0]), 
                    .pwm(pwm));
   trianglewave  XLXI_5 (.clk(inc), 
                        .outwave(XLXN_7[9:0]));
   (* HU_SET = "XLXI_6_0" *) 
   FTP_HXILINX_Control_block  XLXI_6 (.C(inclock), 
                                     .PRE(), 
                                     .T(XLXN_1), 
                                     .Q(inc));
   VCC  XLXI_7 (.P(XLXN_1));
   cordic  XLXI_8 (.angle(angle[19:0]), 
                  .clock(inc), 
                  .sine(XLXN_6[9:0]));
endmodule
`timescale 1ns / 1ps

module Control_block(clk, 
                     HALL, 
                     Q0, 
                     angle_A, 
                     PHASE_A, 
                     PHASE_B, 
                     PHASE_C);

    input clk;
    input [2:0] HALL;
    input Q0;
   output [19:0] angle_A;
   output PHASE_A;
   output PHASE_B;
   output PHASE_C;
   
   wire XLXN_14;
   wire XLXN_16;
   wire XLXN_18;
   wire [9:0] XLXN_28;
   wire [19:0] XLXN_68;
   wire [19:0] XLXN_69;
   wire [19:0] angle_A_DUMMY;
   
   assign angle_A[19:0] = angle_A_DUMMY[19:0];
   spwmmodule_MUSER_Control_block  XLXI_1 (.angle(XLXN_68[19:0]), 
                                          .inclock(clk), 
                                          .pwm(XLXN_16));
   spwmmodule_MUSER_Control_block  XLXI_2 (.angle(XLXN_69[19:0]), 
                                          .inclock(clk), 
                                          .pwm(XLXN_18));
   spwmmodule_MUSER_Control_block  XLXI_3 (.angle(angle_A_DUMMY[19:0]), 
                                          .inclock(clk), 
                                          .pwm(XLXN_14));
   NOR2  XLXI_4 (.I0(XLXN_14), 
                .I1(XLXN_14), 
                .O(PHASE_A));
   NOR2  XLXI_5 (.I0(XLXN_16), 
                .I1(XLXN_16), 
                .O(PHASE_B));
   NOR2  XLXI_6 (.I0(XLXN_18), 
                .I1(XLXN_18), 
                .O(PHASE_C));
   angle_check  XLXI_7 (.angle_in(XLXN_28[9:0]), 
                       .hall(HALL[2:0]), 
                       .sineangle_A(angle_A_DUMMY[19:0]), 
                       .sineangle_B(XLXN_68[19:0]), 
                       .sineangle_C(XLXN_69[19:0]));
   Encoder  XLXI_9 (.q0(Q0), 
                   .TICKS(XLXN_28[9:0]));
endmodule
