
*** Running vivado
    with args -log bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/adam/COMSE6424/ZedBoard/ip_repo/NAND_Flash_Controller/NAND_Flash_Controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_NAND_Flash_Controller_0_0/bd_NAND_Flash_Controller_0_0.dcp' for cell 'bd_i/NAND_Flash_Controller_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_0_0/bd_axi_gpio_0_0.dcp' for cell 'bd_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_1_0/bd_axi_gpio_1_0.dcp' for cell 'bd_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0/bd_processing_system7_0_0.dcp' for cell 'bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_rst_ps7_0_100M_1/bd_rst_ps7_0_100M_1.dcp' for cell 'bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_xbar_0/bd_xbar_0.dcp' for cell 'bd_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_auto_pc_1/bd_auto_pc_1.dcp' for cell 'bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 8 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0/bd_processing_system7_0_0.xdc] for cell 'bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_processing_system7_0_0/bd_processing_system7_0_0.xdc] for cell 'bd_i/processing_system7_0/inst'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_0_0/bd_axi_gpio_0_0_board.xdc] for cell 'bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_0_0/bd_axi_gpio_0_0_board.xdc] for cell 'bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_0_0/bd_axi_gpio_0_0.xdc] for cell 'bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_0_0/bd_axi_gpio_0_0.xdc] for cell 'bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_1_0/bd_axi_gpio_1_0_board.xdc] for cell 'bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_1_0/bd_axi_gpio_1_0_board.xdc] for cell 'bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_1_0/bd_axi_gpio_1_0.xdc] for cell 'bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_axi_gpio_1_0/bd_axi_gpio_1_0.xdc] for cell 'bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_rst_ps7_0_100M_1/bd_rst_ps7_0_100M_1_board.xdc] for cell 'bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_rst_ps7_0_100M_1/bd_rst_ps7_0_100M_1_board.xdc] for cell 'bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_rst_ps7_0_100M_1/bd_rst_ps7_0_100M_1.xdc] for cell 'bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/sources_1/bd/bd/ip/bd_rst_ps7_0_100M_1/bd_rst_ps7_0_100M_1.xdc] for cell 'bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
Finished Parsing XDC File [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1758.812 ; gain = 491.289 ; free physical = 4358 ; free virtual = 10378
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.82 . Memory (MB): peak = 1758.812 ; gain = 0.000 ; free physical = 4351 ; free virtual = 10371

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fdac3729

Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2169.348 ; gain = 410.535 ; free physical = 3952 ; free virtual = 9987

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11c4491be

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3954 ; free virtual = 9988
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11c4491be

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3954 ; free virtual = 9988
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15914829e

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3953 ; free virtual = 9988
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 210 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15914829e

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3953 ; free virtual = 9988
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13317b8d0

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 180816f63

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987
Ending Logic Optimization Task | Checksum: 180816f63

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 180816f63

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 180816f63

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2169.348 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9987
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2169.348 ; gain = 410.535 ; free physical = 3952 ; free virtual = 9987
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2201.363 ; gain = 0.000 ; free physical = 3943 ; free virtual = 9980
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_wrapper_drc_opted.rpt -pb bd_wrapper_drc_opted.pb -rpx bd_wrapper_drc_opted.rpx
Command: report_drc -file bd_wrapper_drc_opted.rpt -pb bd_wrapper_drc_opted.pb -rpx bd_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DIO[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3934 ; free virtual = 9959
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e0e15322

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3934 ; free virtual = 9959
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3934 ; free virtual = 9959

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1701d7e27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3906 ; free virtual = 9956

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23f6af59e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3900 ; free virtual = 9950

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23f6af59e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3900 ; free virtual = 9950
Phase 1 Placer Initialization | Checksum: 23f6af59e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2289.406 ; gain = 0.000 ; free physical = 3900 ; free virtual = 9950

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f67112bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2328.449 ; gain = 39.043 ; free physical = 3883 ; free virtual = 9933

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2336.453 ; gain = 0.000 ; free physical = 3908 ; free virtual = 9932

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 163663085

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3909 ; free virtual = 9932
Phase 2 Global Placement | Checksum: 18f06062a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3908 ; free virtual = 9931

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18f06062a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3908 ; free virtual = 9931

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 180621a9a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3909 ; free virtual = 9932

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16d39c936

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3909 ; free virtual = 9932

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d39c936

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3909 ; free virtual = 9932

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e88f6596

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9929

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 227a23466

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9929

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 227a23466

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9929
Phase 3 Detail Placement | Checksum: 227a23466

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9929

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 157216566

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 157216566

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9930
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.914. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1938fc558

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9930
Phase 4.1 Post Commit Optimization | Checksum: 1938fc558

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3906 ; free virtual = 9930

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1938fc558

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3907 ; free virtual = 9930

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1938fc558

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3907 ; free virtual = 9930

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22f670c7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3907 ; free virtual = 9930
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22f670c7b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3907 ; free virtual = 9930
Ending Placer Task | Checksum: 196aaae68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2336.453 ; gain = 47.047 ; free physical = 3923 ; free virtual = 9947
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2336.453 ; gain = 0.000 ; free physical = 3917 ; free virtual = 9944
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2336.453 ; gain = 0.000 ; free physical = 3908 ; free virtual = 9932
INFO: [runtcl-4] Executing : report_utilization -file bd_wrapper_utilization_placed.rpt -pb bd_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2336.453 ; gain = 0.000 ; free physical = 3918 ; free virtual = 9942
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2336.453 ; gain = 0.000 ; free physical = 3920 ; free virtual = 9944
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c2b3c37b ConstDB: 0 ShapeSum: d3f6eaed RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1ac157076

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2352.078 ; gain = 15.625 ; free physical = 3782 ; free virtual = 9808
Post Restoration Checksum: NetGraph: f924c453 NumContArr: b2f0ac23 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1ac157076

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2352.078 ; gain = 15.625 ; free physical = 3783 ; free virtual = 9808

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ac157076

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.066 ; gain = 21.613 ; free physical = 3751 ; free virtual = 9777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1ac157076

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.066 ; gain = 21.613 ; free physical = 3751 ; free virtual = 9777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e67b954b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3745 ; free virtual = 9770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.061  | TNS=0.000  | WHS=-0.166 | THS=-28.158|

Phase 2 Router Initialization | Checksum: 12776764b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fbed8bec

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3745 ; free virtual = 9770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.700  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13dee4f65

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.700  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17901a8a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770
Phase 4 Rip-up And Reroute | Checksum: 17901a8a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17901a8a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17901a8a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770
Phase 5 Delay and Skew Optimization | Checksum: 17901a8a8

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 218e1b048

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.815  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f607322b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770
Phase 6 Post Hold Fix | Checksum: 1f607322b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.437662 %
  Global Horizontal Routing Utilization  = 0.429851 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fd31cd4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3744 ; free virtual = 9770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fd31cd4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3743 ; free virtual = 9769

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a550e93e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3743 ; free virtual = 9769

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.815  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a550e93e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3743 ; free virtual = 9769
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3778 ; free virtual = 9804

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.121 ; gain = 51.668 ; free physical = 3778 ; free virtual = 9804
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2388.121 ; gain = 0.000 ; free physical = 3770 ; free virtual = 9801
INFO: [Common 17-1381] The checkpoint '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_wrapper_drc_routed.rpt -pb bd_wrapper_drc_routed.pb -rpx bd_wrapper_drc_routed.rpx
Command: report_drc -file bd_wrapper_drc_routed.rpt -pb bd_wrapper_drc_routed.pb -rpx bd_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_wrapper_methodology_drc_routed.rpt -pb bd_wrapper_methodology_drc_routed.pb -rpx bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_wrapper_methodology_drc_routed.rpt -pb bd_wrapper_methodology_drc_routed.pb -rpx bd_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_wrapper_power_routed.rpt -pb bd_wrapper_power_summary_routed.pb -rpx bd_wrapper_power_routed.rpx
Command: report_power -file bd_wrapper_power_routed.rpt -pb bd_wrapper_power_summary_routed.pb -rpx bd_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.srcs/constrs_1/imports/constrs_2/zedboard_master_XDC_RevC_D_v3.xdc:1]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
92 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_wrapper_route_status.rpt -pb bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_wrapper_timing_summary_routed.rpt -pb bd_wrapper_timing_summary_routed.pb -rpx bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_wrapper_bus_skew_routed.rpt -pb bd_wrapper_bus_skew_routed.pb -rpx bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 13:11:36 2018...

*** Running vivado
    with args -log bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_wrapper.tcl -notrace


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_wrapper.tcl -notrace
Command: open_checkpoint bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1182.730 ; gain = 0.000 ; free physical = 4736 ; free virtual = 10767
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1995.199 ; gain = 0.000 ; free physical = 4032 ; free virtual = 10060
Restored from archive | CPU: 0.240000 secs | Memory: 3.324249 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1995.199 ; gain = 0.000 ; free physical = 4032 ; free virtual = 10060
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2.2 (64-bit) build 2348494
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1995.199 ; gain = 812.469 ; free physical = 4032 ; free virtual = 10060
Command: write_bitstream -force bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/adam/COMSE6424/ZedBoard/K9F1G08U0E_controller/K9F1G08U0E_controller.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Dec  5 13:14:43 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:02:20 . Memory (MB): peak = 2483.508 ; gain = 488.309 ; free physical = 3949 ; free virtual = 9982
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 13:14:43 2018...
