// Seed: 497205849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_4 = 1;
  tri  id_6 = 1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
module module_2 (
    output tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wand id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    inout uwire id_17,
    output supply0 id_18,
    output tri id_19,
    input tri id_20
);
  assign id_2  = id_20;
  assign id_10 = id_12;
  id_22(
      id_1
  );
  nor (
      id_10,
      id_6,
      id_20,
      id_12,
      id_22,
      id_8,
      id_11,
      id_4,
      id_23,
      id_16,
      id_14,
      id_13,
      id_17,
      id_1,
      id_9,
      id_5,
      id_7
  );
  genvar id_23;
  always begin
    id_23 <= 1;
  end
  module_0(
      id_22, id_22, id_22, id_22
  );
endmodule
