Release 14.6 - par P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Dec 02 19:42:24 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ROWS<0>_IBUF
   ROWS<1>_IBUF
   ROWS<2>_IBUF
   ROWS<3>_IBUF


