# PLCT 开源进展·第 52 期·2023 年 12 月 1 日

## 卷首语

（请体现 TARSIER 项目回归合入 PLCT Lab）

## 本期亮点

（请从 RuyiSDK、CNRV、openEuler 等公众号以及相关群聊中汇总素材）

## RuyiSDK IDE

## RuyiSDK 包管理器

## V8

#### 实现B扩展汇编器
1. 5009246: [riscv] Add Zbb/Zba/Zbs extension | https://chromium-review.googlesource.com/c/v8/v8/+/5009246

#### port turboshaft into riscv
1. 5066071: [riscv] Implement ChangeInt32ToInt64 when input is a load | https://chromium-review.googlesource.com/c/v8/v8/+/5066071
2. 5051556: [riscv][turboshaft] Port InstructionSelector part4 | https://chromium-review.googlesource.com/c/v8/v8/+/5051556
3. 5046347: [riscv][turboshaft] Port InstructionSelector part 3 | https://chromium-review.googlesource.com/c/v8/v8/+/5046347
4. 5011169: [riscv][turboshaft] Port InstructionSelector | https://chromium-review.googlesource.com/c/v8/v8/+/5011169
5. 5037923: [riscv] Port InstructionSelector part 3 | https://chromium-review.googlesource.com/c/v8/v8/+/5037923
6. 5032534: [riscv][compiler] Generalize InstructionSelectorT for Turboshaft (part 19) | https://chromium-review.googlesource.com/c/v8/v8/+/5032534

#### 其他的移植
1. 5061589: [riscv][turboshaft] Merge EqualOp into ComparisonOp | https://chromium-review.googlesource.com/c/v8/v8/+/5061589
2. 5055995: [riscv][jspi][arm64] Port JS central stack switch | https://chromium-review.googlesource.com/c/v8/v8/+/5055995
3. 5046837: [riscv][wasm] Pass arguments directly to memory.init | https://chromium-review.googlesource.com/c/v8/v8/+/5046837
4. 5038248: [riscv]Reland^5 "[wasm][x64] Run JS imports on the central stack" | https://chromium-review.googlesource.com/c/v8/v8/+/5038248
5. 5031521: [riscv][assembler] Refactor log format for --riscv-debug | https://chromium-review.googlesource.com/c/v8/v8/+/5031521
6. 5013640: [riscv] Enable some SIMD test cases and enable turboshaft/instruction-selection on riscv64 | https://chromium-review.googlesource.com/c/v8/v8/+/5013640

## Spidermonkey
无

## OpenJDK Upstream
1. Co-authored JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/15718 (8316180: Thread-local backoff for secondary_super_cache updates)
- https://github.com/openjdk/jdk/pull/15455 (8301997: Move method resolution information out of the cpCache)

2. Reviewed JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/16562 (8319716: RISC-V: Add SHA-2)
- https://github.com/openjdk/jdk/pull/15898 (8316859: RISC-V: Disable detection of V through HWCAP)
- https://github.com/openjdk/jdk/pull/15911 (8316933: RISC-V: compiler/vectorapi/VectorCastShape128Test.java fails when using RVV)
- https://github.com/openjdk/jdk/pull/15917 (8316566: RISC-V: Zero extended narrow oop passed to Atomic::cmpxchg)
- https://github.com/openjdk/jdk/pull/15919 (8316645: RISC-V: Remove dependency on libatomic by adding cmpxchg 1b)
- https://github.com/openjdk/jdk/pull/15965 (8317257: RISC-V: llvm build broken)
- https://github.com/openjdk/jdk/pull/15899 (8315716: RISC-V: implement ChaCha20 intrinsic)
- https://github.com/openjdk/jdk/pull/16186 (8317971: RISC-V: implement copySignF/D and signumF/D intrinsics)
- https://github.com/openjdk/jdk/pull/16314 (8318222: RISC-V: C2 CmpU3 / 8318223: RISC-V: C2 CmpUL3)
- https://github.com/openjdk/jdk/pull/16346 (8318224: RISC-V: C2 UDivI / 8318723: RISC-V: C2 UDivL)
- https://github.com/openjdk/jdk/pull/16394 (8318225: RISC-V: C2 UModI / 8318226: RISC-V: C2 UModL)
- https://github.com/openjdk/jdk/pull/16348 (8318735: RISC-V: Enable related hotspot tests run on riscv)
- https://github.com/openjdk/jdk/pull/16357 (8318805: RISC-V: Wrong comments instructions cost in riscv.ad)
- https://github.com/openjdk/jdk/pull/16362 (8318827: RISC-V: Improve readability of fclass result testing)
- https://github.com/openjdk/jdk/pull/16391 (8318953: RISC-V: Small refactoring for MacroAssembler::test_bit)
- https://github.com/openjdk/jdk/pull/16181 (8318086: [jvmci] RISC-V: Reuse target config from TargetDescription)

3. Proposed JDK17u backport PRs:
- https://github.com/openjdk/jdk17u-dev/pull/1823 (8316743: RISC-V: Change UseVectorizedMismatchIntrinsic option result to warning)

4. Reviewed JDK17u upstream PRs:
- https://github.com/openjdk/jdk17u/pull/383 (8317700: [17u] Undo backport 8317674 of 8316566 which was pushed to wrong repo)

5. Proposed JDK21u backport PRs:
- https://github.com/openjdk/jdk21u/pull/224 (8316743: RISC-V: Change UseVectorizedMismatchIntrinsic option result to warning)
- https://github.com/openjdk/jdk21u/pull/223 (8317257: RISC-V: llvm build broken)

6. Regular OpenJDK Committer Voting:
- https://mail.openjdk.org/pipermail/jdk8u-dev/2023-September/017581.html

7. JDK-mainline PRs:
- https://github.com/openjdk/jdk/pull/16703 (8320280: RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock/unlock)

8. JDK21U backport PRs:
- https://github.com/openjdk/jdk21u/pull/399 (8320280: RISC-V: Avoid passing t0 as temp register to MacroAssembler::lightweight_lock/unlock)

9. JDK17U backport PRs:
- https://github.com/openjdk/jdk17u-dev/pull/1960 (8319184: RISC-V: improve MD5 intrinsic)
- https://github.com/openjdk/jdk17u-dev/pull/1970 (8316645: RISC-V: Remove dependency on libatomic by adding cmpxchg 1b)

## OpenJDK RV32G
- [向 OpenJDK 社区汇报 JDK11U linux/riscv32 工作进展](https://mail.openjdk.org/pipermail/riscv-port-dev/2023-November/001212.html)
- [JDK11U RV32G C2 SPECjvm2008 测试报告](https://github.com/openjdk-riscv/jdk11u/issues/594)
- [JDK11U RV32G C2 SPECjbb2005 测试报告](https://github.com/openjdk-riscv/jdk11u/issues/592)
- [JDK11U RV32G C2 SPECjbb2015 测试报告](https://github.com/openjdk-riscv/jdk11u/issues/595)
- [JDK11U RV32G C2 tier1 测试报告](https://github.com/openjdk-riscv/jdk11u/issues/596)
- [Fix fRegD operand to add fRegD10](https://github.com/zifeihan/jdk11u/commit/cebda931e7782060eed6156650a2910b467cf37a)

## OpenJDK8 Backporting
[JIT的调试仍在进行中，解释器的jtreg测试通过率进一步增加]https://github.com/zhangxiang-plct/jdk8u/issues/369

## DynamoRIO RV64GC

第一阶段的移植完成，接下来继续推进，跑通更多测试用例。

- [i#3544 RV64: Add support for XTheadCmo and XTheadSync extensions](https://github.com/DynamoRIO/dynamorio/pull/6477)
- [i#3544 RV64: Refine fault translation and signal handling](https://github.com/DynamoRIO/dynamorio/pull/6461)
- [i#2267 utils.cmake: Use  for cpu_vendor as fallback](https://github.com/DynamoRIO/dynamorio/pull/6457)
- [i#3544 RV64: Enable more tests on CI](https://github.com/DynamoRIO/dynamorio/pull/6447)
- [i#3544 RV64: Fix a copy-paste mistake in execute_handler_from_dispatch](https://github.com/DynamoRIO/dynamorio/pull/6435)
- [i#6411 runcmp: Use external diff on failure if possible](https://github.com/DynamoRIO/dynamorio/pull/6428)
- [i#3544 RV64: Implement tp, stolen reg and lr/sc sequence mangling](https://github.com/DynamoRIO/dynamorio/pull/6419)
- [i#3544 RV64: Implement insert_reachable_cti](https://github.com/DynamoRIO/dynamorio/pull/6418)

还有一个 lr/sc 相关的 GDB patch 已被接收，但尚未合进主线：

- [\[PATCH v3\] gdb: RISC-V: Refine lr/sc sequence support](https://inbox.sourceware.org/gdb-patches/871qd0ts1c.fsf@redhat.com/)

## OpenCV RISC-V 优化

- 优化面向 Vector (RVV) 扩展的 Universal Intrinsic 后端实现
    
    [PR #24485](https://github.com/opencv/opencv/pull/24485): Optimize the Implementation of RVV Universal Intrinsic.
    
    [PR #24582](https://github.com/opencv/opencv/pull/24582): Optimize the v_lut* functions for RISC-V Vector(RVV).

- 添加面向 Packed SIMD (RVP) 扩展的函数优化
    
    [PR #24556](https://github.com/opencv/opencv/pull/24556): Optimization based on RISC-V P Packed SIMD Extension v0.5.2
## GNU Toolchain

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

### Jiawei Chen

### Shihua Liao

### Yixuan Chen

### Yulong Shi

## LLVM Monorepo

### Chunyu Liao

### Kiva

- [Build][CI] Use Debug build in self-hosted runner (https://github.com/ruyisdk/llvm-project/pull/20)
- [LLVM][RVV 0.7.1] Emulate vector register whole load/store, and fix potential instruction selection bugs (https://github.com/ruyisdk/llvm-project/pull/23)
- [LLVM][RVV 0.7.1] Fix Vamo tests and reorganize file structure (https://github.com/ruyisdk/llvm-project/pull/26)
- [LLVM][RVV 0.7.1] Emulate whole vector register move instructions (https://github.com/ruyisdk/llvm-project/pull/27)
- [LLVM][RVV 0.7.1] Support whole load/store with LMUL = 2, 4, 8 (https://github.com/ruyisdk/llvm-project/pull/29)

### Yongtai Li

### Junjie Zheng

### Tianyu Zhang

## gollvm

## LIBCXX Experimental/simd

## LuaJIT RV64G Porting

Every known bug related to RISC-V should now be fixed, JIT is regarded as fully operational.
We appreciate your testing and comments!

- JIT
  - [Disassembler: improve relocation resolution](https://github.com/ruyisdk/LuaJIT/commit/e1a9daac0a9fb08ed9c82fe0fa248ad36255f5d7)
  - [Asm: fix register allocation bug in asm_hrefk](https://github.com/ruyisdk/LuaJIT/commit/c1d3628d93ecd7ba9bfcee7f7c00200c76794bc2)
  - [Upstream: check for upvalue state transition in IR_UREFO](https://github.com/ruyisdk/LuaJIT/commit/001674e1546ced1ecaf5ced0b8139b9253c92da3)
  - [Linux: make mremap() non-moving due to VA spaces woes](https://github.com/ruyisdk/LuaJIT/commit/8c4b59def89dcebb2cba46545e8e2aea46f7e8f4)
  - [Asm: fix jump patcher cache flushing range](https://github.com/ruyisdk/LuaJIT/commit/d9322f3bdf0dfa29017356ea7a48a1128d808e9c)
  - [Support: fix lj_mcode_sync, plus musl workaround](https://github.com/ruyisdk/LuaJIT/commit/3b6f3409e494efe178bd16849b5ff0df5dc885c2)

## gem5

## Spike

## QEMU

## box64

本月继续完善 Wine WOW64 相关支持。

- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1100)
- [\[DYNAREC_RV64\] Added more opcodes for flatout.exe](https://github.com/ptitSeb/box64/pull/1099)
- [\[DYNAREC\]\[INTERPRETER\] Rework on 6C/6D/6E/6F opcodes](https://github.com/ptitSeb/box64/pull/1098)
- [\[DYNAREC_RV64\] Added missing fallbacks in x87 opcodes](https://github.com/ptitSeb/box64/pull/1096)
- [\[WRAPPERS\] Added fallback glXSwapIntervalEXT function if not present](https://github.com/ptitSeb/box64/pull/1092)
- [\[DYNAREC_RV64\] Fixed BTS BTR BTC again](https://github.com/ptitSeb/box64/pull/1090)
- [\[DYNAREC_RV64\] Fixed emit_ror32](https://github.com/ptitSeb/box64/pull/1087)
- [\[SIGNAL\] Fixed copyUCTXreg2Emu](https://github.com/ptitSeb/box64/pull/1086)
- [\[CMAKE\] Add WITH_MOLD option](https://github.com/ptitSeb/box64/pull/1085)
- [\[DYNAREC_RV64\] Fixed BTS BTR BTC for zbs extension](https://github.com/ptitSeb/box64/pull/1084)
- [\[DYNAREC_RV64\] Added more opcode for minipad2.exe](https://github.com/ptitSeb/box64/pull/1081)
- [\[DYNAREC_RV64\] Fixed FCOMP opcode](https://github.com/ptitSeb/box64/pull/1080)
- [\[RV64_DYNAREC\] Added 64 8F POP & 67 66 89 MOV opcodes (for minipad2.exe)](https://github.com/ptitSeb/box64/pull/1076)
- [\[RV64_DYNAREC\] Added FD STD, fixed FC CLD and F3 A4 REP MOVSB (for minipad2)](https://github.com/ptitSeb/box64/pull/1075)
- [\[RV64_DYNAREC\] Fixed zbb andn optimization](https://github.com/ptitSeb/box64/pull/1074)
- [\[RV64_DYNAREC\] [32BITS] Added more opcodes for minipad2.exe](https://github.com/ptitSeb/box64/pull/1062)
- [\[RV64_DYNAREC\] Added a few opcodes for minipad2.exe](https://github.com/ptitSeb/box64/pull/1061)
- [\[COSIM\] Fix GO_TRACE](https://github.com/ptitSeb/box64/pull/1059)
- [\[ELFLOADER\] Fixed align issue (may help #1057)](https://github.com/ptitSeb/box64/pull/1058)

## SAIL/ACT

## openArkCompiler community

## MLIR

## CAAT

## coreboot for riscv

## openocd

## opensbi

## u-boot

## Aya Theorem Prover

## eBPF

## Benchmarking

## Arch Linux

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Gentoo

## Nixpkgs
- starfive visionfive2: update kernel to 6.6.0 https://github.com/NixOS/nixos-hardware/pull/781
- starfive visionfive2: update u-boot to SDK version v3.8.2 https://github.com/NixOS/nixos-hardware/pull/782
- wolfssl: fix condition for ASM SP Math support https://github.com/NixOS/nixpkgs/pull/265972
- firefox: fix cross compilation https://github.com/NixOS/nixpkgs/pull/270539
- glslang: fix build on riscv https://github.com/NixOS/nixpkgs/pull/270542
- gtkmm4: fix cross compilation https://github.com/NixOS/nixpkgs/pull/270543
- kmscon: set strictDeps, fix cross compilation https://github.com/NixOS/nixpkgs/pull/270549
- fbvnc: cleanup, fix cross compilation https://github.com/NixOS/nixpkgs/pull/270554
- bibutils: fix cross compilation https://github.com/NixOS/nixpkgs/pull/270556
- xmlstarlet: add autoreconfHook, fix cross compilation https://github.com/NixOS/nixpkgs/pull/270559

## openEuler

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## Fedora

(可以根据每个人的产出分开，按照人名增加三级缩进，也可以由 leader/mentor 汇总后统一PR)

## openKylin

## openAnolis

## RT-Thread

## 第3测试小队

## SG2042 Upstream

- linux upstream 工作进展：
  - [[PATCH 0/5] riscv: sophgo: add clock support for sg2042][sg2042-lk-1]: 为 SG2042 添加 clock 支持，第一版。
  - [[PATCH v2 0/4] riscv: sophgo: add clock support for sg2042][sg2042-lk-2]: 为 SG2042 添加 clock 支持，第二版。

[sg2042-lk-1]:https://lore.kernel.org/linux-riscv/cover.1699879741.git.unicorn_wang@outlook.com/
[sg2042-lk-2]:https://lore.kernel.org/linux-riscv/cover.1701044106.git.unicorn_wang@outlook.com/

## Duo Upstream

## RVI Collaborations

### Jie Wu
参考  https://riscv.epcc.ed.ac.uk/ 开发申请 RISC-V Lab 网页的布局和样式，代码已上传到 https://github.com/jiewu-plct/sophon_plctrvlab
- 用 vite + vue3 + typescript 搭建框架
- 参考 https://riscv.epcc.ed.ac.uk/ ，完成网页布局和样式的开发
- 使用 vue 插件 vue-i18n 实现网页对于中英俄日韩五种语言的支持

## 参考链接

- [PLCT 实验室的开放职位（实习生）](https://github.com/plctlab/weloveinterns/blob/master/open-internships.md)
- [PLCT 开源进展 (PLCT Weekly)](https://github.com/plctlab/PLCT-Weekly)
- [PLCT 公开报告幻灯片（选集）](https://github.com/plctlab/PLCT-Open-Reports)
