// Seed: 1519798867
`timescale 1ps / 1ps
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = 1;
  logic id_1;
  assign id_1 = id_1;
endmodule
