<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>COX Shield: SysCtl Peripheral Source Clock</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="coocox_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">COX Shield
   &#160;<span id="projectnumber">V2.0.0</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__x_sys_ctl___peripheral___src___clk.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SysCtl Peripheral Source Clock</div>  </div>
<div class="ingroups"><a class="el" href="group__x_sys_ctl.html">xSysCtl</a></div></div><!--header-->
<div class="contents">

<p>Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gab8bda96bda56eeef5b0b20caff8e3f17" title="Set a peripheral clock source and peripheral divide.">xSysCtlPeripheralClockSourceSet()</a> API as the ulPeripheralsrc parameter.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for SysCtl Peripheral Source Clock:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__x_sys_ctl___peripheral___src___clk.png" border="0" alt="" usemap="#group____x__sys__ctl______peripheral______src______clk"/>
<map name="group____x__sys__ctl______peripheral______src______clk" id="group____x__sys__ctl______peripheral______src______clk">
<area shape="rect" id="node1" href="group__x_sys_ctl.html" title="CoX SysCtl Peripheral Interface." alt="" coords="6,11,69,37"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga174ae5dc062bd18a33bc82ef9e871b3e">xSYSCTL_WDT0_EXTSL</a></td></tr>
<tr class="memdesc:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is external xxkHz crystal clock.  <a href="#ga174ae5dc062bd18a33bc82ef9e871b3e"></a><br/></td></tr>
<tr class="separator:ga174ae5dc062bd18a33bc82ef9e871b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe21e777015496e7831fd3ee68851a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gabe21e777015496e7831fd3ee68851a4e">xSYSCTL_WDT0_HCLK_2048</a></td></tr>
<tr class="memdesc:gabe21e777015496e7831fd3ee68851a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is HCLK/x clock.  <a href="#gabe21e777015496e7831fd3ee68851a4e"></a><br/></td></tr>
<tr class="separator:gabe21e777015496e7831fd3ee68851a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ce0b9d86ca51f595deb657765eb665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gac5ce0b9d86ca51f595deb657765eb665">xSYSCTL_WDT0_INTSL</a></td></tr>
<tr class="memdesc:gac5ce0b9d86ca51f595deb657765eb665"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watch dog clock source is internal 10 kHz oscillator clock.  <a href="#gac5ce0b9d86ca51f595deb657765eb665"></a><br/></td></tr>
<tr class="separator:gac5ce0b9d86ca51f595deb657765eb665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6698fad3ffc20f7f63022b6bf236557c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6698fad3ffc20f7f63022b6bf236557c">xSYSCTL_ADC0_MAIN</a></td></tr>
<tr class="memdesc:ga6698fad3ffc20f7f63022b6bf236557c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is external 12 MHz crystal clock.  <a href="#ga6698fad3ffc20f7f63022b6bf236557c"></a><br/></td></tr>
<tr class="separator:ga6698fad3ffc20f7f63022b6bf236557c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaabb302ebdc0e110bf7d14cb3a493dd16">xSYSCTL_ADC0_PLL</a></td></tr>
<tr class="memdesc:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is PLL clock.  <a href="#gaabb302ebdc0e110bf7d14cb3a493dd16"></a><br/></td></tr>
<tr class="separator:gaabb302ebdc0e110bf7d14cb3a493dd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1a05137c51d287b9be11f9ebf02a36b5">xSYSCTL_ADC0_INT</a></td></tr>
<tr class="memdesc:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock source is internal 22 MHz oscillator clock.  <a href="#ga1a05137c51d287b9be11f9ebf02a36b5"></a><br/></td></tr>
<tr class="separator:ga1a05137c51d287b9be11f9ebf02a36b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b121049277da3c052bad531223bc711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga8b121049277da3c052bad531223bc711">xSYSCTL_TIMER0_MAIN</a></td></tr>
<tr class="memdesc:ga8b121049277da3c052bad531223bc711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external 12 MHz crystal clock.  <a href="#ga8b121049277da3c052bad531223bc711"></a><br/></td></tr>
<tr class="separator:ga8b121049277da3c052bad531223bc711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537c6909427bd1f686ece4033ae679b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga537c6909427bd1f686ece4033ae679b1">xSYSCTL_TIMER0_EXTSL</a></td></tr>
<tr class="memdesc:ga537c6909427bd1f686ece4033ae679b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external 32 KHz crystal clock.  <a href="#ga537c6909427bd1f686ece4033ae679b1"></a><br/></td></tr>
<tr class="separator:ga537c6909427bd1f686ece4033ae679b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2344a32663ae94027567beaab96e94a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2344a32663ae94027567beaab96e94a6">xSYSCTL_TIMER0_HCLK</a></td></tr>
<tr class="memdesc:ga2344a32663ae94027567beaab96e94a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is HCLK.  <a href="#ga2344a32663ae94027567beaab96e94a6"></a><br/></td></tr>
<tr class="separator:ga2344a32663ae94027567beaab96e94a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210f0d9e8db07493d8826a70a3498a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga210f0d9e8db07493d8826a70a3498a1e">xSYSCTL_TIMER0_EXTTRG</a></td></tr>
<tr class="memdesc:ga210f0d9e8db07493d8826a70a3498a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is external trigger.  <a href="#ga210f0d9e8db07493d8826a70a3498a1e"></a><br/></td></tr>
<tr class="separator:ga210f0d9e8db07493d8826a70a3498a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad2a9ace51f9ad5cd7bb84166993bcb1e">xSYSCTL_TIMER0_INT</a></td></tr>
<tr class="memdesc:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer0 clock source is internal 22 MHz oscillator clock.  <a href="#gad2a9ace51f9ad5cd7bb84166993bcb1e"></a><br/></td></tr>
<tr class="separator:gad2a9ace51f9ad5cd7bb84166993bcb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d1468391a569ab7bf2215f5c624835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad7d1468391a569ab7bf2215f5c624835">xSYSCTL_TIMER1_MAIN</a></td></tr>
<tr class="memdesc:gad7d1468391a569ab7bf2215f5c624835"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external 12 MHz crystal clock.  <a href="#gad7d1468391a569ab7bf2215f5c624835"></a><br/></td></tr>
<tr class="separator:gad7d1468391a569ab7bf2215f5c624835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa43b376f9f4737c4d9b9b4b25bfe8723">xSYSCTL_TIMER1_EXTSL</a></td></tr>
<tr class="memdesc:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external 32kHz crystal clock.  <a href="#gaa43b376f9f4737c4d9b9b4b25bfe8723"></a><br/></td></tr>
<tr class="separator:gaa43b376f9f4737c4d9b9b4b25bfe8723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b46b959c977ebb9787deff1da74987a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga6b46b959c977ebb9787deff1da74987a">xSYSCTL_TIMER1_HCLK</a></td></tr>
<tr class="memdesc:ga6b46b959c977ebb9787deff1da74987a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is HCLK.  <a href="#ga6b46b959c977ebb9787deff1da74987a"></a><br/></td></tr>
<tr class="separator:ga6b46b959c977ebb9787deff1da74987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00fdc1c88906a7bf8e761d265909b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad00fdc1c88906a7bf8e761d265909b44">xSYSCTL_TIMER1_EXTTRG</a></td></tr>
<tr class="memdesc:gad00fdc1c88906a7bf8e761d265909b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is external trigger.  <a href="#gad00fdc1c88906a7bf8e761d265909b44"></a><br/></td></tr>
<tr class="separator:gad00fdc1c88906a7bf8e761d265909b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175ab0fc0f335aeb355a484a5927772d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga175ab0fc0f335aeb355a484a5927772d">xSYSCTL_TIMER1_INT</a></td></tr>
<tr class="memdesc:ga175ab0fc0f335aeb355a484a5927772d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer1 clock source is internal 22 MHz oscillator clock.  <a href="#ga175ab0fc0f335aeb355a484a5927772d"></a><br/></td></tr>
<tr class="separator:ga175ab0fc0f335aeb355a484a5927772d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga92b5f66d862932a43fcaad9ae0f03d15">xSYSCTL_TIMER2_MAIN</a></td></tr>
<tr class="memdesc:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external 12 MHz crystal clock.  <a href="#ga92b5f66d862932a43fcaad9ae0f03d15"></a><br/></td></tr>
<tr class="separator:ga92b5f66d862932a43fcaad9ae0f03d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga91d67610aa0c04bbfde6bc39b12f2bce">xSYSCTL_TIMER2_EXTSL</a></td></tr>
<tr class="memdesc:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external 32kHz crystal clock.  <a href="#ga91d67610aa0c04bbfde6bc39b12f2bce"></a><br/></td></tr>
<tr class="separator:ga91d67610aa0c04bbfde6bc39b12f2bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da2c04f6854016668a7240fe239e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga23da2c04f6854016668a7240fe239e73">xSYSCTL_TIMER2_HCLK</a></td></tr>
<tr class="memdesc:ga23da2c04f6854016668a7240fe239e73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is HCLK.  <a href="#ga23da2c04f6854016668a7240fe239e73"></a><br/></td></tr>
<tr class="separator:ga23da2c04f6854016668a7240fe239e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d467823fb308ec05367f05a5a39f9f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7d467823fb308ec05367f05a5a39f9f3">xSYSCTL_TIMER2_EXTTRG</a></td></tr>
<tr class="memdesc:ga7d467823fb308ec05367f05a5a39f9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is external trigger.  <a href="#ga7d467823fb308ec05367f05a5a39f9f3"></a><br/></td></tr>
<tr class="separator:ga7d467823fb308ec05367f05a5a39f9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8daa0dccf489152976e8031fe946fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gac8daa0dccf489152976e8031fe946fdc">xSYSCTL_TIMER2_INT</a></td></tr>
<tr class="memdesc:gac8daa0dccf489152976e8031fe946fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer2 clock source is internal 22 MHz oscillator clock.  <a href="#gac8daa0dccf489152976e8031fe946fdc"></a><br/></td></tr>
<tr class="separator:gac8daa0dccf489152976e8031fe946fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8683c53e5680afb22d64259e4a1540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga5b8683c53e5680afb22d64259e4a1540">xSYSCTL_TIMER3_MAIN</a></td></tr>
<tr class="memdesc:ga5b8683c53e5680afb22d64259e4a1540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external 12 MHz crystal clock.  <a href="#ga5b8683c53e5680afb22d64259e4a1540"></a><br/></td></tr>
<tr class="separator:ga5b8683c53e5680afb22d64259e4a1540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf11b3b9115211b9f9a4b6b8c97dd7c8f">xSYSCTL_TIMER3_EXTSL</a></td></tr>
<tr class="memdesc:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external 32 KHz crystal clock.  <a href="#gaf11b3b9115211b9f9a4b6b8c97dd7c8f"></a><br/></td></tr>
<tr class="separator:gaf11b3b9115211b9f9a4b6b8c97dd7c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaf9fbee817d9926725a7d8b8485822a9c">xSYSCTL_TIMER3_HCLK</a></td></tr>
<tr class="memdesc:gaf9fbee817d9926725a7d8b8485822a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is HCLK.  <a href="#gaf9fbee817d9926725a7d8b8485822a9c"></a><br/></td></tr>
<tr class="separator:gaf9fbee817d9926725a7d8b8485822a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa474c580220a47fd0ce894751ce4ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa474c580220a47fd0ce894751ce4ac2d">xSYSCTL_TIMER3_EXTTRG</a></td></tr>
<tr class="memdesc:gaa474c580220a47fd0ce894751ce4ac2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is external trigger.  <a href="#gaa474c580220a47fd0ce894751ce4ac2d"></a><br/></td></tr>
<tr class="separator:gaa474c580220a47fd0ce894751ce4ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26a5567e731ca141e1234f1472b0ade4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga26a5567e731ca141e1234f1472b0ade4">xSYSCTL_TIMER3_INT</a></td></tr>
<tr class="memdesc:ga26a5567e731ca141e1234f1472b0ade4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer3 clock source is internal 22 MHz oscillator clock.  <a href="#ga26a5567e731ca141e1234f1472b0ade4"></a><br/></td></tr>
<tr class="separator:ga26a5567e731ca141e1234f1472b0ade4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga91b7c2f9bc7de51007d3412ebbf3f356">xSYSCTL_UART0_MAIN</a></td></tr>
<tr class="memdesc:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="#ga91b7c2f9bc7de51007d3412ebbf3f356"></a><br/></td></tr>
<tr class="separator:ga91b7c2f9bc7de51007d3412ebbf3f356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e605bc80cf91cca547fe8145652b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa7e605bc80cf91cca547fe8145652b63">xSYSCTL_UART0_PLL</a></td></tr>
<tr class="memdesc:gaa7e605bc80cf91cca547fe8145652b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="#gaa7e605bc80cf91cca547fe8145652b63"></a><br/></td></tr>
<tr class="separator:gaa7e605bc80cf91cca547fe8145652b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0964f10ca77952889351cfe163f09b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa0964f10ca77952889351cfe163f09b7">xSYSCTL_UART0_INT</a></td></tr>
<tr class="memdesc:gaa0964f10ca77952889351cfe163f09b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="#gaa0964f10ca77952889351cfe163f09b7"></a><br/></td></tr>
<tr class="separator:gaa0964f10ca77952889351cfe163f09b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae52c4380f2a859f0977f92d0749d87c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gae52c4380f2a859f0977f92d0749d87c8">xSYSCTL_UART1_MAIN</a></td></tr>
<tr class="memdesc:gae52c4380f2a859f0977f92d0749d87c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="#gae52c4380f2a859f0977f92d0749d87c8"></a><br/></td></tr>
<tr class="separator:gae52c4380f2a859f0977f92d0749d87c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga483902da68b5c04ecfc6b2e5a983e6dd">xSYSCTL_UART1_PLL</a></td></tr>
<tr class="memdesc:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="#ga483902da68b5c04ecfc6b2e5a983e6dd"></a><br/></td></tr>
<tr class="separator:ga483902da68b5c04ecfc6b2e5a983e6dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea8f7580af89a8545b3af8df644d8b90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaea8f7580af89a8545b3af8df644d8b90">xSYSCTL_UART1_INT</a></td></tr>
<tr class="memdesc:gaea8f7580af89a8545b3af8df644d8b90"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="#gaea8f7580af89a8545b3af8df644d8b90"></a><br/></td></tr>
<tr class="separator:gaea8f7580af89a8545b3af8df644d8b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga532b7a117c440352d6b9f524181c69c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga532b7a117c440352d6b9f524181c69c5">xSYSCTL_UART2_MAIN</a></td></tr>
<tr class="memdesc:ga532b7a117c440352d6b9f524181c69c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is external 12 MHz crystal clock.  <a href="#ga532b7a117c440352d6b9f524181c69c5"></a><br/></td></tr>
<tr class="separator:ga532b7a117c440352d6b9f524181c69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga64c4e7ef4bd6e825612dbc102947b9f2">xSYSCTL_UART2_PLL</a></td></tr>
<tr class="memdesc:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is PLL clock.  <a href="#ga64c4e7ef4bd6e825612dbc102947b9f2"></a><br/></td></tr>
<tr class="separator:ga64c4e7ef4bd6e825612dbc102947b9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga3b6c98bac4feaaf58d60f05bfda8a70e">xSYSCTL_UART2_INT</a></td></tr>
<tr class="memdesc:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART clock source is internal 22 MHz oscillator clock.  <a href="#ga3b6c98bac4feaaf58d60f05bfda8a70e"></a><br/></td></tr>
<tr class="separator:ga3b6c98bac4feaaf58d60f05bfda8a70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597fa50dac501860ac248fb64fa10262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga597fa50dac501860ac248fb64fa10262">xSYSCTL_CAN0_MAIN</a></td></tr>
<tr class="memdesc:ga597fa50dac501860ac248fb64fa10262"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is external 12 MHz crystal clock.  <a href="#ga597fa50dac501860ac248fb64fa10262"></a><br/></td></tr>
<tr class="separator:ga597fa50dac501860ac248fb64fa10262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7f1c6b7d96ebb6a9234d6b8f98729046">xSYSCTL_CAN0_PLL</a></td></tr>
<tr class="memdesc:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is PLL clock.  <a href="#ga7f1c6b7d96ebb6a9234d6b8f98729046"></a><br/></td></tr>
<tr class="separator:ga7f1c6b7d96ebb6a9234d6b8f98729046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a54874a85594d862e59c55629a8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga903a54874a85594d862e59c55629a8b6">xSYSCTL_CAN0_INT</a></td></tr>
<tr class="memdesc:ga903a54874a85594d862e59c55629a8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">CAN clock source is internal 22 MHz oscillator clock.  <a href="#ga903a54874a85594d862e59c55629a8b6"></a><br/></td></tr>
<tr class="separator:ga903a54874a85594d862e59c55629a8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a0e22351475ac813a190b0292e53d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga40a0e22351475ac813a190b0292e53d5">xSYSCTL_PWMA_MAIN</a></td></tr>
<tr class="memdesc:ga40a0e22351475ac813a190b0292e53d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is external 12 MHz crystal clock.  <a href="#ga40a0e22351475ac813a190b0292e53d5"></a><br/></td></tr>
<tr class="separator:ga40a0e22351475ac813a190b0292e53d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga59087eb9aa7dd5711cdd7df08802aa56">xSYSCTL_PWMA_EXTSL</a></td></tr>
<tr class="memdesc:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is external 32kHz crystal clock.  <a href="#ga59087eb9aa7dd5711cdd7df08802aa56"></a><br/></td></tr>
<tr class="separator:ga59087eb9aa7dd5711cdd7df08802aa56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa1dbf3811304dd0f9841d50c6520b0ed">xSYSCTL_PWMA_HCLK</a></td></tr>
<tr class="memdesc:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMA clock source is HCLK.  <a href="#gaa1dbf3811304dd0f9841d50c6520b0ed"></a><br/></td></tr>
<tr class="separator:gaa1dbf3811304dd0f9841d50c6520b0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b03801db89212338c586ae0b13d9c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gab5b03801db89212338c586ae0b13d9c3">xSYSCTL_PWMA_INT</a></td></tr>
<tr class="memdesc:gab5b03801db89212338c586ae0b13d9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 and PWM1 clock source is internal 22 MHz oscillator clock.  <a href="#gab5b03801db89212338c586ae0b13d9c3"></a><br/></td></tr>
<tr class="separator:gab5b03801db89212338c586ae0b13d9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gabca08a8ab157d7796a9149ff4ef1f2f7">xSYSCTL_I2S0_MAIN</a></td></tr>
<tr class="memdesc:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is external 12 MHz crystal clock.  <a href="#gabca08a8ab157d7796a9149ff4ef1f2f7"></a><br/></td></tr>
<tr class="separator:gabca08a8ab157d7796a9149ff4ef1f2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1553f6cc9450f394d370e833fd7485d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1553f6cc9450f394d370e833fd7485d2">xSYSCTL_I2S0_PLL</a></td></tr>
<tr class="memdesc:ga1553f6cc9450f394d370e833fd7485d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is PLL.  <a href="#ga1553f6cc9450f394d370e833fd7485d2"></a><br/></td></tr>
<tr class="separator:ga1553f6cc9450f394d370e833fd7485d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd5c921081d5e6af6e2246e966222406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gadd5c921081d5e6af6e2246e966222406">xSYSCTL_I2S0_HCLK</a></td></tr>
<tr class="memdesc:gadd5c921081d5e6af6e2246e966222406"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is HCLK.  <a href="#gadd5c921081d5e6af6e2246e966222406"></a><br/></td></tr>
<tr class="separator:gadd5c921081d5e6af6e2246e966222406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa3d410dd78e77070b1cf0d1cb3ed3b4e">xSYSCTL_I2S0_INT</a></td></tr>
<tr class="memdesc:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2S clock source is internal 22 MHz oscillator clock.  <a href="#gaa3d410dd78e77070b1cf0d1cb3ed3b4e"></a><br/></td></tr>
<tr class="separator:gaa3d410dd78e77070b1cf0d1cb3ed3b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1202af92159ade38a587e60ca48762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga1e1202af92159ade38a587e60ca48762">xSYSCTL_FRQDIV_MAIN</a></td></tr>
<tr class="memdesc:ga1e1202af92159ade38a587e60ca48762"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is external 12 MHz crystal clock  <a href="#ga1e1202af92159ade38a587e60ca48762"></a><br/></td></tr>
<tr class="separator:ga1e1202af92159ade38a587e60ca48762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga7444e15500c6c90c6ac8f52035c8d1c7">xSYSCTL_FRQDIV_EXTSL</a></td></tr>
<tr class="memdesc:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is external 32kHz crystal clock  <a href="#ga7444e15500c6c90c6ac8f52035c8d1c7"></a><br/></td></tr>
<tr class="separator:ga7444e15500c6c90c6ac8f52035c8d1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04cd9a4a07f7b77136d56c51351f178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gaa04cd9a4a07f7b77136d56c51351f178">xSYSCTL_FRQDIV_HCLK</a></td></tr>
<tr class="memdesc:gaa04cd9a4a07f7b77136d56c51351f178"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is HCLK  <a href="#gaa04cd9a4a07f7b77136d56c51351f178"></a><br/></td></tr>
<tr class="separator:gaa04cd9a4a07f7b77136d56c51351f178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e94f533ba63099f18dc4246369863e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga2e94f533ba63099f18dc4246369863e6">xSYSCTL_FRQDIV_INT</a></td></tr>
<tr class="memdesc:ga2e94f533ba63099f18dc4246369863e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">frequency divide source is internal 22 MHz oscillator clock  <a href="#ga2e94f533ba63099f18dc4246369863e6"></a><br/></td></tr>
<tr class="separator:ga2e94f533ba63099f18dc4246369863e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929720771e5a3abe2f968ddb4120b577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga929720771e5a3abe2f968ddb4120b577">xSYSCTL_PWMB_MAIN</a></td></tr>
<tr class="memdesc:ga929720771e5a3abe2f968ddb4120b577"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is external 12 MHz crystal clock.  <a href="#ga929720771e5a3abe2f968ddb4120b577"></a><br/></td></tr>
<tr class="separator:ga929720771e5a3abe2f968ddb4120b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06854527518128663b7d80338746cce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga06854527518128663b7d80338746cce5">xSYSCTL_PWMB_EXTSL</a></td></tr>
<tr class="memdesc:ga06854527518128663b7d80338746cce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is external 32 KHz crystal clock.  <a href="#ga06854527518128663b7d80338746cce5"></a><br/></td></tr>
<tr class="separator:ga06854527518128663b7d80338746cce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75af666419bfb53b6efdefb1be1262c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#gad75af666419bfb53b6efdefb1be1262c">xSYSCTL_PWMB_HCLK</a></td></tr>
<tr class="memdesc:gad75af666419bfb53b6efdefb1be1262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is HCLK.  <a href="#gad75af666419bfb53b6efdefb1be1262c"></a><br/></td></tr>
<tr class="separator:gad75af666419bfb53b6efdefb1be1262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93806984802d942429f0dd7d387522da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___peripheral___src___clk.html#ga93806984802d942429f0dd7d387522da">xSYSCTL_PWMB_INT</a></td></tr>
<tr class="memdesc:ga93806984802d942429f0dd7d387522da"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWMB clock source is internal 22 MHz oscillator clock.  <a href="#ga93806984802d942429f0dd7d387522da"></a><br/></td></tr>
<tr class="separator:ga93806984802d942429f0dd7d387522da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Values that show SysCtl Peripheral Source Clock The following are values that can be passed to the <a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gab8bda96bda56eeef5b0b20caff8e3f17" title="Set a peripheral clock source and peripheral divide.">xSysCtlPeripheralClockSourceSet()</a> API as the ulPeripheralsrc parameter. </p>
<pre class="fragment">@section xSysCtl_Peripheral_Src_Clk_Def SysCtl Peripheral Short Name define
The macros of General Peripheral Source Clock always like:
&lt;b&gt; ModuleName + n + SourceClock&lt;/b&gt;, such as xSYSCTL_WDT_EXTSL, 
xSYSCTL_ADC0_MAIN.

@section xSysCtl_Peripheral_Src_Clk_CoX CoX Port Details
@verbatim 
</pre><p> //! +-----------------------&mdash; +-------------&mdash;+-----------------------&mdash;+ //! |Peripheral Source Clock Set| CoX | NUC1xx | //! |------------------------&mdash;|-------------&mdash;|-----------------------&mdash;| //! |Those are all Non-Mandatory| Non-Mandatory | Y | //! | parameter,the Mandatory | | | //! | is variable naming | | | //! |ModuleName+n+SourceClock | | | //! |------------------------&mdash;|-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_WDT_EXTSL | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_WDT_HCLK_2048 | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_WDT_INTSL | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_ADC0_MAIN | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_ADC0_PLL | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |...... | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //! |xSYSCTL_PWMB_INT | Non-Mandatory | Y | //! |-----------------------&mdash; |-------------&mdash;|-----------------------&mdash;| //!  </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga174ae5dc062bd18a33bc82ef9e871b3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_WDT0_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watch dog clock source is external xxkHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00353">353</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabe21e777015496e7831fd3ee68851a4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_WDT0_HCLK_2048</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watch dog clock source is HCLK/x clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00358">358</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac5ce0b9d86ca51f595deb657765eb665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_WDT0_INTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Watch dog clock source is internal 10 kHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00363">363</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6698fad3ffc20f7f63022b6bf236557c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_ADC0_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00368">368</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaabb302ebdc0e110bf7d14cb3a493dd16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_ADC0_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC clock source is PLL clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00373">373</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1a05137c51d287b9be11f9ebf02a36b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_ADC0_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00378">378</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b121049277da3c052bad531223bc711"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00383">383</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga537c6909427bd1f686ece4033ae679b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 clock source is external 32 KHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00388">388</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2344a32663ae94027567beaab96e94a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00393">393</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga210f0d9e8db07493d8826a70a3498a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_EXTTRG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 clock source is external trigger. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00398">398</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad2a9ace51f9ad5cd7bb84166993bcb1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER0_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer0 clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00403">403</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7d1468391a569ab7bf2215f5c624835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00408">408</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa43b376f9f4737c4d9b9b4b25bfe8723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 clock source is external 32kHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00413">413</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b46b959c977ebb9787deff1da74987a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00418">418</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad00fdc1c88906a7bf8e761d265909b44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_EXTTRG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 clock source is external trigger. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00423">423</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga175ab0fc0f335aeb355a484a5927772d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER1_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer1 clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00428">428</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga92b5f66d862932a43fcaad9ae0f03d15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00433">433</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91d67610aa0c04bbfde6bc39b12f2bce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 clock source is external 32kHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00438">438</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga23da2c04f6854016668a7240fe239e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00443">443</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d467823fb308ec05367f05a5a39f9f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_EXTTRG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 clock source is external trigger. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00448">448</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac8daa0dccf489152976e8031fe946fdc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER2_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer2 clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00453">453</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b8683c53e5680afb22d64259e4a1540"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00458">458</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf11b3b9115211b9f9a4b6b8c97dd7c8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 clock source is external 32 KHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00463">463</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9fbee817d9926725a7d8b8485822a9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00468">468</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa474c580220a47fd0ce894751ce4ac2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_EXTTRG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 clock source is external trigger. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00473">473</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga26a5567e731ca141e1234f1472b0ade4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_TIMER3_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timer3 clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00478">478</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga91b7c2f9bc7de51007d3412ebbf3f356"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART0_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00483">483</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa7e605bc80cf91cca547fe8145652b63"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART0_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is PLL clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00488">488</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa0964f10ca77952889351cfe163f09b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART0_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00493">493</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae52c4380f2a859f0977f92d0749d87c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART1_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00498">498</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

<p>Referenced by <a class="el" href="_sensor___shield_8c_source.html#l00134">SensorShieldInit()</a>.</p>

</div>
</div>
<a class="anchor" id="ga483902da68b5c04ecfc6b2e5a983e6dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART1_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is PLL clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00503">503</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea8f7580af89a8545b3af8df644d8b90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART1_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00508">508</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga532b7a117c440352d6b9f524181c69c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART2_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00513">513</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64c4e7ef4bd6e825612dbc102947b9f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART2_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is PLL clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00518">518</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b6c98bac4feaaf58d60f05bfda8a70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_UART2_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00523">523</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga597fa50dac501860ac248fb64fa10262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_CAN0_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00528">528</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7f1c6b7d96ebb6a9234d6b8f98729046"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_CAN0_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN clock source is PLL clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00533">533</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga903a54874a85594d862e59c55629a8b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_CAN0_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CAN clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00538">538</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga40a0e22351475ac813a190b0292e53d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMA_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMA clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00543">543</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga59087eb9aa7dd5711cdd7df08802aa56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMA_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMA clock source is external 32kHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00548">548</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa1dbf3811304dd0f9841d50c6520b0ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMA_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMA clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00553">553</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab5b03801db89212338c586ae0b13d9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMA_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM0 and PWM1 clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00558">558</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabca08a8ab157d7796a9149ff4ef1f2f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2S0_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00563">563</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1553f6cc9450f394d370e833fd7485d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2S0_PLL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S clock source is PLL. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00568">568</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd5c921081d5e6af6e2246e966222406"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2S0_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00573">573</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa3d410dd78e77070b1cf0d1cb3ed3b4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_I2S0_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>I2S clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00578">578</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1e1202af92159ade38a587e60ca48762"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_FRQDIV_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frequency divide source is external 12 MHz crystal clock </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00583">583</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7444e15500c6c90c6ac8f52035c8d1c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_FRQDIV_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frequency divide source is external 32kHz crystal clock </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00588">588</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa04cd9a4a07f7b77136d56c51351f178"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_FRQDIV_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frequency divide source is HCLK </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00593">593</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2e94f533ba63099f18dc4246369863e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_FRQDIV_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>frequency divide source is internal 22 MHz oscillator clock </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00598">598</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga929720771e5a3abe2f968ddb4120b577"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMB_MAIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMB clock source is external 12 MHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00603">603</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga06854527518128663b7d80338746cce5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMB_EXTSL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMB clock source is external 32 KHz crystal clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00608">608</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad75af666419bfb53b6efdefb1be1262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMB_HCLK</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMB clock source is HCLK. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00613">613</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga93806984802d942429f0dd7d387522da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSYSCTL_PWMB_INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWMB clock source is internal 22 MHz oscillator clock. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00618">618</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr>
<address>
  <small>
    &copy;&nbsp;2009-2011 by CooCox - 
    visit <a href="http://www.coocox.org/">http://www.coocox.org/</a>
  </small>
</address>
</body>
</html>
