// Seed: 2933595163
module module_0 (
    input tri1  id_0,
    input uwire id_1
);
  logic [1 : -1] id_3;
  assign id_3 = -1'd0;
  assign id_3 = -1;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri id_3,
    output wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output wor id_7,
    input wor id_8,
    output supply1 id_9,
    input tri1 id_10,
    input wire id_11
);
  wire [~  1 : -1] id_13;
  assign id_0 = 1;
  assign id_7 = id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  if (1'b0) begin : LABEL_0
    wire id_14;
  end else wire id_15;
endmodule
