// Seed: 3093928411
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1 ? 1 : id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output uwire id_4
    , id_10,
    input  uwire id_5,
    input  wire  id_6,
    input  wand  id_7,
    output uwire id_8
);
  assign id_4 = 1;
  module_0(
      id_10, id_10, id_10, id_10
  );
endmodule
