
projekt_e_nucleuo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007090  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002d058  08007268  08007268  00008268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080342c0  080342c0  00036020  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080342c0  080342c0  000352c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080342c8  080342c8  00036020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080342c8  080342c8  000352c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080342cc  080342cc  000352cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000020  20000000  080342d0  00036000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c8  20000020  080342f0  00036020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006e8  080342f0  000366e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00036020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015c09  00000000  00000000  00036050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a49  00000000  00000000  0004bc59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0004e6a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000efc  00000000  00000000  0004f9c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026f71  00000000  00000000  000508c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001624f  00000000  00000000  00077835  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fe156  00000000  00000000  0008da84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018bbda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005178  00000000  00000000  0018bc20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  00190d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000020 	.word	0x20000020
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08007250 	.word	0x08007250

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000024 	.word	0x20000024
 8000214:	08007250 	.word	0x08007250

08000218 <strcmp>:
 8000218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800021c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000220:	2a01      	cmp	r2, #1
 8000222:	bf28      	it	cs
 8000224:	429a      	cmpcs	r2, r3
 8000226:	d0f7      	beq.n	8000218 <strcmp>
 8000228:	1ad0      	subs	r0, r2, r3
 800022a:	4770      	bx	lr

0800022c <__aeabi_uldivmod>:
 800022c:	b953      	cbnz	r3, 8000244 <__aeabi_uldivmod+0x18>
 800022e:	b94a      	cbnz	r2, 8000244 <__aeabi_uldivmod+0x18>
 8000230:	2900      	cmp	r1, #0
 8000232:	bf08      	it	eq
 8000234:	2800      	cmpeq	r0, #0
 8000236:	bf1c      	itt	ne
 8000238:	f04f 31ff 	movne.w	r1, #4294967295
 800023c:	f04f 30ff 	movne.w	r0, #4294967295
 8000240:	f000 b988 	b.w	8000554 <__aeabi_idiv0>
 8000244:	f1ad 0c08 	sub.w	ip, sp, #8
 8000248:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800024c:	f000 f806 	bl	800025c <__udivmoddi4>
 8000250:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000258:	b004      	add	sp, #16
 800025a:	4770      	bx	lr

0800025c <__udivmoddi4>:
 800025c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000260:	9d08      	ldr	r5, [sp, #32]
 8000262:	468e      	mov	lr, r1
 8000264:	4604      	mov	r4, r0
 8000266:	4688      	mov	r8, r1
 8000268:	2b00      	cmp	r3, #0
 800026a:	d14a      	bne.n	8000302 <__udivmoddi4+0xa6>
 800026c:	428a      	cmp	r2, r1
 800026e:	4617      	mov	r7, r2
 8000270:	d962      	bls.n	8000338 <__udivmoddi4+0xdc>
 8000272:	fab2 f682 	clz	r6, r2
 8000276:	b14e      	cbz	r6, 800028c <__udivmoddi4+0x30>
 8000278:	f1c6 0320 	rsb	r3, r6, #32
 800027c:	fa01 f806 	lsl.w	r8, r1, r6
 8000280:	fa20 f303 	lsr.w	r3, r0, r3
 8000284:	40b7      	lsls	r7, r6
 8000286:	ea43 0808 	orr.w	r8, r3, r8
 800028a:	40b4      	lsls	r4, r6
 800028c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000290:	fa1f fc87 	uxth.w	ip, r7
 8000294:	fbb8 f1fe 	udiv	r1, r8, lr
 8000298:	0c23      	lsrs	r3, r4, #16
 800029a:	fb0e 8811 	mls	r8, lr, r1, r8
 800029e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a2:	fb01 f20c 	mul.w	r2, r1, ip
 80002a6:	429a      	cmp	r2, r3
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0x62>
 80002aa:	18fb      	adds	r3, r7, r3
 80002ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b0:	f080 80ea 	bcs.w	8000488 <__udivmoddi4+0x22c>
 80002b4:	429a      	cmp	r2, r3
 80002b6:	f240 80e7 	bls.w	8000488 <__udivmoddi4+0x22c>
 80002ba:	3902      	subs	r1, #2
 80002bc:	443b      	add	r3, r7
 80002be:	1a9a      	subs	r2, r3, r2
 80002c0:	b2a3      	uxth	r3, r4
 80002c2:	fbb2 f0fe 	udiv	r0, r2, lr
 80002c6:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	459c      	cmp	ip, r3
 80002d4:	d909      	bls.n	80002ea <__udivmoddi4+0x8e>
 80002d6:	18fb      	adds	r3, r7, r3
 80002d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80002dc:	f080 80d6 	bcs.w	800048c <__udivmoddi4+0x230>
 80002e0:	459c      	cmp	ip, r3
 80002e2:	f240 80d3 	bls.w	800048c <__udivmoddi4+0x230>
 80002e6:	443b      	add	r3, r7
 80002e8:	3802      	subs	r0, #2
 80002ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ee:	eba3 030c 	sub.w	r3, r3, ip
 80002f2:	2100      	movs	r1, #0
 80002f4:	b11d      	cbz	r5, 80002fe <__udivmoddi4+0xa2>
 80002f6:	40f3      	lsrs	r3, r6
 80002f8:	2200      	movs	r2, #0
 80002fa:	e9c5 3200 	strd	r3, r2, [r5]
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	428b      	cmp	r3, r1
 8000304:	d905      	bls.n	8000312 <__udivmoddi4+0xb6>
 8000306:	b10d      	cbz	r5, 800030c <__udivmoddi4+0xb0>
 8000308:	e9c5 0100 	strd	r0, r1, [r5]
 800030c:	2100      	movs	r1, #0
 800030e:	4608      	mov	r0, r1
 8000310:	e7f5      	b.n	80002fe <__udivmoddi4+0xa2>
 8000312:	fab3 f183 	clz	r1, r3
 8000316:	2900      	cmp	r1, #0
 8000318:	d146      	bne.n	80003a8 <__udivmoddi4+0x14c>
 800031a:	4573      	cmp	r3, lr
 800031c:	d302      	bcc.n	8000324 <__udivmoddi4+0xc8>
 800031e:	4282      	cmp	r2, r0
 8000320:	f200 8105 	bhi.w	800052e <__udivmoddi4+0x2d2>
 8000324:	1a84      	subs	r4, r0, r2
 8000326:	eb6e 0203 	sbc.w	r2, lr, r3
 800032a:	2001      	movs	r0, #1
 800032c:	4690      	mov	r8, r2
 800032e:	2d00      	cmp	r5, #0
 8000330:	d0e5      	beq.n	80002fe <__udivmoddi4+0xa2>
 8000332:	e9c5 4800 	strd	r4, r8, [r5]
 8000336:	e7e2      	b.n	80002fe <__udivmoddi4+0xa2>
 8000338:	2a00      	cmp	r2, #0
 800033a:	f000 8090 	beq.w	800045e <__udivmoddi4+0x202>
 800033e:	fab2 f682 	clz	r6, r2
 8000342:	2e00      	cmp	r6, #0
 8000344:	f040 80a4 	bne.w	8000490 <__udivmoddi4+0x234>
 8000348:	1a8a      	subs	r2, r1, r2
 800034a:	0c03      	lsrs	r3, r0, #16
 800034c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000350:	b280      	uxth	r0, r0
 8000352:	b2bc      	uxth	r4, r7
 8000354:	2101      	movs	r1, #1
 8000356:	fbb2 fcfe 	udiv	ip, r2, lr
 800035a:	fb0e 221c 	mls	r2, lr, ip, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb04 f20c 	mul.w	r2, r4, ip
 8000366:	429a      	cmp	r2, r3
 8000368:	d907      	bls.n	800037a <__udivmoddi4+0x11e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x11c>
 8000372:	429a      	cmp	r2, r3
 8000374:	f200 80e0 	bhi.w	8000538 <__udivmoddi4+0x2dc>
 8000378:	46c4      	mov	ip, r8
 800037a:	1a9b      	subs	r3, r3, r2
 800037c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000380:	fb0e 3312 	mls	r3, lr, r2, r3
 8000384:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000388:	fb02 f404 	mul.w	r4, r2, r4
 800038c:	429c      	cmp	r4, r3
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x144>
 8000390:	18fb      	adds	r3, r7, r3
 8000392:	f102 30ff 	add.w	r0, r2, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x142>
 8000398:	429c      	cmp	r4, r3
 800039a:	f200 80ca 	bhi.w	8000532 <__udivmoddi4+0x2d6>
 800039e:	4602      	mov	r2, r0
 80003a0:	1b1b      	subs	r3, r3, r4
 80003a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003a6:	e7a5      	b.n	80002f4 <__udivmoddi4+0x98>
 80003a8:	f1c1 0620 	rsb	r6, r1, #32
 80003ac:	408b      	lsls	r3, r1
 80003ae:	fa22 f706 	lsr.w	r7, r2, r6
 80003b2:	431f      	orrs	r7, r3
 80003b4:	fa0e f401 	lsl.w	r4, lr, r1
 80003b8:	fa20 f306 	lsr.w	r3, r0, r6
 80003bc:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c4:	4323      	orrs	r3, r4
 80003c6:	fa00 f801 	lsl.w	r8, r0, r1
 80003ca:	fa1f fc87 	uxth.w	ip, r7
 80003ce:	fbbe f0f9 	udiv	r0, lr, r9
 80003d2:	0c1c      	lsrs	r4, r3, #16
 80003d4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003d8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003dc:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	fa02 f201 	lsl.w	r2, r2, r1
 80003e6:	d909      	bls.n	80003fc <__udivmoddi4+0x1a0>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ee:	f080 809c 	bcs.w	800052a <__udivmoddi4+0x2ce>
 80003f2:	45a6      	cmp	lr, r4
 80003f4:	f240 8099 	bls.w	800052a <__udivmoddi4+0x2ce>
 80003f8:	3802      	subs	r0, #2
 80003fa:	443c      	add	r4, r7
 80003fc:	eba4 040e 	sub.w	r4, r4, lr
 8000400:	fa1f fe83 	uxth.w	lr, r3
 8000404:	fbb4 f3f9 	udiv	r3, r4, r9
 8000408:	fb09 4413 	mls	r4, r9, r3, r4
 800040c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000410:	fb03 fc0c 	mul.w	ip, r3, ip
 8000414:	45a4      	cmp	ip, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1ce>
 8000418:	193c      	adds	r4, r7, r4
 800041a:	f103 3eff 	add.w	lr, r3, #4294967295
 800041e:	f080 8082 	bcs.w	8000526 <__udivmoddi4+0x2ca>
 8000422:	45a4      	cmp	ip, r4
 8000424:	d97f      	bls.n	8000526 <__udivmoddi4+0x2ca>
 8000426:	3b02      	subs	r3, #2
 8000428:	443c      	add	r4, r7
 800042a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800042e:	eba4 040c 	sub.w	r4, r4, ip
 8000432:	fba0 ec02 	umull	lr, ip, r0, r2
 8000436:	4564      	cmp	r4, ip
 8000438:	4673      	mov	r3, lr
 800043a:	46e1      	mov	r9, ip
 800043c:	d362      	bcc.n	8000504 <__udivmoddi4+0x2a8>
 800043e:	d05f      	beq.n	8000500 <__udivmoddi4+0x2a4>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x1fe>
 8000442:	ebb8 0203 	subs.w	r2, r8, r3
 8000446:	eb64 0409 	sbc.w	r4, r4, r9
 800044a:	fa04 f606 	lsl.w	r6, r4, r6
 800044e:	fa22 f301 	lsr.w	r3, r2, r1
 8000452:	431e      	orrs	r6, r3
 8000454:	40cc      	lsrs	r4, r1
 8000456:	e9c5 6400 	strd	r6, r4, [r5]
 800045a:	2100      	movs	r1, #0
 800045c:	e74f      	b.n	80002fe <__udivmoddi4+0xa2>
 800045e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000462:	0c01      	lsrs	r1, r0, #16
 8000464:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000468:	b280      	uxth	r0, r0
 800046a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800046e:	463b      	mov	r3, r7
 8000470:	4638      	mov	r0, r7
 8000472:	463c      	mov	r4, r7
 8000474:	46b8      	mov	r8, r7
 8000476:	46be      	mov	lr, r7
 8000478:	2620      	movs	r6, #32
 800047a:	fbb1 f1f7 	udiv	r1, r1, r7
 800047e:	eba2 0208 	sub.w	r2, r2, r8
 8000482:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000486:	e766      	b.n	8000356 <__udivmoddi4+0xfa>
 8000488:	4601      	mov	r1, r0
 800048a:	e718      	b.n	80002be <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e72c      	b.n	80002ea <__udivmoddi4+0x8e>
 8000490:	f1c6 0220 	rsb	r2, r6, #32
 8000494:	fa2e f302 	lsr.w	r3, lr, r2
 8000498:	40b7      	lsls	r7, r6
 800049a:	40b1      	lsls	r1, r6
 800049c:	fa20 f202 	lsr.w	r2, r0, r2
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	430a      	orrs	r2, r1
 80004a6:	fbb3 f8fe 	udiv	r8, r3, lr
 80004aa:	b2bc      	uxth	r4, r7
 80004ac:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b0:	0c11      	lsrs	r1, r2, #16
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb08 f904 	mul.w	r9, r8, r4
 80004ba:	40b0      	lsls	r0, r6
 80004bc:	4589      	cmp	r9, r1
 80004be:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c2:	b280      	uxth	r0, r0
 80004c4:	d93e      	bls.n	8000544 <__udivmoddi4+0x2e8>
 80004c6:	1879      	adds	r1, r7, r1
 80004c8:	f108 3cff 	add.w	ip, r8, #4294967295
 80004cc:	d201      	bcs.n	80004d2 <__udivmoddi4+0x276>
 80004ce:	4589      	cmp	r9, r1
 80004d0:	d81f      	bhi.n	8000512 <__udivmoddi4+0x2b6>
 80004d2:	eba1 0109 	sub.w	r1, r1, r9
 80004d6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004da:	fb09 f804 	mul.w	r8, r9, r4
 80004de:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e2:	b292      	uxth	r2, r2
 80004e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d229      	bcs.n	8000540 <__udivmoddi4+0x2e4>
 80004ec:	18ba      	adds	r2, r7, r2
 80004ee:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f2:	d2c4      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d2c2      	bcs.n	800047e <__udivmoddi4+0x222>
 80004f8:	f1a9 0102 	sub.w	r1, r9, #2
 80004fc:	443a      	add	r2, r7
 80004fe:	e7be      	b.n	800047e <__udivmoddi4+0x222>
 8000500:	45f0      	cmp	r8, lr
 8000502:	d29d      	bcs.n	8000440 <__udivmoddi4+0x1e4>
 8000504:	ebbe 0302 	subs.w	r3, lr, r2
 8000508:	eb6c 0c07 	sbc.w	ip, ip, r7
 800050c:	3801      	subs	r0, #1
 800050e:	46e1      	mov	r9, ip
 8000510:	e796      	b.n	8000440 <__udivmoddi4+0x1e4>
 8000512:	eba7 0909 	sub.w	r9, r7, r9
 8000516:	4449      	add	r1, r9
 8000518:	f1a8 0c02 	sub.w	ip, r8, #2
 800051c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000520:	fb09 f804 	mul.w	r8, r9, r4
 8000524:	e7db      	b.n	80004de <__udivmoddi4+0x282>
 8000526:	4673      	mov	r3, lr
 8000528:	e77f      	b.n	800042a <__udivmoddi4+0x1ce>
 800052a:	4650      	mov	r0, sl
 800052c:	e766      	b.n	80003fc <__udivmoddi4+0x1a0>
 800052e:	4608      	mov	r0, r1
 8000530:	e6fd      	b.n	800032e <__udivmoddi4+0xd2>
 8000532:	443b      	add	r3, r7
 8000534:	3a02      	subs	r2, #2
 8000536:	e733      	b.n	80003a0 <__udivmoddi4+0x144>
 8000538:	f1ac 0c02 	sub.w	ip, ip, #2
 800053c:	443b      	add	r3, r7
 800053e:	e71c      	b.n	800037a <__udivmoddi4+0x11e>
 8000540:	4649      	mov	r1, r9
 8000542:	e79c      	b.n	800047e <__udivmoddi4+0x222>
 8000544:	eba1 0109 	sub.w	r1, r1, r9
 8000548:	46c4      	mov	ip, r8
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	e7c4      	b.n	80004de <__udivmoddi4+0x282>

08000554 <__aeabi_idiv0>:
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop

08000558 <MAX30003_ReadECG>:
#include "MAX30003.h"
#include <stdint.h>

int MAX30003_ReadECG(SPI_HandleTypeDef *hspi)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b088      	sub	sp, #32
 800055c:	af02      	add	r7, sp, #8
 800055e:	6078      	str	r0, [r7, #4]
    uint8_t tx_buf[4] = {0,0,0,0};
 8000560:	2300      	movs	r3, #0
 8000562:	60fb      	str	r3, [r7, #12]
    uint8_t rx_buf[4] = {0,0,0,0};
 8000564:	2300      	movs	r3, #0
 8000566:	60bb      	str	r3, [r7, #8]

	/* Read ECG FIFO command */
	tx_buf[0] = (0x21 << 1) | 1;   // INFO read
 8000568:	2343      	movs	r3, #67	@ 0x43
 800056a:	733b      	strb	r3, [r7, #12]
	tx_buf[1] = 0x00;
 800056c:	2300      	movs	r3, #0
 800056e:	737b      	strb	r3, [r7, #13]
	tx_buf[2] = 0x00;
 8000570:	2300      	movs	r3, #0
 8000572:	73bb      	strb	r3, [r7, #14]
	tx_buf[3] = 0x00;
 8000574:	2300      	movs	r3, #0
 8000576:	73fb      	strb	r3, [r7, #15]

	MAX30003_CS_Low();
 8000578:	f000 f828 	bl	80005cc <MAX30003_CS_Low>

	/* We only send the FIFO read command, rest are dummy bytes */
	HAL_SPI_TransmitReceive(hspi, tx_buf,rx_buf, 4, 10000);
 800057c:	f107 0208 	add.w	r2, r7, #8
 8000580:	f107 010c 	add.w	r1, r7, #12
 8000584:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000588:	9300      	str	r3, [sp, #0]
 800058a:	2304      	movs	r3, #4
 800058c:	6878      	ldr	r0, [r7, #4]
 800058e:	f003 fa2c 	bl	80039ea <HAL_SPI_TransmitReceive>

	MAX30003_CS_High();
 8000592:	f000 f827 	bl	80005e4 <MAX30003_CS_High>
     * ECG FIFO data format:
     * [23:6] = ECG sample (18-bit signed)
     * [5:0]  = status bits
     */
	// 1. Combine the 3 bytes into a 24-bit unsigned container
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 8000596:	7a7b      	ldrb	r3, [r7, #9]
 8000598:	041a      	lsls	r2, r3, #16
	                    ((uint32_t)rx_buf[2] << 8)  |
 800059a:	7abb      	ldrb	r3, [r7, #10]
 800059c:	021b      	lsls	r3, r3, #8
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 800059e:	4313      	orrs	r3, r2
	                     (uint32_t)rx_buf[3];
 80005a0:	7afa      	ldrb	r2, [r7, #11]
	uint32_t raw_data = ((uint32_t)rx_buf[1] << 16) |
 80005a2:	4313      	orrs	r3, r2
 80005a4:	613b      	str	r3, [r7, #16]

	// 2. Remove the 6 status bits (ETAG/PTAG)
	// This moves the 18-bit sample into the range [17:0]
	int32_t ecg_sample = (int32_t)(raw_data >> 6);
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	099b      	lsrs	r3, r3, #6
 80005aa:	617b      	str	r3, [r7, #20]

	// 3. Handle the Sign Bit (Bit 17)
	// Since it's an 18-bit signed number, we must fill the
	// remaining 14 bits of the 32-bit integer with 1s if negative.
	if (ecg_sample & (1 << 17)) {
 80005ac:	697b      	ldr	r3, [r7, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d005      	beq.n	80005c2 <MAX30003_ReadECG+0x6a>
	    ecg_sample |= 0xFFFC0000; // Apply sign extension mask
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	ea6f 3383 	mvn.w	r3, r3, lsl #14
 80005bc:	ea6f 3393 	mvn.w	r3, r3, lsr #14
 80005c0:	617b      	str	r3, [r7, #20]
	}

    return ecg_sample;
 80005c2:	697b      	ldr	r3, [r7, #20]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3718      	adds	r7, #24
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <MAX30003_CS_Low>:

void MAX30003_CS_Low(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005d6:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <MAX30003_CS_Low+0x14>)
 80005d8:	f001 ff7a 	bl	80024d0 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	48000800 	.word	0x48000800

080005e4 <MAX30003_CS_High>:

void MAX30003_CS_High(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
     HAL_GPIO_WritePin(MAX30003_CS_PORT, MAX30003_CS_PIN, GPIO_PIN_SET);
 80005e8:	2201      	movs	r2, #1
 80005ea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005ee:	4802      	ldr	r0, [pc, #8]	@ (80005f8 <MAX30003_CS_High+0x14>)
 80005f0:	f001 ff6e 	bl	80024d0 <HAL_GPIO_WritePin>
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	48000800 	.word	0x48000800

080005fc <MAX30003_Write_Register>:

void MAX30003_Write_Register(SPI_HandleTypeDef *hspi, uint8_t addr, uint32_t data) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b086      	sub	sp, #24
 8000600:	af00      	add	r7, sp, #0
 8000602:	60f8      	str	r0, [r7, #12]
 8000604:	460b      	mov	r3, r1
 8000606:	607a      	str	r2, [r7, #4]
 8000608:	72fb      	strb	r3, [r7, #11]
    uint8_t tx_buf[4];

    // Command: (Address << 1) | 0 for Write
    tx_buf[0] = (addr << 1) | 0;
 800060a:	7afb      	ldrb	r3, [r7, #11]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	b2db      	uxtb	r3, r3
 8000610:	753b      	strb	r3, [r7, #20]
    tx_buf[1] = (uint8_t)(data >> 16);
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	0c1b      	lsrs	r3, r3, #16
 8000616:	b2db      	uxtb	r3, r3
 8000618:	757b      	strb	r3, [r7, #21]
    tx_buf[2] = (uint8_t)(data >> 8);
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	b2db      	uxtb	r3, r3
 8000620:	75bb      	strb	r3, [r7, #22]
    tx_buf[3] = (uint8_t)(data);
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	b2db      	uxtb	r3, r3
 8000626:	75fb      	strb	r3, [r7, #23]

    MAX30003_CS_Low();
 8000628:	f7ff ffd0 	bl	80005cc <MAX30003_CS_Low>
    HAL_SPI_Transmit(hspi, tx_buf, 4, 10);
 800062c:	f107 0114 	add.w	r1, r7, #20
 8000630:	230a      	movs	r3, #10
 8000632:	2204      	movs	r2, #4
 8000634:	68f8      	ldr	r0, [r7, #12]
 8000636:	f003 f862 	bl	80036fe <HAL_SPI_Transmit>
    MAX30003_CS_High();
 800063a:	f7ff ffd3 	bl	80005e4 <MAX30003_CS_High>
}
 800063e:	bf00      	nop
 8000640:	3718      	adds	r7, #24
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <MAX30003_Init>:

void MAX30003_Init(SPI_HandleTypeDef *hspi) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    // 1. Software Reset
    MAX30003_Write_Register(hspi, 0x08, 0x000000);
 8000650:	2200      	movs	r2, #0
 8000652:	2108      	movs	r1, #8
 8000654:	6878      	ldr	r0, [r7, #4]
 8000656:	f7ff ffd1 	bl	80005fc <MAX30003_Write_Register>
    HAL_Delay(100);
 800065a:	2064      	movs	r0, #100	@ 0x64
 800065c:	f001 f9fe 	bl	8001a5c <HAL_Delay>
    // Bit 1: RBIASP = 1 (bias ECGP)
    // Bit 0: RBIASN = 1 (bias ECGN)
    //
    // Binary: 0000 1000 0000 0000 0010 1011
    // Hex:    0x08002B
    MAX30003_Write_Register(hspi, 0x10, 0x08002B);
 8000660:	4a16      	ldr	r2, [pc, #88]	@ (80006bc <MAX30003_Init+0x74>)
 8000662:	2110      	movs	r1, #16
 8000664:	6878      	ldr	r0, [r7, #4]
 8000666:	f7ff ffc9 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(150);  // Daj vremena da PLL locka
 800066a:	2096      	movs	r0, #150	@ 0x96
 800066c:	f001 f9f6 	bl	8001a5c <HAL_Delay>
    // 3. Provjeri PLL lock (opciono)}

    // 4. CNFG_EMUX (0x14): Otvori input switcheve
    // Bit 21: OPENP = 0 (zatvori ECGP switch)
    // Bit 20: OPENN = 0 (zatvori ECGN switch)
    MAX30003_Write_Register(hspi, 0x14, 0x000000);
 8000670:	2200      	movs	r2, #0
 8000672:	2114      	movs	r1, #20
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f7ff ffc1 	bl	80005fc <MAX30003_Write_Register>
    // Bit 14: DHPF = 1 (0.5Hz high-pass filter)
    // Bits 13-12: DLPF = 01 (40Hz low-pass filter)
    //
    // Binary: 0000 0000 0101 0000 0000 0000
    // Hex:    0x005000
    MAX30003_Write_Register(hspi, 0x15, 0x005000);
 800067a:	f44f 42a0 	mov.w	r2, #20480	@ 0x5000
 800067e:	2115      	movs	r1, #21
 8000680:	6878      	ldr	r0, [r7, #4]
 8000682:	f7ff ffbb 	bl	80005fc <MAX30003_Write_Register>

    // 6. MNGR_INT (0x04): FIFO interrupt threshold
    // Bits 23-19: EFIT = 00000 (threshold = 1 sample)
    MAX30003_Write_Register(hspi, 0x04, 0x000004);
 8000686:	2204      	movs	r2, #4
 8000688:	2104      	movs	r1, #4
 800068a:	6878      	ldr	r0, [r7, #4]
 800068c:	f7ff ffb6 	bl	80005fc <MAX30003_Write_Register>

    // 7. EN_INT (0x02): Omogući FIFO interrupt (opciono)
    // Bit 23: EN_EINT = 1 (enable ECG FIFO interrupt)
    MAX30003_Write_Register(hspi, 0x02, 0x800000);
 8000690:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000694:	2102      	movs	r1, #2
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f7ff ffb0 	bl	80005fc <MAX30003_Write_Register>

    // 8. SYNCH (0x09): Synchronize i pokreni akviziciju
    MAX30003_Write_Register(hspi, 0x09, 0x000000);
 800069c:	2200      	movs	r2, #0
 800069e:	2109      	movs	r1, #9
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f7ff ffab 	bl	80005fc <MAX30003_Write_Register>

    HAL_Delay(100);  // Daj vremena da se FIFO napuni
 80006a6:	2064      	movs	r0, #100	@ 0x64
 80006a8:	f001 f9d8 	bl	8001a5c <HAL_Delay>

    // 9. Flush prvi sample (može biti invalid)
    MAX30003_ReadECG(hspi);
 80006ac:	6878      	ldr	r0, [r7, #4]
 80006ae:	f7ff ff53 	bl	8000558 <MAX30003_ReadECG>
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	0008002b 	.word	0x0008002b

080006c0 <PanTompkins_Process>:
    rr_missed_limit = (default_rr * 166) / 100;

    bpm = 75;
}

int PanTompkins_Process(int raw_sample) {
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b08c      	sub	sp, #48	@ 0x30
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
    int sample, peaki, loc_max, loc_max_idx, idx, val, j;
    int rr;

    n_samples++;
 80006c8:	4b72      	ldr	r3, [pc, #456]	@ (8000894 <PanTompkins_Process+0x1d4>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	4a71      	ldr	r2, [pc, #452]	@ (8000894 <PanTompkins_Process+0x1d4>)
 80006d0:	6013      	str	r3, [r2, #0]

    /* ---- Filter Chain ---- */
    sample = LowPassFilter(raw_sample);
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f000 fa8a 	bl	8000bec <LowPassFilter>
 80006d8:	61f8      	str	r0, [r7, #28]
    sample = HighPassFilter(sample);
 80006da:	69f8      	ldr	r0, [r7, #28]
 80006dc:	f000 fad8 	bl	8000c90 <HighPassFilter>
 80006e0:	61f8      	str	r0, [r7, #28]

    // Store filtered signal
    filtered[filtered_idx] = sample;
 80006e2:	4b6d      	ldr	r3, [pc, #436]	@ (8000898 <PanTompkins_Process+0x1d8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	496d      	ldr	r1, [pc, #436]	@ (800089c <PanTompkins_Process+0x1dc>)
 80006e8:	69fa      	ldr	r2, [r7, #28]
 80006ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    int current_f_idx = filtered_idx;
 80006ee:	4b6a      	ldr	r3, [pc, #424]	@ (8000898 <PanTompkins_Process+0x1d8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	61bb      	str	r3, [r7, #24]
    filtered_idx = (filtered_idx + 1) % BUF_SIZE;
 80006f4:	4b68      	ldr	r3, [pc, #416]	@ (8000898 <PanTompkins_Process+0x1d8>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	3301      	adds	r3, #1
 80006fa:	425a      	negs	r2, r3
 80006fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000700:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000704:	bf58      	it	pl
 8000706:	4253      	negpl	r3, r2
 8000708:	4a63      	ldr	r2, [pc, #396]	@ (8000898 <PanTompkins_Process+0x1d8>)
 800070a:	6013      	str	r3, [r2, #0]

    // Derivative, squaring, and integration
    sample = Derivative(sample);
 800070c:	69f8      	ldr	r0, [r7, #28]
 800070e:	f000 fb07 	bl	8000d20 <Derivative>
 8000712:	61f8      	str	r0, [r7, #28]
    sample = sample * sample;
 8000714:	69fb      	ldr	r3, [r7, #28]
 8000716:	fb03 f303 	mul.w	r3, r3, r3
 800071a:	61fb      	str	r3, [r7, #28]
    sample = MovingWindowIntegral(sample);
 800071c:	69f8      	ldr	r0, [r7, #28]
 800071e:	f000 fb2f 	bl	8000d80 <MovingWindowIntegral>
 8000722:	61f8      	str	r0, [r7, #28]

    /* ---- Update peak detection buffer ---- */
    integrated[0] = integrated[1];
 8000724:	4b5e      	ldr	r3, [pc, #376]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	4a5d      	ldr	r2, [pc, #372]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 800072a:	6013      	str	r3, [r2, #0]
    integrated[1] = integrated[2];
 800072c:	4b5c      	ldr	r3, [pc, #368]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	4a5b      	ldr	r2, [pc, #364]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 8000732:	6053      	str	r3, [r2, #4]
    integrated[2] = sample;
 8000734:	4a5a      	ldr	r2, [pc, #360]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 8000736:	69fb      	ldr	r3, [r7, #28]
 8000738:	6093      	str	r3, [r2, #8]

    /* ---- Peak Detection ---- */
    // Check if middle sample is a peak
    if (integrated[1] > integrated[0] && integrated[1] > integrated[2]) {
 800073a:	4b59      	ldr	r3, [pc, #356]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 800073c:	685a      	ldr	r2, [r3, #4]
 800073e:	4b58      	ldr	r3, [pc, #352]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	429a      	cmp	r2, r3
 8000744:	f340 812c 	ble.w	80009a0 <PanTompkins_Process+0x2e0>
 8000748:	4b55      	ldr	r3, [pc, #340]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 800074a:	685a      	ldr	r2, [r3, #4]
 800074c:	4b54      	ldr	r3, [pc, #336]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 800074e:	689b      	ldr	r3, [r3, #8]
 8000750:	429a      	cmp	r2, r3
 8000752:	f340 8125 	ble.w	80009a0 <PanTompkins_Process+0x2e0>
        peaki = integrated[1];
 8000756:	4b52      	ldr	r3, [pc, #328]	@ (80008a0 <PanTompkins_Process+0x1e0>)
 8000758:	685b      	ldr	r3, [r3, #4]
 800075a:	617b      	str	r3, [r7, #20]

        // Check if it's above primary threshold
        if (peaki >= thresholdi1) {
 800075c:	4b51      	ldr	r3, [pc, #324]	@ (80008a4 <PanTompkins_Process+0x1e4>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	697a      	ldr	r2, [r7, #20]
 8000762:	429a      	cmp	r2, r3
 8000764:	db70      	blt.n	8000848 <PanTompkins_Process+0x188>
            // Update signal peak for integrated signal
            spki = (peaki >> 3) + (spki - (spki >> 3));
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	10da      	asrs	r2, r3, #3
 800076a:	4b4f      	ldr	r3, [pc, #316]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 800076c:	6819      	ldr	r1, [r3, #0]
 800076e:	4b4e      	ldr	r3, [pc, #312]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	10db      	asrs	r3, r3, #3
 8000774:	1acb      	subs	r3, r1, r3
 8000776:	4413      	add	r3, r2
 8000778:	4a4b      	ldr	r2, [pc, #300]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 800077a:	6013      	str	r3, [r2, #0]

            // Search back in filtered signal for actual QRS location
            loc_max = 0;
 800077c:	2300      	movs	r3, #0
 800077e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            loc_max_idx = 0;
 8000780:	2300      	movs	r3, #0
 8000782:	62bb      	str	r3, [r7, #40]	@ 0x28

            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000784:	2300      	movs	r3, #0
 8000786:	623b      	str	r3, [r7, #32]
 8000788:	e021      	b.n	80007ce <PanTompkins_Process+0x10e>
                idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 800078a:	69ba      	ldr	r2, [r7, #24]
 800078c:	6a3b      	ldr	r3, [r7, #32]
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	3340      	adds	r3, #64	@ 0x40
 8000792:	425a      	negs	r2, r3
 8000794:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000798:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800079c:	bf58      	it	pl
 800079e:	4253      	negpl	r3, r2
 80007a0:	60fb      	str	r3, [r7, #12]
                val = filtered[idx];
 80007a2:	4a3e      	ldr	r2, [pc, #248]	@ (800089c <PanTompkins_Process+0x1dc>)
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007aa:	627b      	str	r3, [r7, #36]	@ 0x24
                if (val < 0) val = -val;
 80007ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	da02      	bge.n	80007b8 <PanTompkins_Process+0xf8>
 80007b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b4:	425b      	negs	r3, r3
 80007b6:	627b      	str	r3, [r7, #36]	@ 0x24

                if (val > loc_max) {
 80007b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80007ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007bc:	429a      	cmp	r2, r3
 80007be:	dd03      	ble.n	80007c8 <PanTompkins_Process+0x108>
                    loc_max = val;
 80007c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    loc_max_idx = j;
 80007c4:	6a3b      	ldr	r3, [r7, #32]
 80007c6:	62bb      	str	r3, [r7, #40]	@ 0x28
            for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 80007c8:	6a3b      	ldr	r3, [r7, #32]
 80007ca:	3301      	adds	r3, #1
 80007cc:	623b      	str	r3, [r7, #32]
 80007ce:	6a3b      	ldr	r3, [r7, #32]
 80007d0:	2b31      	cmp	r3, #49	@ 0x31
 80007d2:	ddda      	ble.n	800078a <PanTompkins_Process+0xca>
                }
            }

            // Check if filtered peak is above threshold
            if (loc_max >= thresholdf1) {
 80007d4:	4b35      	ldr	r3, [pc, #212]	@ (80008ac <PanTompkins_Process+0x1ec>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80007da:	429a      	cmp	r2, r3
 80007dc:	db28      	blt.n	8000830 <PanTompkins_Process+0x170>
                // Update signal peak for filtered signal
                spkf = (loc_max >> 3) + (spkf - (spkf >> 3));
 80007de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80007e0:	10da      	asrs	r2, r3, #3
 80007e2:	4b33      	ldr	r3, [pc, #204]	@ (80008b0 <PanTompkins_Process+0x1f0>)
 80007e4:	6819      	ldr	r1, [r3, #0]
 80007e6:	4b32      	ldr	r3, [pc, #200]	@ (80008b0 <PanTompkins_Process+0x1f0>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	10db      	asrs	r3, r3, #3
 80007ec:	1acb      	subs	r3, r1, r3
 80007ee:	4413      	add	r3, r2
 80007f0:	4a2f      	ldr	r2, [pc, #188]	@ (80008b0 <PanTompkins_Process+0x1f0>)
 80007f2:	6013      	str	r3, [r2, #0]

                // Calculate R-peak position
                last_r_n_samples = r_n_samples;
 80007f4:	4b2f      	ldr	r3, [pc, #188]	@ (80008b4 <PanTompkins_Process+0x1f4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a2f      	ldr	r2, [pc, #188]	@ (80008b8 <PanTompkins_Process+0x1f8>)
 80007fa:	6013      	str	r3, [r2, #0]
                r_n_samples = n_samples - loc_max_idx - 1;  // -1 because we detect on previous sample
 80007fc:	4b25      	ldr	r3, [pc, #148]	@ (8000894 <PanTompkins_Process+0x1d4>)
 80007fe:	681a      	ldr	r2, [r3, #0]
 8000800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	3b01      	subs	r3, #1
 8000806:	4a2b      	ldr	r2, [pc, #172]	@ (80008b4 <PanTompkins_Process+0x1f4>)
 8000808:	6013      	str	r3, [r2, #0]

                // Calculate RR interval
                if (last_r_n_samples > 0) {
 800080a:	4b2b      	ldr	r3, [pc, #172]	@ (80008b8 <PanTompkins_Process+0x1f8>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	f340 80c4 	ble.w	800099c <PanTompkins_Process+0x2dc>
                    rr = r_n_samples - last_r_n_samples;
 8000814:	4b27      	ldr	r3, [pc, #156]	@ (80008b4 <PanTompkins_Process+0x1f4>)
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	4b27      	ldr	r3, [pc, #156]	@ (80008b8 <PanTompkins_Process+0x1f8>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	1ad3      	subs	r3, r2, r3
 800081e:	613b      	str	r3, [r7, #16]

                    // Sanity check: RR should be at least refractory period
                    if (rr >= REFRACTORY_SAMPLES) {
 8000820:	693b      	ldr	r3, [r7, #16]
 8000822:	2b3f      	cmp	r3, #63	@ 0x3f
 8000824:	f340 80ba 	ble.w	800099c <PanTompkins_Process+0x2dc>
                        UpdateRRAverage(rr);
 8000828:	6938      	ldr	r0, [r7, #16]
 800082a:	f000 f8dd 	bl	80009e8 <UpdateRRAverage>
 800082e:	e0b5      	b.n	800099c <PanTompkins_Process+0x2dc>
                    }
                }
            } else {
                // Filtered peak too low - update noise peak
                npkf = (loc_max >> 3) + (npkf - (npkf >> 3));
 8000830:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000832:	10da      	asrs	r2, r3, #3
 8000834:	4b21      	ldr	r3, [pc, #132]	@ (80008bc <PanTompkins_Process+0x1fc>)
 8000836:	6819      	ldr	r1, [r3, #0]
 8000838:	4b20      	ldr	r3, [pc, #128]	@ (80008bc <PanTompkins_Process+0x1fc>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	10db      	asrs	r3, r3, #3
 800083e:	1acb      	subs	r3, r1, r3
 8000840:	4413      	add	r3, r2
 8000842:	4a1e      	ldr	r2, [pc, #120]	@ (80008bc <PanTompkins_Process+0x1fc>)
 8000844:	6013      	str	r3, [r2, #0]
 8000846:	e0a9      	b.n	800099c <PanTompkins_Process+0x2dc>
            }

        } else if (peaki >= thresholdi2) {
 8000848:	4b1d      	ldr	r3, [pc, #116]	@ (80008c0 <PanTompkins_Process+0x200>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	697a      	ldr	r2, [r7, #20]
 800084e:	429a      	cmp	r2, r3
 8000850:	f2c0 8097 	blt.w	8000982 <PanTompkins_Process+0x2c2>
            // Check for missed beat (secondary threshold)
            if (r_n_samples > 0 && (n_samples - r_n_samples) >= rr_missed_limit) {
 8000854:	4b17      	ldr	r3, [pc, #92]	@ (80008b4 <PanTompkins_Process+0x1f4>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	2b00      	cmp	r3, #0
 800085a:	f340 8086 	ble.w	800096a <PanTompkins_Process+0x2aa>
 800085e:	4b0d      	ldr	r3, [pc, #52]	@ (8000894 <PanTompkins_Process+0x1d4>)
 8000860:	681a      	ldr	r2, [r3, #0]
 8000862:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <PanTompkins_Process+0x1f4>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	1ad2      	subs	r2, r2, r3
 8000868:	4b16      	ldr	r3, [pc, #88]	@ (80008c4 <PanTompkins_Process+0x204>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	429a      	cmp	r2, r3
 800086e:	db7c      	blt.n	800096a <PanTompkins_Process+0x2aa>
                // Update signal peak with reduced weight
                spki = (peaki >> 2) + (spki - (spki >> 2));
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	109a      	asrs	r2, r3, #2
 8000874:	4b0c      	ldr	r3, [pc, #48]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 8000876:	6819      	ldr	r1, [r3, #0]
 8000878:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	109b      	asrs	r3, r3, #2
 800087e:	1acb      	subs	r3, r1, r3
 8000880:	4413      	add	r3, r2
 8000882:	4a09      	ldr	r2, [pc, #36]	@ (80008a8 <PanTompkins_Process+0x1e8>)
 8000884:	6013      	str	r3, [r2, #0]

                // Search back in filtered signal
                loc_max = 0;
 8000886:	2300      	movs	r3, #0
 8000888:	62fb      	str	r3, [r7, #44]	@ 0x2c
                loc_max_idx = 0;
 800088a:	2300      	movs	r3, #0
 800088c:	62bb      	str	r3, [r7, #40]	@ 0x28

                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
 8000892:	e03b      	b.n	800090c <PanTompkins_Process+0x24c>
 8000894:	2000016c 	.word	0x2000016c
 8000898:	20000148 	.word	0x20000148
 800089c:	2000003c 	.word	0x2000003c
 80008a0:	2000013c 	.word	0x2000013c
 80008a4:	2000015c 	.word	0x2000015c
 80008a8:	2000014c 	.word	0x2000014c
 80008ac:	20000164 	.word	0x20000164
 80008b0:	20000154 	.word	0x20000154
 80008b4:	20000000 	.word	0x20000000
 80008b8:	20000004 	.word	0x20000004
 80008bc:	20000158 	.word	0x20000158
 80008c0:	20000160 	.word	0x20000160
 80008c4:	200001c8 	.word	0x200001c8
                    idx = (current_f_idx - j + BUF_SIZE) % BUF_SIZE;
 80008c8:	69ba      	ldr	r2, [r7, #24]
 80008ca:	6a3b      	ldr	r3, [r7, #32]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	3340      	adds	r3, #64	@ 0x40
 80008d0:	425a      	negs	r2, r3
 80008d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80008d6:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80008da:	bf58      	it	pl
 80008dc:	4253      	negpl	r3, r2
 80008de:	60fb      	str	r3, [r7, #12]
                    val = filtered[idx];
 80008e0:	4a38      	ldr	r2, [pc, #224]	@ (80009c4 <PanTompkins_Process+0x304>)
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e8:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (val < 0) val = -val;
 80008ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	da02      	bge.n	80008f6 <PanTompkins_Process+0x236>
 80008f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f2:	425b      	negs	r3, r3
 80008f4:	627b      	str	r3, [r7, #36]	@ 0x24

                    if (val > loc_max) {
 80008f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80008f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008fa:	429a      	cmp	r2, r3
 80008fc:	dd03      	ble.n	8000906 <PanTompkins_Process+0x246>
                        loc_max = val;
 80008fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000900:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        loc_max_idx = j;
 8000902:	6a3b      	ldr	r3, [r7, #32]
 8000904:	62bb      	str	r3, [r7, #40]	@ 0x28
                for (j = 0; j < SEARCH_BACK_SAMPLES; j++) {
 8000906:	6a3b      	ldr	r3, [r7, #32]
 8000908:	3301      	adds	r3, #1
 800090a:	623b      	str	r3, [r7, #32]
 800090c:	6a3b      	ldr	r3, [r7, #32]
 800090e:	2b31      	cmp	r3, #49	@ 0x31
 8000910:	ddda      	ble.n	80008c8 <PanTompkins_Process+0x208>
                    }
                }

                if (loc_max >= thresholdf2) {
 8000912:	4b2d      	ldr	r3, [pc, #180]	@ (80009c8 <PanTompkins_Process+0x308>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000918:	429a      	cmp	r2, r3
 800091a:	db3e      	blt.n	800099a <PanTompkins_Process+0x2da>
                    spkf = (loc_max >> 2) + (spkf - (spkf >> 2));
 800091c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800091e:	109a      	asrs	r2, r3, #2
 8000920:	4b2a      	ldr	r3, [pc, #168]	@ (80009cc <PanTompkins_Process+0x30c>)
 8000922:	6819      	ldr	r1, [r3, #0]
 8000924:	4b29      	ldr	r3, [pc, #164]	@ (80009cc <PanTompkins_Process+0x30c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	109b      	asrs	r3, r3, #2
 800092a:	1acb      	subs	r3, r1, r3
 800092c:	4413      	add	r3, r2
 800092e:	4a27      	ldr	r2, [pc, #156]	@ (80009cc <PanTompkins_Process+0x30c>)
 8000930:	6013      	str	r3, [r2, #0]

                    last_r_n_samples = r_n_samples;
 8000932:	4b27      	ldr	r3, [pc, #156]	@ (80009d0 <PanTompkins_Process+0x310>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a27      	ldr	r2, [pc, #156]	@ (80009d4 <PanTompkins_Process+0x314>)
 8000938:	6013      	str	r3, [r2, #0]
                    r_n_samples = n_samples - loc_max_idx - 1;
 800093a:	4b27      	ldr	r3, [pc, #156]	@ (80009d8 <PanTompkins_Process+0x318>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000940:	1ad3      	subs	r3, r2, r3
 8000942:	3b01      	subs	r3, #1
 8000944:	4a22      	ldr	r2, [pc, #136]	@ (80009d0 <PanTompkins_Process+0x310>)
 8000946:	6013      	str	r3, [r2, #0]

                    if (last_r_n_samples > 0) {
 8000948:	4b22      	ldr	r3, [pc, #136]	@ (80009d4 <PanTompkins_Process+0x314>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	2b00      	cmp	r3, #0
 800094e:	dd24      	ble.n	800099a <PanTompkins_Process+0x2da>
                        rr = r_n_samples - last_r_n_samples;
 8000950:	4b1f      	ldr	r3, [pc, #124]	@ (80009d0 <PanTompkins_Process+0x310>)
 8000952:	681a      	ldr	r2, [r3, #0]
 8000954:	4b1f      	ldr	r3, [pc, #124]	@ (80009d4 <PanTompkins_Process+0x314>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	613b      	str	r3, [r7, #16]
                        if (rr >= REFRACTORY_SAMPLES) {
 800095c:	693b      	ldr	r3, [r7, #16]
 800095e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000960:	dd1b      	ble.n	800099a <PanTompkins_Process+0x2da>
                            UpdateRRAverage(rr);
 8000962:	6938      	ldr	r0, [r7, #16]
 8000964:	f000 f840 	bl	80009e8 <UpdateRRAverage>
                if (loc_max >= thresholdf2) {
 8000968:	e017      	b.n	800099a <PanTompkins_Process+0x2da>
                        }
                    }
                }
            } else {
                // Not a missed beat - update noise peak
                npki = (peaki >> 3) + (npki - (npki >> 3));
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	10da      	asrs	r2, r3, #3
 800096e:	4b1b      	ldr	r3, [pc, #108]	@ (80009dc <PanTompkins_Process+0x31c>)
 8000970:	6819      	ldr	r1, [r3, #0]
 8000972:	4b1a      	ldr	r3, [pc, #104]	@ (80009dc <PanTompkins_Process+0x31c>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	10db      	asrs	r3, r3, #3
 8000978:	1acb      	subs	r3, r1, r3
 800097a:	4413      	add	r3, r2
 800097c:	4a17      	ldr	r2, [pc, #92]	@ (80009dc <PanTompkins_Process+0x31c>)
 800097e:	6013      	str	r3, [r2, #0]
 8000980:	e00c      	b.n	800099c <PanTompkins_Process+0x2dc>
            }
        } else {
            // Below both thresholds - update noise peak
            npki = (peaki >> 3) + (npki - (npki >> 3));
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	10da      	asrs	r2, r3, #3
 8000986:	4b15      	ldr	r3, [pc, #84]	@ (80009dc <PanTompkins_Process+0x31c>)
 8000988:	6819      	ldr	r1, [r3, #0]
 800098a:	4b14      	ldr	r3, [pc, #80]	@ (80009dc <PanTompkins_Process+0x31c>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	10db      	asrs	r3, r3, #3
 8000990:	1acb      	subs	r3, r1, r3
 8000992:	4413      	add	r3, r2
 8000994:	4a11      	ldr	r2, [pc, #68]	@ (80009dc <PanTompkins_Process+0x31c>)
 8000996:	6013      	str	r3, [r2, #0]
 8000998:	e000      	b.n	800099c <PanTompkins_Process+0x2dc>
                if (loc_max >= thresholdf2) {
 800099a:	bf00      	nop
        }

        // Update thresholds after every peak
        UpdateThresholds();
 800099c:	f000 f8da 	bl	8000b54 <UpdateThresholds>
    }

    // Calculate BPM from limited average
    if (rr_avg_limited > 0) {
 80009a0:	4b0f      	ldr	r3, [pc, #60]	@ (80009e0 <PanTompkins_Process+0x320>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	dd07      	ble.n	80009b8 <PanTompkins_Process+0x2f8>
        bpm = (60 * FS) / rr_avg_limited;
 80009a8:	4b0d      	ldr	r3, [pc, #52]	@ (80009e0 <PanTompkins_Process+0x320>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	f44f 5270 	mov.w	r2, #15360	@ 0x3c00
 80009b0:	fb92 f3f3 	sdiv	r3, r2, r3
 80009b4:	4a0b      	ldr	r2, [pc, #44]	@ (80009e4 <PanTompkins_Process+0x324>)
 80009b6:	6013      	str	r3, [r2, #0]
    }

    return bpm;
 80009b8:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <PanTompkins_Process+0x324>)
 80009ba:	681b      	ldr	r3, [r3, #0]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3730      	adds	r7, #48	@ 0x30
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	2000003c 	.word	0x2000003c
 80009c8:	20000168 	.word	0x20000168
 80009cc:	20000154 	.word	0x20000154
 80009d0:	20000000 	.word	0x20000000
 80009d4:	20000004 	.word	0x20000004
 80009d8:	2000016c 	.word	0x2000016c
 80009dc:	20000150 	.word	0x20000150
 80009e0:	200001bc 	.word	0x200001bc
 80009e4:	200001cc 	.word	0x200001cc

080009e8 <UpdateRRAverage>:

static void UpdateRRAverage(int rr) {
 80009e8:	b480      	push	{r7}
 80009ea:	b087      	sub	sp, #28
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
    int i, sum, sum_limited;

    // Update RR average (all beats)
    rr_buffer[rr_idx] = rr;
 80009f0:	4b4e      	ldr	r3, [pc, #312]	@ (8000b2c <UpdateRRAverage+0x144>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	494e      	ldr	r1, [pc, #312]	@ (8000b30 <UpdateRRAverage+0x148>)
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    rr_idx = (rr_idx + 1) % 8;
 80009fc:	4b4b      	ldr	r3, [pc, #300]	@ (8000b2c <UpdateRRAverage+0x144>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	425a      	negs	r2, r3
 8000a04:	f003 0307 	and.w	r3, r3, #7
 8000a08:	f002 0207 	and.w	r2, r2, #7
 8000a0c:	bf58      	it	pl
 8000a0e:	4253      	negpl	r3, r2
 8000a10:	4a46      	ldr	r2, [pc, #280]	@ (8000b2c <UpdateRRAverage+0x144>)
 8000a12:	6013      	str	r3, [r2, #0]

    sum = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	e009      	b.n	8000a32 <UpdateRRAverage+0x4a>
        sum += rr_buffer[i];
 8000a1e:	4a44      	ldr	r2, [pc, #272]	@ (8000b30 <UpdateRRAverage+0x148>)
 8000a20:	697b      	ldr	r3, [r7, #20]
 8000a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	4413      	add	r3, r2
 8000a2a:	613b      	str	r3, [r7, #16]
    for (i = 0; i < 8; i++) {
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	2b07      	cmp	r3, #7
 8000a36:	ddf2      	ble.n	8000a1e <UpdateRRAverage+0x36>
    }
    rr_avg = sum >> 3;
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	10db      	asrs	r3, r3, #3
 8000a3c:	4a3d      	ldr	r2, [pc, #244]	@ (8000b34 <UpdateRRAverage+0x14c>)
 8000a3e:	6013      	str	r3, [r2, #0]

    // Update RR limited average (only regular beats within 92%-116%)
    if (rr_avg_limited == 0) {
 8000a40:	4b3d      	ldr	r3, [pc, #244]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d111      	bne.n	8000a6c <UpdateRRAverage+0x84>
        rr_avg_limited = rr;
 8000a48:	4a3b      	ldr	r2, [pc, #236]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	6013      	str	r3, [r2, #0]
        for (i = 0; i < 8; i++) {
 8000a4e:	2300      	movs	r3, #0
 8000a50:	617b      	str	r3, [r7, #20]
 8000a52:	e007      	b.n	8000a64 <UpdateRRAverage+0x7c>
            rr_limited_buffer[i] = rr;
 8000a54:	4939      	ldr	r1, [pc, #228]	@ (8000b3c <UpdateRRAverage+0x154>)
 8000a56:	697b      	ldr	r3, [r7, #20]
 8000a58:	687a      	ldr	r2, [r7, #4]
 8000a5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        for (i = 0; i < 8; i++) {
 8000a5e:	697b      	ldr	r3, [r7, #20]
 8000a60:	3301      	adds	r3, #1
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	2b07      	cmp	r3, #7
 8000a68:	ddf4      	ble.n	8000a54 <UpdateRRAverage+0x6c>
 8000a6a:	e031      	b.n	8000ad0 <UpdateRRAverage+0xe8>
        }
    } else {
        // Check if RR is within acceptable range
        if (rr >= rr_low_limit && rr <= rr_high_limit) {
 8000a6c:	4b34      	ldr	r3, [pc, #208]	@ (8000b40 <UpdateRRAverage+0x158>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	687a      	ldr	r2, [r7, #4]
 8000a72:	429a      	cmp	r2, r3
 8000a74:	db2c      	blt.n	8000ad0 <UpdateRRAverage+0xe8>
 8000a76:	4b33      	ldr	r3, [pc, #204]	@ (8000b44 <UpdateRRAverage+0x15c>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	687a      	ldr	r2, [r7, #4]
 8000a7c:	429a      	cmp	r2, r3
 8000a7e:	dc27      	bgt.n	8000ad0 <UpdateRRAverage+0xe8>
            rr_limited_buffer[rr_lim_idx] = rr;
 8000a80:	4b31      	ldr	r3, [pc, #196]	@ (8000b48 <UpdateRRAverage+0x160>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	492d      	ldr	r1, [pc, #180]	@ (8000b3c <UpdateRRAverage+0x154>)
 8000a86:	687a      	ldr	r2, [r7, #4]
 8000a88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            rr_lim_idx = (rr_lim_idx + 1) % 8;
 8000a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b48 <UpdateRRAverage+0x160>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	3301      	adds	r3, #1
 8000a92:	425a      	negs	r2, r3
 8000a94:	f003 0307 	and.w	r3, r3, #7
 8000a98:	f002 0207 	and.w	r2, r2, #7
 8000a9c:	bf58      	it	pl
 8000a9e:	4253      	negpl	r3, r2
 8000aa0:	4a29      	ldr	r2, [pc, #164]	@ (8000b48 <UpdateRRAverage+0x160>)
 8000aa2:	6013      	str	r3, [r2, #0]

            sum_limited = 0;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	617b      	str	r3, [r7, #20]
 8000aac:	e009      	b.n	8000ac2 <UpdateRRAverage+0xda>
                sum_limited += rr_limited_buffer[i];
 8000aae:	4a23      	ldr	r2, [pc, #140]	@ (8000b3c <UpdateRRAverage+0x154>)
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ab6:	68fa      	ldr	r2, [r7, #12]
 8000ab8:	4413      	add	r3, r2
 8000aba:	60fb      	str	r3, [r7, #12]
            for (i = 0; i < 8; i++) {
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
 8000ac2:	697b      	ldr	r3, [r7, #20]
 8000ac4:	2b07      	cmp	r3, #7
 8000ac6:	ddf2      	ble.n	8000aae <UpdateRRAverage+0xc6>
            }
            rr_avg_limited = sum_limited >> 3;
 8000ac8:	68fb      	ldr	r3, [r7, #12]
 8000aca:	10db      	asrs	r3, r3, #3
 8000acc:	4a1a      	ldr	r2, [pc, #104]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000ace:	6013      	str	r3, [r2, #0]
        }
    }

    // Update limits based on limited average
    rr_low_limit = (rr_avg_limited * 92) / 100;
 8000ad0:	4b19      	ldr	r3, [pc, #100]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	225c      	movs	r2, #92	@ 0x5c
 8000ad6:	fb02 f303 	mul.w	r3, r2, r3
 8000ada:	4a1c      	ldr	r2, [pc, #112]	@ (8000b4c <UpdateRRAverage+0x164>)
 8000adc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ae0:	1152      	asrs	r2, r2, #5
 8000ae2:	17db      	asrs	r3, r3, #31
 8000ae4:	1ad3      	subs	r3, r2, r3
 8000ae6:	4a16      	ldr	r2, [pc, #88]	@ (8000b40 <UpdateRRAverage+0x158>)
 8000ae8:	6013      	str	r3, [r2, #0]
    rr_high_limit = (rr_avg_limited * 116) / 100;
 8000aea:	4b13      	ldr	r3, [pc, #76]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	2274      	movs	r2, #116	@ 0x74
 8000af0:	fb02 f303 	mul.w	r3, r2, r3
 8000af4:	4a15      	ldr	r2, [pc, #84]	@ (8000b4c <UpdateRRAverage+0x164>)
 8000af6:	fb82 1203 	smull	r1, r2, r2, r3
 8000afa:	1152      	asrs	r2, r2, #5
 8000afc:	17db      	asrs	r3, r3, #31
 8000afe:	1ad3      	subs	r3, r2, r3
 8000b00:	4a10      	ldr	r2, [pc, #64]	@ (8000b44 <UpdateRRAverage+0x15c>)
 8000b02:	6013      	str	r3, [r2, #0]
    rr_missed_limit = (rr_avg_limited * 166) / 100;
 8000b04:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <UpdateRRAverage+0x150>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	22a6      	movs	r2, #166	@ 0xa6
 8000b0a:	fb02 f303 	mul.w	r3, r2, r3
 8000b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <UpdateRRAverage+0x164>)
 8000b10:	fb82 1203 	smull	r1, r2, r2, r3
 8000b14:	1152      	asrs	r2, r2, #5
 8000b16:	17db      	asrs	r3, r3, #31
 8000b18:	1ad3      	subs	r3, r2, r3
 8000b1a:	4a0d      	ldr	r2, [pc, #52]	@ (8000b50 <UpdateRRAverage+0x168>)
 8000b1c:	6013      	str	r3, [r2, #0]
}
 8000b1e:	bf00      	nop
 8000b20:	371c      	adds	r7, #28
 8000b22:	46bd      	mov	sp, r7
 8000b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	200001b0 	.word	0x200001b0
 8000b30:	20000170 	.word	0x20000170
 8000b34:	200001b8 	.word	0x200001b8
 8000b38:	200001bc 	.word	0x200001bc
 8000b3c:	20000190 	.word	0x20000190
 8000b40:	200001c0 	.word	0x200001c0
 8000b44:	200001c4 	.word	0x200001c4
 8000b48:	200001b4 	.word	0x200001b4
 8000b4c:	51eb851f 	.word	0x51eb851f
 8000b50:	200001c8 	.word	0x200001c8

08000b54 <UpdateThresholds>:

static void UpdateThresholds(void) {
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    // Prevent noise peaks from growing too large
    if (npki > spki) npki = spki;
 8000b58:	4b1c      	ldr	r3, [pc, #112]	@ (8000bcc <UpdateThresholds+0x78>)
 8000b5a:	681a      	ldr	r2, [r3, #0]
 8000b5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd0 <UpdateThresholds+0x7c>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	dd03      	ble.n	8000b6c <UpdateThresholds+0x18>
 8000b64:	4b1a      	ldr	r3, [pc, #104]	@ (8000bd0 <UpdateThresholds+0x7c>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	4a18      	ldr	r2, [pc, #96]	@ (8000bcc <UpdateThresholds+0x78>)
 8000b6a:	6013      	str	r3, [r2, #0]
    if (npkf > spkf) npkf = spkf;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	@ (8000bd4 <UpdateThresholds+0x80>)
 8000b6e:	681a      	ldr	r2, [r3, #0]
 8000b70:	4b19      	ldr	r3, [pc, #100]	@ (8000bd8 <UpdateThresholds+0x84>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	429a      	cmp	r2, r3
 8000b76:	dd03      	ble.n	8000b80 <UpdateThresholds+0x2c>
 8000b78:	4b17      	ldr	r3, [pc, #92]	@ (8000bd8 <UpdateThresholds+0x84>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	4a15      	ldr	r2, [pc, #84]	@ (8000bd4 <UpdateThresholds+0x80>)
 8000b7e:	6013      	str	r3, [r2, #0]

    thresholdi1 = npki + ((spki - npki) >> 2);
 8000b80:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <UpdateThresholds+0x7c>)
 8000b82:	681a      	ldr	r2, [r3, #0]
 8000b84:	4b11      	ldr	r3, [pc, #68]	@ (8000bcc <UpdateThresholds+0x78>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	109a      	asrs	r2, r3, #2
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000bcc <UpdateThresholds+0x78>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4413      	add	r3, r2
 8000b92:	4a12      	ldr	r2, [pc, #72]	@ (8000bdc <UpdateThresholds+0x88>)
 8000b94:	6013      	str	r3, [r2, #0]
    thresholdi2 = thresholdi1 >> 1;
 8000b96:	4b11      	ldr	r3, [pc, #68]	@ (8000bdc <UpdateThresholds+0x88>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	105b      	asrs	r3, r3, #1
 8000b9c:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <UpdateThresholds+0x8c>)
 8000b9e:	6013      	str	r3, [r2, #0]

    thresholdf1 = npkf + ((spkf - npkf) >> 2);
 8000ba0:	4b0d      	ldr	r3, [pc, #52]	@ (8000bd8 <UpdateThresholds+0x84>)
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8000bd4 <UpdateThresholds+0x80>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	109a      	asrs	r2, r3, #2
 8000bac:	4b09      	ldr	r3, [pc, #36]	@ (8000bd4 <UpdateThresholds+0x80>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	4a0c      	ldr	r2, [pc, #48]	@ (8000be4 <UpdateThresholds+0x90>)
 8000bb4:	6013      	str	r3, [r2, #0]
    thresholdf2 = thresholdf1 >> 1;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <UpdateThresholds+0x90>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	105b      	asrs	r3, r3, #1
 8000bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <UpdateThresholds+0x94>)
 8000bbe:	6013      	str	r3, [r2, #0]
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	20000150 	.word	0x20000150
 8000bd0:	2000014c 	.word	0x2000014c
 8000bd4:	20000158 	.word	0x20000158
 8000bd8:	20000154 	.word	0x20000154
 8000bdc:	2000015c 	.word	0x2000015c
 8000be0:	20000160 	.word	0x20000160
 8000be4:	20000164 	.word	0x20000164
 8000be8:	20000168 	.word	0x20000168

08000bec <LowPassFilter>:

/* ================= Filters ================= */

int LowPassFilter(int data) {
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
    static int y1 = 0, y2 = 0, x[26], n = 12;
    x[n] = x[n + 13] = data;
 8000bf4:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <LowPassFilter+0x94>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	330d      	adds	r3, #13
 8000bfa:	4922      	ldr	r1, [pc, #136]	@ (8000c84 <LowPassFilter+0x98>)
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000c02:	4a1f      	ldr	r2, [pc, #124]	@ (8000c80 <LowPassFilter+0x94>)
 8000c04:	6812      	ldr	r2, [r2, #0]
 8000c06:	491f      	ldr	r1, [pc, #124]	@ (8000c84 <LowPassFilter+0x98>)
 8000c08:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c0c:	491d      	ldr	r1, [pc, #116]	@ (8000c84 <LowPassFilter+0x98>)
 8000c0e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = (y1 << 1) - y2 + x[n] - (x[n + 6] << 1) + x[n + 12];
 8000c12:	4b1d      	ldr	r3, [pc, #116]	@ (8000c88 <LowPassFilter+0x9c>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	005a      	lsls	r2, r3, #1
 8000c18:	4b1c      	ldr	r3, [pc, #112]	@ (8000c8c <LowPassFilter+0xa0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	1ad2      	subs	r2, r2, r3
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <LowPassFilter+0x94>)
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4918      	ldr	r1, [pc, #96]	@ (8000c84 <LowPassFilter+0x98>)
 8000c24:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c28:	441a      	add	r2, r3
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <LowPassFilter+0x94>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	3306      	adds	r3, #6
 8000c30:	4914      	ldr	r1, [pc, #80]	@ (8000c84 <LowPassFilter+0x98>)
 8000c32:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	1ad2      	subs	r2, r2, r3
 8000c3a:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <LowPassFilter+0x94>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	330c      	adds	r3, #12
 8000c40:	4910      	ldr	r1, [pc, #64]	@ (8000c84 <LowPassFilter+0x98>)
 8000c42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000c46:	4413      	add	r3, r2
 8000c48:	60fb      	str	r3, [r7, #12]
    y2 = y1;
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c88 <LowPassFilter+0x9c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a0f      	ldr	r2, [pc, #60]	@ (8000c8c <LowPassFilter+0xa0>)
 8000c50:	6013      	str	r3, [r2, #0]
    y1 = y0;
 8000c52:	4a0d      	ldr	r2, [pc, #52]	@ (8000c88 <LowPassFilter+0x9c>)
 8000c54:	68fb      	ldr	r3, [r7, #12]
 8000c56:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 12;
 8000c58:	4b09      	ldr	r3, [pc, #36]	@ (8000c80 <LowPassFilter+0x94>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	4a08      	ldr	r2, [pc, #32]	@ (8000c80 <LowPassFilter+0x94>)
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <LowPassFilter+0x94>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	da02      	bge.n	8000c70 <LowPassFilter+0x84>
 8000c6a:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <LowPassFilter+0x94>)
 8000c6c:	220c      	movs	r2, #12
 8000c6e:	601a      	str	r2, [r3, #0]
    return y0 >> 5;
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	115b      	asrs	r3, r3, #5
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr
 8000c80:	20000008 	.word	0x20000008
 8000c84:	200001d0 	.word	0x200001d0
 8000c88:	20000238 	.word	0x20000238
 8000c8c:	2000023c 	.word	0x2000023c

08000c90 <HighPassFilter>:

int HighPassFilter(int data) {
 8000c90:	b480      	push	{r7}
 8000c92:	b085      	sub	sp, #20
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
    static int y1 = 0, x[66], n = 32;
    x[n] = x[n + 33] = data;
 8000c98:	4b1e      	ldr	r3, [pc, #120]	@ (8000d14 <HighPassFilter+0x84>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	3321      	adds	r3, #33	@ 0x21
 8000c9e:	491e      	ldr	r1, [pc, #120]	@ (8000d18 <HighPassFilter+0x88>)
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000ca6:	4a1b      	ldr	r2, [pc, #108]	@ (8000d14 <HighPassFilter+0x84>)
 8000ca8:	6812      	ldr	r2, [r2, #0]
 8000caa:	491b      	ldr	r1, [pc, #108]	@ (8000d18 <HighPassFilter+0x88>)
 8000cac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cb0:	4919      	ldr	r1, [pc, #100]	@ (8000d18 <HighPassFilter+0x88>)
 8000cb2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
    int y0 = y1 + x[n] - x[n + 32];
 8000cb6:	4b17      	ldr	r3, [pc, #92]	@ (8000d14 <HighPassFilter+0x84>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a17      	ldr	r2, [pc, #92]	@ (8000d18 <HighPassFilter+0x88>)
 8000cbc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000cc0:	4b16      	ldr	r3, [pc, #88]	@ (8000d1c <HighPassFilter+0x8c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	441a      	add	r2, r3
 8000cc6:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <HighPassFilter+0x84>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	3320      	adds	r3, #32
 8000ccc:	4912      	ldr	r1, [pc, #72]	@ (8000d18 <HighPassFilter+0x88>)
 8000cce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cd2:	1ad3      	subs	r3, r2, r3
 8000cd4:	60fb      	str	r3, [r7, #12]
    y1 = y0;
 8000cd6:	4a11      	ldr	r2, [pc, #68]	@ (8000d1c <HighPassFilter+0x8c>)
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	6013      	str	r3, [r2, #0]
    if (--n < 0) n = 32;
 8000cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d14 <HighPassFilter+0x84>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	4a0c      	ldr	r2, [pc, #48]	@ (8000d14 <HighPassFilter+0x84>)
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8000d14 <HighPassFilter+0x84>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	da02      	bge.n	8000cf4 <HighPassFilter+0x64>
 8000cee:	4b09      	ldr	r3, [pc, #36]	@ (8000d14 <HighPassFilter+0x84>)
 8000cf0:	2220      	movs	r2, #32
 8000cf2:	601a      	str	r2, [r3, #0]
    return x[n + 16] - (y0 >> 5);
 8000cf4:	4b07      	ldr	r3, [pc, #28]	@ (8000d14 <HighPassFilter+0x84>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	3310      	adds	r3, #16
 8000cfa:	4a07      	ldr	r2, [pc, #28]	@ (8000d18 <HighPassFilter+0x88>)
 8000cfc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	115b      	asrs	r3, r3, #5
 8000d04:	1ad3      	subs	r3, r2, r3
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	2000000c 	.word	0x2000000c
 8000d18:	20000240 	.word	0x20000240
 8000d1c:	20000348 	.word	0x20000348

08000d20 <Derivative>:

int Derivative(int data) {
 8000d20:	b480      	push	{r7}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    static int x_d[4];
    int y = (data << 1) + x_d[3] - x_d[1] - (x_d[0] << 1);
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	005a      	lsls	r2, r3, #1
 8000d2c:	4b13      	ldr	r3, [pc, #76]	@ (8000d7c <Derivative+0x5c>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	441a      	add	r2, r3
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <Derivative+0x5c>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	1ad2      	subs	r2, r2, r3
 8000d38:	4b10      	ldr	r3, [pc, #64]	@ (8000d7c <Derivative+0x5c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	005b      	lsls	r3, r3, #1
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	60bb      	str	r3, [r7, #8]
    int i;
    for (i = 0; i < 3; i++) x_d[i] = x_d[i + 1];
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	e00b      	b.n	8000d60 <Derivative+0x40>
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	3301      	adds	r3, #1
 8000d4c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d7c <Derivative+0x5c>)
 8000d4e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d52:	490a      	ldr	r1, [pc, #40]	@ (8000d7c <Derivative+0x5c>)
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b02      	cmp	r3, #2
 8000d64:	ddf0      	ble.n	8000d48 <Derivative+0x28>
    x_d[3] = data;
 8000d66:	4a05      	ldr	r2, [pc, #20]	@ (8000d7c <Derivative+0x5c>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	60d3      	str	r3, [r2, #12]
    return y >> 3;
 8000d6c:	68bb      	ldr	r3, [r7, #8]
 8000d6e:	10db      	asrs	r3, r3, #3
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3714      	adds	r7, #20
 8000d74:	46bd      	mov	sp, r7
 8000d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7a:	4770      	bx	lr
 8000d7c:	2000034c 	.word	0x2000034c

08000d80 <MovingWindowIntegral>:

int MovingWindowIntegral(int data) {
 8000d80:	b480      	push	{r7}
 8000d82:	b085      	sub	sp, #20
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
    static int x[32], i = 0;
    static long sum = 0;

    sum -= x[i];
 8000d88:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <MovingWindowIntegral+0x74>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	491a      	ldr	r1, [pc, #104]	@ (8000dfc <MovingWindowIntegral+0x7c>)
 8000d92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d96:	1ad3      	subs	r3, r2, r3
 8000d98:	4a16      	ldr	r2, [pc, #88]	@ (8000df4 <MovingWindowIntegral+0x74>)
 8000d9a:	6013      	str	r3, [r2, #0]
    sum += data;
 8000d9c:	4b15      	ldr	r3, [pc, #84]	@ (8000df4 <MovingWindowIntegral+0x74>)
 8000d9e:	681a      	ldr	r2, [r3, #0]
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4413      	add	r3, r2
 8000da4:	4a13      	ldr	r2, [pc, #76]	@ (8000df4 <MovingWindowIntegral+0x74>)
 8000da6:	6013      	str	r3, [r2, #0]
    x[i] = data;
 8000da8:	4b13      	ldr	r3, [pc, #76]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4913      	ldr	r1, [pc, #76]	@ (8000dfc <MovingWindowIntegral+0x7c>)
 8000dae:	687a      	ldr	r2, [r7, #4]
 8000db0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if (++i == 32) i = 0;
 8000db4:	4b10      	ldr	r3, [pc, #64]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	3301      	adds	r3, #1
 8000dba:	4a0f      	ldr	r2, [pc, #60]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000dbc:	6013      	str	r3, [r2, #0]
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b20      	cmp	r3, #32
 8000dc4:	d102      	bne.n	8000dcc <MovingWindowIntegral+0x4c>
 8000dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8000df8 <MovingWindowIntegral+0x78>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	601a      	str	r2, [r3, #0]

    long ly = sum >> 5;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MovingWindowIntegral+0x74>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	115b      	asrs	r3, r3, #5
 8000dd2:	60fb      	str	r3, [r7, #12]
    if (ly > 32400) return 32400;
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	f647 6290 	movw	r2, #32400	@ 0x7e90
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	dd02      	ble.n	8000de4 <MovingWindowIntegral+0x64>
 8000dde:	f647 6390 	movw	r3, #32400	@ 0x7e90
 8000de2:	e000      	b.n	8000de6 <MovingWindowIntegral+0x66>
    return (int)ly;
 8000de4:	68fb      	ldr	r3, [r7, #12]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	2000035c 	.word	0x2000035c
 8000df8:	20000360 	.word	0x20000360
 8000dfc:	20000364 	.word	0x20000364

08000e00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e04:	f000 fdb9 	bl	800197a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e08:	f000 f862 	bl	8000ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0c:	f000 f9c6 	bl	800119c <MX_GPIO_Init>
  MX_DMA_Init();
 8000e10:	f000 f982 	bl	8001118 <MX_DMA_Init>
  MX_UART4_Init();
 8000e14:	f000 f934 	bl	8001080 <MX_UART4_Init>
  MX_SPI2_Init();
 8000e18:	f000 f8a6 	bl	8000f68 <MX_SPI2_Init>
  MX_TIM2_Init();
 8000e1c:	f000 f8e2 	bl	8000fe4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 8000e20:	4822      	ldr	r0, [pc, #136]	@ (8000eac <main+0xac>)
 8000e22:	f003 fadd 	bl	80043e0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart4, &rx_byte, 1); //omogucujemo interrupt da povežemo python sa mikrokontrolerom
 8000e26:	2201      	movs	r2, #1
 8000e28:	4921      	ldr	r1, [pc, #132]	@ (8000eb0 <main+0xb0>)
 8000e2a:	4822      	ldr	r0, [pc, #136]	@ (8000eb4 <main+0xb4>)
 8000e2c:	f004 f8e8 	bl	8005000 <HAL_UART_Receive_IT>

  myPacket.header = 0xAA;
 8000e30:	4b21      	ldr	r3, [pc, #132]	@ (8000eb8 <main+0xb8>)
 8000e32:	22aa      	movs	r2, #170	@ 0xaa
 8000e34:	701a      	strb	r2, [r3, #0]
  myPacket.footer = 0x0A;
 8000e36:	4b20      	ldr	r3, [pc, #128]	@ (8000eb8 <main+0xb8>)
 8000e38:	220a      	movs	r2, #10
 8000e3a:	725a      	strb	r2, [r3, #9]
  myPacket.bpm = 0;
 8000e3c:	4b1e      	ldr	r3, [pc, #120]	@ (8000eb8 <main+0xb8>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	715a      	strb	r2, [r3, #5]
 8000e42:	2200      	movs	r2, #0
 8000e44:	719a      	strb	r2, [r3, #6]
 8000e46:	2200      	movs	r2, #0
 8000e48:	71da      	strb	r2, [r3, #7]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	721a      	strb	r2, [r3, #8]
  MAX30003_Init(&hspi2);
 8000e4e:	481b      	ldr	r0, [pc, #108]	@ (8000ebc <main+0xbc>)
 8000e50:	f7ff fbfa 	bl	8000648 <MAX30003_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (streaming)
 8000e54:	4b1a      	ldr	r3, [pc, #104]	@ (8000ec0 <main+0xc0>)
 8000e56:	781b      	ldrb	r3, [r3, #0]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d0fa      	beq.n	8000e54 <main+0x54>
	    {
	      if(transfer_complete == 0){
 8000e5e:	4b19      	ldr	r3, [pc, #100]	@ (8000ec4 <main+0xc4>)
 8000e60:	781b      	ldrb	r3, [r3, #0]
 8000e62:	b2db      	uxtb	r3, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1f5      	bne.n	8000e54 <main+0x54>
	    	  transfer_complete = 1;
 8000e68:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <main+0xc4>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	701a      	strb	r2, [r3, #0]
	//    	  ecg_data = MAX30003_ReadECG(&hspi2);
	    	  ecg_data = generate_ecg_sample();
 8000e6e:	f000 fae1 	bl	8001434 <generate_ecg_sample>
 8000e72:	4603      	mov	r3, r0
 8000e74:	4a14      	ldr	r2, [pc, #80]	@ (8000ec8 <main+0xc8>)
 8000e76:	6013      	str	r3, [r2, #0]
	    	  bpm_main = PanTompkins_Process(ecg_data);
 8000e78:	4b13      	ldr	r3, [pc, #76]	@ (8000ec8 <main+0xc8>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fc1f 	bl	80006c0 <PanTompkins_Process>
 8000e82:	4603      	mov	r3, r0
 8000e84:	4a11      	ldr	r2, [pc, #68]	@ (8000ecc <main+0xcc>)
 8000e86:	6013      	str	r3, [r2, #0]
	    	  myPacket.ecg_raw = ecg_data;
 8000e88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec8 <main+0xc8>)
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb8 <main+0xb8>)
 8000e8e:	f8c2 3001 	str.w	r3, [r2, #1]
	    	  myPacket.bpm = bpm_main;
 8000e92:	4b0e      	ldr	r3, [pc, #56]	@ (8000ecc <main+0xcc>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a08      	ldr	r2, [pc, #32]	@ (8000eb8 <main+0xb8>)
 8000e98:	f8c2 3005 	str.w	r3, [r2, #5]
	    	  HAL_UART_Transmit(&huart4, (uint8_t*)&myPacket, sizeof(myPacket), 5); //5 ms timeout
 8000e9c:	2305      	movs	r3, #5
 8000e9e:	220a      	movs	r2, #10
 8000ea0:	4905      	ldr	r1, [pc, #20]	@ (8000eb8 <main+0xb8>)
 8000ea2:	4804      	ldr	r0, [pc, #16]	@ (8000eb4 <main+0xb4>)
 8000ea4:	f004 f81e 	bl	8004ee4 <HAL_UART_Transmit>
	  if (streaming)
 8000ea8:	e7d4      	b.n	8000e54 <main+0x54>
 8000eaa:	bf00      	nop
 8000eac:	20000508 	.word	0x20000508
 8000eb0:	200006a8 	.word	0x200006a8
 8000eb4:	20000554 	.word	0x20000554
 8000eb8:	200006d8 	.word	0x200006d8
 8000ebc:	200003e4 	.word	0x200003e4
 8000ec0:	200006cd 	.word	0x200006cd
 8000ec4:	20000010 	.word	0x20000010
 8000ec8:	200006d4 	.word	0x200006d4
 8000ecc:	200006d0 	.word	0x200006d0

08000ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b094      	sub	sp, #80	@ 0x50
 8000ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ed6:	f107 0318 	add.w	r3, r7, #24
 8000eda:	2238      	movs	r2, #56	@ 0x38
 8000edc:	2100      	movs	r1, #0
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f006 f98a 	bl	80071f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ee4:	1d3b      	adds	r3, r7, #4
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
 8000ef0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ef2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ef6:	f001 fb27 	bl	8002548 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000efa:	2302      	movs	r3, #2
 8000efc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000efe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f04:	2340      	movs	r3, #64	@ 0x40
 8000f06:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000f10:	2301      	movs	r3, #1
 8000f12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000f14:	2309      	movs	r3, #9
 8000f16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f18:	2302      	movs	r3, #2
 8000f1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f20:	2302      	movs	r3, #2
 8000f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f24:	f107 0318 	add.w	r3, r7, #24
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f001 fbc1 	bl	80026b0 <HAL_RCC_OscConfig>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000f34:	f000 fab4 	bl	80014a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f38:	230f      	movs	r3, #15
 8000f3a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	2102      	movs	r1, #2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f001 febf 	bl	8002cd4 <HAL_RCC_ClockConfig>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d001      	beq.n	8000f60 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000f5c:	f000 faa0 	bl	80014a0 <Error_Handler>
  }
}
 8000f60:	bf00      	nop
 8000f62:	3750      	adds	r7, #80	@ 0x50
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000f6c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe0 <MX_SPI2_Init+0x78>)
 8000f70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000f72:	4b1a      	ldr	r3, [pc, #104]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f74:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000f78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000f7a:	4b18      	ldr	r3, [pc, #96]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f80:	4b16      	ldr	r3, [pc, #88]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f82:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000f86:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000f88:	4b14      	ldr	r3, [pc, #80]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f8e:	4b13      	ldr	r3, [pc, #76]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000f94:	4b11      	ldr	r3, [pc, #68]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f9a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000f9e:	2210      	movs	r2, #16
 8000fa0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fae:	4b0b      	ldr	r3, [pc, #44]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000fb4:	4b09      	ldr	r3, [pc, #36]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fb6:	2207      	movs	r2, #7
 8000fb8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000fba:	4b08      	ldr	r3, [pc, #32]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000fc0:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fc2:	2208      	movs	r2, #8
 8000fc4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000fc6:	4805      	ldr	r0, [pc, #20]	@ (8000fdc <MX_SPI2_Init+0x74>)
 8000fc8:	f002 faee 	bl	80035a8 <HAL_SPI_Init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000fd2:	f000 fa65 	bl	80014a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000fd6:	bf00      	nop
 8000fd8:	bd80      	pop	{r7, pc}
 8000fda:	bf00      	nop
 8000fdc:	200003e4 	.word	0x200003e4
 8000fe0:	40003800 	.word	0x40003800

08000fe4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fea:	f107 0310 	add.w	r3, r7, #16
 8000fee:	2200      	movs	r2, #0
 8000ff0:	601a      	str	r2, [r3, #0]
 8000ff2:	605a      	str	r2, [r3, #4]
 8000ff4:	609a      	str	r2, [r3, #8]
 8000ff6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	601a      	str	r2, [r3, #0]
 8000ffe:	605a      	str	r2, [r3, #4]
 8001000:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001002:	4b1e      	ldr	r3, [pc, #120]	@ (800107c <MX_TIM2_Init+0x98>)
 8001004:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001008:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 3600;
 800100a:	4b1c      	ldr	r3, [pc, #112]	@ (800107c <MX_TIM2_Init+0x98>)
 800100c:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001010:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001012:	4b1a      	ldr	r3, [pc, #104]	@ (800107c <MX_TIM2_Init+0x98>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 78;
 8001018:	4b18      	ldr	r3, [pc, #96]	@ (800107c <MX_TIM2_Init+0x98>)
 800101a:	224e      	movs	r2, #78	@ 0x4e
 800101c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800101e:	4b17      	ldr	r3, [pc, #92]	@ (800107c <MX_TIM2_Init+0x98>)
 8001020:	2200      	movs	r2, #0
 8001022:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001024:	4b15      	ldr	r3, [pc, #84]	@ (800107c <MX_TIM2_Init+0x98>)
 8001026:	2200      	movs	r2, #0
 8001028:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800102a:	4814      	ldr	r0, [pc, #80]	@ (800107c <MX_TIM2_Init+0x98>)
 800102c:	f003 f980 	bl	8004330 <HAL_TIM_Base_Init>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001036:	f000 fa33 	bl	80014a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800103a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	4619      	mov	r1, r3
 8001046:	480d      	ldr	r0, [pc, #52]	@ (800107c <MX_TIM2_Init+0x98>)
 8001048:	f003 fb92 	bl	8004770 <HAL_TIM_ConfigClockSource>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001052:	f000 fa25 	bl	80014a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800105a:	2300      	movs	r3, #0
 800105c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800105e:	1d3b      	adds	r3, r7, #4
 8001060:	4619      	mov	r1, r3
 8001062:	4806      	ldr	r0, [pc, #24]	@ (800107c <MX_TIM2_Init+0x98>)
 8001064:	f003 fe12 	bl	8004c8c <HAL_TIMEx_MasterConfigSynchronization>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800106e:	f000 fa17 	bl	80014a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001072:	bf00      	nop
 8001074:	3720      	adds	r7, #32
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000508 	.word	0x20000508

08001080 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001084:	4b22      	ldr	r3, [pc, #136]	@ (8001110 <MX_UART4_Init+0x90>)
 8001086:	4a23      	ldr	r2, [pc, #140]	@ (8001114 <MX_UART4_Init+0x94>)
 8001088:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800108a:	4b21      	ldr	r3, [pc, #132]	@ (8001110 <MX_UART4_Init+0x90>)
 800108c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001090:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001092:	4b1f      	ldr	r3, [pc, #124]	@ (8001110 <MX_UART4_Init+0x90>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001098:	4b1d      	ldr	r3, [pc, #116]	@ (8001110 <MX_UART4_Init+0x90>)
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800109e:	4b1c      	ldr	r3, [pc, #112]	@ (8001110 <MX_UART4_Init+0x90>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80010a4:	4b1a      	ldr	r3, [pc, #104]	@ (8001110 <MX_UART4_Init+0x90>)
 80010a6:	220c      	movs	r2, #12
 80010a8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010aa:	4b19      	ldr	r3, [pc, #100]	@ (8001110 <MX_UART4_Init+0x90>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80010b0:	4b17      	ldr	r3, [pc, #92]	@ (8001110 <MX_UART4_Init+0x90>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010b6:	4b16      	ldr	r3, [pc, #88]	@ (8001110 <MX_UART4_Init+0x90>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010bc:	4b14      	ldr	r3, [pc, #80]	@ (8001110 <MX_UART4_Init+0x90>)
 80010be:	2200      	movs	r2, #0
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010c2:	4b13      	ldr	r3, [pc, #76]	@ (8001110 <MX_UART4_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80010c8:	4811      	ldr	r0, [pc, #68]	@ (8001110 <MX_UART4_Init+0x90>)
 80010ca:	f003 febb 	bl	8004e44 <HAL_UART_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80010d4:	f000 f9e4 	bl	80014a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d8:	2100      	movs	r1, #0
 80010da:	480d      	ldr	r0, [pc, #52]	@ (8001110 <MX_UART4_Init+0x90>)
 80010dc:	f005 ffc1 	bl	8007062 <HAL_UARTEx_SetTxFifoThreshold>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80010e6:	f000 f9db 	bl	80014a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ea:	2100      	movs	r1, #0
 80010ec:	4808      	ldr	r0, [pc, #32]	@ (8001110 <MX_UART4_Init+0x90>)
 80010ee:	f005 fff6 	bl	80070de <HAL_UARTEx_SetRxFifoThreshold>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80010f8:	f000 f9d2 	bl	80014a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80010fc:	4804      	ldr	r0, [pc, #16]	@ (8001110 <MX_UART4_Init+0x90>)
 80010fe:	f005 ff77 	bl	8006ff0 <HAL_UARTEx_DisableFifoMode>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001108:	f000 f9ca 	bl	80014a0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000554 	.word	0x20000554
 8001114:	40004c00 	.word	0x40004c00

08001118 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800111e:	4b1e      	ldr	r3, [pc, #120]	@ (8001198 <MX_DMA_Init+0x80>)
 8001120:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001122:	4a1d      	ldr	r2, [pc, #116]	@ (8001198 <MX_DMA_Init+0x80>)
 8001124:	f043 0304 	orr.w	r3, r3, #4
 8001128:	6493      	str	r3, [r2, #72]	@ 0x48
 800112a:	4b1b      	ldr	r3, [pc, #108]	@ (8001198 <MX_DMA_Init+0x80>)
 800112c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800112e:	f003 0304 	and.w	r3, r3, #4
 8001132:	607b      	str	r3, [r7, #4]
 8001134:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001136:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <MX_DMA_Init+0x80>)
 8001138:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800113a:	4a17      	ldr	r2, [pc, #92]	@ (8001198 <MX_DMA_Init+0x80>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6493      	str	r3, [r2, #72]	@ 0x48
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <MX_DMA_Init+0x80>)
 8001144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	603b      	str	r3, [r7, #0]
 800114c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	200b      	movs	r0, #11
 8001154:	f000 fd7f 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001158:	200b      	movs	r0, #11
 800115a:	f000 fd96 	bl	8001c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	200c      	movs	r0, #12
 8001164:	f000 fd77 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001168:	200c      	movs	r0, #12
 800116a:	f000 fd8e 	bl	8001c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800116e:	2200      	movs	r2, #0
 8001170:	2100      	movs	r1, #0
 8001172:	200d      	movs	r0, #13
 8001174:	f000 fd6f 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001178:	200d      	movs	r0, #13
 800117a:	f000 fd86 	bl	8001c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	200e      	movs	r0, #14
 8001184:	f000 fd67 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001188:	200e      	movs	r0, #14
 800118a:	f000 fd7e 	bl	8001c8a <HAL_NVIC_EnableIRQ>

}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000

0800119c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08a      	sub	sp, #40	@ 0x28
 80011a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 0314 	add.w	r3, r7, #20
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b2:	4b42      	ldr	r3, [pc, #264]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a41      	ldr	r2, [pc, #260]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011b8:	f043 0304 	orr.w	r3, r3, #4
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b3f      	ldr	r3, [pc, #252]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0304 	and.w	r3, r3, #4
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011ca:	4b3c      	ldr	r3, [pc, #240]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	4a3b      	ldr	r2, [pc, #236]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011d0:	f043 0320 	orr.w	r3, r3, #32
 80011d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d6:	4b39      	ldr	r3, [pc, #228]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011da:	f003 0320 	and.w	r3, r3, #32
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	4b36      	ldr	r3, [pc, #216]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a35      	ldr	r2, [pc, #212]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b33      	ldr	r3, [pc, #204]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011fa:	4b30      	ldr	r3, [pc, #192]	@ (80012bc <MX_GPIO_Init+0x120>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a2f      	ldr	r2, [pc, #188]	@ (80012bc <MX_GPIO_Init+0x120>)
 8001200:	f043 0302 	orr.w	r3, r3, #2
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b2d      	ldr	r3, [pc, #180]	@ (80012bc <MX_GPIO_Init+0x120>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0302 	and.w	r3, r3, #2
 800120e:	607b      	str	r3, [r7, #4]
 8001210:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001212:	2200      	movs	r2, #0
 8001214:	2120      	movs	r1, #32
 8001216:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800121a:	f001 f959 	bl	80024d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001224:	4826      	ldr	r0, [pc, #152]	@ (80012c0 <MX_GPIO_Init+0x124>)
 8001226:	f001 f953 	bl	80024d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800122a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001230:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001234:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001236:	2300      	movs	r3, #0
 8001238:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800123a:	f107 0314 	add.w	r3, r7, #20
 800123e:	4619      	mov	r1, r3
 8001240:	481f      	ldr	r0, [pc, #124]	@ (80012c0 <MX_GPIO_Init+0x124>)
 8001242:	f000 ffc3 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_Pin LPUART1_RX_Pin */
  GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001246:	230c      	movs	r3, #12
 8001248:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800124a:	2302      	movs	r3, #2
 800124c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001256:	230c      	movs	r3, #12
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	4619      	mov	r1, r3
 8001260:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001264:	f000 ffb2 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001268:	2320      	movs	r3, #32
 800126a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126c:	2301      	movs	r3, #1
 800126e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001274:	2300      	movs	r3, #0
 8001276:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001278:	f107 0314 	add.w	r3, r7, #20
 800127c:	4619      	mov	r1, r3
 800127e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001282:	f000 ffa3 	bl	80021cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001286:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800128a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800128c:	2301      	movs	r3, #1
 800128e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001294:	2300      	movs	r3, #0
 8001296:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001298:	f107 0314 	add.w	r3, r7, #20
 800129c:	4619      	mov	r1, r3
 800129e:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <MX_GPIO_Init+0x124>)
 80012a0:	f000 ff94 	bl	80021cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	2028      	movs	r0, #40	@ 0x28
 80012aa:	f000 fcd4 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012ae:	2028      	movs	r0, #40	@ 0x28
 80012b0:	f000 fceb 	bl	8001c8a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012b4:	bf00      	nop
 80012b6:	3728      	adds	r7, #40	@ 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	40021000 	.word	0x40021000
 80012c0:	48000800 	.word	0x48000800

080012c4 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
//Nakon što se triggera interrupt na rx, ova se funkcija automatski poziva

{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
    if (huart->Instance == UART4)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a2b      	ldr	r2, [pc, #172]	@ (8001380 <HAL_UART_RxCpltCallback+0xbc>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d14f      	bne.n	8001376 <HAL_UART_RxCpltCallback+0xb2>
    {
        if (rx_byte == '\n')   // kraj poruke, poruke koje šaljemo iz pythonu moraju zavrsavat na '\n'
 80012d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001384 <HAL_UART_RxCpltCallback+0xc0>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	2b0a      	cmp	r3, #10
 80012dc:	d134      	bne.n	8001348 <HAL_UART_RxCpltCallback+0x84>
        {
            rx_buffer[rx_index] = '\0';
 80012de:	4b2a      	ldr	r3, [pc, #168]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	461a      	mov	r2, r3
 80012e4:	4b29      	ldr	r3, [pc, #164]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 80012e6:	2100      	movs	r1, #0
 80012e8:	5499      	strb	r1, [r3, r2]
            rx_index = 0;
 80012ea:	4b27      	ldr	r3, [pc, #156]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	701a      	strb	r2, [r3, #0]

            if (strcmp(rx_buffer, "#?#") == 0)
 80012f0:	4927      	ldr	r1, [pc, #156]	@ (8001390 <HAL_UART_RxCpltCallback+0xcc>)
 80012f2:	4826      	ldr	r0, [pc, #152]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 80012f4:	f7fe ff90 	bl	8000218 <strcmp>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d106      	bne.n	800130c <HAL_UART_RxCpltCallback+0x48>
            {
                // SYNC zahtjev saljemo sa uartom u python skriptu
            	//preko uarta5 šaljemo znak !, koji sadrži samo jedan bajt i timeout je 100ms
                HAL_UART_Transmit(&huart4, (uint8_t*)"!", 1, 100);
 80012fe:	2364      	movs	r3, #100	@ 0x64
 8001300:	2201      	movs	r2, #1
 8001302:	4924      	ldr	r1, [pc, #144]	@ (8001394 <HAL_UART_RxCpltCallback+0xd0>)
 8001304:	4824      	ldr	r0, [pc, #144]	@ (8001398 <HAL_UART_RxCpltCallback+0xd4>)
 8001306:	f003 fded 	bl	8004ee4 <HAL_UART_Transmit>
 800130a:	e02f      	b.n	800136c <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#A#") == 0)
 800130c:	4923      	ldr	r1, [pc, #140]	@ (800139c <HAL_UART_RxCpltCallback+0xd8>)
 800130e:	481f      	ldr	r0, [pc, #124]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 8001310:	f7fe ff82 	bl	8000218 <strcmp>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d107      	bne.n	800132a <HAL_UART_RxCpltCallback+0x66>
            {
            	//strcmp(a,b) - usporedjuje dva stringa i ako su jednaki vraca nulu
                // START STREAM
            	HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 800131a:	2201      	movs	r2, #1
 800131c:	4919      	ldr	r1, [pc, #100]	@ (8001384 <HAL_UART_RxCpltCallback+0xc0>)
 800131e:	481e      	ldr	r0, [pc, #120]	@ (8001398 <HAL_UART_RxCpltCallback+0xd4>)
 8001320:	f003 fe6e 	bl	8005000 <HAL_UART_Receive_IT>
            	start_stream();
 8001324:	f000 f870 	bl	8001408 <start_stream>
 8001328:	e020      	b.n	800136c <HAL_UART_RxCpltCallback+0xa8>
            }
            else if (strcmp(rx_buffer, "#S#") == 0)
 800132a:	491d      	ldr	r1, [pc, #116]	@ (80013a0 <HAL_UART_RxCpltCallback+0xdc>)
 800132c:	4817      	ldr	r0, [pc, #92]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 800132e:	f7fe ff73 	bl	8000218 <strcmp>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d102      	bne.n	800133e <HAL_UART_RxCpltCallback+0x7a>
            {
                // STOP STREAM
                stop_streaming();
 8001338:	f000 f852 	bl	80013e0 <stop_streaming>
 800133c:	e016      	b.n	800136c <HAL_UART_RxCpltCallback+0xa8>
            }
            else if(strcmp(rx_buffer, "#D#") == 0)
 800133e:	4919      	ldr	r1, [pc, #100]	@ (80013a4 <HAL_UART_RxCpltCallback+0xe0>)
 8001340:	4812      	ldr	r0, [pc, #72]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 8001342:	f7fe ff69 	bl	8000218 <strcmp>
 8001346:	e011      	b.n	800136c <HAL_UART_RxCpltCallback+0xa8>

            }
        }
        else
        {
            rx_buffer[rx_index++] = rx_byte;
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	1c5a      	adds	r2, r3, #1
 800134e:	b2d1      	uxtb	r1, r2
 8001350:	4a0d      	ldr	r2, [pc, #52]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 8001352:	7011      	strb	r1, [r2, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4b0b      	ldr	r3, [pc, #44]	@ (8001384 <HAL_UART_RxCpltCallback+0xc0>)
 8001358:	7819      	ldrb	r1, [r3, #0]
 800135a:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <HAL_UART_RxCpltCallback+0xc8>)
 800135c:	5499      	strb	r1, [r3, r2]
            if (rx_index >= sizeof(rx_buffer))
 800135e:	4b0a      	ldr	r3, [pc, #40]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b1f      	cmp	r3, #31
 8001364:	d902      	bls.n	800136c <HAL_UART_RxCpltCallback+0xa8>
                rx_index = 0;
 8001366:	4b08      	ldr	r3, [pc, #32]	@ (8001388 <HAL_UART_RxCpltCallback+0xc4>)
 8001368:	2200      	movs	r2, #0
 800136a:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart4, &rx_byte, 1);
 800136c:	2201      	movs	r2, #1
 800136e:	4905      	ldr	r1, [pc, #20]	@ (8001384 <HAL_UART_RxCpltCallback+0xc0>)
 8001370:	4809      	ldr	r0, [pc, #36]	@ (8001398 <HAL_UART_RxCpltCallback+0xd4>)
 8001372:	f003 fe45 	bl	8005000 <HAL_UART_Receive_IT>

    }
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40004c00 	.word	0x40004c00
 8001384:	200006a8 	.word	0x200006a8
 8001388:	200006cc 	.word	0x200006cc
 800138c:	200006ac 	.word	0x200006ac
 8001390:	08007268 	.word	0x08007268
 8001394:	0800726c 	.word	0x0800726c
 8001398:	20000554 	.word	0x20000554
 800139c:	08007270 	.word	0x08007270
 80013a0:	08007274 	.word	0x08007274
 80013a4:	08007278 	.word	0x08007278

080013a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013b8:	d107      	bne.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x22>

		if (streaming)
 80013ba:	4b07      	ldr	r3, [pc, #28]	@ (80013d8 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d002      	beq.n	80013ca <HAL_TIM_PeriodElapsedCallback+0x22>
			   {
			      transfer_complete = 0; //znaci da mozemo po sljedeci podatak sa SPI
 80013c4:	4b05      	ldr	r3, [pc, #20]	@ (80013dc <HAL_TIM_PeriodElapsedCallback+0x34>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
			   }

	}


}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	200006cd 	.word	0x200006cd
 80013dc:	20000010 	.word	0x20000010

080013e0 <stop_streaming>:


void stop_streaming(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
	transfer_complete = 0;
 80013e4:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <stop_streaming+0x1c>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
    streaming = 0;
 80013ea:	4b05      	ldr	r3, [pc, #20]	@ (8001400 <stop_streaming+0x20>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	701a      	strb	r2, [r3, #0]
    HAL_UART_AbortTransmit(&huart4);
 80013f0:	4804      	ldr	r0, [pc, #16]	@ (8001404 <stop_streaming+0x24>)
 80013f2:	f003 fe51 	bl	8005098 <HAL_UART_AbortTransmit>
}
 80013f6:	bf00      	nop
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000010 	.word	0x20000010
 8001400:	200006cd 	.word	0x200006cd
 8001404:	20000554 	.word	0x20000554

08001408 <start_stream>:


void start_stream(void){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	if (!streaming)
 800140c:	4b07      	ldr	r3, [pc, #28]	@ (800142c <start_stream+0x24>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	b2db      	uxtb	r3, r3
 8001412:	2b00      	cmp	r3, #0
 8001414:	d105      	bne.n	8001422 <start_stream+0x1a>
	  {
	    streaming = 1;
 8001416:	4b05      	ldr	r3, [pc, #20]	@ (800142c <start_stream+0x24>)
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
	    transfer_complete = 1;
 800141c:	4b04      	ldr	r3, [pc, #16]	@ (8001430 <start_stream+0x28>)
 800141e:	2201      	movs	r2, #1
 8001420:	701a      	strb	r2, [r3, #0]
	  }
}
 8001422:	bf00      	nop
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	200006cd 	.word	0x200006cd
 8001430:	20000010 	.word	0x20000010

08001434 <generate_ecg_sample>:



int generate_ecg_sample(void)
	{
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
    if(mock_index == 37500){
 800143a:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <generate_ecg_sample+0x64>)
 800143c:	881b      	ldrh	r3, [r3, #0]
 800143e:	b29b      	uxth	r3, r3
 8001440:	f249 227c 	movw	r2, #37500	@ 0x927c
 8001444:	4293      	cmp	r3, r2
 8001446:	d102      	bne.n	800144e <generate_ecg_sample+0x1a>
    	mock_index = 0;
 8001448:	4b13      	ldr	r3, [pc, #76]	@ (8001498 <generate_ecg_sample+0x64>)
 800144a:	2200      	movs	r2, #0
 800144c:	801a      	strh	r2, [r3, #0]
    }
    if(ecg_mock_data[mock_index] == 0){
 800144e:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <generate_ecg_sample+0x64>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	b29b      	uxth	r3, r3
 8001454:	461a      	mov	r2, r3
 8001456:	4b11      	ldr	r3, [pc, #68]	@ (800149c <generate_ecg_sample+0x68>)
 8001458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d107      	bne.n	8001470 <generate_ecg_sample+0x3c>
    	int data = ecg_mock_data[mock_index];
 8001460:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <generate_ecg_sample+0x64>)
 8001462:	881b      	ldrh	r3, [r3, #0]
 8001464:	b29b      	uxth	r3, r3
 8001466:	461a      	mov	r2, r3
 8001468:	4b0c      	ldr	r3, [pc, #48]	@ (800149c <generate_ecg_sample+0x68>)
 800146a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800146e:	607b      	str	r3, [r7, #4]
    }
    mock_index += 1;
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <generate_ecg_sample+0x64>)
 8001472:	881b      	ldrh	r3, [r3, #0]
 8001474:	b29b      	uxth	r3, r3
 8001476:	3301      	adds	r3, #1
 8001478:	b29a      	uxth	r2, r3
 800147a:	4b07      	ldr	r3, [pc, #28]	@ (8001498 <generate_ecg_sample+0x64>)
 800147c:	801a      	strh	r2, [r3, #0]
    return ecg_mock_data[mock_index];
 800147e:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <generate_ecg_sample+0x64>)
 8001480:	881b      	ldrh	r3, [r3, #0]
 8001482:	b29b      	uxth	r3, r3
 8001484:	461a      	mov	r2, r3
 8001486:	4b05      	ldr	r3, [pc, #20]	@ (800149c <generate_ecg_sample+0x68>)
 8001488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]

	}
 800148c:	4618      	mov	r0, r3
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	200006ce 	.word	0x200006ce
 800149c:	0800727c 	.word	0x0800727c

080014a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014a4:	b672      	cpsid	i
}
 80014a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <Error_Handler+0x8>

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b2:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <HAL_MspInit+0x44>)
 80014b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014b6:	4a0e      	ldr	r2, [pc, #56]	@ (80014f0 <HAL_MspInit+0x44>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6613      	str	r3, [r2, #96]	@ 0x60
 80014be:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <HAL_MspInit+0x44>)
 80014c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	607b      	str	r3, [r7, #4]
 80014c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <HAL_MspInit+0x44>)
 80014cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ce:	4a08      	ldr	r2, [pc, #32]	@ (80014f0 <HAL_MspInit+0x44>)
 80014d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_MspInit+0x44>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80014e2:	f001 f8d5 	bl	8002690 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000

080014f4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08a      	sub	sp, #40	@ 0x28
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a45      	ldr	r2, [pc, #276]	@ (8001628 <HAL_SPI_MspInit+0x134>)
 8001512:	4293      	cmp	r3, r2
 8001514:	f040 8083 	bne.w	800161e <HAL_SPI_MspInit+0x12a>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001518:	4b44      	ldr	r3, [pc, #272]	@ (800162c <HAL_SPI_MspInit+0x138>)
 800151a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800151c:	4a43      	ldr	r2, [pc, #268]	@ (800162c <HAL_SPI_MspInit+0x138>)
 800151e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001522:	6593      	str	r3, [r2, #88]	@ 0x58
 8001524:	4b41      	ldr	r3, [pc, #260]	@ (800162c <HAL_SPI_MspInit+0x138>)
 8001526:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001530:	4b3e      	ldr	r3, [pc, #248]	@ (800162c <HAL_SPI_MspInit+0x138>)
 8001532:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001534:	4a3d      	ldr	r2, [pc, #244]	@ (800162c <HAL_SPI_MspInit+0x138>)
 8001536:	f043 0302 	orr.w	r3, r3, #2
 800153a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800153c:	4b3b      	ldr	r3, [pc, #236]	@ (800162c <HAL_SPI_MspInit+0x138>)
 800153e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	60fb      	str	r3, [r7, #12]
 8001546:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001548:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800154c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154e:	2302      	movs	r3, #2
 8001550:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800155a:	2305      	movs	r3, #5
 800155c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155e:	f107 0314 	add.w	r3, r7, #20
 8001562:	4619      	mov	r1, r3
 8001564:	4832      	ldr	r0, [pc, #200]	@ (8001630 <HAL_SPI_MspInit+0x13c>)
 8001566:	f000 fe31 	bl	80021cc <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel3;
 800156a:	4b32      	ldr	r3, [pc, #200]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 800156c:	4a32      	ldr	r2, [pc, #200]	@ (8001638 <HAL_SPI_MspInit+0x144>)
 800156e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8001570:	4b30      	ldr	r3, [pc, #192]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 8001572:	220c      	movs	r2, #12
 8001574:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001576:	4b2f      	ldr	r3, [pc, #188]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800157c:	4b2d      	ldr	r3, [pc, #180]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 800157e:	2200      	movs	r2, #0
 8001580:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001582:	4b2c      	ldr	r3, [pc, #176]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 8001584:	2280      	movs	r2, #128	@ 0x80
 8001586:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001588:	4b2a      	ldr	r3, [pc, #168]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 800158a:	2200      	movs	r2, #0
 800158c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800158e:	4b29      	ldr	r3, [pc, #164]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001594:	4b27      	ldr	r3, [pc, #156]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 8001596:	2200      	movs	r2, #0
 8001598:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800159a:	4b26      	ldr	r3, [pc, #152]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 800159c:	2200      	movs	r2, #0
 800159e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80015a0:	4824      	ldr	r0, [pc, #144]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 80015a2:	f000 fb8d 	bl	8001cc0 <HAL_DMA_Init>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 80015ac:	f7ff ff78 	bl	80014a0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a20      	ldr	r2, [pc, #128]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 80015b4:	659a      	str	r2, [r3, #88]	@ 0x58
 80015b6:	4a1f      	ldr	r2, [pc, #124]	@ (8001634 <HAL_SPI_MspInit+0x140>)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel4;
 80015bc:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015be:	4a20      	ldr	r2, [pc, #128]	@ (8001640 <HAL_SPI_MspInit+0x14c>)
 80015c0:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80015c2:	4b1e      	ldr	r3, [pc, #120]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015c4:	220d      	movs	r2, #13
 80015c6:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015c8:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015ca:	2210      	movs	r2, #16
 80015cc:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ce:	4b1b      	ldr	r3, [pc, #108]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015d4:	4b19      	ldr	r3, [pc, #100]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015d6:	2280      	movs	r2, #128	@ 0x80
 80015d8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015da:	4b18      	ldr	r3, [pc, #96]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015dc:	2200      	movs	r2, #0
 80015de:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015e0:	4b16      	ldr	r3, [pc, #88]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015ec:	4b13      	ldr	r3, [pc, #76]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80015f2:	4812      	ldr	r0, [pc, #72]	@ (800163c <HAL_SPI_MspInit+0x148>)
 80015f4:	f000 fb64 	bl	8001cc0 <HAL_DMA_Init>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80015fe:	f7ff ff4f 	bl	80014a0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4a0d      	ldr	r2, [pc, #52]	@ (800163c <HAL_SPI_MspInit+0x148>)
 8001606:	655a      	str	r2, [r3, #84]	@ 0x54
 8001608:	4a0c      	ldr	r2, [pc, #48]	@ (800163c <HAL_SPI_MspInit+0x148>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800160e:	2200      	movs	r2, #0
 8001610:	2100      	movs	r1, #0
 8001612:	2024      	movs	r0, #36	@ 0x24
 8001614:	f000 fb1f 	bl	8001c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001618:	2024      	movs	r0, #36	@ 0x24
 800161a:	f000 fb36 	bl	8001c8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	@ 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40003800 	.word	0x40003800
 800162c:	40021000 	.word	0x40021000
 8001630:	48000400 	.word	0x48000400
 8001634:	20000448 	.word	0x20000448
 8001638:	40020030 	.word	0x40020030
 800163c:	200004a8 	.word	0x200004a8
 8001640:	40020044 	.word	0x40020044

08001644 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b084      	sub	sp, #16
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001654:	d113      	bne.n	800167e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <HAL_TIM_Base_MspInit+0x44>)
 8001658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165a:	4a0b      	ldr	r2, [pc, #44]	@ (8001688 <HAL_TIM_Base_MspInit+0x44>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6593      	str	r3, [r2, #88]	@ 0x58
 8001662:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <HAL_TIM_Base_MspInit+0x44>)
 8001664:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2100      	movs	r1, #0
 8001672:	201c      	movs	r0, #28
 8001674:	f000 faef 	bl	8001c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001678:	201c      	movs	r0, #28
 800167a:	f000 fb06 	bl	8001c8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800167e:	bf00      	nop
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000

0800168c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b09e      	sub	sp, #120	@ 0x78
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001694:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
 800169c:	605a      	str	r2, [r3, #4]
 800169e:	609a      	str	r2, [r3, #8]
 80016a0:	60da      	str	r2, [r3, #12]
 80016a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	2254      	movs	r2, #84	@ 0x54
 80016aa:	2100      	movs	r1, #0
 80016ac:	4618      	mov	r0, r3
 80016ae:	f005 fda3 	bl	80071f8 <memset>
  if(huart->Instance==UART4)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a4d      	ldr	r2, [pc, #308]	@ (80017ec <HAL_UART_MspInit+0x160>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	f040 8092 	bne.w	80017e2 <HAL_UART_MspInit+0x156>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80016be:	2308      	movs	r3, #8
 80016c0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80016c2:	2300      	movs	r3, #0
 80016c4:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	4618      	mov	r0, r3
 80016cc:	f001 fd1e 	bl	800310c <HAL_RCCEx_PeriphCLKConfig>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80016d6:	f7ff fee3 	bl	80014a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80016da:	4b45      	ldr	r3, [pc, #276]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 80016dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016de:	4a44      	ldr	r2, [pc, #272]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 80016e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80016e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80016e6:	4b42      	ldr	r3, [pc, #264]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f2:	4b3f      	ldr	r3, [pc, #252]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 80016f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016f6:	4a3e      	ldr	r2, [pc, #248]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016fe:	4b3c      	ldr	r3, [pc, #240]	@ (80017f0 <HAL_UART_MspInit+0x164>)
 8001700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800170a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800170e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001710:	2302      	movs	r3, #2
 8001712:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001714:	2300      	movs	r3, #0
 8001716:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001718:	2300      	movs	r3, #0
 800171a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800171c:	2305      	movs	r3, #5
 800171e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001720:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001724:	4619      	mov	r1, r3
 8001726:	4833      	ldr	r0, [pc, #204]	@ (80017f4 <HAL_UART_MspInit+0x168>)
 8001728:	f000 fd50 	bl	80021cc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel1;
 800172c:	4b32      	ldr	r3, [pc, #200]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 800172e:	4a33      	ldr	r2, [pc, #204]	@ (80017fc <HAL_UART_MspInit+0x170>)
 8001730:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8001732:	4b31      	ldr	r3, [pc, #196]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001734:	221e      	movs	r2, #30
 8001736:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001738:	4b2f      	ldr	r3, [pc, #188]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800173e:	4b2e      	ldr	r3, [pc, #184]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001740:	2200      	movs	r2, #0
 8001742:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001744:	4b2c      	ldr	r3, [pc, #176]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001746:	2280      	movs	r2, #128	@ 0x80
 8001748:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800174a:	4b2b      	ldr	r3, [pc, #172]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 800174c:	2200      	movs	r2, #0
 800174e:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001750:	4b29      	ldr	r3, [pc, #164]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001752:	2200      	movs	r2, #0
 8001754:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8001756:	4b28      	ldr	r3, [pc, #160]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001758:	2200      	movs	r2, #0
 800175a:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800175c:	4b26      	ldr	r3, [pc, #152]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 800175e:	2200      	movs	r2, #0
 8001760:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001762:	4825      	ldr	r0, [pc, #148]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001764:	f000 faac 	bl	8001cc0 <HAL_DMA_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 800176e:	f7ff fe97 	bl	80014a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4a20      	ldr	r2, [pc, #128]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 8001776:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800177a:	4a1f      	ldr	r2, [pc, #124]	@ (80017f8 <HAL_UART_MspInit+0x16c>)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel2;
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <HAL_UART_MspInit+0x174>)
 8001782:	4a20      	ldr	r2, [pc, #128]	@ (8001804 <HAL_UART_MspInit+0x178>)
 8001784:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8001786:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <HAL_UART_MspInit+0x174>)
 8001788:	221f      	movs	r2, #31
 800178a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800178c:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <HAL_UART_MspInit+0x174>)
 800178e:	2210      	movs	r2, #16
 8001790:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001792:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <HAL_UART_MspInit+0x174>)
 8001794:	2200      	movs	r2, #0
 8001796:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001798:	4b19      	ldr	r3, [pc, #100]	@ (8001800 <HAL_UART_MspInit+0x174>)
 800179a:	2280      	movs	r2, #128	@ 0x80
 800179c:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017a4:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80017aa:	4b15      	ldr	r3, [pc, #84]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 80017b0:	4b13      	ldr	r3, [pc, #76]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80017b6:	4812      	ldr	r0, [pc, #72]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017b8:	f000 fa82 	bl	8001cc0 <HAL_DMA_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80017c2:	f7ff fe6d 	bl	80014a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017ca:	67da      	str	r2, [r3, #124]	@ 0x7c
 80017cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001800 <HAL_UART_MspInit+0x174>)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80017d2:	2200      	movs	r2, #0
 80017d4:	2100      	movs	r1, #0
 80017d6:	2034      	movs	r0, #52	@ 0x34
 80017d8:	f000 fa3d 	bl	8001c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80017dc:	2034      	movs	r0, #52	@ 0x34
 80017de:	f000 fa54 	bl	8001c8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 80017e2:	bf00      	nop
 80017e4:	3778      	adds	r7, #120	@ 0x78
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	40004c00 	.word	0x40004c00
 80017f0:	40021000 	.word	0x40021000
 80017f4:	48000800 	.word	0x48000800
 80017f8:	200005e8 	.word	0x200005e8
 80017fc:	40020008 	.word	0x40020008
 8001800:	20000648 	.word	0x20000648
 8001804:	4002001c 	.word	0x4002001c

08001808 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <NMI_Handler+0x4>

08001810 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <HardFault_Handler+0x4>

08001818 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <MemManage_Handler+0x4>

08001820 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001824:	bf00      	nop
 8001826:	e7fd      	b.n	8001824 <BusFault_Handler+0x4>

08001828 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800182c:	bf00      	nop
 800182e:	e7fd      	b.n	800182c <UsageFault_Handler+0x4>

08001830 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800183e:	b480      	push	{r7}
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800185e:	f000 f8df 	bl	8001a20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800186c:	4802      	ldr	r0, [pc, #8]	@ (8001878 <DMA1_Channel1_IRQHandler+0x10>)
 800186e:	f000 fb8f 	bl	8001f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200005e8 	.word	0x200005e8

0800187c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001880:	4802      	ldr	r0, [pc, #8]	@ (800188c <DMA1_Channel2_IRQHandler+0x10>)
 8001882:	f000 fb85 	bl	8001f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000648 	.word	0x20000648

08001890 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001894:	4802      	ldr	r0, [pc, #8]	@ (80018a0 <DMA1_Channel3_IRQHandler+0x10>)
 8001896:	f000 fb7b 	bl	8001f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	20000448 	.word	0x20000448

080018a4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80018a8:	4802      	ldr	r0, [pc, #8]	@ (80018b4 <DMA1_Channel4_IRQHandler+0x10>)
 80018aa:	f000 fb71 	bl	8001f90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	200004a8 	.word	0x200004a8

080018b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018bc:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <TIM2_IRQHandler+0x10>)
 80018be:	f002 fe07 	bl	80044d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	20000508 	.word	0x20000508

080018cc <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80018d0:	4802      	ldr	r0, [pc, #8]	@ (80018dc <SPI2_IRQHandler+0x10>)
 80018d2:	f002 faa9 	bl	8003e28 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200003e4 	.word	0x200003e4

080018e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80018e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80018e8:	f000 fe0a 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80018ec:	bf00      	nop
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80018f4:	4802      	ldr	r0, [pc, #8]	@ (8001900 <UART4_IRQHandler+0x10>)
 80018f6:	f003 fc5f 	bl	80051b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000554 	.word	0x20000554

08001904 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001908:	4b06      	ldr	r3, [pc, #24]	@ (8001924 <SystemInit+0x20>)
 800190a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800190e:	4a05      	ldr	r2, [pc, #20]	@ (8001924 <SystemInit+0x20>)
 8001910:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001914:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001918:	bf00      	nop
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
 8001922:	bf00      	nop
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001928:	480d      	ldr	r0, [pc, #52]	@ (8001960 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800192a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800192c:	f7ff ffea 	bl	8001904 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001930:	480c      	ldr	r0, [pc, #48]	@ (8001964 <LoopForever+0x6>)
  ldr r1, =_edata
 8001932:	490d      	ldr	r1, [pc, #52]	@ (8001968 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001934:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <LoopForever+0xe>)
  movs r3, #0
 8001936:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001938:	e002      	b.n	8001940 <LoopCopyDataInit>

0800193a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800193a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800193c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800193e:	3304      	adds	r3, #4

08001940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001944:	d3f9      	bcc.n	800193a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001946:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001948:	4c0a      	ldr	r4, [pc, #40]	@ (8001974 <LoopForever+0x16>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800194c:	e001      	b.n	8001952 <LoopFillZerobss>

0800194e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800194e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001950:	3204      	adds	r2, #4

08001952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001954:	d3fb      	bcc.n	800194e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001956:	f005 fc57 	bl	8007208 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800195a:	f7ff fa51 	bl	8000e00 <main>

0800195e <LoopForever>:

LoopForever:
    b LoopForever
 800195e:	e7fe      	b.n	800195e <LoopForever>
  ldr   r0, =_estack
 8001960:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001964:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001968:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 800196c:	080342d0 	.word	0x080342d0
  ldr r2, =_sbss
 8001970:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001974:	200006e8 	.word	0x200006e8

08001978 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001978:	e7fe      	b.n	8001978 <ADC1_2_IRQHandler>

0800197a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b082      	sub	sp, #8
 800197e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001984:	2003      	movs	r0, #3
 8001986:	f000 f95b 	bl	8001c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800198a:	2000      	movs	r0, #0
 800198c:	f000 f80e 	bl	80019ac <HAL_InitTick>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	e001      	b.n	80019a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800199c:	f7ff fd86 	bl	80014ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80019a0:	79fb      	ldrb	r3, [r7, #7]

}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
	...

080019ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80019b4:	2300      	movs	r3, #0
 80019b6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <HAL_InitTick+0x68>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d022      	beq.n	8001a06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80019c0:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <HAL_InitTick+0x6c>)
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	4b13      	ldr	r3, [pc, #76]	@ (8001a14 <HAL_InitTick+0x68>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80019cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80019d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	f000 f966 	bl	8001ca6 <HAL_SYSTICK_Config>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d10f      	bne.n	8001a00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b0f      	cmp	r3, #15
 80019e4:	d809      	bhi.n	80019fa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019e6:	2200      	movs	r2, #0
 80019e8:	6879      	ldr	r1, [r7, #4]
 80019ea:	f04f 30ff 	mov.w	r0, #4294967295
 80019ee:	f000 f932 	bl	8001c56 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80019f2:	4a0a      	ldr	r2, [pc, #40]	@ (8001a1c <HAL_InitTick+0x70>)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6013      	str	r3, [r2, #0]
 80019f8:	e007      	b.n	8001a0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	73fb      	strb	r3, [r7, #15]
 80019fe:	e004      	b.n	8001a0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	73fb      	strb	r3, [r7, #15]
 8001a04:	e001      	b.n	8001a0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	2000001c 	.word	0x2000001c
 8001a18:	20000014 	.word	0x20000014
 8001a1c:	20000018 	.word	0x20000018

08001a20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a24:	4b05      	ldr	r3, [pc, #20]	@ (8001a3c <HAL_IncTick+0x1c>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4b05      	ldr	r3, [pc, #20]	@ (8001a40 <HAL_IncTick+0x20>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	4a03      	ldr	r2, [pc, #12]	@ (8001a3c <HAL_IncTick+0x1c>)
 8001a30:	6013      	str	r3, [r2, #0]
}
 8001a32:	bf00      	nop
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	200006e4 	.word	0x200006e4
 8001a40:	2000001c 	.word	0x2000001c

08001a44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  return uwTick;
 8001a48:	4b03      	ldr	r3, [pc, #12]	@ (8001a58 <HAL_GetTick+0x14>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	200006e4 	.word	0x200006e4

08001a5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a64:	f7ff ffee 	bl	8001a44 <HAL_GetTick>
 8001a68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a74:	d004      	beq.n	8001a80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a76:	4b09      	ldr	r3, [pc, #36]	@ (8001a9c <HAL_Delay+0x40>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a80:	bf00      	nop
 8001a82:	f7ff ffdf 	bl	8001a44 <HAL_GetTick>
 8001a86:	4602      	mov	r2, r0
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	429a      	cmp	r2, r3
 8001a90:	d8f7      	bhi.n	8001a82 <HAL_Delay+0x26>
  {
  }
}
 8001a92:	bf00      	nop
 8001a94:	bf00      	nop
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	2000001c 	.word	0x2000001c

08001aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ab6:	68ba      	ldr	r2, [r7, #8]
 8001ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001abc:	4013      	ands	r3, r2
 8001abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad2:	4a04      	ldr	r2, [pc, #16]	@ (8001ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	60d3      	str	r3, [r2, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr
 8001ae4:	e000ed00 	.word	0xe000ed00

08001ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aec:	4b04      	ldr	r3, [pc, #16]	@ (8001b00 <__NVIC_GetPriorityGrouping+0x18>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	0a1b      	lsrs	r3, r3, #8
 8001af2:	f003 0307 	and.w	r3, r3, #7
}
 8001af6:	4618      	mov	r0, r3
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	db0b      	blt.n	8001b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b16:	79fb      	ldrb	r3, [r7, #7]
 8001b18:	f003 021f 	and.w	r2, r3, #31
 8001b1c:	4907      	ldr	r1, [pc, #28]	@ (8001b3c <__NVIC_EnableIRQ+0x38>)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	095b      	lsrs	r3, r3, #5
 8001b24:	2001      	movs	r0, #1
 8001b26:	fa00 f202 	lsl.w	r2, r0, r2
 8001b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b2e:	bf00      	nop
 8001b30:	370c      	adds	r7, #12
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000e100 	.word	0xe000e100

08001b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	6039      	str	r1, [r7, #0]
 8001b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	db0a      	blt.n	8001b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	b2da      	uxtb	r2, r3
 8001b58:	490c      	ldr	r1, [pc, #48]	@ (8001b8c <__NVIC_SetPriority+0x4c>)
 8001b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5e:	0112      	lsls	r2, r2, #4
 8001b60:	b2d2      	uxtb	r2, r2
 8001b62:	440b      	add	r3, r1
 8001b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b68:	e00a      	b.n	8001b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	b2da      	uxtb	r2, r3
 8001b6e:	4908      	ldr	r1, [pc, #32]	@ (8001b90 <__NVIC_SetPriority+0x50>)
 8001b70:	79fb      	ldrb	r3, [r7, #7]
 8001b72:	f003 030f 	and.w	r3, r3, #15
 8001b76:	3b04      	subs	r3, #4
 8001b78:	0112      	lsls	r2, r2, #4
 8001b7a:	b2d2      	uxtb	r2, r2
 8001b7c:	440b      	add	r3, r1
 8001b7e:	761a      	strb	r2, [r3, #24]
}
 8001b80:	bf00      	nop
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000e100 	.word	0xe000e100
 8001b90:	e000ed00 	.word	0xe000ed00

08001b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b089      	sub	sp, #36	@ 0x24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	f1c3 0307 	rsb	r3, r3, #7
 8001bae:	2b04      	cmp	r3, #4
 8001bb0:	bf28      	it	cs
 8001bb2:	2304      	movcs	r3, #4
 8001bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	3304      	adds	r3, #4
 8001bba:	2b06      	cmp	r3, #6
 8001bbc:	d902      	bls.n	8001bc4 <NVIC_EncodePriority+0x30>
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	3b03      	subs	r3, #3
 8001bc2:	e000      	b.n	8001bc6 <NVIC_EncodePriority+0x32>
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd2:	43da      	mvns	r2, r3
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	401a      	ands	r2, r3
 8001bd8:	697b      	ldr	r3, [r7, #20]
 8001bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	fa01 f303 	lsl.w	r3, r1, r3
 8001be6:	43d9      	mvns	r1, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bec:	4313      	orrs	r3, r2
         );
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3724      	adds	r7, #36	@ 0x24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr
	...

08001bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c0c:	d301      	bcc.n	8001c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00f      	b.n	8001c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c12:	4a0a      	ldr	r2, [pc, #40]	@ (8001c3c <SysTick_Config+0x40>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1a:	210f      	movs	r1, #15
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f7ff ff8e 	bl	8001b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c24:	4b05      	ldr	r3, [pc, #20]	@ (8001c3c <SysTick_Config+0x40>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2a:	4b04      	ldr	r3, [pc, #16]	@ (8001c3c <SysTick_Config+0x40>)
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	e000e010 	.word	0xe000e010

08001c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff29 	bl	8001aa0 <__NVIC_SetPriorityGrouping>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
 8001c62:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001c64:	f7ff ff40 	bl	8001ae8 <__NVIC_GetPriorityGrouping>
 8001c68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	68b9      	ldr	r1, [r7, #8]
 8001c6e:	6978      	ldr	r0, [r7, #20]
 8001c70:	f7ff ff90 	bl	8001b94 <NVIC_EncodePriority>
 8001c74:	4602      	mov	r2, r0
 8001c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff ff5f 	bl	8001b40 <__NVIC_SetPriority>
}
 8001c82:	bf00      	nop
 8001c84:	3718      	adds	r7, #24
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b082      	sub	sp, #8
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	4603      	mov	r3, r0
 8001c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff ff33 	bl	8001b04 <__NVIC_EnableIRQ>
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b082      	sub	sp, #8
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7ff ffa4 	bl	8001bfc <SysTick_Config>
 8001cb4:	4603      	mov	r3, r0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
	...

08001cc0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e08d      	b.n	8001dee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_DMA_Init+0x138>)
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d80f      	bhi.n	8001cfe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b45      	ldr	r3, [pc, #276]	@ (8001dfc <HAL_DMA_Init+0x13c>)
 8001ce6:	4413      	add	r3, r2
 8001ce8:	4a45      	ldr	r2, [pc, #276]	@ (8001e00 <HAL_DMA_Init+0x140>)
 8001cea:	fba2 2303 	umull	r2, r3, r2, r3
 8001cee:	091b      	lsrs	r3, r3, #4
 8001cf0:	009a      	lsls	r2, r3, #2
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	4a42      	ldr	r2, [pc, #264]	@ (8001e04 <HAL_DMA_Init+0x144>)
 8001cfa:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cfc:	e00e      	b.n	8001d1c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	461a      	mov	r2, r3
 8001d04:	4b40      	ldr	r3, [pc, #256]	@ (8001e08 <HAL_DMA_Init+0x148>)
 8001d06:	4413      	add	r3, r2
 8001d08:	4a3d      	ldr	r2, [pc, #244]	@ (8001e00 <HAL_DMA_Init+0x140>)
 8001d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0e:	091b      	lsrs	r3, r3, #4
 8001d10:	009a      	lsls	r2, r3, #2
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4a3c      	ldr	r2, [pc, #240]	@ (8001e0c <HAL_DMA_Init+0x14c>)
 8001d1a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2202      	movs	r2, #2
 8001d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001d32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	699b      	ldr	r3, [r3, #24]
 8001d52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	68fa      	ldr	r2, [r7, #12]
 8001d6c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f000 f9ca 	bl	8002108 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001d7c:	d102      	bne.n	8001d84 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2200      	movs	r2, #0
 8001d82:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	685a      	ldr	r2, [r3, #4]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d94:	687a      	ldr	r2, [r7, #4]
 8001d96:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001d98:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d010      	beq.n	8001dc4 <HAL_DMA_Init+0x104>
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	d80c      	bhi.n	8001dc4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f9ea 	bl	8002184 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	e008      	b.n	8001dd6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2200      	movs	r2, #0
 8001dce:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2201      	movs	r2, #1
 8001de0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	3710      	adds	r7, #16
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40020407 	.word	0x40020407
 8001dfc:	bffdfff8 	.word	0xbffdfff8
 8001e00:	cccccccd 	.word	0xcccccccd
 8001e04:	40020000 	.word	0x40020000
 8001e08:	bffdfbf8 	.word	0xbffdfbf8
 8001e0c:	40020400 	.word	0x40020400

08001e10 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	2b02      	cmp	r3, #2
 8001e26:	d005      	beq.n	8001e34 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2204      	movs	r2, #4
 8001e2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	73fb      	strb	r3, [r7, #15]
 8001e32:	e037      	b.n	8001ea4 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f022 020e 	bic.w	r2, r2, #14
 8001e42:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e4e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e52:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	f022 0201 	bic.w	r2, r2, #1
 8001e62:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e68:	f003 021f 	and.w	r2, r3, #31
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e70:	2101      	movs	r1, #1
 8001e72:	fa01 f202 	lsl.w	r2, r1, r2
 8001e76:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e80:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00c      	beq.n	8001ea4 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001e98:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001ea2:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3714      	adds	r7, #20
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b084      	sub	sp, #16
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d00d      	beq.n	8001ef6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2204      	movs	r2, #4
 8001ede:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	73fb      	strb	r3, [r7, #15]
 8001ef4:	e047      	b.n	8001f86 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f022 020e 	bic.w	r2, r2, #14
 8001f04:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 0201 	bic.w	r2, r2, #1
 8001f14:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f20:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f24:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f2a:	f003 021f 	and.w	r2, r3, #31
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f32:	2101      	movs	r1, #1
 8001f34:	fa01 f202 	lsl.w	r2, r1, r2
 8001f38:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f42:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d00c      	beq.n	8001f66 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f64:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	4798      	blx	r3
    }
  }
  return status;
 8001f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f88:	4618      	mov	r0, r3
 8001f8a:	3710      	adds	r7, #16
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}

08001f90 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fac:	f003 031f 	and.w	r3, r3, #31
 8001fb0:	2204      	movs	r2, #4
 8001fb2:	409a      	lsls	r2, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d026      	beq.n	800200a <HAL_DMA_IRQHandler+0x7a>
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	f003 0304 	and.w	r3, r3, #4
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d021      	beq.n	800200a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f003 0320 	and.w	r3, r3, #32
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d107      	bne.n	8001fe4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0204 	bic.w	r2, r2, #4
 8001fe2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe8:	f003 021f 	and.w	r2, r3, #31
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff0:	2104      	movs	r1, #4
 8001ff2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d071      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002008:	e06c      	b.n	80020e4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	2202      	movs	r2, #2
 8002014:	409a      	lsls	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	4013      	ands	r3, r2
 800201a:	2b00      	cmp	r3, #0
 800201c:	d02e      	beq.n	800207c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d029      	beq.n	800207c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f003 0320 	and.w	r3, r3, #32
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10b      	bne.n	800204e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f022 020a 	bic.w	r2, r2, #10
 8002044:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002052:	f003 021f 	and.w	r2, r3, #31
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205a:	2102      	movs	r1, #2
 800205c:	fa01 f202 	lsl.w	r2, r1, r2
 8002060:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206e:	2b00      	cmp	r3, #0
 8002070:	d038      	beq.n	80020e4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800207a:	e033      	b.n	80020e4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002080:	f003 031f 	and.w	r3, r3, #31
 8002084:	2208      	movs	r2, #8
 8002086:	409a      	lsls	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d02a      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	2b00      	cmp	r3, #0
 8002098:	d025      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f022 020e 	bic.w	r2, r2, #14
 80020a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ae:	f003 021f 	and.w	r2, r3, #31
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	2101      	movs	r1, #1
 80020b8:	fa01 f202 	lsl.w	r2, r1, r2
 80020bc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2201      	movs	r2, #1
 80020c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d004      	beq.n	80020e6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80020e4:	bf00      	nop
 80020e6:	bf00      	nop
}
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	370c      	adds	r7, #12
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002108:	b480      	push	{r7}
 800210a:	b087      	sub	sp, #28
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	461a      	mov	r2, r3
 8002116:	4b16      	ldr	r3, [pc, #88]	@ (8002170 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002118:	429a      	cmp	r2, r3
 800211a:	d802      	bhi.n	8002122 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800211c:	4b15      	ldr	r3, [pc, #84]	@ (8002174 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800211e:	617b      	str	r3, [r7, #20]
 8002120:	e001      	b.n	8002126 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8002122:	4b15      	ldr	r3, [pc, #84]	@ (8002178 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002124:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	b2db      	uxtb	r3, r3
 8002130:	3b08      	subs	r3, #8
 8002132:	4a12      	ldr	r2, [pc, #72]	@ (800217c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002134:	fba2 2303 	umull	r2, r3, r2, r3
 8002138:	091b      	lsrs	r3, r3, #4
 800213a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002140:	089b      	lsrs	r3, r3, #2
 8002142:	009a      	lsls	r2, r3, #2
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	4413      	add	r3, r2
 8002148:	461a      	mov	r2, r3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	4a0b      	ldr	r2, [pc, #44]	@ (8002180 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002152:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f003 031f 	and.w	r3, r3, #31
 800215a:	2201      	movs	r2, #1
 800215c:	409a      	lsls	r2, r3
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002162:	bf00      	nop
 8002164:	371c      	adds	r7, #28
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	40020407 	.word	0x40020407
 8002174:	40020800 	.word	0x40020800
 8002178:	40020820 	.word	0x40020820
 800217c:	cccccccd 	.word	0xcccccccd
 8002180:	40020880 	.word	0x40020880

08002184 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002184:	b480      	push	{r7}
 8002186:	b085      	sub	sp, #20
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	b2db      	uxtb	r3, r3
 8002192:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	4b0b      	ldr	r3, [pc, #44]	@ (80021c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002198:	4413      	add	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	461a      	mov	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	4a08      	ldr	r2, [pc, #32]	@ (80021c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80021a6:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	3b01      	subs	r3, #1
 80021ac:	f003 031f 	and.w	r3, r3, #31
 80021b0:	2201      	movs	r2, #1
 80021b2:	409a      	lsls	r2, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	1000823f 	.word	0x1000823f
 80021c8:	40020940 	.word	0x40020940

080021cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80021d6:	2300      	movs	r3, #0
 80021d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80021da:	e15a      	b.n	8002492 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	2101      	movs	r1, #1
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	fa01 f303 	lsl.w	r3, r1, r3
 80021e8:	4013      	ands	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	f000 814c 	beq.w	800248c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0303 	and.w	r3, r3, #3
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d005      	beq.n	800220c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002208:	2b02      	cmp	r3, #2
 800220a:	d130      	bne.n	800226e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	005b      	lsls	r3, r3, #1
 8002216:	2203      	movs	r2, #3
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	68da      	ldr	r2, [r3, #12]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	fa02 f303 	lsl.w	r3, r2, r3
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	693a      	ldr	r2, [r7, #16]
 800223a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002242:	2201      	movs	r2, #1
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	693a      	ldr	r2, [r7, #16]
 800224e:	4013      	ands	r3, r2
 8002250:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	091b      	lsrs	r3, r3, #4
 8002258:	f003 0201 	and.w	r2, r3, #1
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b03      	cmp	r3, #3
 8002278:	d017      	beq.n	80022aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	2203      	movs	r2, #3
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4013      	ands	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	693a      	ldr	r2, [r7, #16]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	693a      	ldr	r2, [r7, #16]
 80022a8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d123      	bne.n	80022fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	08da      	lsrs	r2, r3, #3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	3208      	adds	r2, #8
 80022be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	220f      	movs	r2, #15
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	691a      	ldr	r2, [r3, #16]
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	f003 0307 	and.w	r3, r3, #7
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	08da      	lsrs	r2, r3, #3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3208      	adds	r2, #8
 80022f8:	6939      	ldr	r1, [r7, #16]
 80022fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	005b      	lsls	r3, r3, #1
 8002308:	2203      	movs	r2, #3
 800230a:	fa02 f303 	lsl.w	r3, r2, r3
 800230e:	43db      	mvns	r3, r3
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	4013      	ands	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f003 0203 	and.w	r2, r3, #3
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	005b      	lsls	r3, r3, #1
 8002322:	fa02 f303 	lsl.w	r3, r2, r3
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	4313      	orrs	r3, r2
 800232a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	693a      	ldr	r2, [r7, #16]
 8002330:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800233a:	2b00      	cmp	r3, #0
 800233c:	f000 80a6 	beq.w	800248c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002340:	4b5b      	ldr	r3, [pc, #364]	@ (80024b0 <HAL_GPIO_Init+0x2e4>)
 8002342:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002344:	4a5a      	ldr	r2, [pc, #360]	@ (80024b0 <HAL_GPIO_Init+0x2e4>)
 8002346:	f043 0301 	orr.w	r3, r3, #1
 800234a:	6613      	str	r3, [r2, #96]	@ 0x60
 800234c:	4b58      	ldr	r3, [pc, #352]	@ (80024b0 <HAL_GPIO_Init+0x2e4>)
 800234e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	60bb      	str	r3, [r7, #8]
 8002356:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002358:	4a56      	ldr	r2, [pc, #344]	@ (80024b4 <HAL_GPIO_Init+0x2e8>)
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	089b      	lsrs	r3, r3, #2
 800235e:	3302      	adds	r3, #2
 8002360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002364:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	009b      	lsls	r3, r3, #2
 800236e:	220f      	movs	r2, #15
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	43db      	mvns	r3, r3
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4013      	ands	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002382:	d01f      	beq.n	80023c4 <HAL_GPIO_Init+0x1f8>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	4a4c      	ldr	r2, [pc, #304]	@ (80024b8 <HAL_GPIO_Init+0x2ec>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d019      	beq.n	80023c0 <HAL_GPIO_Init+0x1f4>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a4b      	ldr	r2, [pc, #300]	@ (80024bc <HAL_GPIO_Init+0x2f0>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d013      	beq.n	80023bc <HAL_GPIO_Init+0x1f0>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a4a      	ldr	r2, [pc, #296]	@ (80024c0 <HAL_GPIO_Init+0x2f4>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d00d      	beq.n	80023b8 <HAL_GPIO_Init+0x1ec>
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	4a49      	ldr	r2, [pc, #292]	@ (80024c4 <HAL_GPIO_Init+0x2f8>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d007      	beq.n	80023b4 <HAL_GPIO_Init+0x1e8>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	4a48      	ldr	r2, [pc, #288]	@ (80024c8 <HAL_GPIO_Init+0x2fc>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d101      	bne.n	80023b0 <HAL_GPIO_Init+0x1e4>
 80023ac:	2305      	movs	r3, #5
 80023ae:	e00a      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023b0:	2306      	movs	r3, #6
 80023b2:	e008      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023b4:	2304      	movs	r3, #4
 80023b6:	e006      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023b8:	2303      	movs	r3, #3
 80023ba:	e004      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023bc:	2302      	movs	r3, #2
 80023be:	e002      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023c0:	2301      	movs	r3, #1
 80023c2:	e000      	b.n	80023c6 <HAL_GPIO_Init+0x1fa>
 80023c4:	2300      	movs	r3, #0
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	f002 0203 	and.w	r2, r2, #3
 80023cc:	0092      	lsls	r2, r2, #2
 80023ce:	4093      	lsls	r3, r2
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	4313      	orrs	r3, r2
 80023d4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023d6:	4937      	ldr	r1, [pc, #220]	@ (80024b4 <HAL_GPIO_Init+0x2e8>)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	089b      	lsrs	r3, r3, #2
 80023dc:	3302      	adds	r3, #2
 80023de:	693a      	ldr	r2, [r7, #16]
 80023e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e4:	4b39      	ldr	r3, [pc, #228]	@ (80024cc <HAL_GPIO_Init+0x300>)
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	43db      	mvns	r3, r3
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	4013      	ands	r3, r2
 80023f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d003      	beq.n	8002408 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4313      	orrs	r3, r2
 8002406:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002408:	4a30      	ldr	r2, [pc, #192]	@ (80024cc <HAL_GPIO_Init+0x300>)
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800240e:	4b2f      	ldr	r3, [pc, #188]	@ (80024cc <HAL_GPIO_Init+0x300>)
 8002410:	68db      	ldr	r3, [r3, #12]
 8002412:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	43db      	mvns	r3, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002426:	2b00      	cmp	r3, #0
 8002428:	d003      	beq.n	8002432 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4313      	orrs	r3, r2
 8002430:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002432:	4a26      	ldr	r2, [pc, #152]	@ (80024cc <HAL_GPIO_Init+0x300>)
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002438:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <HAL_GPIO_Init+0x300>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	43db      	mvns	r3, r3
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002450:	2b00      	cmp	r3, #0
 8002452:	d003      	beq.n	800245c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	4313      	orrs	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800245c:	4a1b      	ldr	r2, [pc, #108]	@ (80024cc <HAL_GPIO_Init+0x300>)
 800245e:	693b      	ldr	r3, [r7, #16]
 8002460:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002462:	4b1a      	ldr	r3, [pc, #104]	@ (80024cc <HAL_GPIO_Init+0x300>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	43db      	mvns	r3, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4013      	ands	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4313      	orrs	r3, r2
 8002484:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002486:	4a11      	ldr	r2, [pc, #68]	@ (80024cc <HAL_GPIO_Init+0x300>)
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	3301      	adds	r3, #1
 8002490:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	fa22 f303 	lsr.w	r3, r2, r3
 800249c:	2b00      	cmp	r3, #0
 800249e:	f47f ae9d 	bne.w	80021dc <HAL_GPIO_Init+0x10>
  }
}
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
 80024a6:	371c      	adds	r7, #28
 80024a8:	46bd      	mov	sp, r7
 80024aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ae:	4770      	bx	lr
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40010000 	.word	0x40010000
 80024b8:	48000400 	.word	0x48000400
 80024bc:	48000800 	.word	0x48000800
 80024c0:	48000c00 	.word	0x48000c00
 80024c4:	48001000 	.word	0x48001000
 80024c8:	48001400 	.word	0x48001400
 80024cc:	40010400 	.word	0x40010400

080024d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	460b      	mov	r3, r1
 80024da:	807b      	strh	r3, [r7, #2]
 80024dc:	4613      	mov	r3, r2
 80024de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024e0:	787b      	ldrb	r3, [r7, #1]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024e6:	887a      	ldrh	r2, [r7, #2]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024ec:	e002      	b.n	80024f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ee:	887a      	ldrh	r2, [r7, #2]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	4013      	ands	r3, r2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d006      	beq.n	8002524 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002516:	4a05      	ldr	r2, [pc, #20]	@ (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	4618      	mov	r0, r3
 8002520:	f000 f806 	bl	8002530 <HAL_GPIO_EXTI_Callback>
  }
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40010400 	.word	0x40010400

08002530 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	4603      	mov	r3, r0
 8002538:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr
	...

08002548 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d141      	bne.n	80025da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002556:	4b4b      	ldr	r3, [pc, #300]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800255e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002562:	d131      	bne.n	80025c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002564:	4b47      	ldr	r3, [pc, #284]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002566:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800256a:	4a46      	ldr	r2, [pc, #280]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800256c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002570:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002574:	4b43      	ldr	r3, [pc, #268]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800257c:	4a41      	ldr	r2, [pc, #260]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800257e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002582:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002584:	4b40      	ldr	r3, [pc, #256]	@ (8002688 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2232      	movs	r2, #50	@ 0x32
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	4a3f      	ldr	r2, [pc, #252]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	0c9b      	lsrs	r3, r3, #18
 8002596:	3301      	adds	r3, #1
 8002598:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800259a:	e002      	b.n	80025a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3b01      	subs	r3, #1
 80025a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025a2:	4b38      	ldr	r3, [pc, #224]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ae:	d102      	bne.n	80025b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d1f2      	bne.n	800259c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025b6:	4b33      	ldr	r3, [pc, #204]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c2:	d158      	bne.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e057      	b.n	8002678 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025ce:	4a2d      	ldr	r2, [pc, #180]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80025d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80025d8:	e04d      	b.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80025e0:	d141      	bne.n	8002666 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80025e2:	4b28      	ldr	r3, [pc, #160]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ee:	d131      	bne.n	8002654 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80025f0:	4b24      	ldr	r3, [pc, #144]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80025f6:	4a23      	ldr	r2, [pc, #140]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80025f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025fc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002600:	4b20      	ldr	r3, [pc, #128]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002608:	4a1e      	ldr	r2, [pc, #120]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800260a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800260e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002610:	4b1d      	ldr	r3, [pc, #116]	@ (8002688 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	2232      	movs	r2, #50	@ 0x32
 8002616:	fb02 f303 	mul.w	r3, r2, r3
 800261a:	4a1c      	ldr	r2, [pc, #112]	@ (800268c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800261c:	fba2 2303 	umull	r2, r3, r2, r3
 8002620:	0c9b      	lsrs	r3, r3, #18
 8002622:	3301      	adds	r3, #1
 8002624:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002626:	e002      	b.n	800262e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	3b01      	subs	r3, #1
 800262c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002630:	695b      	ldr	r3, [r3, #20]
 8002632:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002636:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800263a:	d102      	bne.n	8002642 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f2      	bne.n	8002628 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800264a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800264e:	d112      	bne.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e011      	b.n	8002678 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002654:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002656:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800265a:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800265c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002660:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002664:	e007      	b.n	8002676 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002666:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800266e:	4a05      	ldr	r2, [pc, #20]	@ (8002684 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002670:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002674:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3714      	adds	r7, #20
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	40007000 	.word	0x40007000
 8002688:	20000014 	.word	0x20000014
 800268c:	431bde83 	.word	0x431bde83

08002690 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002690:	b480      	push	{r7}
 8002692:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002694:	4b05      	ldr	r3, [pc, #20]	@ (80026ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4a04      	ldr	r2, [pc, #16]	@ (80026ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800269a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800269e:	6093      	str	r3, [r2, #8]
}
 80026a0:	bf00      	nop
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40007000 	.word	0x40007000

080026b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d101      	bne.n	80026c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e2fe      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d075      	beq.n	80027ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ce:	4b97      	ldr	r3, [pc, #604]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f003 030c 	and.w	r3, r3, #12
 80026d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80026d8:	4b94      	ldr	r3, [pc, #592]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f003 0303 	and.w	r3, r3, #3
 80026e0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	2b0c      	cmp	r3, #12
 80026e6:	d102      	bne.n	80026ee <HAL_RCC_OscConfig+0x3e>
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	2b03      	cmp	r3, #3
 80026ec:	d002      	beq.n	80026f4 <HAL_RCC_OscConfig+0x44>
 80026ee:	69bb      	ldr	r3, [r7, #24]
 80026f0:	2b08      	cmp	r3, #8
 80026f2:	d10b      	bne.n	800270c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026f4:	4b8d      	ldr	r3, [pc, #564]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d05b      	beq.n	80027b8 <HAL_RCC_OscConfig+0x108>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d157      	bne.n	80027b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e2d9      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002714:	d106      	bne.n	8002724 <HAL_RCC_OscConfig+0x74>
 8002716:	4b85      	ldr	r3, [pc, #532]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a84      	ldr	r2, [pc, #528]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800271c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002720:	6013      	str	r3, [r2, #0]
 8002722:	e01d      	b.n	8002760 <HAL_RCC_OscConfig+0xb0>
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800272c:	d10c      	bne.n	8002748 <HAL_RCC_OscConfig+0x98>
 800272e:	4b7f      	ldr	r3, [pc, #508]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a7e      	ldr	r2, [pc, #504]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002734:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002738:	6013      	str	r3, [r2, #0]
 800273a:	4b7c      	ldr	r3, [pc, #496]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a7b      	ldr	r2, [pc, #492]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e00b      	b.n	8002760 <HAL_RCC_OscConfig+0xb0>
 8002748:	4b78      	ldr	r3, [pc, #480]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a77      	ldr	r2, [pc, #476]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800274e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002752:	6013      	str	r3, [r2, #0]
 8002754:	4b75      	ldr	r3, [pc, #468]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a74      	ldr	r2, [pc, #464]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800275a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800275e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d013      	beq.n	8002790 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7ff f96c 	bl	8001a44 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002770:	f7ff f968 	bl	8001a44 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b64      	cmp	r3, #100	@ 0x64
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e29e      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002782:	4b6a      	ldr	r3, [pc, #424]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d0f0      	beq.n	8002770 <HAL_RCC_OscConfig+0xc0>
 800278e:	e014      	b.n	80027ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002790:	f7ff f958 	bl	8001a44 <HAL_GetTick>
 8002794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002796:	e008      	b.n	80027aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002798:	f7ff f954 	bl	8001a44 <HAL_GetTick>
 800279c:	4602      	mov	r2, r0
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	1ad3      	subs	r3, r2, r3
 80027a2:	2b64      	cmp	r3, #100	@ 0x64
 80027a4:	d901      	bls.n	80027aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80027a6:	2303      	movs	r3, #3
 80027a8:	e28a      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027aa:	4b60      	ldr	r3, [pc, #384]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d1f0      	bne.n	8002798 <HAL_RCC_OscConfig+0xe8>
 80027b6:	e000      	b.n	80027ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 0302 	and.w	r3, r3, #2
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d075      	beq.n	80028b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80027c6:	4b59      	ldr	r3, [pc, #356]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	f003 030c 	and.w	r3, r3, #12
 80027ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80027d0:	4b56      	ldr	r3, [pc, #344]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	2b0c      	cmp	r3, #12
 80027de:	d102      	bne.n	80027e6 <HAL_RCC_OscConfig+0x136>
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d002      	beq.n	80027ec <HAL_RCC_OscConfig+0x13c>
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	2b04      	cmp	r3, #4
 80027ea:	d11f      	bne.n	800282c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027ec:	4b4f      	ldr	r3, [pc, #316]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d005      	beq.n	8002804 <HAL_RCC_OscConfig+0x154>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e25d      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002804:	4b49      	ldr	r3, [pc, #292]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	061b      	lsls	r3, r3, #24
 8002812:	4946      	ldr	r1, [pc, #280]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002814:	4313      	orrs	r3, r2
 8002816:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002818:	4b45      	ldr	r3, [pc, #276]	@ (8002930 <HAL_RCC_OscConfig+0x280>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4618      	mov	r0, r3
 800281e:	f7ff f8c5 	bl	80019ac <HAL_InitTick>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d043      	beq.n	80028b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e249      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d023      	beq.n	800287c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002834:	4b3d      	ldr	r3, [pc, #244]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4a3c      	ldr	r2, [pc, #240]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800283a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7ff f900 	bl	8001a44 <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002848:	f7ff f8fc 	bl	8001a44 <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b02      	cmp	r3, #2
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e232      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800285a:	4b34      	ldr	r3, [pc, #208]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002866:	4b31      	ldr	r3, [pc, #196]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	691b      	ldr	r3, [r3, #16]
 8002872:	061b      	lsls	r3, r3, #24
 8002874:	492d      	ldr	r1, [pc, #180]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002876:	4313      	orrs	r3, r2
 8002878:	604b      	str	r3, [r1, #4]
 800287a:	e01a      	b.n	80028b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800287c:	4b2b      	ldr	r3, [pc, #172]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	4a2a      	ldr	r2, [pc, #168]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002882:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002886:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002888:	f7ff f8dc 	bl	8001a44 <HAL_GetTick>
 800288c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800288e:	e008      	b.n	80028a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002890:	f7ff f8d8 	bl	8001a44 <HAL_GetTick>
 8002894:	4602      	mov	r2, r0
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	1ad3      	subs	r3, r2, r3
 800289a:	2b02      	cmp	r3, #2
 800289c:	d901      	bls.n	80028a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800289e:	2303      	movs	r3, #3
 80028a0:	e20e      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028a2:	4b22      	ldr	r3, [pc, #136]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d1f0      	bne.n	8002890 <HAL_RCC_OscConfig+0x1e0>
 80028ae:	e000      	b.n	80028b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0308 	and.w	r3, r3, #8
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d041      	beq.n	8002942 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d01c      	beq.n	8002900 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c6:	4b19      	ldr	r3, [pc, #100]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80028c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028cc:	4a17      	ldr	r2, [pc, #92]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80028ce:	f043 0301 	orr.w	r3, r3, #1
 80028d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d6:	f7ff f8b5 	bl	8001a44 <HAL_GetTick>
 80028da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028dc:	e008      	b.n	80028f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028de:	f7ff f8b1 	bl	8001a44 <HAL_GetTick>
 80028e2:	4602      	mov	r2, r0
 80028e4:	693b      	ldr	r3, [r7, #16]
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d901      	bls.n	80028f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80028ec:	2303      	movs	r3, #3
 80028ee:	e1e7      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028f0:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 80028f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0ef      	beq.n	80028de <HAL_RCC_OscConfig+0x22e>
 80028fe:	e020      	b.n	8002942 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002900:	4b0a      	ldr	r3, [pc, #40]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002902:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002906:	4a09      	ldr	r2, [pc, #36]	@ (800292c <HAL_RCC_OscConfig+0x27c>)
 8002908:	f023 0301 	bic.w	r3, r3, #1
 800290c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002910:	f7ff f898 	bl	8001a44 <HAL_GetTick>
 8002914:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002916:	e00d      	b.n	8002934 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002918:	f7ff f894 	bl	8001a44 <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b02      	cmp	r3, #2
 8002924:	d906      	bls.n	8002934 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e1ca      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
 800292a:	bf00      	nop
 800292c:	40021000 	.word	0x40021000
 8002930:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002934:	4b8c      	ldr	r3, [pc, #560]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002936:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1ea      	bne.n	8002918 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b00      	cmp	r3, #0
 800294c:	f000 80a6 	beq.w	8002a9c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002950:	2300      	movs	r3, #0
 8002952:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002954:	4b84      	ldr	r3, [pc, #528]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800295c:	2b00      	cmp	r3, #0
 800295e:	d101      	bne.n	8002964 <HAL_RCC_OscConfig+0x2b4>
 8002960:	2301      	movs	r3, #1
 8002962:	e000      	b.n	8002966 <HAL_RCC_OscConfig+0x2b6>
 8002964:	2300      	movs	r3, #0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d00d      	beq.n	8002986 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800296a:	4b7f      	ldr	r3, [pc, #508]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 800296c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800296e:	4a7e      	ldr	r2, [pc, #504]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002970:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002974:	6593      	str	r3, [r2, #88]	@ 0x58
 8002976:	4b7c      	ldr	r3, [pc, #496]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800297a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002982:	2301      	movs	r3, #1
 8002984:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002986:	4b79      	ldr	r3, [pc, #484]	@ (8002b6c <HAL_RCC_OscConfig+0x4bc>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800298e:	2b00      	cmp	r3, #0
 8002990:	d118      	bne.n	80029c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002992:	4b76      	ldr	r3, [pc, #472]	@ (8002b6c <HAL_RCC_OscConfig+0x4bc>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a75      	ldr	r2, [pc, #468]	@ (8002b6c <HAL_RCC_OscConfig+0x4bc>)
 8002998:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800299c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800299e:	f7ff f851 	bl	8001a44 <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029a6:	f7ff f84d 	bl	8001a44 <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e183      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80029b8:	4b6c      	ldr	r3, [pc, #432]	@ (8002b6c <HAL_RCC_OscConfig+0x4bc>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d108      	bne.n	80029de <HAL_RCC_OscConfig+0x32e>
 80029cc:	4b66      	ldr	r3, [pc, #408]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	4a65      	ldr	r2, [pc, #404]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029dc:	e024      	b.n	8002a28 <HAL_RCC_OscConfig+0x378>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	2b05      	cmp	r3, #5
 80029e4:	d110      	bne.n	8002a08 <HAL_RCC_OscConfig+0x358>
 80029e6:	4b60      	ldr	r3, [pc, #384]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029ec:	4a5e      	ldr	r2, [pc, #376]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029ee:	f043 0304 	orr.w	r3, r3, #4
 80029f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029f6:	4b5c      	ldr	r3, [pc, #368]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029fc:	4a5a      	ldr	r2, [pc, #360]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 80029fe:	f043 0301 	orr.w	r3, r3, #1
 8002a02:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a06:	e00f      	b.n	8002a28 <HAL_RCC_OscConfig+0x378>
 8002a08:	4b57      	ldr	r3, [pc, #348]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0e:	4a56      	ldr	r2, [pc, #344]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a10:	f023 0301 	bic.w	r3, r3, #1
 8002a14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a18:	4b53      	ldr	r3, [pc, #332]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a1e:	4a52      	ldr	r2, [pc, #328]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a20:	f023 0304 	bic.w	r3, r3, #4
 8002a24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d016      	beq.n	8002a5e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a30:	f7ff f808 	bl	8001a44 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a36:	e00a      	b.n	8002a4e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a38:	f7ff f804 	bl	8001a44 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e138      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a4e:	4b46      	ldr	r3, [pc, #280]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d0ed      	beq.n	8002a38 <HAL_RCC_OscConfig+0x388>
 8002a5c:	e015      	b.n	8002a8a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a5e:	f7fe fff1 	bl	8001a44 <HAL_GetTick>
 8002a62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a64:	e00a      	b.n	8002a7c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a66:	f7fe ffed 	bl	8001a44 <HAL_GetTick>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	1ad3      	subs	r3, r2, r3
 8002a70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e121      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a7c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d1ed      	bne.n	8002a66 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002a8a:	7ffb      	ldrb	r3, [r7, #31]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d105      	bne.n	8002a9c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a90:	4b35      	ldr	r3, [pc, #212]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a94:	4a34      	ldr	r2, [pc, #208]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002a96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f003 0320 	and.w	r3, r3, #32
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d03c      	beq.n	8002b22 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d01c      	beq.n	8002aea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ab0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002ab2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ab6:	4a2c      	ldr	r2, [pc, #176]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac0:	f7fe ffc0 	bl	8001a44 <HAL_GetTick>
 8002ac4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ac6:	e008      	b.n	8002ada <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ac8:	f7fe ffbc 	bl	8001a44 <HAL_GetTick>
 8002acc:	4602      	mov	r2, r0
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e0f2      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ada:	4b23      	ldr	r3, [pc, #140]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002adc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ae0:	f003 0302 	and.w	r3, r3, #2
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d0ef      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x418>
 8002ae8:	e01b      	b.n	8002b22 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aea:	4b1f      	ldr	r3, [pc, #124]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002aec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002af0:	4a1d      	ldr	r2, [pc, #116]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002af2:	f023 0301 	bic.w	r3, r3, #1
 8002af6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afa:	f7fe ffa3 	bl	8001a44 <HAL_GetTick>
 8002afe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b00:	e008      	b.n	8002b14 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002b02:	f7fe ff9f 	bl	8001a44 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	2b02      	cmp	r3, #2
 8002b0e:	d901      	bls.n	8002b14 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e0d5      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002b14:	4b14      	ldr	r3, [pc, #80]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002b16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ef      	bne.n	8002b02 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69db      	ldr	r3, [r3, #28]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	f000 80c9 	beq.w	8002cbe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b2c:	4b0e      	ldr	r3, [pc, #56]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	f003 030c 	and.w	r3, r3, #12
 8002b34:	2b0c      	cmp	r3, #12
 8002b36:	f000 8083 	beq.w	8002c40 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	69db      	ldr	r3, [r3, #28]
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d15e      	bne.n	8002c00 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b42:	4b09      	ldr	r3, [pc, #36]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a08      	ldr	r2, [pc, #32]	@ (8002b68 <HAL_RCC_OscConfig+0x4b8>)
 8002b48:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4e:	f7fe ff79 	bl	8001a44 <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b54:	e00c      	b.n	8002b70 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b56:	f7fe ff75 	bl	8001a44 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d905      	bls.n	8002b70 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e0ab      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
 8002b68:	40021000 	.word	0x40021000
 8002b6c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b70:	4b55      	ldr	r3, [pc, #340]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d1ec      	bne.n	8002b56 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b7c:	4b52      	ldr	r3, [pc, #328]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002b7e:	68da      	ldr	r2, [r3, #12]
 8002b80:	4b52      	ldr	r3, [pc, #328]	@ (8002ccc <HAL_RCC_OscConfig+0x61c>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6a11      	ldr	r1, [r2, #32]
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002b8c:	3a01      	subs	r2, #1
 8002b8e:	0112      	lsls	r2, r2, #4
 8002b90:	4311      	orrs	r1, r2
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002b96:	0212      	lsls	r2, r2, #8
 8002b98:	4311      	orrs	r1, r2
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b9e:	0852      	lsrs	r2, r2, #1
 8002ba0:	3a01      	subs	r2, #1
 8002ba2:	0552      	lsls	r2, r2, #21
 8002ba4:	4311      	orrs	r1, r2
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002baa:	0852      	lsrs	r2, r2, #1
 8002bac:	3a01      	subs	r2, #1
 8002bae:	0652      	lsls	r2, r2, #25
 8002bb0:	4311      	orrs	r1, r2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002bb6:	06d2      	lsls	r2, r2, #27
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	4943      	ldr	r1, [pc, #268]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc0:	4b41      	ldr	r3, [pc, #260]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a40      	ldr	r2, [pc, #256]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bc6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bcc:	4b3e      	ldr	r3, [pc, #248]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	4a3d      	ldr	r2, [pc, #244]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bd6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd8:	f7fe ff34 	bl	8001a44 <HAL_GetTick>
 8002bdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bde:	e008      	b.n	8002bf2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002be0:	f7fe ff30 	bl	8001a44 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d901      	bls.n	8002bf2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002bee:	2303      	movs	r3, #3
 8002bf0:	e066      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bf2:	4b35      	ldr	r3, [pc, #212]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d0f0      	beq.n	8002be0 <HAL_RCC_OscConfig+0x530>
 8002bfe:	e05e      	b.n	8002cbe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c00:	4b31      	ldr	r3, [pc, #196]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a30      	ldr	r2, [pc, #192]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c06:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0c:	f7fe ff1a 	bl	8001a44 <HAL_GetTick>
 8002c10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c12:	e008      	b.n	8002c26 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c14:	f7fe ff16 	bl	8001a44 <HAL_GetTick>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	1ad3      	subs	r3, r2, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d901      	bls.n	8002c26 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002c22:	2303      	movs	r3, #3
 8002c24:	e04c      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c26:	4b28      	ldr	r3, [pc, #160]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d1f0      	bne.n	8002c14 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002c32:	4b25      	ldr	r3, [pc, #148]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	4924      	ldr	r1, [pc, #144]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c38:	4b25      	ldr	r3, [pc, #148]	@ (8002cd0 <HAL_RCC_OscConfig+0x620>)
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	60cb      	str	r3, [r1, #12]
 8002c3e:	e03e      	b.n	8002cbe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69db      	ldr	r3, [r3, #28]
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e039      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002c4c:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc8 <HAL_RCC_OscConfig+0x618>)
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	f003 0203 	and.w	r2, r3, #3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a1b      	ldr	r3, [r3, #32]
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d12c      	bne.n	8002cba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d123      	bne.n	8002cba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d11b      	bne.n	8002cba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002c8e:	429a      	cmp	r2, r3
 8002c90:	d113      	bne.n	8002cba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d109      	bne.n	8002cba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002cb0:	085b      	lsrs	r3, r3, #1
 8002cb2:	3b01      	subs	r3, #1
 8002cb4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cb6:	429a      	cmp	r2, r3
 8002cb8:	d001      	beq.n	8002cbe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e000      	b.n	8002cc0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3720      	adds	r7, #32
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	019f800c 	.word	0x019f800c
 8002cd0:	feeefffc 	.word	0xfeeefffc

08002cd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
 8002cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002cde:	2300      	movs	r3, #0
 8002ce0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d101      	bne.n	8002cec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e11e      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cec:	4b91      	ldr	r3, [pc, #580]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 030f 	and.w	r3, r3, #15
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	429a      	cmp	r2, r3
 8002cf8:	d910      	bls.n	8002d1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cfa:	4b8e      	ldr	r3, [pc, #568]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f023 020f 	bic.w	r2, r3, #15
 8002d02:	498c      	ldr	r1, [pc, #560]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d0a:	4b8a      	ldr	r3, [pc, #552]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f003 030f 	and.w	r3, r3, #15
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d001      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e106      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0301 	and.w	r3, r3, #1
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d073      	beq.n	8002e10 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d129      	bne.n	8002d84 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d30:	4b81      	ldr	r3, [pc, #516]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e0f4      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002d40:	f000 f99e 	bl	8003080 <RCC_GetSysClockFreqFromPLLSource>
 8002d44:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	4a7c      	ldr	r2, [pc, #496]	@ (8002f3c <HAL_RCC_ClockConfig+0x268>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d93f      	bls.n	8002dce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d4e:	4b7a      	ldr	r3, [pc, #488]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d009      	beq.n	8002d6e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d033      	beq.n	8002dce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d12f      	bne.n	8002dce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002d6e:	4b72      	ldr	r3, [pc, #456]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d76:	4a70      	ldr	r2, [pc, #448]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d7c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002d7e:	2380      	movs	r3, #128	@ 0x80
 8002d80:	617b      	str	r3, [r7, #20]
 8002d82:	e024      	b.n	8002dce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b02      	cmp	r3, #2
 8002d8a:	d107      	bne.n	8002d9c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d8c:	4b6a      	ldr	r3, [pc, #424]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d109      	bne.n	8002dac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e0c6      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d9c:	4b66      	ldr	r3, [pc, #408]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e0be      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002dac:	f000 f8ce 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8002db0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	4a61      	ldr	r2, [pc, #388]	@ (8002f3c <HAL_RCC_ClockConfig+0x268>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d909      	bls.n	8002dce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002dba:	4b5f      	ldr	r3, [pc, #380]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dc2:	4a5d      	ldr	r2, [pc, #372]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dc8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002dca:	2380      	movs	r3, #128	@ 0x80
 8002dcc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002dce:	4b5a      	ldr	r3, [pc, #360]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	f023 0203 	bic.w	r2, r3, #3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	4957      	ldr	r1, [pc, #348]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002de0:	f7fe fe30 	bl	8001a44 <HAL_GetTick>
 8002de4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de6:	e00a      	b.n	8002dfe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de8:	f7fe fe2c 	bl	8001a44 <HAL_GetTick>
 8002dec:	4602      	mov	r2, r0
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	1ad3      	subs	r3, r2, r3
 8002df2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e095      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfe:	4b4e      	ldr	r3, [pc, #312]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 020c 	and.w	r2, r3, #12
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	429a      	cmp	r2, r3
 8002e0e:	d1eb      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0302 	and.w	r3, r3, #2
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d023      	beq.n	8002e64 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d005      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e28:	4b43      	ldr	r3, [pc, #268]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	4a42      	ldr	r2, [pc, #264]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e2e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e32:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0308 	and.w	r3, r3, #8
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002e40:	4b3d      	ldr	r3, [pc, #244]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002e48:	4a3b      	ldr	r2, [pc, #236]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e4a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e4e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e50:	4b39      	ldr	r3, [pc, #228]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	4936      	ldr	r1, [pc, #216]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	608b      	str	r3, [r1, #8]
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	2b80      	cmp	r3, #128	@ 0x80
 8002e68:	d105      	bne.n	8002e76 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002e6a:	4b33      	ldr	r3, [pc, #204]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	4a32      	ldr	r2, [pc, #200]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002e70:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002e74:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e76:	4b2f      	ldr	r3, [pc, #188]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 030f 	and.w	r3, r3, #15
 8002e7e:	683a      	ldr	r2, [r7, #0]
 8002e80:	429a      	cmp	r2, r3
 8002e82:	d21d      	bcs.n	8002ec0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e84:	4b2b      	ldr	r3, [pc, #172]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f023 020f 	bic.w	r2, r3, #15
 8002e8c:	4929      	ldr	r1, [pc, #164]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	4313      	orrs	r3, r2
 8002e92:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e94:	f7fe fdd6 	bl	8001a44 <HAL_GetTick>
 8002e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e9a:	e00a      	b.n	8002eb2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e9c:	f7fe fdd2 	bl	8001a44 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e03b      	b.n	8002f2a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eb2:	4b20      	ldr	r3, [pc, #128]	@ (8002f34 <HAL_RCC_ClockConfig+0x260>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d1ed      	bne.n	8002e9c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0304 	and.w	r3, r3, #4
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d008      	beq.n	8002ede <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ecc:	4b1a      	ldr	r3, [pc, #104]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002ece:	689b      	ldr	r3, [r3, #8]
 8002ed0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	4917      	ldr	r1, [pc, #92]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d009      	beq.n	8002efe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002eea:	4b13      	ldr	r3, [pc, #76]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	00db      	lsls	r3, r3, #3
 8002ef8:	490f      	ldr	r1, [pc, #60]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002efe:	f000 f825 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8002f02:	4602      	mov	r2, r0
 8002f04:	4b0c      	ldr	r3, [pc, #48]	@ (8002f38 <HAL_RCC_ClockConfig+0x264>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	091b      	lsrs	r3, r3, #4
 8002f0a:	f003 030f 	and.w	r3, r3, #15
 8002f0e:	490c      	ldr	r1, [pc, #48]	@ (8002f40 <HAL_RCC_ClockConfig+0x26c>)
 8002f10:	5ccb      	ldrb	r3, [r1, r3]
 8002f12:	f003 031f 	and.w	r3, r3, #31
 8002f16:	fa22 f303 	lsr.w	r3, r2, r3
 8002f1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f44 <HAL_RCC_ClockConfig+0x270>)
 8002f1c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002f1e:	4b0a      	ldr	r3, [pc, #40]	@ (8002f48 <HAL_RCC_ClockConfig+0x274>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4618      	mov	r0, r3
 8002f24:	f7fe fd42 	bl	80019ac <HAL_InitTick>
 8002f28:	4603      	mov	r3, r0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	40022000 	.word	0x40022000
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	04c4b400 	.word	0x04c4b400
 8002f40:	08034280 	.word	0x08034280
 8002f44:	20000014 	.word	0x20000014
 8002f48:	20000018 	.word	0x20000018

08002f4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b087      	sub	sp, #28
 8002f50:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002f52:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	f003 030c 	and.w	r3, r3, #12
 8002f5a:	2b04      	cmp	r3, #4
 8002f5c:	d102      	bne.n	8002f64 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f5e:	4b2a      	ldr	r3, [pc, #168]	@ (8003008 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	e047      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f64:	4b27      	ldr	r3, [pc, #156]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f66:	689b      	ldr	r3, [r3, #8]
 8002f68:	f003 030c 	and.w	r3, r3, #12
 8002f6c:	2b08      	cmp	r3, #8
 8002f6e:	d102      	bne.n	8002f76 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f70:	4b26      	ldr	r3, [pc, #152]	@ (800300c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002f72:	613b      	str	r3, [r7, #16]
 8002f74:	e03e      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002f76:	4b23      	ldr	r3, [pc, #140]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 030c 	and.w	r3, r3, #12
 8002f7e:	2b0c      	cmp	r3, #12
 8002f80:	d136      	bne.n	8002ff0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f82:	4b20      	ldr	r3, [pc, #128]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f8c:	4b1d      	ldr	r3, [pc, #116]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	091b      	lsrs	r3, r3, #4
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	3301      	adds	r3, #1
 8002f98:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2b03      	cmp	r3, #3
 8002f9e:	d10c      	bne.n	8002fba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fa0:	4a1a      	ldr	r2, [pc, #104]	@ (800300c <HAL_RCC_GetSysClockFreq+0xc0>)
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fa8:	4a16      	ldr	r2, [pc, #88]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002faa:	68d2      	ldr	r2, [r2, #12]
 8002fac:	0a12      	lsrs	r2, r2, #8
 8002fae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fb2:	fb02 f303 	mul.w	r3, r2, r3
 8002fb6:	617b      	str	r3, [r7, #20]
      break;
 8002fb8:	e00c      	b.n	8002fd4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002fba:	4a13      	ldr	r2, [pc, #76]	@ (8003008 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc2:	4a10      	ldr	r2, [pc, #64]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fc4:	68d2      	ldr	r2, [r2, #12]
 8002fc6:	0a12      	lsrs	r2, r2, #8
 8002fc8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fcc:	fb02 f303 	mul.w	r3, r2, r3
 8002fd0:	617b      	str	r3, [r7, #20]
      break;
 8002fd2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002fd4:	4b0b      	ldr	r3, [pc, #44]	@ (8003004 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	0e5b      	lsrs	r3, r3, #25
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	3301      	adds	r3, #1
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fec:	613b      	str	r3, [r7, #16]
 8002fee:	e001      	b.n	8002ff4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002ff4:	693b      	ldr	r3, [r7, #16]
}
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	371c      	adds	r7, #28
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	40021000 	.word	0x40021000
 8003008:	00f42400 	.word	0x00f42400
 800300c:	016e3600 	.word	0x016e3600

08003010 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003014:	4b03      	ldr	r3, [pc, #12]	@ (8003024 <HAL_RCC_GetHCLKFreq+0x14>)
 8003016:	681b      	ldr	r3, [r3, #0]
}
 8003018:	4618      	mov	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003020:	4770      	bx	lr
 8003022:	bf00      	nop
 8003024:	20000014 	.word	0x20000014

08003028 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800302c:	f7ff fff0 	bl	8003010 <HAL_RCC_GetHCLKFreq>
 8003030:	4602      	mov	r2, r0
 8003032:	4b06      	ldr	r3, [pc, #24]	@ (800304c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	0a1b      	lsrs	r3, r3, #8
 8003038:	f003 0307 	and.w	r3, r3, #7
 800303c:	4904      	ldr	r1, [pc, #16]	@ (8003050 <HAL_RCC_GetPCLK1Freq+0x28>)
 800303e:	5ccb      	ldrb	r3, [r1, r3]
 8003040:	f003 031f 	and.w	r3, r3, #31
 8003044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003048:	4618      	mov	r0, r3
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40021000 	.word	0x40021000
 8003050:	08034290 	.word	0x08034290

08003054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003058:	f7ff ffda 	bl	8003010 <HAL_RCC_GetHCLKFreq>
 800305c:	4602      	mov	r2, r0
 800305e:	4b06      	ldr	r3, [pc, #24]	@ (8003078 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	0adb      	lsrs	r3, r3, #11
 8003064:	f003 0307 	and.w	r3, r3, #7
 8003068:	4904      	ldr	r1, [pc, #16]	@ (800307c <HAL_RCC_GetPCLK2Freq+0x28>)
 800306a:	5ccb      	ldrb	r3, [r1, r3]
 800306c:	f003 031f 	and.w	r3, r3, #31
 8003070:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003074:	4618      	mov	r0, r3
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40021000 	.word	0x40021000
 800307c:	08034290 	.word	0x08034290

08003080 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003080:	b480      	push	{r7}
 8003082:	b087      	sub	sp, #28
 8003084:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003086:	4b1e      	ldr	r3, [pc, #120]	@ (8003100 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f003 0303 	and.w	r3, r3, #3
 800308e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003090:	4b1b      	ldr	r3, [pc, #108]	@ (8003100 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	091b      	lsrs	r3, r3, #4
 8003096:	f003 030f 	and.w	r3, r3, #15
 800309a:	3301      	adds	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d10c      	bne.n	80030be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030a4:	4a17      	ldr	r2, [pc, #92]	@ (8003104 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	4a14      	ldr	r2, [pc, #80]	@ (8003100 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030ae:	68d2      	ldr	r2, [r2, #12]
 80030b0:	0a12      	lsrs	r2, r2, #8
 80030b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
 80030ba:	617b      	str	r3, [r7, #20]
    break;
 80030bc:	e00c      	b.n	80030d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80030be:	4a12      	ldr	r2, [pc, #72]	@ (8003108 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80030c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003100 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030c8:	68d2      	ldr	r2, [r2, #12]
 80030ca:	0a12      	lsrs	r2, r2, #8
 80030cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80030d0:	fb02 f303 	mul.w	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
    break;
 80030d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80030d8:	4b09      	ldr	r3, [pc, #36]	@ (8003100 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	0e5b      	lsrs	r3, r3, #25
 80030de:	f003 0303 	and.w	r3, r3, #3
 80030e2:	3301      	adds	r3, #1
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80030e8:	697a      	ldr	r2, [r7, #20]
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80030f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80030f2:	687b      	ldr	r3, [r7, #4]
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	371c      	adds	r7, #28
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	40021000 	.word	0x40021000
 8003104:	016e3600 	.word	0x016e3600
 8003108:	00f42400 	.word	0x00f42400

0800310c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003114:	2300      	movs	r3, #0
 8003116:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003118:	2300      	movs	r3, #0
 800311a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 8098 	beq.w	800325a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800312a:	2300      	movs	r3, #0
 800312c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312e:	4b43      	ldr	r3, [pc, #268]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10d      	bne.n	8003156 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800313a:	4b40      	ldr	r3, [pc, #256]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800313c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313e:	4a3f      	ldr	r2, [pc, #252]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003144:	6593      	str	r3, [r2, #88]	@ 0x58
 8003146:	4b3d      	ldr	r3, [pc, #244]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	2301      	movs	r3, #1
 8003154:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003156:	4b3a      	ldr	r3, [pc, #232]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a39      	ldr	r2, [pc, #228]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800315c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003160:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003162:	f7fe fc6f 	bl	8001a44 <HAL_GetTick>
 8003166:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003168:	e009      	b.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800316a:	f7fe fc6b 	bl	8001a44 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	2b02      	cmp	r3, #2
 8003176:	d902      	bls.n	800317e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	74fb      	strb	r3, [r7, #19]
        break;
 800317c:	e005      	b.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800317e:	4b30      	ldr	r3, [pc, #192]	@ (8003240 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003186:	2b00      	cmp	r3, #0
 8003188:	d0ef      	beq.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800318a:	7cfb      	ldrb	r3, [r7, #19]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d159      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003190:	4b2a      	ldr	r3, [pc, #168]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003192:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003196:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800319a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d01e      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031a6:	697a      	ldr	r2, [r7, #20]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d019      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80031ac:	4b23      	ldr	r3, [pc, #140]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80031b8:	4b20      	ldr	r3, [pc, #128]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031be:	4a1f      	ldr	r2, [pc, #124]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80031c8:	4b1c      	ldr	r3, [pc, #112]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ce:	4a1b      	ldr	r2, [pc, #108]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80031d8:	4a18      	ldr	r2, [pc, #96]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80031e0:	697b      	ldr	r3, [r7, #20]
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d016      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ea:	f7fe fc2b 	bl	8001a44 <HAL_GetTick>
 80031ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031f0:	e00b      	b.n	800320a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f2:	f7fe fc27 	bl	8001a44 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003200:	4293      	cmp	r3, r2
 8003202:	d902      	bls.n	800320a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003204:	2303      	movs	r3, #3
 8003206:	74fb      	strb	r3, [r7, #19]
            break;
 8003208:	e006      	b.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800320a:	4b0c      	ldr	r3, [pc, #48]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800320c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d0ec      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d10b      	bne.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800321e:	4b07      	ldr	r3, [pc, #28]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003224:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800322c:	4903      	ldr	r1, [pc, #12]	@ (800323c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800322e:	4313      	orrs	r3, r2
 8003230:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003234:	e008      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003236:	7cfb      	ldrb	r3, [r7, #19]
 8003238:	74bb      	strb	r3, [r7, #18]
 800323a:	e005      	b.n	8003248 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800323c:	40021000 	.word	0x40021000
 8003240:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003244:	7cfb      	ldrb	r3, [r7, #19]
 8003246:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003248:	7c7b      	ldrb	r3, [r7, #17]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d105      	bne.n	800325a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800324e:	4ba7      	ldr	r3, [pc, #668]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	4aa6      	ldr	r2, [pc, #664]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003254:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003258:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f003 0301 	and.w	r3, r3, #1
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00a      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003266:	4ba1      	ldr	r3, [pc, #644]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003268:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800326c:	f023 0203 	bic.w	r2, r3, #3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	499d      	ldr	r1, [pc, #628]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003276:	4313      	orrs	r3, r2
 8003278:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00a      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003288:	4b98      	ldr	r3, [pc, #608]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800328e:	f023 020c 	bic.w	r2, r3, #12
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	689b      	ldr	r3, [r3, #8]
 8003296:	4995      	ldr	r1, [pc, #596]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003298:	4313      	orrs	r3, r2
 800329a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0304 	and.w	r3, r3, #4
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d00a      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80032aa:	4b90      	ldr	r3, [pc, #576]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	498c      	ldr	r1, [pc, #560]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d00a      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80032cc:	4b87      	ldr	r3, [pc, #540]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	4984      	ldr	r1, [pc, #528]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032dc:	4313      	orrs	r3, r2
 80032de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0310 	and.w	r3, r3, #16
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00a      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032ee:	4b7f      	ldr	r3, [pc, #508]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	695b      	ldr	r3, [r3, #20]
 80032fc:	497b      	ldr	r1, [pc, #492]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0320 	and.w	r3, r3, #32
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003310:	4b76      	ldr	r3, [pc, #472]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003316:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	4973      	ldr	r1, [pc, #460]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003320:	4313      	orrs	r3, r2
 8003322:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00a      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003332:	4b6e      	ldr	r3, [pc, #440]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003334:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003338:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	69db      	ldr	r3, [r3, #28]
 8003340:	496a      	ldr	r1, [pc, #424]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003342:	4313      	orrs	r3, r2
 8003344:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003350:	2b00      	cmp	r3, #0
 8003352:	d00a      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003354:	4b65      	ldr	r3, [pc, #404]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003356:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	4962      	ldr	r1, [pc, #392]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003364:	4313      	orrs	r3, r2
 8003366:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003376:	4b5d      	ldr	r3, [pc, #372]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003384:	4959      	ldr	r1, [pc, #356]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003386:	4313      	orrs	r3, r2
 8003388:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00a      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003398:	4b54      	ldr	r3, [pc, #336]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800339a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800339e:	f023 0203 	bic.w	r2, r3, #3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a6:	4951      	ldr	r1, [pc, #324]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80033ba:	4b4c      	ldr	r3, [pc, #304]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033c8:	4948      	ldr	r1, [pc, #288]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d015      	beq.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80033dc:	4b43      	ldr	r3, [pc, #268]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ea:	4940      	ldr	r1, [pc, #256]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80033fa:	d105      	bne.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033fc:	4b3b      	ldr	r3, [pc, #236]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	4a3a      	ldr	r2, [pc, #232]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003406:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003410:	2b00      	cmp	r3, #0
 8003412:	d015      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003414:	4b35      	ldr	r3, [pc, #212]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800341a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003422:	4932      	ldr	r1, [pc, #200]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003424:	4313      	orrs	r3, r2
 8003426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800342e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003432:	d105      	bne.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003434:	4b2d      	ldr	r3, [pc, #180]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4a2c      	ldr	r2, [pc, #176]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800343a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800343e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d015      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800344c:	4b27      	ldr	r3, [pc, #156]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800344e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003452:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800345a:	4924      	ldr	r1, [pc, #144]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800345c:	4313      	orrs	r3, r2
 800345e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003466:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800346a:	d105      	bne.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800346c:	4b1f      	ldr	r3, [pc, #124]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	4a1e      	ldr	r2, [pc, #120]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003472:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003476:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d015      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003484:	4b19      	ldr	r3, [pc, #100]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003492:	4916      	ldr	r1, [pc, #88]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003494:	4313      	orrs	r3, r2
 8003496:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800349e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034a2:	d105      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034a4:	4b11      	ldr	r3, [pc, #68]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	4a10      	ldr	r2, [pc, #64]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034ae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d019      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80034bc:	4b0b      	ldr	r3, [pc, #44]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ca:	4908      	ldr	r1, [pc, #32]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80034da:	d109      	bne.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80034dc:	4b03      	ldr	r3, [pc, #12]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	4a02      	ldr	r2, [pc, #8]	@ (80034ec <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034e6:	60d3      	str	r3, [r2, #12]
 80034e8:	e002      	b.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80034ea:	bf00      	nop
 80034ec:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d015      	beq.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80034fc:	4b29      	ldr	r3, [pc, #164]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80034fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003502:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800350a:	4926      	ldr	r1, [pc, #152]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003516:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800351a:	d105      	bne.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800351c:	4b21      	ldr	r3, [pc, #132]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	4a20      	ldr	r2, [pc, #128]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003526:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003530:	2b00      	cmp	r3, #0
 8003532:	d015      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003534:	4b1b      	ldr	r3, [pc, #108]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800353a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003542:	4918      	ldr	r1, [pc, #96]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003544:	4313      	orrs	r3, r2
 8003546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800354e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003552:	d105      	bne.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003554:	4b13      	ldr	r3, [pc, #76]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4a12      	ldr	r2, [pc, #72]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800355a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800355e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003568:	2b00      	cmp	r3, #0
 800356a:	d015      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800356c:	4b0d      	ldr	r3, [pc, #52]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800356e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003572:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357a:	490a      	ldr	r1, [pc, #40]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800357c:	4313      	orrs	r3, r2
 800357e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003586:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800358a:	d105      	bne.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800358c:	4b05      	ldr	r3, [pc, #20]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a04      	ldr	r2, [pc, #16]	@ (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003596:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003598:	7cbb      	ldrb	r3, [r7, #18]
}
 800359a:	4618      	mov	r0, r3
 800359c:	3718      	adds	r7, #24
 800359e:	46bd      	mov	sp, r7
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	40021000 	.word	0x40021000

080035a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d101      	bne.n	80035ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e09d      	b.n	80036f6 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d108      	bne.n	80035d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80035ca:	d009      	beq.n	80035e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2200      	movs	r2, #0
 80035d0:	61da      	str	r2, [r3, #28]
 80035d2:	e005      	b.n	80035e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2200      	movs	r2, #0
 80035e4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d106      	bne.n	8003600 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2200      	movs	r2, #0
 80035f6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f7fd ff7a 	bl	80014f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2202      	movs	r2, #2
 8003604:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003616:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003620:	d902      	bls.n	8003628 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003622:	2300      	movs	r3, #0
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	e002      	b.n	800362e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003628:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800362c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	68db      	ldr	r3, [r3, #12]
 8003632:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003636:	d007      	beq.n	8003648 <HAL_SPI_Init+0xa0>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003640:	d002      	beq.n	8003648 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003658:	431a      	orrs	r2, r3
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	691b      	ldr	r3, [r3, #16]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	431a      	orrs	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	431a      	orrs	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69db      	ldr	r3, [r3, #28]
 800367c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a1b      	ldr	r3, [r3, #32]
 8003686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800368a:	ea42 0103 	orr.w	r1, r2, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003692:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	430a      	orrs	r2, r1
 800369c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	699b      	ldr	r3, [r3, #24]
 80036a2:	0c1b      	lsrs	r3, r3, #16
 80036a4:	f003 0204 	and.w	r2, r3, #4
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	f003 0310 	and.w	r3, r3, #16
 80036b0:	431a      	orrs	r2, r3
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036b6:	f003 0308 	and.w	r3, r3, #8
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80036c4:	ea42 0103 	orr.w	r1, r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	69da      	ldr	r2, [r3, #28]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036e4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	3710      	adds	r7, #16
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}

080036fe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b088      	sub	sp, #32
 8003702:	af00      	add	r7, sp, #0
 8003704:	60f8      	str	r0, [r7, #12]
 8003706:	60b9      	str	r1, [r7, #8]
 8003708:	603b      	str	r3, [r7, #0]
 800370a:	4613      	mov	r3, r2
 800370c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800370e:	f7fe f999 	bl	8001a44 <HAL_GetTick>
 8003712:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003714:	88fb      	ldrh	r3, [r7, #6]
 8003716:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800371e:	b2db      	uxtb	r3, r3
 8003720:	2b01      	cmp	r3, #1
 8003722:	d001      	beq.n	8003728 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003724:	2302      	movs	r3, #2
 8003726:	e15c      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <HAL_SPI_Transmit+0x36>
 800372e:	88fb      	ldrh	r3, [r7, #6]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e154      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_SPI_Transmit+0x48>
 8003742:	2302      	movs	r3, #2
 8003744:	e14d      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2203      	movs	r2, #3
 8003752:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68ba      	ldr	r2, [r7, #8]
 8003760:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	88fa      	ldrh	r2, [r7, #6]
 8003766:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	88fa      	ldrh	r2, [r7, #6]
 800376c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2200      	movs	r2, #0
 8003772:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2200      	movs	r2, #0
 8003778:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2200      	movs	r2, #0
 8003780:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003798:	d10f      	bne.n	80037ba <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037a8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037b8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037c4:	2b40      	cmp	r3, #64	@ 0x40
 80037c6:	d007      	beq.n	80037d8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80037d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80037e0:	d952      	bls.n	8003888 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d002      	beq.n	80037f0 <HAL_SPI_Transmit+0xf2>
 80037ea:	8b7b      	ldrh	r3, [r7, #26]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d145      	bne.n	800387c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f4:	881a      	ldrh	r2, [r3, #0]
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003800:	1c9a      	adds	r2, r3, #2
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800380a:	b29b      	uxth	r3, r3
 800380c:	3b01      	subs	r3, #1
 800380e:	b29a      	uxth	r2, r3
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003814:	e032      	b.n	800387c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b02      	cmp	r3, #2
 8003822:	d112      	bne.n	800384a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003828:	881a      	ldrh	r2, [r3, #0]
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003834:	1c9a      	adds	r2, r3, #2
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800383e:	b29b      	uxth	r3, r3
 8003840:	3b01      	subs	r3, #1
 8003842:	b29a      	uxth	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003848:	e018      	b.n	800387c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800384a:	f7fe f8fb 	bl	8001a44 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	683a      	ldr	r2, [r7, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d803      	bhi.n	8003862 <HAL_SPI_Transmit+0x164>
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003860:	d102      	bne.n	8003868 <HAL_SPI_Transmit+0x16a>
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d109      	bne.n	800387c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e0b2      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003880:	b29b      	uxth	r3, r3
 8003882:	2b00      	cmp	r3, #0
 8003884:	d1c7      	bne.n	8003816 <HAL_SPI_Transmit+0x118>
 8003886:	e083      	b.n	8003990 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d002      	beq.n	8003896 <HAL_SPI_Transmit+0x198>
 8003890:	8b7b      	ldrh	r3, [r7, #26]
 8003892:	2b01      	cmp	r3, #1
 8003894:	d177      	bne.n	8003986 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800389a:	b29b      	uxth	r3, r3
 800389c:	2b01      	cmp	r3, #1
 800389e:	d912      	bls.n	80038c6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a4:	881a      	ldrh	r2, [r3, #0]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b0:	1c9a      	adds	r2, r3, #2
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038ba:	b29b      	uxth	r3, r3
 80038bc:	3b02      	subs	r3, #2
 80038be:	b29a      	uxth	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80038c4:	e05f      	b.n	8003986 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	330c      	adds	r3, #12
 80038d0:	7812      	ldrb	r2, [r2, #0]
 80038d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d8:	1c5a      	adds	r2, r3, #1
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b29a      	uxth	r2, r3
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80038ec:	e04b      	b.n	8003986 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 0302 	and.w	r3, r3, #2
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d12b      	bne.n	8003954 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003900:	b29b      	uxth	r3, r3
 8003902:	2b01      	cmp	r3, #1
 8003904:	d912      	bls.n	800392c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390a:	881a      	ldrh	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003916:	1c9a      	adds	r2, r3, #2
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003920:	b29b      	uxth	r3, r3
 8003922:	3b02      	subs	r3, #2
 8003924:	b29a      	uxth	r2, r3
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800392a:	e02c      	b.n	8003986 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	330c      	adds	r3, #12
 8003936:	7812      	ldrb	r2, [r2, #0]
 8003938:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800393e:	1c5a      	adds	r2, r3, #1
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003948:	b29b      	uxth	r3, r3
 800394a:	3b01      	subs	r3, #1
 800394c:	b29a      	uxth	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003952:	e018      	b.n	8003986 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003954:	f7fe f876 	bl	8001a44 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	69fb      	ldr	r3, [r7, #28]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	683a      	ldr	r2, [r7, #0]
 8003960:	429a      	cmp	r2, r3
 8003962:	d803      	bhi.n	800396c <HAL_SPI_Transmit+0x26e>
 8003964:	683b      	ldr	r3, [r7, #0]
 8003966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396a:	d102      	bne.n	8003972 <HAL_SPI_Transmit+0x274>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d109      	bne.n	8003986 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e02d      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800398a:	b29b      	uxth	r3, r3
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1ae      	bne.n	80038ee <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003990:	69fa      	ldr	r2, [r7, #28]
 8003992:	6839      	ldr	r1, [r7, #0]
 8003994:	68f8      	ldr	r0, [r7, #12]
 8003996:	f000 fc85 	bl	80042a4 <SPI_EndRxTxTransaction>
 800399a:	4603      	mov	r3, r0
 800399c:	2b00      	cmp	r3, #0
 800399e:	d002      	beq.n	80039a6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2220      	movs	r2, #32
 80039a4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d10a      	bne.n	80039c4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80039ae:	2300      	movs	r3, #0
 80039b0:	617b      	str	r3, [r7, #20]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	617b      	str	r3, [r7, #20]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	617b      	str	r3, [r7, #20]
 80039c2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d001      	beq.n	80039e0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e000      	b.n	80039e2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80039e0:	2300      	movs	r3, #0
  }
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3720      	adds	r7, #32
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80039ea:	b580      	push	{r7, lr}
 80039ec:	b08a      	sub	sp, #40	@ 0x28
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	60f8      	str	r0, [r7, #12]
 80039f2:	60b9      	str	r1, [r7, #8]
 80039f4:	607a      	str	r2, [r7, #4]
 80039f6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80039f8:	2301      	movs	r3, #1
 80039fa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039fc:	f7fe f822 	bl	8001a44 <HAL_GetTick>
 8003a00:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a08:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003a10:	887b      	ldrh	r3, [r7, #2]
 8003a12:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8003a14:	887b      	ldrh	r3, [r7, #2]
 8003a16:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003a18:	7ffb      	ldrb	r3, [r7, #31]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d00c      	beq.n	8003a38 <HAL_SPI_TransmitReceive+0x4e>
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a24:	d106      	bne.n	8003a34 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d102      	bne.n	8003a34 <HAL_SPI_TransmitReceive+0x4a>
 8003a2e:	7ffb      	ldrb	r3, [r7, #31]
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d001      	beq.n	8003a38 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003a34:	2302      	movs	r3, #2
 8003a36:	e1f3      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d005      	beq.n	8003a4a <HAL_SPI_TransmitReceive+0x60>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d002      	beq.n	8003a4a <HAL_SPI_TransmitReceive+0x60>
 8003a44:	887b      	ldrh	r3, [r7, #2]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d101      	bne.n	8003a4e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e1e8      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d101      	bne.n	8003a5c <HAL_SPI_TransmitReceive+0x72>
 8003a58:	2302      	movs	r3, #2
 8003a5a:	e1e1      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	2b04      	cmp	r3, #4
 8003a6e:	d003      	beq.n	8003a78 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2205      	movs	r2, #5
 8003a74:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	687a      	ldr	r2, [r7, #4]
 8003a82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	887a      	ldrh	r2, [r7, #2]
 8003a88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	887a      	ldrh	r2, [r7, #2]
 8003a90:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	68ba      	ldr	r2, [r7, #8]
 8003a98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	887a      	ldrh	r2, [r7, #2]
 8003a9e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	887a      	ldrh	r2, [r7, #2]
 8003aa4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003aba:	d802      	bhi.n	8003ac2 <HAL_SPI_TransmitReceive+0xd8>
 8003abc:	8abb      	ldrh	r3, [r7, #20]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d908      	bls.n	8003ad4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ad0:	605a      	str	r2, [r3, #4]
 8003ad2:	e007      	b.n	8003ae4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	685a      	ldr	r2, [r3, #4]
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ae2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aee:	2b40      	cmp	r3, #64	@ 0x40
 8003af0:	d007      	beq.n	8003b02 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b00:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b0a:	f240 8083 	bls.w	8003c14 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <HAL_SPI_TransmitReceive+0x132>
 8003b16:	8afb      	ldrh	r3, [r7, #22]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d16f      	bne.n	8003bfc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b20:	881a      	ldrh	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2c:	1c9a      	adds	r2, r3, #2
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b40:	e05c      	b.n	8003bfc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d11b      	bne.n	8003b88 <HAL_SPI_TransmitReceive+0x19e>
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d016      	beq.n	8003b88 <HAL_SPI_TransmitReceive+0x19e>
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d113      	bne.n	8003b88 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b64:	881a      	ldrh	r2, [r3, #0]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b70:	1c9a      	adds	r2, r3, #2
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b7a:	b29b      	uxth	r3, r3
 8003b7c:	3b01      	subs	r3, #1
 8003b7e:	b29a      	uxth	r2, r3
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b84:	2300      	movs	r3, #0
 8003b86:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d11c      	bne.n	8003bd0 <HAL_SPI_TransmitReceive+0x1e6>
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d016      	beq.n	8003bd0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68da      	ldr	r2, [r3, #12]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bac:	b292      	uxth	r2, r2
 8003bae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bb4:	1c9a      	adds	r2, r3, #2
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003bcc:	2301      	movs	r3, #1
 8003bce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003bd0:	f7fd ff38 	bl	8001a44 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	6a3b      	ldr	r3, [r7, #32]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bdc:	429a      	cmp	r2, r3
 8003bde:	d80d      	bhi.n	8003bfc <HAL_SPI_TransmitReceive+0x212>
 8003be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003be6:	d009      	beq.n	8003bfc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003bf8:	2303      	movs	r3, #3
 8003bfa:	e111      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d19d      	bne.n	8003b42 <HAL_SPI_TransmitReceive+0x158>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d197      	bne.n	8003b42 <HAL_SPI_TransmitReceive+0x158>
 8003c12:	e0e5      	b.n	8003de0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d003      	beq.n	8003c24 <HAL_SPI_TransmitReceive+0x23a>
 8003c1c:	8afb      	ldrh	r3, [r7, #22]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	f040 80d1 	bne.w	8003dc6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d912      	bls.n	8003c54 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c32:	881a      	ldrh	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c3e:	1c9a      	adds	r2, r3, #2
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c48:	b29b      	uxth	r3, r3
 8003c4a:	3b02      	subs	r3, #2
 8003c4c:	b29a      	uxth	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c52:	e0b8      	b.n	8003dc6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	330c      	adds	r3, #12
 8003c5e:	7812      	ldrb	r2, [r2, #0]
 8003c60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c66:	1c5a      	adds	r2, r3, #1
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	3b01      	subs	r3, #1
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003c7a:	e0a4      	b.n	8003dc6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b02      	cmp	r3, #2
 8003c88:	d134      	bne.n	8003cf4 <HAL_SPI_TransmitReceive+0x30a>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d02f      	beq.n	8003cf4 <HAL_SPI_TransmitReceive+0x30a>
 8003c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d12c      	bne.n	8003cf4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d912      	bls.n	8003cca <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ca8:	881a      	ldrh	r2, [r3, #0]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cb4:	1c9a      	adds	r2, r3, #2
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b02      	subs	r3, #2
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cc8:	e012      	b.n	8003cf0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	330c      	adds	r3, #12
 8003cd4:	7812      	ldrb	r2, [r2, #0]
 8003cd6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	3b01      	subs	r3, #1
 8003cea:	b29a      	uxth	r2, r3
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d148      	bne.n	8003d94 <HAL_SPI_TransmitReceive+0x3aa>
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d042      	beq.n	8003d94 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d923      	bls.n	8003d62 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	68da      	ldr	r2, [r3, #12]
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d24:	b292      	uxth	r2, r2
 8003d26:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d2c:	1c9a      	adds	r2, r3, #2
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b02      	subs	r3, #2
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d81f      	bhi.n	8003d90 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685a      	ldr	r2, [r3, #4]
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003d5e:	605a      	str	r2, [r3, #4]
 8003d60:	e016      	b.n	8003d90 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f103 020c 	add.w	r2, r3, #12
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6e:	7812      	ldrb	r2, [r2, #0]
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	3b01      	subs	r3, #1
 8003d88:	b29a      	uxth	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003d90:	2301      	movs	r3, #1
 8003d92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003d94:	f7fd fe56 	bl	8001a44 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	6a3b      	ldr	r3, [r7, #32]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003da0:	429a      	cmp	r2, r3
 8003da2:	d803      	bhi.n	8003dac <HAL_SPI_TransmitReceive+0x3c2>
 8003da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003daa:	d102      	bne.n	8003db2 <HAL_SPI_TransmitReceive+0x3c8>
 8003dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d109      	bne.n	8003dc6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e02c      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f47f af55 	bne.w	8003c7c <HAL_SPI_TransmitReceive+0x292>
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f47f af4e 	bne.w	8003c7c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003de0:	6a3a      	ldr	r2, [r7, #32]
 8003de2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fa5d 	bl	80042a4 <SPI_EndRxTxTransaction>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d008      	beq.n	8003e02 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2220      	movs	r2, #32
 8003df4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e00e      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	e000      	b.n	8003e20 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8003e1e:	2300      	movs	r3, #0
  }
}
 8003e20:	4618      	mov	r0, r3
 8003e22:	3728      	adds	r7, #40	@ 0x28
 8003e24:	46bd      	mov	sp, r7
 8003e26:	bd80      	pop	{r7, pc}

08003e28 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e40:	69bb      	ldr	r3, [r7, #24]
 8003e42:	099b      	lsrs	r3, r3, #6
 8003e44:	f003 0301 	and.w	r3, r3, #1
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d10f      	bne.n	8003e6c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d00a      	beq.n	8003e6c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e56:	69fb      	ldr	r3, [r7, #28]
 8003e58:	099b      	lsrs	r3, r3, #6
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d004      	beq.n	8003e6c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	4798      	blx	r3
    return;
 8003e6a:	e0d7      	b.n	800401c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	085b      	lsrs	r3, r3, #1
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d00a      	beq.n	8003e8e <HAL_SPI_IRQHandler+0x66>
 8003e78:	69fb      	ldr	r3, [r7, #28]
 8003e7a:	09db      	lsrs	r3, r3, #7
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d004      	beq.n	8003e8e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	4798      	blx	r3
    return;
 8003e8c:	e0c6      	b.n	800401c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	095b      	lsrs	r3, r3, #5
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d10c      	bne.n	8003eb4 <HAL_SPI_IRQHandler+0x8c>
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	099b      	lsrs	r3, r3, #6
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d106      	bne.n	8003eb4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	0a1b      	lsrs	r3, r3, #8
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	f000 80b4 	beq.w	800401c <HAL_SPI_IRQHandler+0x1f4>
 8003eb4:	69fb      	ldr	r3, [r7, #28]
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	f003 0301 	and.w	r3, r3, #1
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	f000 80ad 	beq.w	800401c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	099b      	lsrs	r3, r3, #6
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d023      	beq.n	8003f16 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b03      	cmp	r3, #3
 8003ed8:	d011      	beq.n	8003efe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ede:	f043 0204 	orr.w	r2, r3, #4
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	617b      	str	r3, [r7, #20]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	617b      	str	r3, [r7, #20]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	617b      	str	r3, [r7, #20]
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	e00b      	b.n	8003f16 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003efe:	2300      	movs	r3, #0
 8003f00:	613b      	str	r3, [r7, #16]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	613b      	str	r3, [r7, #16]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	613b      	str	r3, [r7, #16]
 8003f12:	693b      	ldr	r3, [r7, #16]
        return;
 8003f14:	e082      	b.n	800401c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	095b      	lsrs	r3, r3, #5
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d014      	beq.n	8003f4c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f26:	f043 0201 	orr.w	r2, r3, #1
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003f2e:	2300      	movs	r3, #0
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	60fb      	str	r3, [r7, #12]
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f48:	601a      	str	r2, [r3, #0]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	0a1b      	lsrs	r3, r3, #8
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00c      	beq.n	8003f72 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f5c:	f043 0208 	orr.w	r2, r3, #8
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f64:	2300      	movs	r3, #0
 8003f66:	60bb      	str	r3, [r7, #8]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	60bb      	str	r3, [r7, #8]
 8003f70:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d04f      	beq.n	800401a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f88:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003f92:	69fb      	ldr	r3, [r7, #28]
 8003f94:	f003 0302 	and.w	r3, r3, #2
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d104      	bne.n	8003fa6 <HAL_SPI_IRQHandler+0x17e>
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d034      	beq.n	8004010 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f022 0203 	bic.w	r2, r2, #3
 8003fb4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d011      	beq.n	8003fe2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc2:	4a18      	ldr	r2, [pc, #96]	@ (8004024 <HAL_SPI_IRQHandler+0x1fc>)
 8003fc4:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fca:	4618      	mov	r0, r3
 8003fcc:	f7fd ff79 	bl	8001ec2 <HAL_DMA_Abort_IT>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d005      	beq.n	8003fe2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fda:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d016      	beq.n	8004018 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fee:	4a0d      	ldr	r2, [pc, #52]	@ (8004024 <HAL_SPI_IRQHandler+0x1fc>)
 8003ff0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fd ff63 	bl	8001ec2 <HAL_DMA_Abort_IT>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d00a      	beq.n	8004018 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004006:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800400e:	e003      	b.n	8004018 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f809 	bl	8004028 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004016:	e000      	b.n	800401a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004018:	bf00      	nop
    return;
 800401a:	bf00      	nop
  }
}
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	0800403d 	.word	0x0800403d

08004028 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004048:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004058:	68f8      	ldr	r0, [r7, #12]
 800405a:	f7ff ffe5 	bl	8004028 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800405e:	bf00      	nop
 8004060:	3710      	adds	r7, #16
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
	...

08004068 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b088      	sub	sp, #32
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	603b      	str	r3, [r7, #0]
 8004074:	4613      	mov	r3, r2
 8004076:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004078:	f7fd fce4 	bl	8001a44 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	683a      	ldr	r2, [r7, #0]
 8004084:	4413      	add	r3, r2
 8004086:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004088:	f7fd fcdc 	bl	8001a44 <HAL_GetTick>
 800408c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800408e:	4b39      	ldr	r3, [pc, #228]	@ (8004174 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	015b      	lsls	r3, r3, #5
 8004094:	0d1b      	lsrs	r3, r3, #20
 8004096:	69fa      	ldr	r2, [r7, #28]
 8004098:	fb02 f303 	mul.w	r3, r2, r3
 800409c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800409e:	e054      	b.n	800414a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040a6:	d050      	beq.n	800414a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80040a8:	f7fd fccc 	bl	8001a44 <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	69bb      	ldr	r3, [r7, #24]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d902      	bls.n	80040be <SPI_WaitFlagStateUntilTimeout+0x56>
 80040b8:	69fb      	ldr	r3, [r7, #28]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d13d      	bne.n	800413a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80040cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040d6:	d111      	bne.n	80040fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040e0:	d004      	beq.n	80040ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	689b      	ldr	r3, [r3, #8]
 80040e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040ea:	d107      	bne.n	80040fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004100:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004104:	d10f      	bne.n	8004126 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004114:	601a      	str	r2, [r3, #0]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004124:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2201      	movs	r2, #1
 800412a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e017      	b.n	800416a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	3b01      	subs	r3, #1
 8004148:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	4013      	ands	r3, r2
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	429a      	cmp	r2, r3
 8004158:	bf0c      	ite	eq
 800415a:	2301      	moveq	r3, #1
 800415c:	2300      	movne	r3, #0
 800415e:	b2db      	uxtb	r3, r3
 8004160:	461a      	mov	r2, r3
 8004162:	79fb      	ldrb	r3, [r7, #7]
 8004164:	429a      	cmp	r2, r3
 8004166:	d19b      	bne.n	80040a0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004168:	2300      	movs	r3, #0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3720      	adds	r7, #32
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	20000014 	.word	0x20000014

08004178 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b08a      	sub	sp, #40	@ 0x28
 800417c:	af00      	add	r7, sp, #0
 800417e:	60f8      	str	r0, [r7, #12]
 8004180:	60b9      	str	r1, [r7, #8]
 8004182:	607a      	str	r2, [r7, #4]
 8004184:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004186:	2300      	movs	r3, #0
 8004188:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800418a:	f7fd fc5b 	bl	8001a44 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004192:	1a9b      	subs	r3, r3, r2
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	4413      	add	r3, r2
 8004198:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800419a:	f7fd fc53 	bl	8001a44 <HAL_GetTick>
 800419e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	330c      	adds	r3, #12
 80041a6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80041a8:	4b3d      	ldr	r3, [pc, #244]	@ (80042a0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80041aa:	681a      	ldr	r2, [r3, #0]
 80041ac:	4613      	mov	r3, r2
 80041ae:	009b      	lsls	r3, r3, #2
 80041b0:	4413      	add	r3, r2
 80041b2:	00da      	lsls	r2, r3, #3
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	0d1b      	lsrs	r3, r3, #20
 80041b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ba:	fb02 f303 	mul.w	r3, r2, r3
 80041be:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80041c0:	e060      	b.n	8004284 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80041c8:	d107      	bne.n	80041da <SPI_WaitFifoStateUntilTimeout+0x62>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d104      	bne.n	80041da <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e0:	d050      	beq.n	8004284 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80041e2:	f7fd fc2f 	bl	8001a44 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	6a3b      	ldr	r3, [r7, #32]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ee:	429a      	cmp	r2, r3
 80041f0:	d902      	bls.n	80041f8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80041f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d13d      	bne.n	8004274 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004206:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004210:	d111      	bne.n	8004236 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800421a:	d004      	beq.n	8004226 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004224:	d107      	bne.n	8004236 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004234:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800423e:	d10f      	bne.n	8004260 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800425e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004270:	2303      	movs	r3, #3
 8004272:	e010      	b.n	8004296 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	3b01      	subs	r3, #1
 8004282:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	4013      	ands	r3, r2
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	429a      	cmp	r2, r3
 8004292:	d196      	bne.n	80041c2 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	3728      	adds	r7, #40	@ 0x28
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000014 	.word	0x20000014

080042a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	b086      	sub	sp, #24
 80042a8:	af02      	add	r7, sp, #8
 80042aa:	60f8      	str	r0, [r7, #12]
 80042ac:	60b9      	str	r1, [r7, #8]
 80042ae:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	9300      	str	r3, [sp, #0]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f7ff ff5b 	bl	8004178 <SPI_WaitFifoStateUntilTimeout>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d007      	beq.n	80042d8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042cc:	f043 0220 	orr.w	r2, r3, #32
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e027      	b.n	8004328 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	9300      	str	r3, [sp, #0]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2200      	movs	r2, #0
 80042e0:	2180      	movs	r1, #128	@ 0x80
 80042e2:	68f8      	ldr	r0, [r7, #12]
 80042e4:	f7ff fec0 	bl	8004068 <SPI_WaitFlagStateUntilTimeout>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d007      	beq.n	80042fe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042f2:	f043 0220 	orr.w	r2, r3, #32
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042fa:	2303      	movs	r3, #3
 80042fc:	e014      	b.n	8004328 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	9300      	str	r3, [sp, #0]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	2200      	movs	r2, #0
 8004306:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f7ff ff34 	bl	8004178 <SPI_WaitFifoStateUntilTimeout>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d007      	beq.n	8004326 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800431a:	f043 0220 	orr.w	r2, r3, #32
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e000      	b.n	8004328 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e049      	b.n	80043d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004348:	b2db      	uxtb	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	d106      	bne.n	800435c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f7fd f974 	bl	8001644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2202      	movs	r2, #2
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	3304      	adds	r3, #4
 800436c:	4619      	mov	r1, r3
 800436e:	4610      	mov	r0, r2
 8004370:	f000 fb3c 	bl	80049ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
	...

080043e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b085      	sub	sp, #20
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b01      	cmp	r3, #1
 80043f2:	d001      	beq.n	80043f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043f4:	2301      	movs	r3, #1
 80043f6:	e054      	b.n	80044a2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	68da      	ldr	r2, [r3, #12]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f042 0201 	orr.w	r2, r2, #1
 800440e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a26      	ldr	r2, [pc, #152]	@ (80044b0 <HAL_TIM_Base_Start_IT+0xd0>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d022      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004422:	d01d      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a22      	ldr	r2, [pc, #136]	@ (80044b4 <HAL_TIM_Base_Start_IT+0xd4>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d018      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a21      	ldr	r2, [pc, #132]	@ (80044b8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d013      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a1f      	ldr	r2, [pc, #124]	@ (80044bc <HAL_TIM_Base_Start_IT+0xdc>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d00e      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a1e      	ldr	r2, [pc, #120]	@ (80044c0 <HAL_TIM_Base_Start_IT+0xe0>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d009      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a1c      	ldr	r2, [pc, #112]	@ (80044c4 <HAL_TIM_Base_Start_IT+0xe4>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d004      	beq.n	8004460 <HAL_TIM_Base_Start_IT+0x80>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a1b      	ldr	r2, [pc, #108]	@ (80044c8 <HAL_TIM_Base_Start_IT+0xe8>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d115      	bne.n	800448c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	689a      	ldr	r2, [r3, #8]
 8004466:	4b19      	ldr	r3, [pc, #100]	@ (80044cc <HAL_TIM_Base_Start_IT+0xec>)
 8004468:	4013      	ands	r3, r2
 800446a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2b06      	cmp	r3, #6
 8004470:	d015      	beq.n	800449e <HAL_TIM_Base_Start_IT+0xbe>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004478:	d011      	beq.n	800449e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0201 	orr.w	r2, r2, #1
 8004488:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800448a:	e008      	b.n	800449e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	e000      	b.n	80044a0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800449e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044a0:	2300      	movs	r3, #0
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	40012c00 	.word	0x40012c00
 80044b4:	40000400 	.word	0x40000400
 80044b8:	40000800 	.word	0x40000800
 80044bc:	40000c00 	.word	0x40000c00
 80044c0:	40013400 	.word	0x40013400
 80044c4:	40014000 	.word	0x40014000
 80044c8:	40015000 	.word	0x40015000
 80044cc:	00010007 	.word	0x00010007

080044d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	691b      	ldr	r3, [r3, #16]
 80044e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0302 	and.w	r3, r3, #2
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d020      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0302 	and.w	r3, r3, #2
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01b      	beq.n	8004534 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0202 	mvn.w	r2, #2
 8004504:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b00      	cmp	r3, #0
 8004518:	d003      	beq.n	8004522 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 fa48 	bl	80049b0 <HAL_TIM_IC_CaptureCallback>
 8004520:	e005      	b.n	800452e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004522:	6878      	ldr	r0, [r7, #4]
 8004524:	f000 fa3a 	bl	800499c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f000 fa4b 	bl	80049c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2200      	movs	r2, #0
 8004532:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d020      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d01b      	beq.n	8004580 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f06f 0204 	mvn.w	r2, #4
 8004550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2202      	movs	r2, #2
 8004556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	699b      	ldr	r3, [r3, #24]
 800455e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004562:	2b00      	cmp	r3, #0
 8004564:	d003      	beq.n	800456e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fa22 	bl	80049b0 <HAL_TIM_IC_CaptureCallback>
 800456c:	e005      	b.n	800457a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fa14 	bl	800499c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 fa25 	bl	80049c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	2200      	movs	r2, #0
 800457e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d020      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d01b      	beq.n	80045cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f06f 0208 	mvn.w	r2, #8
 800459c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2204      	movs	r2, #4
 80045a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	f003 0303 	and.w	r3, r3, #3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f9fc 	bl	80049b0 <HAL_TIM_IC_CaptureCallback>
 80045b8:	e005      	b.n	80045c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f000 f9ee 	bl	800499c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045c0:	6878      	ldr	r0, [r7, #4]
 80045c2:	f000 f9ff 	bl	80049c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2200      	movs	r2, #0
 80045ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	f003 0310 	and.w	r3, r3, #16
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d020      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 0310 	and.w	r3, r3, #16
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d01b      	beq.n	8004618 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f06f 0210 	mvn.w	r2, #16
 80045e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2208      	movs	r2, #8
 80045ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d003      	beq.n	8004606 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f9d6 	bl	80049b0 <HAL_TIM_IC_CaptureCallback>
 8004604:	e005      	b.n	8004612 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f9c8 	bl	800499c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f000 f9d9 	bl	80049c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00c      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d007      	beq.n	800463c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0201 	mvn.w	r2, #1
 8004634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fc feb6 	bl	80013a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004642:	2b00      	cmp	r3, #0
 8004644:	d104      	bne.n	8004650 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00c      	beq.n	800466a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004656:	2b00      	cmp	r3, #0
 8004658:	d007      	beq.n	800466a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004662:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 fbb1 	bl	8004dcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00c      	beq.n	800468e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800467a:	2b00      	cmp	r3, #0
 800467c:	d007      	beq.n	800468e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004686:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fba9 	bl	8004de0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00c      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d007      	beq.n	80046b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80046aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f993 	bl	80049d8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	f003 0320 	and.w	r3, r3, #32
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d00c      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f003 0320 	and.w	r3, r3, #32
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d007      	beq.n	80046d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f06f 0220 	mvn.w	r2, #32
 80046ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80046d0:	6878      	ldr	r0, [r7, #4]
 80046d2:	f000 fb71 	bl	8004db8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d00c      	beq.n	80046fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d007      	beq.n	80046fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80046f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80046f4:	6878      	ldr	r0, [r7, #4]
 80046f6:	f000 fb7d 	bl	8004df4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d00c      	beq.n	800471e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d007      	beq.n	800471e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004716:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 fb75 	bl	8004e08 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d00c      	beq.n	8004742 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d007      	beq.n	8004742 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800473a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 fb6d 	bl	8004e1c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004748:	2b00      	cmp	r3, #0
 800474a:	d00c      	beq.n	8004766 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800475e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fb65 	bl	8004e30 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004766:	bf00      	nop
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
	...

08004770 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_TIM_ConfigClockSource+0x1c>
 8004788:	2302      	movs	r3, #2
 800478a:	e0f6      	b.n	800497a <HAL_TIM_ConfigClockSource+0x20a>
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80047aa:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80047ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	68ba      	ldr	r2, [r7, #8]
 80047be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a6f      	ldr	r2, [pc, #444]	@ (8004984 <HAL_TIM_ConfigClockSource+0x214>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	f000 80c1 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 80047cc:	4a6d      	ldr	r2, [pc, #436]	@ (8004984 <HAL_TIM_ConfigClockSource+0x214>)
 80047ce:	4293      	cmp	r3, r2
 80047d0:	f200 80c6 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 80047d4:	4a6c      	ldr	r2, [pc, #432]	@ (8004988 <HAL_TIM_ConfigClockSource+0x218>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	f000 80b9 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 80047dc:	4a6a      	ldr	r2, [pc, #424]	@ (8004988 <HAL_TIM_ConfigClockSource+0x218>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	f200 80be 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 80047e4:	4a69      	ldr	r2, [pc, #420]	@ (800498c <HAL_TIM_ConfigClockSource+0x21c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	f000 80b1 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 80047ec:	4a67      	ldr	r2, [pc, #412]	@ (800498c <HAL_TIM_ConfigClockSource+0x21c>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	f200 80b6 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 80047f4:	4a66      	ldr	r2, [pc, #408]	@ (8004990 <HAL_TIM_ConfigClockSource+0x220>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	f000 80a9 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 80047fc:	4a64      	ldr	r2, [pc, #400]	@ (8004990 <HAL_TIM_ConfigClockSource+0x220>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	f200 80ae 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004804:	4a63      	ldr	r2, [pc, #396]	@ (8004994 <HAL_TIM_ConfigClockSource+0x224>)
 8004806:	4293      	cmp	r3, r2
 8004808:	f000 80a1 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 800480c:	4a61      	ldr	r2, [pc, #388]	@ (8004994 <HAL_TIM_ConfigClockSource+0x224>)
 800480e:	4293      	cmp	r3, r2
 8004810:	f200 80a6 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004814:	4a60      	ldr	r2, [pc, #384]	@ (8004998 <HAL_TIM_ConfigClockSource+0x228>)
 8004816:	4293      	cmp	r3, r2
 8004818:	f000 8099 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 800481c:	4a5e      	ldr	r2, [pc, #376]	@ (8004998 <HAL_TIM_ConfigClockSource+0x228>)
 800481e:	4293      	cmp	r3, r2
 8004820:	f200 809e 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004824:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004828:	f000 8091 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 800482c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004830:	f200 8096 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004834:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004838:	f000 8089 	beq.w	800494e <HAL_TIM_ConfigClockSource+0x1de>
 800483c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004840:	f200 808e 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004844:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004848:	d03e      	beq.n	80048c8 <HAL_TIM_ConfigClockSource+0x158>
 800484a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800484e:	f200 8087 	bhi.w	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004852:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004856:	f000 8086 	beq.w	8004966 <HAL_TIM_ConfigClockSource+0x1f6>
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	d87f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004860:	2b70      	cmp	r3, #112	@ 0x70
 8004862:	d01a      	beq.n	800489a <HAL_TIM_ConfigClockSource+0x12a>
 8004864:	2b70      	cmp	r3, #112	@ 0x70
 8004866:	d87b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004868:	2b60      	cmp	r3, #96	@ 0x60
 800486a:	d050      	beq.n	800490e <HAL_TIM_ConfigClockSource+0x19e>
 800486c:	2b60      	cmp	r3, #96	@ 0x60
 800486e:	d877      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004870:	2b50      	cmp	r3, #80	@ 0x50
 8004872:	d03c      	beq.n	80048ee <HAL_TIM_ConfigClockSource+0x17e>
 8004874:	2b50      	cmp	r3, #80	@ 0x50
 8004876:	d873      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004878:	2b40      	cmp	r3, #64	@ 0x40
 800487a:	d058      	beq.n	800492e <HAL_TIM_ConfigClockSource+0x1be>
 800487c:	2b40      	cmp	r3, #64	@ 0x40
 800487e:	d86f      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004880:	2b30      	cmp	r3, #48	@ 0x30
 8004882:	d064      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x1de>
 8004884:	2b30      	cmp	r3, #48	@ 0x30
 8004886:	d86b      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004888:	2b20      	cmp	r3, #32
 800488a:	d060      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x1de>
 800488c:	2b20      	cmp	r3, #32
 800488e:	d867      	bhi.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
 8004890:	2b00      	cmp	r3, #0
 8004892:	d05c      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x1de>
 8004894:	2b10      	cmp	r3, #16
 8004896:	d05a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0x1de>
 8004898:	e062      	b.n	8004960 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048aa:	f000 f9cf 	bl	8004c4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048bc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	609a      	str	r2, [r3, #8]
      break;
 80048c6:	e04f      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d8:	f000 f9b8 	bl	8004c4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	689a      	ldr	r2, [r3, #8]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048ea:	609a      	str	r2, [r3, #8]
      break;
 80048ec:	e03c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fa:	461a      	mov	r2, r3
 80048fc:	f000 f92a 	bl	8004b54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2150      	movs	r1, #80	@ 0x50
 8004906:	4618      	mov	r0, r3
 8004908:	f000 f983 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 800490c:	e02c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800491a:	461a      	mov	r2, r3
 800491c:	f000 f949 	bl	8004bb2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	2160      	movs	r1, #96	@ 0x60
 8004926:	4618      	mov	r0, r3
 8004928:	f000 f973 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 800492c:	e01c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800493a:	461a      	mov	r2, r3
 800493c:	f000 f90a 	bl	8004b54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2140      	movs	r1, #64	@ 0x40
 8004946:	4618      	mov	r0, r3
 8004948:	f000 f963 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 800494c:	e00c      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	4619      	mov	r1, r3
 8004958:	4610      	mov	r0, r2
 800495a:	f000 f95a 	bl	8004c12 <TIM_ITRx_SetConfig>
      break;
 800495e:	e003      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	73fb      	strb	r3, [r7, #15]
      break;
 8004964:	e000      	b.n	8004968 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8004966:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	00100070 	.word	0x00100070
 8004988:	00100060 	.word	0x00100060
 800498c:	00100050 	.word	0x00100050
 8004990:	00100040 	.word	0x00100040
 8004994:	00100030 	.word	0x00100030
 8004998:	00100020 	.word	0x00100020

0800499c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800499c:	b480      	push	{r7}
 800499e:	b083      	sub	sp, #12
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr

080049b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049b0:	b480      	push	{r7}
 80049b2:	b083      	sub	sp, #12
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049b8:	bf00      	nop
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a4c      	ldr	r2, [pc, #304]	@ (8004b30 <TIM_Base_SetConfig+0x144>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d017      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a0a:	d013      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a49      	ldr	r2, [pc, #292]	@ (8004b34 <TIM_Base_SetConfig+0x148>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d00f      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a48      	ldr	r2, [pc, #288]	@ (8004b38 <TIM_Base_SetConfig+0x14c>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d00b      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a47      	ldr	r2, [pc, #284]	@ (8004b3c <TIM_Base_SetConfig+0x150>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d007      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a46      	ldr	r2, [pc, #280]	@ (8004b40 <TIM_Base_SetConfig+0x154>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d003      	beq.n	8004a34 <TIM_Base_SetConfig+0x48>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a45      	ldr	r2, [pc, #276]	@ (8004b44 <TIM_Base_SetConfig+0x158>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d108      	bne.n	8004a46 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a3a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a39      	ldr	r2, [pc, #228]	@ (8004b30 <TIM_Base_SetConfig+0x144>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d023      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a54:	d01f      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	4a36      	ldr	r2, [pc, #216]	@ (8004b34 <TIM_Base_SetConfig+0x148>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d01b      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	4a35      	ldr	r2, [pc, #212]	@ (8004b38 <TIM_Base_SetConfig+0x14c>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d017      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	4a34      	ldr	r2, [pc, #208]	@ (8004b3c <TIM_Base_SetConfig+0x150>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d013      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	4a33      	ldr	r2, [pc, #204]	@ (8004b40 <TIM_Base_SetConfig+0x154>)
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d00f      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a33      	ldr	r2, [pc, #204]	@ (8004b48 <TIM_Base_SetConfig+0x15c>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d00b      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	4a32      	ldr	r2, [pc, #200]	@ (8004b4c <TIM_Base_SetConfig+0x160>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d007      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	4a31      	ldr	r2, [pc, #196]	@ (8004b50 <TIM_Base_SetConfig+0x164>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d003      	beq.n	8004a96 <TIM_Base_SetConfig+0xaa>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	4a2c      	ldr	r2, [pc, #176]	@ (8004b44 <TIM_Base_SetConfig+0x158>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d108      	bne.n	8004aa8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a18      	ldr	r2, [pc, #96]	@ (8004b30 <TIM_Base_SetConfig+0x144>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d013      	beq.n	8004afc <TIM_Base_SetConfig+0x110>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a1a      	ldr	r2, [pc, #104]	@ (8004b40 <TIM_Base_SetConfig+0x154>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d00f      	beq.n	8004afc <TIM_Base_SetConfig+0x110>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	4a1a      	ldr	r2, [pc, #104]	@ (8004b48 <TIM_Base_SetConfig+0x15c>)
 8004ae0:	4293      	cmp	r3, r2
 8004ae2:	d00b      	beq.n	8004afc <TIM_Base_SetConfig+0x110>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a19      	ldr	r2, [pc, #100]	@ (8004b4c <TIM_Base_SetConfig+0x160>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d007      	beq.n	8004afc <TIM_Base_SetConfig+0x110>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	4a18      	ldr	r2, [pc, #96]	@ (8004b50 <TIM_Base_SetConfig+0x164>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d003      	beq.n	8004afc <TIM_Base_SetConfig+0x110>
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	4a13      	ldr	r2, [pc, #76]	@ (8004b44 <TIM_Base_SetConfig+0x158>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d103      	bne.n	8004b04 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	691a      	ldr	r2, [r3, #16]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2201      	movs	r2, #1
 8004b08:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d105      	bne.n	8004b22 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	f023 0201 	bic.w	r2, r3, #1
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	611a      	str	r2, [r3, #16]
  }
}
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	40012c00 	.word	0x40012c00
 8004b34:	40000400 	.word	0x40000400
 8004b38:	40000800 	.word	0x40000800
 8004b3c:	40000c00 	.word	0x40000c00
 8004b40:	40013400 	.word	0x40013400
 8004b44:	40015000 	.word	0x40015000
 8004b48:	40014000 	.word	0x40014000
 8004b4c:	40014400 	.word	0x40014400
 8004b50:	40014800 	.word	0x40014800

08004b54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b54:	b480      	push	{r7}
 8004b56:	b087      	sub	sp, #28
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	60b9      	str	r1, [r7, #8]
 8004b5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	f023 0201 	bic.w	r2, r3, #1
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	699b      	ldr	r3, [r3, #24]
 8004b76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	011b      	lsls	r3, r3, #4
 8004b84:	693a      	ldr	r2, [r7, #16]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	f023 030a 	bic.w	r3, r3, #10
 8004b90:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b92:	697a      	ldr	r2, [r7, #20]
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	693a      	ldr	r2, [r7, #16]
 8004b9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	621a      	str	r2, [r3, #32]
}
 8004ba6:	bf00      	nop
 8004ba8:	371c      	adds	r7, #28
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b087      	sub	sp, #28
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	60f8      	str	r0, [r7, #12]
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	6a1b      	ldr	r3, [r3, #32]
 8004bc8:	f023 0210 	bic.w	r2, r3, #16
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	699b      	ldr	r3, [r3, #24]
 8004bd4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bd6:	693b      	ldr	r3, [r7, #16]
 8004bd8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004bdc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	031b      	lsls	r3, r3, #12
 8004be2:	693a      	ldr	r2, [r7, #16]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004bee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	011b      	lsls	r3, r3, #4
 8004bf4:	697a      	ldr	r2, [r7, #20]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	697a      	ldr	r2, [r7, #20]
 8004c04:	621a      	str	r2, [r3, #32]
}
 8004c06:	bf00      	nop
 8004c08:	371c      	adds	r7, #28
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr

08004c12 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c12:	b480      	push	{r7}
 8004c14:	b085      	sub	sp, #20
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004c28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c2e:	683a      	ldr	r2, [r7, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	f043 0307 	orr.w	r3, r3, #7
 8004c38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	609a      	str	r2, [r3, #8]
}
 8004c40:	bf00      	nop
 8004c42:	3714      	adds	r7, #20
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	b087      	sub	sp, #28
 8004c50:	af00      	add	r7, sp, #0
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
 8004c58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004c66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	021a      	lsls	r2, r3, #8
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	4313      	orrs	r3, r2
 8004c74:	697a      	ldr	r2, [r7, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	697a      	ldr	r2, [r7, #20]
 8004c7e:	609a      	str	r2, [r3, #8]
}
 8004c80:	bf00      	nop
 8004c82:	371c      	adds	r7, #28
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b085      	sub	sp, #20
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c9c:	2b01      	cmp	r3, #1
 8004c9e:	d101      	bne.n	8004ca4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ca0:	2302      	movs	r3, #2
 8004ca2:	e074      	b.n	8004d8e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2202      	movs	r2, #2
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a34      	ldr	r2, [pc, #208]	@ (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d009      	beq.n	8004ce2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a33      	ldr	r2, [pc, #204]	@ (8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d004      	beq.n	8004ce2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a31      	ldr	r2, [pc, #196]	@ (8004da4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d108      	bne.n	8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004ce8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68fa      	ldr	r2, [r7, #12]
 8004d06:	4313      	orrs	r3, r2
 8004d08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a21      	ldr	r2, [pc, #132]	@ (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d022      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d24:	d01d      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8004da8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d018      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a1d      	ldr	r2, [pc, #116]	@ (8004dac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d013      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a1c      	ldr	r2, [pc, #112]	@ (8004db0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d00e      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a15      	ldr	r2, [pc, #84]	@ (8004da0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d009      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a18      	ldr	r2, [pc, #96]	@ (8004db4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004d54:	4293      	cmp	r3, r2
 8004d56:	d004      	beq.n	8004d62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	4a11      	ldr	r2, [pc, #68]	@ (8004da4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d10c      	bne.n	8004d7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	68ba      	ldr	r2, [r7, #8]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68ba      	ldr	r2, [r7, #8]
 8004d7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3714      	adds	r7, #20
 8004d92:	46bd      	mov	sp, r7
 8004d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40012c00 	.word	0x40012c00
 8004da0:	40013400 	.word	0x40013400
 8004da4:	40015000 	.word	0x40015000
 8004da8:	40000400 	.word	0x40000400
 8004dac:	40000800 	.word	0x40000800
 8004db0:	40000c00 	.word	0x40000c00
 8004db4:	40014000 	.word	0x40014000

08004db8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b083      	sub	sp, #12
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr

08004de0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004de8:	bf00      	nop
 8004dea:	370c      	adds	r7, #12
 8004dec:	46bd      	mov	sp, r7
 8004dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df2:	4770      	bx	lr

08004df4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004dfc:	bf00      	nop
 8004dfe:	370c      	adds	r7, #12
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr

08004e08 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004e10:	bf00      	nop
 8004e12:	370c      	adds	r7, #12
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b083      	sub	sp, #12
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004e24:	bf00      	nop
 8004e26:	370c      	adds	r7, #12
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2e:	4770      	bx	lr

08004e30 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004e38:	bf00      	nop
 8004e3a:	370c      	adds	r7, #12
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr

08004e44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e042      	b.n	8004edc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d106      	bne.n	8004e6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7fc fc0f 	bl	800168c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2224      	movs	r2, #36	@ 0x24
 8004e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f022 0201 	bic.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d002      	beq.n	8004e94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f000 fff0 	bl	8005e74 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	f000 fcf1 	bl	800587c <UART_SetConfig>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d101      	bne.n	8004ea4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e01b      	b.n	8004edc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	685a      	ldr	r2, [r3, #4]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004eb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	689a      	ldr	r2, [r3, #8]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ec2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	681a      	ldr	r2, [r3, #0]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0201 	orr.w	r2, r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 f86f 	bl	8005fb8 <UART_CheckIdleState>
 8004eda:	4603      	mov	r3, r0
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3708      	adds	r7, #8
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b08a      	sub	sp, #40	@ 0x28
 8004ee8:	af02      	add	r7, sp, #8
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	603b      	str	r3, [r7, #0]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d17b      	bne.n	8004ff6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d002      	beq.n	8004f0a <HAL_UART_Transmit+0x26>
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d101      	bne.n	8004f0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	e074      	b.n	8004ff8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2221      	movs	r2, #33	@ 0x21
 8004f1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f1e:	f7fc fd91 	bl	8001a44 <HAL_GetTick>
 8004f22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	88fa      	ldrh	r2, [r7, #6]
 8004f28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	88fa      	ldrh	r2, [r7, #6]
 8004f30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f3c:	d108      	bne.n	8004f50 <HAL_UART_Transmit+0x6c>
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d104      	bne.n	8004f50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	61bb      	str	r3, [r7, #24]
 8004f4e:	e003      	b.n	8004f58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004f54:	2300      	movs	r3, #0
 8004f56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004f58:	e030      	b.n	8004fbc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	9300      	str	r3, [sp, #0]
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	2200      	movs	r2, #0
 8004f62:	2180      	movs	r1, #128	@ 0x80
 8004f64:	68f8      	ldr	r0, [r7, #12]
 8004f66:	f001 f8d1 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d005      	beq.n	8004f7c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2220      	movs	r2, #32
 8004f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e03d      	b.n	8004ff8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d10b      	bne.n	8004f9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004f82:	69bb      	ldr	r3, [r7, #24]
 8004f84:	881b      	ldrh	r3, [r3, #0]
 8004f86:	461a      	mov	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	3302      	adds	r3, #2
 8004f96:	61bb      	str	r3, [r7, #24]
 8004f98:	e007      	b.n	8004faa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f9a:	69fb      	ldr	r3, [r7, #28]
 8004f9c:	781a      	ldrb	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fb0:	b29b      	uxth	r3, r3
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1c8      	bne.n	8004f5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	2140      	movs	r1, #64	@ 0x40
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	f001 f89a 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d005      	beq.n	8004fea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2220      	movs	r2, #32
 8004fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004fe6:	2303      	movs	r3, #3
 8004fe8:	e006      	b.n	8004ff8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2220      	movs	r2, #32
 8004fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	e000      	b.n	8004ff8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004ff6:	2302      	movs	r3, #2
  }
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3720      	adds	r7, #32
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b08a      	sub	sp, #40	@ 0x28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	4613      	mov	r3, r2
 800500c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005014:	2b20      	cmp	r3, #32
 8005016:	d137      	bne.n	8005088 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d002      	beq.n	8005024 <HAL_UART_Receive_IT+0x24>
 800501e:	88fb      	ldrh	r3, [r7, #6]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	e030      	b.n	800508a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a18      	ldr	r2, [pc, #96]	@ (8005094 <HAL_UART_Receive_IT+0x94>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d01f      	beq.n	8005078 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005042:	2b00      	cmp	r3, #0
 8005044:	d018      	beq.n	8005078 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	e853 3f00 	ldrex	r3, [r3]
 8005052:	613b      	str	r3, [r7, #16]
   return(result);
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800505a:	627b      	str	r3, [r7, #36]	@ 0x24
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	461a      	mov	r2, r3
 8005062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005064:	623b      	str	r3, [r7, #32]
 8005066:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005068:	69f9      	ldr	r1, [r7, #28]
 800506a:	6a3a      	ldr	r2, [r7, #32]
 800506c:	e841 2300 	strex	r3, r2, [r1]
 8005070:	61bb      	str	r3, [r7, #24]
   return(result);
 8005072:	69bb      	ldr	r3, [r7, #24]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d1e6      	bne.n	8005046 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005078:	88fb      	ldrh	r3, [r7, #6]
 800507a:	461a      	mov	r2, r3
 800507c:	68b9      	ldr	r1, [r7, #8]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f001 f8b2 	bl	80061e8 <UART_Start_Receive_IT>
 8005084:	4603      	mov	r3, r0
 8005086:	e000      	b.n	800508a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005088:	2302      	movs	r3, #2
  }
}
 800508a:	4618      	mov	r0, r3
 800508c:	3728      	adds	r7, #40	@ 0x28
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}
 8005092:	bf00      	nop
 8005094:	40008000 	.word	0x40008000

08005098 <HAL_UART_AbortTransmit>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b094      	sub	sp, #80	@ 0x50
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Disable TCIE, TXEIE and TXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE));
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050a8:	e853 3f00 	ldrex	r3, [r3]
 80050ac:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80050ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80050b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	461a      	mov	r2, r3
 80050bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050be:	643b      	str	r3, [r7, #64]	@ 0x40
 80050c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050c2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80050c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050c6:	e841 2300 	strex	r3, r2, [r1]
 80050ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80050cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d1e6      	bne.n	80050a0 <HAL_UART_AbortTransmit+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	3308      	adds	r3, #8
 80050d8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050da:	6a3b      	ldr	r3, [r7, #32]
 80050dc:	e853 3f00 	ldrex	r3, [r3]
 80050e0:	61fb      	str	r3, [r7, #28]
   return(result);
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80050e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	3308      	adds	r3, #8
 80050f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80050f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80050f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050f6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050fa:	e841 2300 	strex	r3, r2, [r1]
 80050fe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	2b00      	cmp	r3, #0
 8005104:	d1e5      	bne.n	80050d2 <HAL_UART_AbortTransmit+0x3a>

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005110:	2b80      	cmp	r3, #128	@ 0x80
 8005112:	d137      	bne.n	8005184 <HAL_UART_AbortTransmit+0xec>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	3308      	adds	r3, #8
 800511a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	e853 3f00 	ldrex	r3, [r3]
 8005122:	60bb      	str	r3, [r7, #8]
   return(result);
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800512a:	647b      	str	r3, [r7, #68]	@ 0x44
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	3308      	adds	r3, #8
 8005132:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005134:	61ba      	str	r2, [r7, #24]
 8005136:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005138:	6979      	ldr	r1, [r7, #20]
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	e841 2300 	strex	r3, r2, [r1]
 8005140:	613b      	str	r3, [r7, #16]
   return(result);
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d1e5      	bne.n	8005114 <HAL_UART_AbortTransmit+0x7c>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800514c:	2b00      	cmp	r3, #0
 800514e:	d019      	beq.n	8005184 <HAL_UART_AbortTransmit+0xec>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005154:	2200      	movs	r2, #0
 8005156:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800515c:	4618      	mov	r0, r3
 800515e:	f7fc fe57 	bl	8001e10 <HAL_DMA_Abort>
 8005162:	4603      	mov	r3, r0
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00d      	beq.n	8005184 <HAL_UART_AbortTransmit+0xec>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800516c:	4618      	mov	r0, r3
 800516e:	f7fc ffbe 	bl	80020ee <HAL_DMA_GetError>
 8005172:	4603      	mov	r3, r0
 8005174:	2b20      	cmp	r3, #32
 8005176:	d105      	bne.n	8005184 <HAL_UART_AbortTransmit+0xec>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2210      	movs	r2, #16
 800517c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	e015      	b.n	80051b0 <HAL_UART_AbortTransmit+0x118>
      }
    }
  }

  /* Reset Tx transfer counter */
  huart->TxXferCount = 0U;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005190:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005194:	d107      	bne.n	80051a6 <HAL_UART_AbortTransmit+0x10e>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699a      	ldr	r2, [r3, #24]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f042 0210 	orr.w	r2, r2, #16
 80051a4:	619a      	str	r2, [r3, #24]
  }

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2220      	movs	r2, #32
 80051aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3750      	adds	r7, #80	@ 0x50
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b0ba      	sub	sp, #232	@ 0xe8
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80051de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80051e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80051e6:	4013      	ands	r3, r2
 80051e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80051ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d11b      	bne.n	800522c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80051f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d015      	beq.n	800522c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005204:	f003 0320 	and.w	r3, r3, #32
 8005208:	2b00      	cmp	r3, #0
 800520a:	d105      	bne.n	8005218 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800520c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005210:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d009      	beq.n	800522c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800521c:	2b00      	cmp	r3, #0
 800521e:	f000 8300 	beq.w	8005822 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005226:	6878      	ldr	r0, [r7, #4]
 8005228:	4798      	blx	r3
      }
      return;
 800522a:	e2fa      	b.n	8005822 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800522c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005230:	2b00      	cmp	r3, #0
 8005232:	f000 8123 	beq.w	800547c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005236:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800523a:	4b8d      	ldr	r3, [pc, #564]	@ (8005470 <HAL_UART_IRQHandler+0x2b8>)
 800523c:	4013      	ands	r3, r2
 800523e:	2b00      	cmp	r3, #0
 8005240:	d106      	bne.n	8005250 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005242:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005246:	4b8b      	ldr	r3, [pc, #556]	@ (8005474 <HAL_UART_IRQHandler+0x2bc>)
 8005248:	4013      	ands	r3, r2
 800524a:	2b00      	cmp	r3, #0
 800524c:	f000 8116 	beq.w	800547c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005254:	f003 0301 	and.w	r3, r3, #1
 8005258:	2b00      	cmp	r3, #0
 800525a:	d011      	beq.n	8005280 <HAL_UART_IRQHandler+0xc8>
 800525c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005260:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005264:	2b00      	cmp	r3, #0
 8005266:	d00b      	beq.n	8005280 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2201      	movs	r2, #1
 800526e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005276:	f043 0201 	orr.w	r2, r3, #1
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005284:	f003 0302 	and.w	r3, r3, #2
 8005288:	2b00      	cmp	r3, #0
 800528a:	d011      	beq.n	80052b0 <HAL_UART_IRQHandler+0xf8>
 800528c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005290:	f003 0301 	and.w	r3, r3, #1
 8005294:	2b00      	cmp	r3, #0
 8005296:	d00b      	beq.n	80052b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2202      	movs	r2, #2
 800529e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a6:	f043 0204 	orr.w	r2, r3, #4
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052b4:	f003 0304 	and.w	r3, r3, #4
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d011      	beq.n	80052e0 <HAL_UART_IRQHandler+0x128>
 80052bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80052c0:	f003 0301 	and.w	r3, r3, #1
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00b      	beq.n	80052e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2204      	movs	r2, #4
 80052ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052d6:	f043 0202 	orr.w	r2, r3, #2
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80052e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80052e4:	f003 0308 	and.w	r3, r3, #8
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d017      	beq.n	800531c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80052ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80052f0:	f003 0320 	and.w	r3, r3, #32
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d105      	bne.n	8005304 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80052f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80052fc:	4b5c      	ldr	r3, [pc, #368]	@ (8005470 <HAL_UART_IRQHandler+0x2b8>)
 80052fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00b      	beq.n	800531c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2208      	movs	r2, #8
 800530a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005312:	f043 0208 	orr.w	r2, r3, #8
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800531c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005320:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005324:	2b00      	cmp	r3, #0
 8005326:	d012      	beq.n	800534e <HAL_UART_IRQHandler+0x196>
 8005328:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800532c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005330:	2b00      	cmp	r3, #0
 8005332:	d00c      	beq.n	800534e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800533c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005344:	f043 0220 	orr.w	r2, r3, #32
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 8266 	beq.w	8005826 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800535a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535e:	f003 0320 	and.w	r3, r3, #32
 8005362:	2b00      	cmp	r3, #0
 8005364:	d013      	beq.n	800538e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005366:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800536a:	f003 0320 	and.w	r3, r3, #32
 800536e:	2b00      	cmp	r3, #0
 8005370:	d105      	bne.n	800537e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005372:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800537a:	2b00      	cmp	r3, #0
 800537c:	d007      	beq.n	800538e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800538a:	6878      	ldr	r0, [r7, #4]
 800538c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005394:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053a2:	2b40      	cmp	r3, #64	@ 0x40
 80053a4:	d005      	beq.n	80053b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80053a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80053aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d054      	beq.n	800545c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80053b2:	6878      	ldr	r0, [r7, #4]
 80053b4:	f001 f83a 	bl	800642c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c2:	2b40      	cmp	r3, #64	@ 0x40
 80053c4:	d146      	bne.n	8005454 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	3308      	adds	r3, #8
 80053cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80053d4:	e853 3f00 	ldrex	r3, [r3]
 80053d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80053dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80053e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3308      	adds	r3, #8
 80053ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80053f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80053f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80053fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005402:	e841 2300 	strex	r3, r2, [r1]
 8005406:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800540a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d1d9      	bne.n	80053c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005418:	2b00      	cmp	r3, #0
 800541a:	d017      	beq.n	800544c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005422:	4a15      	ldr	r2, [pc, #84]	@ (8005478 <HAL_UART_IRQHandler+0x2c0>)
 8005424:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800542c:	4618      	mov	r0, r3
 800542e:	f7fc fd48 	bl	8001ec2 <HAL_DMA_Abort_IT>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d019      	beq.n	800546c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800543e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005446:	4610      	mov	r0, r2
 8005448:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800544a:	e00f      	b.n	800546c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800544c:	6878      	ldr	r0, [r7, #4]
 800544e:	f000 f9ff 	bl	8005850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005452:	e00b      	b.n	800546c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f000 f9fb 	bl	8005850 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800545a:	e007      	b.n	800546c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f9f7 	bl	8005850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800546a:	e1dc      	b.n	8005826 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800546c:	bf00      	nop
    return;
 800546e:	e1da      	b.n	8005826 <HAL_UART_IRQHandler+0x66e>
 8005470:	10000001 	.word	0x10000001
 8005474:	04000120 	.word	0x04000120
 8005478:	080064f9 	.word	0x080064f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005480:	2b01      	cmp	r3, #1
 8005482:	f040 8170 	bne.w	8005766 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548a:	f003 0310 	and.w	r3, r3, #16
 800548e:	2b00      	cmp	r3, #0
 8005490:	f000 8169 	beq.w	8005766 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005494:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005498:	f003 0310 	and.w	r3, r3, #16
 800549c:	2b00      	cmp	r3, #0
 800549e:	f000 8162 	beq.w	8005766 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2210      	movs	r2, #16
 80054a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	689b      	ldr	r3, [r3, #8]
 80054b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054b4:	2b40      	cmp	r3, #64	@ 0x40
 80054b6:	f040 80d8 	bne.w	800566a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80054c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	f000 80af 	beq.w	8005630 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80054d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054dc:	429a      	cmp	r2, r3
 80054de:	f080 80a7 	bcs.w	8005630 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80054e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0320 	and.w	r3, r3, #32
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	f040 8087 	bne.w	800560e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005508:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800550c:	e853 3f00 	ldrex	r3, [r3]
 8005510:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005514:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005518:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800551c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	461a      	mov	r2, r3
 8005526:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800552a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800552e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005532:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005536:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800553a:	e841 2300 	strex	r3, r2, [r1]
 800553e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005542:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005546:	2b00      	cmp	r3, #0
 8005548:	d1da      	bne.n	8005500 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	3308      	adds	r3, #8
 8005550:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005552:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005554:	e853 3f00 	ldrex	r3, [r3]
 8005558:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800555a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800555c:	f023 0301 	bic.w	r3, r3, #1
 8005560:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3308      	adds	r3, #8
 800556a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800556e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005572:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005574:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005576:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005580:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e1      	bne.n	800554a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3308      	adds	r3, #8
 800558c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800558e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005590:	e853 3f00 	ldrex	r3, [r3]
 8005594:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005596:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005598:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800559c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3308      	adds	r3, #8
 80055a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80055aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80055ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80055b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80055b2:	e841 2300 	strex	r3, r2, [r1]
 80055b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80055b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1e3      	bne.n	8005586 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2220      	movs	r2, #32
 80055c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80055da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055dc:	f023 0310 	bic.w	r3, r3, #16
 80055e0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	461a      	mov	r2, r3
 80055ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055ee:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055f0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80055f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80055f6:	e841 2300 	strex	r3, r2, [r1]
 80055fa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80055fc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1e4      	bne.n	80055cc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005608:	4618      	mov	r0, r3
 800560a:	f7fc fc01 	bl	8001e10 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2202      	movs	r2, #2
 8005612:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005620:	b29b      	uxth	r3, r3
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	b29b      	uxth	r3, r3
 8005626:	4619      	mov	r1, r3
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f91b 	bl	8005864 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800562e:	e0fc      	b.n	800582a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005636:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800563a:	429a      	cmp	r2, r3
 800563c:	f040 80f5 	bne.w	800582a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0320 	and.w	r3, r3, #32
 800564e:	2b20      	cmp	r3, #32
 8005650:	f040 80eb 	bne.w	800582a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005660:	4619      	mov	r1, r3
 8005662:	6878      	ldr	r0, [r7, #4]
 8005664:	f000 f8fe 	bl	8005864 <HAL_UARTEx_RxEventCallback>
      return;
 8005668:	e0df      	b.n	800582a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005676:	b29b      	uxth	r3, r3
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005684:	b29b      	uxth	r3, r3
 8005686:	2b00      	cmp	r3, #0
 8005688:	f000 80d1 	beq.w	800582e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800568c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 80cc 	beq.w	800582e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800569c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800569e:	e853 3f00 	ldrex	r3, [r3]
 80056a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80056a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	461a      	mov	r2, r3
 80056b4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80056b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80056ba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056bc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80056be:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80056c0:	e841 2300 	strex	r3, r2, [r1]
 80056c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80056c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d1e4      	bne.n	8005696 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	3308      	adds	r3, #8
 80056d2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d6:	e853 3f00 	ldrex	r3, [r3]
 80056da:	623b      	str	r3, [r7, #32]
   return(result);
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056e2:	f023 0301 	bic.w	r3, r3, #1
 80056e6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3308      	adds	r3, #8
 80056f0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80056f4:	633a      	str	r2, [r7, #48]	@ 0x30
 80056f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005702:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e1      	bne.n	80056cc <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2200      	movs	r2, #0
 800571a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	e853 3f00 	ldrex	r3, [r3]
 8005728:	60fb      	str	r3, [r7, #12]
   return(result);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f023 0310 	bic.w	r3, r3, #16
 8005730:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800573e:	61fb      	str	r3, [r7, #28]
 8005740:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005742:	69b9      	ldr	r1, [r7, #24]
 8005744:	69fa      	ldr	r2, [r7, #28]
 8005746:	e841 2300 	strex	r3, r2, [r1]
 800574a:	617b      	str	r3, [r7, #20]
   return(result);
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1e4      	bne.n	800571c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2202      	movs	r2, #2
 8005756:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005758:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800575c:	4619      	mov	r1, r3
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f880 	bl	8005864 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005764:	e063      	b.n	800582e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800576a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00e      	beq.n	8005790 <HAL_UART_IRQHandler+0x5d8>
 8005772:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005776:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800577a:	2b00      	cmp	r3, #0
 800577c:	d008      	beq.n	8005790 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005786:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f001 fc13 	bl	8006fb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800578e:	e051      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005798:	2b00      	cmp	r3, #0
 800579a:	d014      	beq.n	80057c6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800579c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d105      	bne.n	80057b4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80057a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80057ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d008      	beq.n	80057c6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d03a      	beq.n	8005832 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80057c0:	6878      	ldr	r0, [r7, #4]
 80057c2:	4798      	blx	r3
    }
    return;
 80057c4:	e035      	b.n	8005832 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80057c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d009      	beq.n	80057e6 <HAL_UART_IRQHandler+0x62e>
 80057d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d003      	beq.n	80057e6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 fe9c 	bl	800651c <UART_EndTransmit_IT>
    return;
 80057e4:	e026      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80057e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d009      	beq.n	8005806 <HAL_UART_IRQHandler+0x64e>
 80057f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057f6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d003      	beq.n	8005806 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f001 fbec 	bl	8006fdc <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005804:	e016      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800580a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d010      	beq.n	8005834 <HAL_UART_IRQHandler+0x67c>
 8005812:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005816:	2b00      	cmp	r3, #0
 8005818:	da0c      	bge.n	8005834 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f001 fbd4 	bl	8006fc8 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005820:	e008      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
      return;
 8005822:	bf00      	nop
 8005824:	e006      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
    return;
 8005826:	bf00      	nop
 8005828:	e004      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
      return;
 800582a:	bf00      	nop
 800582c:	e002      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
      return;
 800582e:	bf00      	nop
 8005830:	e000      	b.n	8005834 <HAL_UART_IRQHandler+0x67c>
    return;
 8005832:	bf00      	nop
  }
}
 8005834:	37e8      	adds	r7, #232	@ 0xe8
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop

0800583c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800583c:	b480      	push	{r7}
 800583e:	b083      	sub	sp, #12
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005858:	bf00      	nop
 800585a:	370c      	adds	r7, #12
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	460b      	mov	r3, r1
 800586e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005870:	bf00      	nop
 8005872:	370c      	adds	r7, #12
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800587c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005880:	b08c      	sub	sp, #48	@ 0x30
 8005882:	af00      	add	r7, sp, #0
 8005884:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005886:	2300      	movs	r3, #0
 8005888:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	689a      	ldr	r2, [r3, #8]
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	431a      	orrs	r2, r3
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	695b      	ldr	r3, [r3, #20]
 800589a:	431a      	orrs	r2, r3
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	69db      	ldr	r3, [r3, #28]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	4baa      	ldr	r3, [pc, #680]	@ (8005b54 <UART_SetConfig+0x2d8>)
 80058ac:	4013      	ands	r3, r2
 80058ae:	697a      	ldr	r2, [r7, #20]
 80058b0:	6812      	ldr	r2, [r2, #0]
 80058b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058b4:	430b      	orrs	r3, r1
 80058b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	68da      	ldr	r2, [r3, #12]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	430a      	orrs	r2, r1
 80058cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	699b      	ldr	r3, [r3, #24]
 80058d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a9f      	ldr	r2, [pc, #636]	@ (8005b58 <UART_SetConfig+0x2dc>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d004      	beq.n	80058e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	6a1b      	ldr	r3, [r3, #32]
 80058e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80058e4:	4313      	orrs	r3, r2
 80058e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80058f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	6812      	ldr	r2, [r2, #0]
 80058fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058fc:	430b      	orrs	r3, r1
 80058fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005900:	697b      	ldr	r3, [r7, #20]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005906:	f023 010f 	bic.w	r1, r3, #15
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	4a90      	ldr	r2, [pc, #576]	@ (8005b5c <UART_SetConfig+0x2e0>)
 800591c:	4293      	cmp	r3, r2
 800591e:	d125      	bne.n	800596c <UART_SetConfig+0xf0>
 8005920:	4b8f      	ldr	r3, [pc, #572]	@ (8005b60 <UART_SetConfig+0x2e4>)
 8005922:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005926:	f003 0303 	and.w	r3, r3, #3
 800592a:	2b03      	cmp	r3, #3
 800592c:	d81a      	bhi.n	8005964 <UART_SetConfig+0xe8>
 800592e:	a201      	add	r2, pc, #4	@ (adr r2, 8005934 <UART_SetConfig+0xb8>)
 8005930:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005934:	08005945 	.word	0x08005945
 8005938:	08005955 	.word	0x08005955
 800593c:	0800594d 	.word	0x0800594d
 8005940:	0800595d 	.word	0x0800595d
 8005944:	2301      	movs	r3, #1
 8005946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800594a:	e116      	b.n	8005b7a <UART_SetConfig+0x2fe>
 800594c:	2302      	movs	r3, #2
 800594e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005952:	e112      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005954:	2304      	movs	r3, #4
 8005956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800595a:	e10e      	b.n	8005b7a <UART_SetConfig+0x2fe>
 800595c:	2308      	movs	r3, #8
 800595e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005962:	e10a      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005964:	2310      	movs	r3, #16
 8005966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800596a:	e106      	b.n	8005b7a <UART_SetConfig+0x2fe>
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a7c      	ldr	r2, [pc, #496]	@ (8005b64 <UART_SetConfig+0x2e8>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d138      	bne.n	80059e8 <UART_SetConfig+0x16c>
 8005976:	4b7a      	ldr	r3, [pc, #488]	@ (8005b60 <UART_SetConfig+0x2e4>)
 8005978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800597c:	f003 030c 	and.w	r3, r3, #12
 8005980:	2b0c      	cmp	r3, #12
 8005982:	d82d      	bhi.n	80059e0 <UART_SetConfig+0x164>
 8005984:	a201      	add	r2, pc, #4	@ (adr r2, 800598c <UART_SetConfig+0x110>)
 8005986:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800598a:	bf00      	nop
 800598c:	080059c1 	.word	0x080059c1
 8005990:	080059e1 	.word	0x080059e1
 8005994:	080059e1 	.word	0x080059e1
 8005998:	080059e1 	.word	0x080059e1
 800599c:	080059d1 	.word	0x080059d1
 80059a0:	080059e1 	.word	0x080059e1
 80059a4:	080059e1 	.word	0x080059e1
 80059a8:	080059e1 	.word	0x080059e1
 80059ac:	080059c9 	.word	0x080059c9
 80059b0:	080059e1 	.word	0x080059e1
 80059b4:	080059e1 	.word	0x080059e1
 80059b8:	080059e1 	.word	0x080059e1
 80059bc:	080059d9 	.word	0x080059d9
 80059c0:	2300      	movs	r3, #0
 80059c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059c6:	e0d8      	b.n	8005b7a <UART_SetConfig+0x2fe>
 80059c8:	2302      	movs	r3, #2
 80059ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059ce:	e0d4      	b.n	8005b7a <UART_SetConfig+0x2fe>
 80059d0:	2304      	movs	r3, #4
 80059d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059d6:	e0d0      	b.n	8005b7a <UART_SetConfig+0x2fe>
 80059d8:	2308      	movs	r3, #8
 80059da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059de:	e0cc      	b.n	8005b7a <UART_SetConfig+0x2fe>
 80059e0:	2310      	movs	r3, #16
 80059e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80059e6:	e0c8      	b.n	8005b7a <UART_SetConfig+0x2fe>
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a5e      	ldr	r2, [pc, #376]	@ (8005b68 <UART_SetConfig+0x2ec>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d125      	bne.n	8005a3e <UART_SetConfig+0x1c2>
 80059f2:	4b5b      	ldr	r3, [pc, #364]	@ (8005b60 <UART_SetConfig+0x2e4>)
 80059f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80059fc:	2b30      	cmp	r3, #48	@ 0x30
 80059fe:	d016      	beq.n	8005a2e <UART_SetConfig+0x1b2>
 8005a00:	2b30      	cmp	r3, #48	@ 0x30
 8005a02:	d818      	bhi.n	8005a36 <UART_SetConfig+0x1ba>
 8005a04:	2b20      	cmp	r3, #32
 8005a06:	d00a      	beq.n	8005a1e <UART_SetConfig+0x1a2>
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d814      	bhi.n	8005a36 <UART_SetConfig+0x1ba>
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d002      	beq.n	8005a16 <UART_SetConfig+0x19a>
 8005a10:	2b10      	cmp	r3, #16
 8005a12:	d008      	beq.n	8005a26 <UART_SetConfig+0x1aa>
 8005a14:	e00f      	b.n	8005a36 <UART_SetConfig+0x1ba>
 8005a16:	2300      	movs	r3, #0
 8005a18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a1c:	e0ad      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a1e:	2302      	movs	r3, #2
 8005a20:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a24:	e0a9      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a26:	2304      	movs	r3, #4
 8005a28:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a2c:	e0a5      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a2e:	2308      	movs	r3, #8
 8005a30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a34:	e0a1      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a36:	2310      	movs	r3, #16
 8005a38:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a3c:	e09d      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a4a      	ldr	r2, [pc, #296]	@ (8005b6c <UART_SetConfig+0x2f0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d125      	bne.n	8005a94 <UART_SetConfig+0x218>
 8005a48:	4b45      	ldr	r3, [pc, #276]	@ (8005b60 <UART_SetConfig+0x2e4>)
 8005a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a4e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005a52:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a54:	d016      	beq.n	8005a84 <UART_SetConfig+0x208>
 8005a56:	2bc0      	cmp	r3, #192	@ 0xc0
 8005a58:	d818      	bhi.n	8005a8c <UART_SetConfig+0x210>
 8005a5a:	2b80      	cmp	r3, #128	@ 0x80
 8005a5c:	d00a      	beq.n	8005a74 <UART_SetConfig+0x1f8>
 8005a5e:	2b80      	cmp	r3, #128	@ 0x80
 8005a60:	d814      	bhi.n	8005a8c <UART_SetConfig+0x210>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <UART_SetConfig+0x1f0>
 8005a66:	2b40      	cmp	r3, #64	@ 0x40
 8005a68:	d008      	beq.n	8005a7c <UART_SetConfig+0x200>
 8005a6a:	e00f      	b.n	8005a8c <UART_SetConfig+0x210>
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a72:	e082      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a74:	2302      	movs	r3, #2
 8005a76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a7a:	e07e      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a7c:	2304      	movs	r3, #4
 8005a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a82:	e07a      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a84:	2308      	movs	r3, #8
 8005a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a8a:	e076      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a8c:	2310      	movs	r3, #16
 8005a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005a92:	e072      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	4a35      	ldr	r2, [pc, #212]	@ (8005b70 <UART_SetConfig+0x2f4>)
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d12a      	bne.n	8005af4 <UART_SetConfig+0x278>
 8005a9e:	4b30      	ldr	r3, [pc, #192]	@ (8005b60 <UART_SetConfig+0x2e4>)
 8005aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005aa8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005aac:	d01a      	beq.n	8005ae4 <UART_SetConfig+0x268>
 8005aae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ab2:	d81b      	bhi.n	8005aec <UART_SetConfig+0x270>
 8005ab4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ab8:	d00c      	beq.n	8005ad4 <UART_SetConfig+0x258>
 8005aba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005abe:	d815      	bhi.n	8005aec <UART_SetConfig+0x270>
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d003      	beq.n	8005acc <UART_SetConfig+0x250>
 8005ac4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ac8:	d008      	beq.n	8005adc <UART_SetConfig+0x260>
 8005aca:	e00f      	b.n	8005aec <UART_SetConfig+0x270>
 8005acc:	2300      	movs	r3, #0
 8005ace:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ad2:	e052      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ada:	e04e      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005adc:	2304      	movs	r3, #4
 8005ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ae2:	e04a      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005ae4:	2308      	movs	r3, #8
 8005ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005aea:	e046      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005aec:	2310      	movs	r3, #16
 8005aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005af2:	e042      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a17      	ldr	r2, [pc, #92]	@ (8005b58 <UART_SetConfig+0x2dc>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d13a      	bne.n	8005b74 <UART_SetConfig+0x2f8>
 8005afe:	4b18      	ldr	r3, [pc, #96]	@ (8005b60 <UART_SetConfig+0x2e4>)
 8005b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b04:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b08:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b0c:	d01a      	beq.n	8005b44 <UART_SetConfig+0x2c8>
 8005b0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b12:	d81b      	bhi.n	8005b4c <UART_SetConfig+0x2d0>
 8005b14:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b18:	d00c      	beq.n	8005b34 <UART_SetConfig+0x2b8>
 8005b1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b1e:	d815      	bhi.n	8005b4c <UART_SetConfig+0x2d0>
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <UART_SetConfig+0x2b0>
 8005b24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b28:	d008      	beq.n	8005b3c <UART_SetConfig+0x2c0>
 8005b2a:	e00f      	b.n	8005b4c <UART_SetConfig+0x2d0>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b32:	e022      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005b34:	2302      	movs	r3, #2
 8005b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b3a:	e01e      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005b3c:	2304      	movs	r3, #4
 8005b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b42:	e01a      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005b44:	2308      	movs	r3, #8
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b4a:	e016      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005b4c:	2310      	movs	r3, #16
 8005b4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b52:	e012      	b.n	8005b7a <UART_SetConfig+0x2fe>
 8005b54:	cfff69f3 	.word	0xcfff69f3
 8005b58:	40008000 	.word	0x40008000
 8005b5c:	40013800 	.word	0x40013800
 8005b60:	40021000 	.word	0x40021000
 8005b64:	40004400 	.word	0x40004400
 8005b68:	40004800 	.word	0x40004800
 8005b6c:	40004c00 	.word	0x40004c00
 8005b70:	40005000 	.word	0x40005000
 8005b74:	2310      	movs	r3, #16
 8005b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4aae      	ldr	r2, [pc, #696]	@ (8005e38 <UART_SetConfig+0x5bc>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	f040 8097 	bne.w	8005cb4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b86:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005b8a:	2b08      	cmp	r3, #8
 8005b8c:	d823      	bhi.n	8005bd6 <UART_SetConfig+0x35a>
 8005b8e:	a201      	add	r2, pc, #4	@ (adr r2, 8005b94 <UART_SetConfig+0x318>)
 8005b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b94:	08005bb9 	.word	0x08005bb9
 8005b98:	08005bd7 	.word	0x08005bd7
 8005b9c:	08005bc1 	.word	0x08005bc1
 8005ba0:	08005bd7 	.word	0x08005bd7
 8005ba4:	08005bc7 	.word	0x08005bc7
 8005ba8:	08005bd7 	.word	0x08005bd7
 8005bac:	08005bd7 	.word	0x08005bd7
 8005bb0:	08005bd7 	.word	0x08005bd7
 8005bb4:	08005bcf 	.word	0x08005bcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bb8:	f7fd fa36 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005bbc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bbe:	e010      	b.n	8005be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005bc0:	4b9e      	ldr	r3, [pc, #632]	@ (8005e3c <UART_SetConfig+0x5c0>)
 8005bc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bc4:	e00d      	b.n	8005be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005bc6:	f7fd f9c1 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8005bca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005bcc:	e009      	b.n	8005be2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005bce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005bd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005bd4:	e005      	b.n	8005be2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005be0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 8130 	beq.w	8005e4a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bee:	4a94      	ldr	r2, [pc, #592]	@ (8005e40 <UART_SetConfig+0x5c4>)
 8005bf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005bfc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	005b      	lsls	r3, r3, #1
 8005c06:	4413      	add	r3, r2
 8005c08:	69ba      	ldr	r2, [r7, #24]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d305      	bcc.n	8005c1a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005c0e:	697b      	ldr	r3, [r7, #20]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005c14:	69ba      	ldr	r2, [r7, #24]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d903      	bls.n	8005c22 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005c20:	e113      	b.n	8005e4a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c24:	2200      	movs	r2, #0
 8005c26:	60bb      	str	r3, [r7, #8]
 8005c28:	60fa      	str	r2, [r7, #12]
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c2e:	4a84      	ldr	r2, [pc, #528]	@ (8005e40 <UART_SetConfig+0x5c4>)
 8005c30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c34:	b29b      	uxth	r3, r3
 8005c36:	2200      	movs	r2, #0
 8005c38:	603b      	str	r3, [r7, #0]
 8005c3a:	607a      	str	r2, [r7, #4]
 8005c3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c44:	f7fa faf2 	bl	800022c <__aeabi_uldivmod>
 8005c48:	4602      	mov	r2, r0
 8005c4a:	460b      	mov	r3, r1
 8005c4c:	4610      	mov	r0, r2
 8005c4e:	4619      	mov	r1, r3
 8005c50:	f04f 0200 	mov.w	r2, #0
 8005c54:	f04f 0300 	mov.w	r3, #0
 8005c58:	020b      	lsls	r3, r1, #8
 8005c5a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005c5e:	0202      	lsls	r2, r0, #8
 8005c60:	6979      	ldr	r1, [r7, #20]
 8005c62:	6849      	ldr	r1, [r1, #4]
 8005c64:	0849      	lsrs	r1, r1, #1
 8005c66:	2000      	movs	r0, #0
 8005c68:	460c      	mov	r4, r1
 8005c6a:	4605      	mov	r5, r0
 8005c6c:	eb12 0804 	adds.w	r8, r2, r4
 8005c70:	eb43 0905 	adc.w	r9, r3, r5
 8005c74:	697b      	ldr	r3, [r7, #20]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	469a      	mov	sl, r3
 8005c7c:	4693      	mov	fp, r2
 8005c7e:	4652      	mov	r2, sl
 8005c80:	465b      	mov	r3, fp
 8005c82:	4640      	mov	r0, r8
 8005c84:	4649      	mov	r1, r9
 8005c86:	f7fa fad1 	bl	800022c <__aeabi_uldivmod>
 8005c8a:	4602      	mov	r2, r0
 8005c8c:	460b      	mov	r3, r1
 8005c8e:	4613      	mov	r3, r2
 8005c90:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c98:	d308      	bcc.n	8005cac <UART_SetConfig+0x430>
 8005c9a:	6a3b      	ldr	r3, [r7, #32]
 8005c9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ca0:	d204      	bcs.n	8005cac <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	6a3a      	ldr	r2, [r7, #32]
 8005ca8:	60da      	str	r2, [r3, #12]
 8005caa:	e0ce      	b.n	8005e4a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005cb2:	e0ca      	b.n	8005e4a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cb4:	697b      	ldr	r3, [r7, #20]
 8005cb6:	69db      	ldr	r3, [r3, #28]
 8005cb8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005cbc:	d166      	bne.n	8005d8c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005cbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	d827      	bhi.n	8005d16 <UART_SetConfig+0x49a>
 8005cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ccc <UART_SetConfig+0x450>)
 8005cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ccc:	08005cf1 	.word	0x08005cf1
 8005cd0:	08005cf9 	.word	0x08005cf9
 8005cd4:	08005d01 	.word	0x08005d01
 8005cd8:	08005d17 	.word	0x08005d17
 8005cdc:	08005d07 	.word	0x08005d07
 8005ce0:	08005d17 	.word	0x08005d17
 8005ce4:	08005d17 	.word	0x08005d17
 8005ce8:	08005d17 	.word	0x08005d17
 8005cec:	08005d0f 	.word	0x08005d0f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cf0:	f7fd f99a 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005cf4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cf6:	e014      	b.n	8005d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cf8:	f7fd f9ac 	bl	8003054 <HAL_RCC_GetPCLK2Freq>
 8005cfc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005cfe:	e010      	b.n	8005d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d00:	4b4e      	ldr	r3, [pc, #312]	@ (8005e3c <UART_SetConfig+0x5c0>)
 8005d02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d04:	e00d      	b.n	8005d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d06:	f7fd f921 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8005d0a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005d0c:	e009      	b.n	8005d22 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005d14:	e005      	b.n	8005d22 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005d16:	2300      	movs	r3, #0
 8005d18:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005d20:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	f000 8090 	beq.w	8005e4a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d2e:	4a44      	ldr	r2, [pc, #272]	@ (8005e40 <UART_SetConfig+0x5c4>)
 8005d30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005d34:	461a      	mov	r2, r3
 8005d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8005d3c:	005a      	lsls	r2, r3, #1
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	085b      	lsrs	r3, r3, #1
 8005d44:	441a      	add	r2, r3
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d4e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	2b0f      	cmp	r3, #15
 8005d54:	d916      	bls.n	8005d84 <UART_SetConfig+0x508>
 8005d56:	6a3b      	ldr	r3, [r7, #32]
 8005d58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d5c:	d212      	bcs.n	8005d84 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	f023 030f 	bic.w	r3, r3, #15
 8005d66:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	085b      	lsrs	r3, r3, #1
 8005d6c:	b29b      	uxth	r3, r3
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	8bfb      	ldrh	r3, [r7, #30]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	8bfa      	ldrh	r2, [r7, #30]
 8005d80:	60da      	str	r2, [r3, #12]
 8005d82:	e062      	b.n	8005e4a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005d8a:	e05e      	b.n	8005e4a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d828      	bhi.n	8005de6 <UART_SetConfig+0x56a>
 8005d94:	a201      	add	r2, pc, #4	@ (adr r2, 8005d9c <UART_SetConfig+0x520>)
 8005d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d9a:	bf00      	nop
 8005d9c:	08005dc1 	.word	0x08005dc1
 8005da0:	08005dc9 	.word	0x08005dc9
 8005da4:	08005dd1 	.word	0x08005dd1
 8005da8:	08005de7 	.word	0x08005de7
 8005dac:	08005dd7 	.word	0x08005dd7
 8005db0:	08005de7 	.word	0x08005de7
 8005db4:	08005de7 	.word	0x08005de7
 8005db8:	08005de7 	.word	0x08005de7
 8005dbc:	08005ddf 	.word	0x08005ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005dc0:	f7fd f932 	bl	8003028 <HAL_RCC_GetPCLK1Freq>
 8005dc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dc6:	e014      	b.n	8005df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005dc8:	f7fd f944 	bl	8003054 <HAL_RCC_GetPCLK2Freq>
 8005dcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005dce:	e010      	b.n	8005df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8005e3c <UART_SetConfig+0x5c0>)
 8005dd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005dd4:	e00d      	b.n	8005df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dd6:	f7fd f8b9 	bl	8002f4c <HAL_RCC_GetSysClockFreq>
 8005dda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005ddc:	e009      	b.n	8005df2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005de2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005de4:	e005      	b.n	8005df2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005de6:	2300      	movs	r3, #0
 8005de8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005df0:	bf00      	nop
    }

    if (pclk != 0U)
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d028      	beq.n	8005e4a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dfc:	4a10      	ldr	r2, [pc, #64]	@ (8005e40 <UART_SetConfig+0x5c4>)
 8005dfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e02:	461a      	mov	r2, r3
 8005e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e06:	fbb3 f2f2 	udiv	r2, r3, r2
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	085b      	lsrs	r3, r3, #1
 8005e10:	441a      	add	r2, r3
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e1a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e1c:	6a3b      	ldr	r3, [r7, #32]
 8005e1e:	2b0f      	cmp	r3, #15
 8005e20:	d910      	bls.n	8005e44 <UART_SetConfig+0x5c8>
 8005e22:	6a3b      	ldr	r3, [r7, #32]
 8005e24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e28:	d20c      	bcs.n	8005e44 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	b29a      	uxth	r2, r3
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	60da      	str	r2, [r3, #12]
 8005e34:	e009      	b.n	8005e4a <UART_SetConfig+0x5ce>
 8005e36:	bf00      	nop
 8005e38:	40008000 	.word	0x40008000
 8005e3c:	00f42400 	.word	0x00f42400
 8005e40:	08034298 	.word	0x08034298
      }
      else
      {
        ret = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	2201      	movs	r2, #1
 8005e4e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	2200      	movs	r2, #0
 8005e64:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005e66:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3730      	adds	r7, #48	@ 0x30
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005e74 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d00a      	beq.n	8005e9e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ea2:	f003 0301 	and.w	r3, r3, #1
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00a      	beq.n	8005ec0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d00a      	beq.n	8005ee2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	430a      	orrs	r2, r1
 8005ee0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	f003 0304 	and.w	r3, r3, #4
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00a      	beq.n	8005f04 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	430a      	orrs	r2, r1
 8005f02:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f08:	f003 0310 	and.w	r3, r3, #16
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d00a      	beq.n	8005f26 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	689b      	ldr	r3, [r3, #8]
 8005f16:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	430a      	orrs	r2, r1
 8005f24:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f2a:	f003 0320 	and.w	r3, r3, #32
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00a      	beq.n	8005f48 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	430a      	orrs	r2, r1
 8005f46:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d01a      	beq.n	8005f8a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f72:	d10a      	bne.n	8005f8a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	430a      	orrs	r2, r1
 8005f88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	430a      	orrs	r2, r1
 8005faa:	605a      	str	r2, [r3, #4]
  }
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b098      	sub	sp, #96	@ 0x60
 8005fbc:	af02      	add	r7, sp, #8
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fc8:	f7fb fd3c 	bl	8001a44 <HAL_GetTick>
 8005fcc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0308 	and.w	r3, r3, #8
 8005fd8:	2b08      	cmp	r3, #8
 8005fda:	d12f      	bne.n	800603c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fdc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fe0:	9300      	str	r3, [sp, #0]
 8005fe2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f88e 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 8005ff0:	4603      	mov	r3, r0
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d022      	beq.n	800603c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006006:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800600a:	653b      	str	r3, [r7, #80]	@ 0x50
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	461a      	mov	r2, r3
 8006012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006014:	647b      	str	r3, [r7, #68]	@ 0x44
 8006016:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800601a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800601c:	e841 2300 	strex	r3, r2, [r1]
 8006020:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1e6      	bne.n	8005ff6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2220      	movs	r2, #32
 800602c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006038:	2303      	movs	r3, #3
 800603a:	e063      	b.n	8006104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0304 	and.w	r3, r3, #4
 8006046:	2b04      	cmp	r3, #4
 8006048:	d149      	bne.n	80060de <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800604a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800604e:	9300      	str	r3, [sp, #0]
 8006050:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006052:	2200      	movs	r2, #0
 8006054:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 f857 	bl	800610c <UART_WaitOnFlagUntilTimeout>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d03c      	beq.n	80060de <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800606a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606c:	e853 3f00 	ldrex	r3, [r3]
 8006070:	623b      	str	r3, [r7, #32]
   return(result);
 8006072:	6a3b      	ldr	r3, [r7, #32]
 8006074:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006078:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	461a      	mov	r2, r3
 8006080:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006082:	633b      	str	r3, [r7, #48]	@ 0x30
 8006084:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006086:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800608a:	e841 2300 	strex	r3, r2, [r1]
 800608e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1e6      	bne.n	8006064 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3308      	adds	r3, #8
 800609c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	e853 3f00 	ldrex	r3, [r3]
 80060a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	f023 0301 	bic.w	r3, r3, #1
 80060ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	3308      	adds	r3, #8
 80060b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060b6:	61fa      	str	r2, [r7, #28]
 80060b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060ba:	69b9      	ldr	r1, [r7, #24]
 80060bc:	69fa      	ldr	r2, [r7, #28]
 80060be:	e841 2300 	strex	r3, r2, [r1]
 80060c2:	617b      	str	r3, [r7, #20]
   return(result);
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d1e5      	bne.n	8006096 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2220      	movs	r2, #32
 80060ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e012      	b.n	8006104 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2220      	movs	r2, #32
 80060e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2220      	movs	r2, #32
 80060ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2200      	movs	r2, #0
 80060f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	2200      	movs	r2, #0
 80060f8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006102:	2300      	movs	r3, #0
}
 8006104:	4618      	mov	r0, r3
 8006106:	3758      	adds	r7, #88	@ 0x58
 8006108:	46bd      	mov	sp, r7
 800610a:	bd80      	pop	{r7, pc}

0800610c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	603b      	str	r3, [r7, #0]
 8006118:	4613      	mov	r3, r2
 800611a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800611c:	e04f      	b.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006124:	d04b      	beq.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006126:	f7fb fc8d 	bl	8001a44 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	69ba      	ldr	r2, [r7, #24]
 8006132:	429a      	cmp	r2, r3
 8006134:	d302      	bcc.n	800613c <UART_WaitOnFlagUntilTimeout+0x30>
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800613c:	2303      	movs	r3, #3
 800613e:	e04e      	b.n	80061de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b00      	cmp	r3, #0
 800614c:	d037      	beq.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	2b80      	cmp	r3, #128	@ 0x80
 8006152:	d034      	beq.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	2b40      	cmp	r3, #64	@ 0x40
 8006158:	d031      	beq.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	f003 0308 	and.w	r3, r3, #8
 8006164:	2b08      	cmp	r3, #8
 8006166:	d110      	bne.n	800618a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2208      	movs	r2, #8
 800616e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006170:	68f8      	ldr	r0, [r7, #12]
 8006172:	f000 f95b 	bl	800642c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2208      	movs	r2, #8
 800617a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006186:	2301      	movs	r3, #1
 8006188:	e029      	b.n	80061de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	69db      	ldr	r3, [r3, #28]
 8006190:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006194:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006198:	d111      	bne.n	80061be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061a4:	68f8      	ldr	r0, [r7, #12]
 80061a6:	f000 f941 	bl	800642c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2220      	movs	r2, #32
 80061ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80061ba:	2303      	movs	r3, #3
 80061bc:	e00f      	b.n	80061de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	4013      	ands	r3, r2
 80061c8:	68ba      	ldr	r2, [r7, #8]
 80061ca:	429a      	cmp	r2, r3
 80061cc:	bf0c      	ite	eq
 80061ce:	2301      	moveq	r3, #1
 80061d0:	2300      	movne	r3, #0
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	461a      	mov	r2, r3
 80061d6:	79fb      	ldrb	r3, [r7, #7]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d0a0      	beq.n	800611e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061dc:	2300      	movs	r3, #0
}
 80061de:	4618      	mov	r0, r3
 80061e0:	3710      	adds	r7, #16
 80061e2:	46bd      	mov	sp, r7
 80061e4:	bd80      	pop	{r7, pc}
	...

080061e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b0a3      	sub	sp, #140	@ 0x8c
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	4613      	mov	r3, r2
 80061f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	68ba      	ldr	r2, [r7, #8]
 80061fa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	88fa      	ldrh	r2, [r7, #6]
 8006200:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	88fa      	ldrh	r2, [r7, #6]
 8006208:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800621a:	d10e      	bne.n	800623a <UART_Start_Receive_IT+0x52>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d105      	bne.n	8006230 <UART_Start_Receive_IT+0x48>
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800622a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800622e:	e02d      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	22ff      	movs	r2, #255	@ 0xff
 8006234:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006238:	e028      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d10d      	bne.n	800625e <UART_Start_Receive_IT+0x76>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	691b      	ldr	r3, [r3, #16]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d104      	bne.n	8006254 <UART_Start_Receive_IT+0x6c>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	22ff      	movs	r2, #255	@ 0xff
 800624e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006252:	e01b      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	227f      	movs	r2, #127	@ 0x7f
 8006258:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800625c:	e016      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006266:	d10d      	bne.n	8006284 <UART_Start_Receive_IT+0x9c>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	691b      	ldr	r3, [r3, #16]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d104      	bne.n	800627a <UART_Start_Receive_IT+0x92>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	227f      	movs	r2, #127	@ 0x7f
 8006274:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006278:	e008      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	223f      	movs	r2, #63	@ 0x3f
 800627e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006282:	e003      	b.n	800628c <UART_Start_Receive_IT+0xa4>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2200      	movs	r2, #0
 8006290:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2222      	movs	r2, #34	@ 0x22
 8006298:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3308      	adds	r3, #8
 80062a2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80062a6:	e853 3f00 	ldrex	r3, [r3]
 80062aa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80062ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062ae:	f043 0301 	orr.w	r3, r3, #1
 80062b2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3308      	adds	r3, #8
 80062bc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80062c0:	673a      	str	r2, [r7, #112]	@ 0x70
 80062c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062c4:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80062c6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80062c8:	e841 2300 	strex	r3, r2, [r1]
 80062cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80062ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d1e3      	bne.n	800629c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062dc:	d14f      	bne.n	800637e <UART_Start_Receive_IT+0x196>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80062e4:	88fa      	ldrh	r2, [r7, #6]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d349      	bcc.n	800637e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062f2:	d107      	bne.n	8006304 <UART_Start_Receive_IT+0x11c>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d103      	bne.n	8006304 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	4a47      	ldr	r2, [pc, #284]	@ (800641c <UART_Start_Receive_IT+0x234>)
 8006300:	675a      	str	r2, [r3, #116]	@ 0x74
 8006302:	e002      	b.n	800630a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4a46      	ldr	r2, [pc, #280]	@ (8006420 <UART_Start_Receive_IT+0x238>)
 8006308:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d01a      	beq.n	8006348 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800631a:	e853 3f00 	ldrex	r3, [r3]
 800631e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006320:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006326:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006334:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006336:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006338:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800633a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800633c:	e841 2300 	strex	r3, r2, [r1]
 8006340:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006342:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1e4      	bne.n	8006312 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	3308      	adds	r3, #8
 800634e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006352:	e853 3f00 	ldrex	r3, [r3]
 8006356:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800635a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800635e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	3308      	adds	r3, #8
 8006366:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006368:	64ba      	str	r2, [r7, #72]	@ 0x48
 800636a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800636c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800636e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006370:	e841 2300 	strex	r3, r2, [r1]
 8006374:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1e5      	bne.n	8006348 <UART_Start_Receive_IT+0x160>
 800637c:	e046      	b.n	800640c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006386:	d107      	bne.n	8006398 <UART_Start_Receive_IT+0x1b0>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4a24      	ldr	r2, [pc, #144]	@ (8006424 <UART_Start_Receive_IT+0x23c>)
 8006394:	675a      	str	r2, [r3, #116]	@ 0x74
 8006396:	e002      	b.n	800639e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	4a23      	ldr	r2, [pc, #140]	@ (8006428 <UART_Start_Receive_IT+0x240>)
 800639c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d019      	beq.n	80063da <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b6:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80063ba:	677b      	str	r3, [r7, #116]	@ 0x74
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80063c6:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063c8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80063ca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80063cc:	e841 2300 	strex	r3, r2, [r1]
 80063d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80063d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d1e6      	bne.n	80063a6 <UART_Start_Receive_IT+0x1be>
 80063d8:	e018      	b.n	800640c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e0:	697b      	ldr	r3, [r7, #20]
 80063e2:	e853 3f00 	ldrex	r3, [r3]
 80063e6:	613b      	str	r3, [r7, #16]
   return(result);
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f043 0320 	orr.w	r3, r3, #32
 80063ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	461a      	mov	r2, r3
 80063f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063f8:	623b      	str	r3, [r7, #32]
 80063fa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fc:	69f9      	ldr	r1, [r7, #28]
 80063fe:	6a3a      	ldr	r2, [r7, #32]
 8006400:	e841 2300 	strex	r3, r2, [r1]
 8006404:	61bb      	str	r3, [r7, #24]
   return(result);
 8006406:	69bb      	ldr	r3, [r7, #24]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d1e6      	bne.n	80063da <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800640c:	2300      	movs	r3, #0
}
 800640e:	4618      	mov	r0, r3
 8006410:	378c      	adds	r7, #140	@ 0x8c
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr
 800641a:	bf00      	nop
 800641c:	08006c49 	.word	0x08006c49
 8006420:	080068e5 	.word	0x080068e5
 8006424:	0800672d 	.word	0x0800672d
 8006428:	08006575 	.word	0x08006575

0800642c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800642c:	b480      	push	{r7}
 800642e:	b095      	sub	sp, #84	@ 0x54
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800643a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800643c:	e853 3f00 	ldrex	r3, [r3]
 8006440:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006444:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006448:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006452:	643b      	str	r3, [r7, #64]	@ 0x40
 8006454:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006456:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006458:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800645a:	e841 2300 	strex	r3, r2, [r1]
 800645e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006462:	2b00      	cmp	r3, #0
 8006464:	d1e6      	bne.n	8006434 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	3308      	adds	r3, #8
 800646c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800646e:	6a3b      	ldr	r3, [r7, #32]
 8006470:	e853 3f00 	ldrex	r3, [r3]
 8006474:	61fb      	str	r3, [r7, #28]
   return(result);
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647c:	f023 0301 	bic.w	r3, r3, #1
 8006480:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	3308      	adds	r3, #8
 8006488:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800648a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800648c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800648e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006490:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006492:	e841 2300 	strex	r3, r2, [r1]
 8006496:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1e3      	bne.n	8006466 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d118      	bne.n	80064d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	e853 3f00 	ldrex	r3, [r3]
 80064b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	f023 0310 	bic.w	r3, r3, #16
 80064ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	461a      	mov	r2, r3
 80064c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064c4:	61bb      	str	r3, [r7, #24]
 80064c6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c8:	6979      	ldr	r1, [r7, #20]
 80064ca:	69ba      	ldr	r2, [r7, #24]
 80064cc:	e841 2300 	strex	r3, r2, [r1]
 80064d0:	613b      	str	r3, [r7, #16]
   return(result);
 80064d2:	693b      	ldr	r3, [r7, #16]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d1e6      	bne.n	80064a6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2220      	movs	r2, #32
 80064dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2200      	movs	r2, #0
 80064ea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064ec:	bf00      	nop
 80064ee:	3754      	adds	r7, #84	@ 0x54
 80064f0:	46bd      	mov	sp, r7
 80064f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f6:	4770      	bx	lr

080064f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b084      	sub	sp, #16
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006504:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800650e:	68f8      	ldr	r0, [r7, #12]
 8006510:	f7ff f99e 	bl	8005850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006514:	bf00      	nop
 8006516:	3710      	adds	r7, #16
 8006518:	46bd      	mov	sp, r7
 800651a:	bd80      	pop	{r7, pc}

0800651c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b088      	sub	sp, #32
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	e853 3f00 	ldrex	r3, [r3]
 8006530:	60bb      	str	r3, [r7, #8]
   return(result);
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006538:	61fb      	str	r3, [r7, #28]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	461a      	mov	r2, r3
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	61bb      	str	r3, [r7, #24]
 8006544:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006546:	6979      	ldr	r1, [r7, #20]
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	e841 2300 	strex	r3, r2, [r1]
 800654e:	613b      	str	r3, [r7, #16]
   return(result);
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	2b00      	cmp	r3, #0
 8006554:	d1e6      	bne.n	8006524 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2220      	movs	r2, #32
 800655a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2200      	movs	r2, #0
 8006562:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f7ff f969 	bl	800583c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800656a:	bf00      	nop
 800656c:	3720      	adds	r7, #32
 800656e:	46bd      	mov	sp, r7
 8006570:	bd80      	pop	{r7, pc}
	...

08006574 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b09c      	sub	sp, #112	@ 0x70
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006582:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800658c:	2b22      	cmp	r3, #34	@ 0x22
 800658e:	f040 80be 	bne.w	800670e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006598:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800659c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80065a0:	b2d9      	uxtb	r1, r3
 80065a2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80065a6:	b2da      	uxtb	r2, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065ac:	400a      	ands	r2, r1
 80065ae:	b2d2      	uxtb	r2, r2
 80065b0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065b6:	1c5a      	adds	r2, r3, #1
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065c2:	b29b      	uxth	r3, r3
 80065c4:	3b01      	subs	r3, #1
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	f040 80a1 	bne.w	800671e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065e4:	e853 3f00 	ldrex	r3, [r3]
 80065e8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80065ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80065ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	461a      	mov	r2, r3
 80065f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006600:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006602:	e841 2300 	strex	r3, r2, [r1]
 8006606:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006608:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800660a:	2b00      	cmp	r3, #0
 800660c:	d1e6      	bne.n	80065dc <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	3308      	adds	r3, #8
 8006614:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006618:	e853 3f00 	ldrex	r3, [r3]
 800661c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800661e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006620:	f023 0301 	bic.w	r3, r3, #1
 8006624:	667b      	str	r3, [r7, #100]	@ 0x64
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	3308      	adds	r3, #8
 800662c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800662e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006630:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006632:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006634:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006636:	e841 2300 	strex	r3, r2, [r1]
 800663a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800663c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1e5      	bne.n	800660e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2220      	movs	r2, #32
 8006646:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2200      	movs	r2, #0
 800664e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2200      	movs	r2, #0
 8006654:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a33      	ldr	r2, [pc, #204]	@ (8006728 <UART_RxISR_8BIT+0x1b4>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d01f      	beq.n	80066a0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800666a:	2b00      	cmp	r3, #0
 800666c:	d018      	beq.n	80066a0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006676:	e853 3f00 	ldrex	r3, [r3]
 800667a:	623b      	str	r3, [r7, #32]
   return(result);
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006682:	663b      	str	r3, [r7, #96]	@ 0x60
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	461a      	mov	r2, r3
 800668a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800668c:	633b      	str	r3, [r7, #48]	@ 0x30
 800668e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006690:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006692:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006694:	e841 2300 	strex	r3, r2, [r1]
 8006698:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800669a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1e6      	bne.n	800666e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d12e      	bne.n	8006706 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2200      	movs	r2, #0
 80066ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	e853 3f00 	ldrex	r3, [r3]
 80066ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f023 0310 	bic.w	r3, r3, #16
 80066c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	461a      	mov	r2, r3
 80066ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80066cc:	61fb      	str	r3, [r7, #28]
 80066ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066d0:	69b9      	ldr	r1, [r7, #24]
 80066d2:	69fa      	ldr	r2, [r7, #28]
 80066d4:	e841 2300 	strex	r3, r2, [r1]
 80066d8:	617b      	str	r3, [r7, #20]
   return(result);
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1e6      	bne.n	80066ae <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	f003 0310 	and.w	r3, r3, #16
 80066ea:	2b10      	cmp	r3, #16
 80066ec:	d103      	bne.n	80066f6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2210      	movs	r2, #16
 80066f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80066fc:	4619      	mov	r1, r3
 80066fe:	6878      	ldr	r0, [r7, #4]
 8006700:	f7ff f8b0 	bl	8005864 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006704:	e00b      	b.n	800671e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f7fa fddc 	bl	80012c4 <HAL_UART_RxCpltCallback>
}
 800670c:	e007      	b.n	800671e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	699a      	ldr	r2, [r3, #24]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f042 0208 	orr.w	r2, r2, #8
 800671c:	619a      	str	r2, [r3, #24]
}
 800671e:	bf00      	nop
 8006720:	3770      	adds	r7, #112	@ 0x70
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	40008000 	.word	0x40008000

0800672c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b09c      	sub	sp, #112	@ 0x70
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800673a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006744:	2b22      	cmp	r3, #34	@ 0x22
 8006746:	f040 80be 	bne.w	80068c6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006750:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006758:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800675a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800675e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006762:	4013      	ands	r3, r2
 8006764:	b29a      	uxth	r2, r3
 8006766:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006768:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800676e:	1c9a      	adds	r2, r3, #2
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800677a:	b29b      	uxth	r3, r3
 800677c:	3b01      	subs	r3, #1
 800677e:	b29a      	uxth	r2, r3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800678c:	b29b      	uxth	r3, r3
 800678e:	2b00      	cmp	r3, #0
 8006790:	f040 80a1 	bne.w	80068d6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800679a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800679c:	e853 3f00 	ldrex	r3, [r3]
 80067a0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80067a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	461a      	mov	r2, r3
 80067b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80067b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80067b4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80067b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80067ba:	e841 2300 	strex	r3, r2, [r1]
 80067be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80067c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1e6      	bne.n	8006794 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3308      	adds	r3, #8
 80067cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80067d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d8:	f023 0301 	bic.w	r3, r3, #1
 80067dc:	663b      	str	r3, [r7, #96]	@ 0x60
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	3308      	adds	r3, #8
 80067e4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80067e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80067e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067ee:	e841 2300 	strex	r3, r2, [r1]
 80067f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d1e5      	bne.n	80067c6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2220      	movs	r2, #32
 80067fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2200      	movs	r2, #0
 8006806:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	4a33      	ldr	r2, [pc, #204]	@ (80068e0 <UART_RxISR_16BIT+0x1b4>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d01f      	beq.n	8006858 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006822:	2b00      	cmp	r3, #0
 8006824:	d018      	beq.n	8006858 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800682c:	6a3b      	ldr	r3, [r7, #32]
 800682e:	e853 3f00 	ldrex	r3, [r3]
 8006832:	61fb      	str	r3, [r7, #28]
   return(result);
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800683a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	461a      	mov	r2, r3
 8006842:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006844:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006846:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006848:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800684a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800684c:	e841 2300 	strex	r3, r2, [r1]
 8006850:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006854:	2b00      	cmp	r3, #0
 8006856:	d1e6      	bne.n	8006826 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800685c:	2b01      	cmp	r3, #1
 800685e:	d12e      	bne.n	80068be <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2200      	movs	r2, #0
 8006864:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	e853 3f00 	ldrex	r3, [r3]
 8006872:	60bb      	str	r3, [r7, #8]
   return(result);
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	f023 0310 	bic.w	r3, r3, #16
 800687a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	461a      	mov	r2, r3
 8006882:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006884:	61bb      	str	r3, [r7, #24]
 8006886:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006888:	6979      	ldr	r1, [r7, #20]
 800688a:	69ba      	ldr	r2, [r7, #24]
 800688c:	e841 2300 	strex	r3, r2, [r1]
 8006890:	613b      	str	r3, [r7, #16]
   return(result);
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1e6      	bne.n	8006866 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69db      	ldr	r3, [r3, #28]
 800689e:	f003 0310 	and.w	r3, r3, #16
 80068a2:	2b10      	cmp	r3, #16
 80068a4:	d103      	bne.n	80068ae <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	2210      	movs	r2, #16
 80068ac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80068b4:	4619      	mov	r1, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f7fe ffd4 	bl	8005864 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80068bc:	e00b      	b.n	80068d6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f7fa fd00 	bl	80012c4 <HAL_UART_RxCpltCallback>
}
 80068c4:	e007      	b.n	80068d6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	699a      	ldr	r2, [r3, #24]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f042 0208 	orr.w	r2, r2, #8
 80068d4:	619a      	str	r2, [r3, #24]
}
 80068d6:	bf00      	nop
 80068d8:	3770      	adds	r7, #112	@ 0x70
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	40008000 	.word	0x40008000

080068e4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b0ac      	sub	sp, #176	@ 0xb0
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80068f2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	69db      	ldr	r3, [r3, #28]
 80068fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800691a:	2b22      	cmp	r3, #34	@ 0x22
 800691c:	f040 8183 	bne.w	8006c26 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006926:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800692a:	e126      	b.n	8006b7a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006932:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006936:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800693a:	b2d9      	uxtb	r1, r3
 800693c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8006940:	b2da      	uxtb	r2, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006946:	400a      	ands	r2, r1
 8006948:	b2d2      	uxtb	r2, r2
 800694a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006950:	1c5a      	adds	r2, r3, #1
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800695c:	b29b      	uxth	r3, r3
 800695e:	3b01      	subs	r3, #1
 8006960:	b29a      	uxth	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	69db      	ldr	r3, [r3, #28]
 800696e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006972:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006976:	f003 0307 	and.w	r3, r3, #7
 800697a:	2b00      	cmp	r3, #0
 800697c:	d053      	beq.n	8006a26 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800697e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d011      	beq.n	80069ae <UART_RxISR_8BIT_FIFOEN+0xca>
 800698a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800698e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	2201      	movs	r2, #1
 800699c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a4:	f043 0201 	orr.w	r2, r3, #1
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069b2:	f003 0302 	and.w	r3, r3, #2
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d011      	beq.n	80069de <UART_RxISR_8BIT_FIFOEN+0xfa>
 80069ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069be:	f003 0301 	and.w	r3, r3, #1
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00b      	beq.n	80069de <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	2202      	movs	r2, #2
 80069cc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d4:	f043 0204 	orr.w	r2, r3, #4
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80069de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069e2:	f003 0304 	and.w	r3, r3, #4
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d011      	beq.n	8006a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80069ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80069ee:	f003 0301 	and.w	r3, r3, #1
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d00b      	beq.n	8006a0e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	2204      	movs	r2, #4
 80069fc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a04:	f043 0202 	orr.w	r2, r3, #2
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d006      	beq.n	8006a26 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f7fe ff19 	bl	8005850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f040 80a3 	bne.w	8006b7a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a3c:	e853 3f00 	ldrex	r3, [r3]
 8006a40:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8006a42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	461a      	mov	r2, r3
 8006a52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a56:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a58:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a5a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8006a5c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006a5e:	e841 2300 	strex	r3, r2, [r1]
 8006a62:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8006a64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d1e4      	bne.n	8006a34 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	3308      	adds	r3, #8
 8006a70:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a74:	e853 3f00 	ldrex	r3, [r3]
 8006a78:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8006a7a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006a7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006a80:	f023 0301 	bic.w	r3, r3, #1
 8006a84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006a92:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006a94:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a96:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006a98:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006a9a:	e841 2300 	strex	r3, r2, [r1]
 8006a9e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006aa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d1e1      	bne.n	8006a6a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2220      	movs	r2, #32
 8006aaa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4a60      	ldr	r2, [pc, #384]	@ (8006c40 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d021      	beq.n	8006b08 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d01a      	beq.n	8006b08 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ad8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ada:	e853 3f00 	ldrex	r3, [r3]
 8006ade:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006ae0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ae2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006ae6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	461a      	mov	r2, r3
 8006af0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006af4:	657b      	str	r3, [r7, #84]	@ 0x54
 8006af6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006af8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006afa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006afc:	e841 2300 	strex	r3, r2, [r1]
 8006b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006b02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d1e4      	bne.n	8006ad2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b0c:	2b01      	cmp	r3, #1
 8006b0e:	d130      	bne.n	8006b72 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b1e:	e853 3f00 	ldrex	r3, [r3]
 8006b22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b26:	f023 0310 	bic.w	r3, r3, #16
 8006b2a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	461a      	mov	r2, r3
 8006b34:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006b38:	643b      	str	r3, [r7, #64]	@ 0x40
 8006b3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006b40:	e841 2300 	strex	r3, r2, [r1]
 8006b44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d1e4      	bne.n	8006b16 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	f003 0310 	and.w	r3, r3, #16
 8006b56:	2b10      	cmp	r3, #16
 8006b58:	d103      	bne.n	8006b62 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	2210      	movs	r2, #16
 8006b60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b68:	4619      	mov	r1, r3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f7fe fe7a 	bl	8005864 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006b70:	e00e      	b.n	8006b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f7fa fba6 	bl	80012c4 <HAL_UART_RxCpltCallback>
        break;
 8006b78:	e00a      	b.n	8006b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006b7a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d006      	beq.n	8006b90 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006b82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006b86:	f003 0320 	and.w	r3, r3, #32
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f47f aece 	bne.w	800692c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b96:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006b9a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d049      	beq.n	8006c36 <UART_RxISR_8BIT_FIFOEN+0x352>
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006ba8:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d242      	bcs.n	8006c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	3308      	adds	r3, #8
 8006bb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb8:	6a3b      	ldr	r3, [r7, #32]
 8006bba:	e853 3f00 	ldrex	r3, [r3]
 8006bbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006bc6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	3308      	adds	r3, #8
 8006bd0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006bd4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bdc:	e841 2300 	strex	r3, r2, [r1]
 8006be0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1e3      	bne.n	8006bb0 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a16      	ldr	r2, [pc, #88]	@ (8006c44 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8006bec:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	e853 3f00 	ldrex	r3, [r3]
 8006bfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	f043 0320 	orr.w	r3, r3, #32
 8006c02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c10:	61bb      	str	r3, [r7, #24]
 8006c12:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c14:	6979      	ldr	r1, [r7, #20]
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	e841 2300 	strex	r3, r2, [r1]
 8006c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1e4      	bne.n	8006bee <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006c24:	e007      	b.n	8006c36 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	699a      	ldr	r2, [r3, #24]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f042 0208 	orr.w	r2, r2, #8
 8006c34:	619a      	str	r2, [r3, #24]
}
 8006c36:	bf00      	nop
 8006c38:	37b0      	adds	r7, #176	@ 0xb0
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	bd80      	pop	{r7, pc}
 8006c3e:	bf00      	nop
 8006c40:	40008000 	.word	0x40008000
 8006c44:	08006575 	.word	0x08006575

08006c48 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b0ae      	sub	sp, #184	@ 0xb8
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006c56:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	69db      	ldr	r3, [r3, #28]
 8006c60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c7e:	2b22      	cmp	r3, #34	@ 0x22
 8006c80:	f040 8187 	bne.w	8006f92 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006c8a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006c8e:	e12a      	b.n	8006ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c96:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006ca2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006ca6:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8006caa:	4013      	ands	r3, r2
 8006cac:	b29a      	uxth	r2, r3
 8006cae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006cb2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cb8:	1c9a      	adds	r2, r3, #2
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	69db      	ldr	r3, [r3, #28]
 8006cd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006cda:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006cde:	f003 0307 	and.w	r3, r3, #7
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d053      	beq.n	8006d8e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006ce6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d011      	beq.n	8006d16 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006cf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d00b      	beq.n	8006d16 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	2201      	movs	r2, #1
 8006d04:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d0c:	f043 0201 	orr.w	r2, r3, #1
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d16:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d1a:	f003 0302 	and.w	r3, r3, #2
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d011      	beq.n	8006d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8006d22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d26:	f003 0301 	and.w	r3, r3, #1
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00b      	beq.n	8006d46 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2202      	movs	r2, #2
 8006d34:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3c:	f043 0204 	orr.w	r2, r3, #4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006d4a:	f003 0304 	and.w	r3, r3, #4
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d011      	beq.n	8006d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006d52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006d56:	f003 0301 	and.w	r3, r3, #1
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d00b      	beq.n	8006d76 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	2204      	movs	r2, #4
 8006d64:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d6c:	f043 0202 	orr.w	r2, r3, #2
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d006      	beq.n	8006d8e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f7fe fd65 	bl	8005850 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f040 80a5 	bne.w	8006ee6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006daa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006dac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	461a      	mov	r2, r3
 8006dba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006dbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006dc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006dc6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006dca:	e841 2300 	strex	r3, r2, [r1]
 8006dce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006dd0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d1e2      	bne.n	8006d9c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	3308      	adds	r3, #8
 8006ddc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006de0:	e853 3f00 	ldrex	r3, [r3]
 8006de4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006de6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006dec:	f023 0301 	bic.w	r3, r3, #1
 8006df0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	3308      	adds	r3, #8
 8006dfa:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8006dfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006e00:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e02:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006e04:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006e06:	e841 2300 	strex	r3, r2, [r1]
 8006e0a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006e0c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1e1      	bne.n	8006dd6 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2220      	movs	r2, #32
 8006e16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a60      	ldr	r2, [pc, #384]	@ (8006fac <UART_RxISR_16BIT_FIFOEN+0x364>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d021      	beq.n	8006e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	685b      	ldr	r3, [r3, #4]
 8006e36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d01a      	beq.n	8006e74 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e46:	e853 3f00 	ldrex	r3, [r3]
 8006e4a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006e52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	461a      	mov	r2, r3
 8006e5c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006e60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006e62:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006e66:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006e6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e4      	bne.n	8006e3e <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d130      	bne.n	8006ede <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e8a:	e853 3f00 	ldrex	r3, [r3]
 8006e8e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e92:	f023 0310 	bic.w	r3, r3, #16
 8006e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006ea4:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ea6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006eaa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006eb2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e4      	bne.n	8006e82 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	69db      	ldr	r3, [r3, #28]
 8006ebe:	f003 0310 	and.w	r3, r3, #16
 8006ec2:	2b10      	cmp	r3, #16
 8006ec4:	d103      	bne.n	8006ece <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	2210      	movs	r2, #16
 8006ecc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006ed4:	4619      	mov	r1, r3
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f7fe fcc4 	bl	8005864 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006edc:	e00e      	b.n	8006efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f7fa f9f0 	bl	80012c4 <HAL_UART_RxCpltCallback>
        break;
 8006ee4:	e00a      	b.n	8006efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006ee6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d006      	beq.n	8006efc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 8006eee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006ef2:	f003 0320 	and.w	r3, r3, #32
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f47f aeca 	bne.w	8006c90 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006f02:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006f06:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d049      	beq.n	8006fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006f14:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d242      	bcs.n	8006fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	3308      	adds	r3, #8
 8006f22:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f26:	e853 3f00 	ldrex	r3, [r3]
 8006f2a:	623b      	str	r3, [r7, #32]
   return(result);
 8006f2c:	6a3b      	ldr	r3, [r7, #32]
 8006f2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f32:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3308      	adds	r3, #8
 8006f3c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8006f40:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f44:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f48:	e841 2300 	strex	r3, r2, [r1]
 8006f4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1e3      	bne.n	8006f1c <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a16      	ldr	r2, [pc, #88]	@ (8006fb0 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8006f58:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f60:	693b      	ldr	r3, [r7, #16]
 8006f62:	e853 3f00 	ldrex	r3, [r3]
 8006f66:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f043 0320 	orr.w	r3, r3, #32
 8006f6e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	461a      	mov	r2, r3
 8006f78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006f7c:	61fb      	str	r3, [r7, #28]
 8006f7e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f80:	69b9      	ldr	r1, [r7, #24]
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	e841 2300 	strex	r3, r2, [r1]
 8006f88:	617b      	str	r3, [r7, #20]
   return(result);
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d1e4      	bne.n	8006f5a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006f90:	e007      	b.n	8006fa2 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	699a      	ldr	r2, [r3, #24]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	f042 0208 	orr.w	r2, r2, #8
 8006fa0:	619a      	str	r2, [r3, #24]
}
 8006fa2:	bf00      	nop
 8006fa4:	37b8      	adds	r7, #184	@ 0xb8
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	40008000 	.word	0x40008000
 8006fb0:	0800672d 	.word	0x0800672d

08006fb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006fd0:	bf00      	nop
 8006fd2:	370c      	adds	r7, #12
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fda:	4770      	bx	lr

08006fdc <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b083      	sub	sp, #12
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006fe4:	bf00      	nop
 8006fe6:	370c      	adds	r7, #12
 8006fe8:	46bd      	mov	sp, r7
 8006fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fee:	4770      	bx	lr

08006ff0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b085      	sub	sp, #20
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d101      	bne.n	8007006 <HAL_UARTEx_DisableFifoMode+0x16>
 8007002:	2302      	movs	r3, #2
 8007004:	e027      	b.n	8007056 <HAL_UARTEx_DisableFifoMode+0x66>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2201      	movs	r2, #1
 800700a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2224      	movs	r2, #36	@ 0x24
 8007012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f022 0201 	bic.w	r2, r2, #1
 800702c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007034:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2200      	movs	r2, #0
 800703a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	68fa      	ldr	r2, [r7, #12]
 8007042:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2220      	movs	r2, #32
 8007048:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2200      	movs	r2, #0
 8007050:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3714      	adds	r7, #20
 800705a:	46bd      	mov	sp, r7
 800705c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007060:	4770      	bx	lr

08007062 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007062:	b580      	push	{r7, lr}
 8007064:	b084      	sub	sp, #16
 8007066:	af00      	add	r7, sp, #0
 8007068:	6078      	str	r0, [r7, #4]
 800706a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007072:	2b01      	cmp	r3, #1
 8007074:	d101      	bne.n	800707a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007076:	2302      	movs	r3, #2
 8007078:	e02d      	b.n	80070d6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2201      	movs	r2, #1
 800707e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	2224      	movs	r2, #36	@ 0x24
 8007086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f022 0201 	bic.w	r2, r2, #1
 80070a0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	683a      	ldr	r2, [r7, #0]
 80070b2:	430a      	orrs	r2, r1
 80070b4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 f850 	bl	800715c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2220      	movs	r2, #32
 80070c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3710      	adds	r7, #16
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070de:	b580      	push	{r7, lr}
 80070e0:	b084      	sub	sp, #16
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
 80070e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070ee:	2b01      	cmp	r3, #1
 80070f0:	d101      	bne.n	80070f6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80070f2:	2302      	movs	r3, #2
 80070f4:	e02d      	b.n	8007152 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2224      	movs	r2, #36	@ 0x24
 8007102:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f022 0201 	bic.w	r2, r2, #1
 800711c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	683a      	ldr	r2, [r7, #0]
 800712e:	430a      	orrs	r2, r1
 8007130:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 f812 	bl	800715c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	68fa      	ldr	r2, [r7, #12]
 800713e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2220      	movs	r2, #32
 8007144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	3710      	adds	r7, #16
 8007156:	46bd      	mov	sp, r7
 8007158:	bd80      	pop	{r7, pc}
	...

0800715c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007168:	2b00      	cmp	r3, #0
 800716a:	d108      	bne.n	800717e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800717c:	e031      	b.n	80071e2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800717e:	2308      	movs	r3, #8
 8007180:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007182:	2308      	movs	r3, #8
 8007184:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	0e5b      	lsrs	r3, r3, #25
 800718e:	b2db      	uxtb	r3, r3
 8007190:	f003 0307 	and.w	r3, r3, #7
 8007194:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	689b      	ldr	r3, [r3, #8]
 800719c:	0f5b      	lsrs	r3, r3, #29
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	f003 0307 	and.w	r3, r3, #7
 80071a4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071a6:	7bbb      	ldrb	r3, [r7, #14]
 80071a8:	7b3a      	ldrb	r2, [r7, #12]
 80071aa:	4911      	ldr	r1, [pc, #68]	@ (80071f0 <UARTEx_SetNbDataToProcess+0x94>)
 80071ac:	5c8a      	ldrb	r2, [r1, r2]
 80071ae:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80071b2:	7b3a      	ldrb	r2, [r7, #12]
 80071b4:	490f      	ldr	r1, [pc, #60]	@ (80071f4 <UARTEx_SetNbDataToProcess+0x98>)
 80071b6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80071b8:	fb93 f3f2 	sdiv	r3, r3, r2
 80071bc:	b29a      	uxth	r2, r3
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	7b7a      	ldrb	r2, [r7, #13]
 80071c8:	4909      	ldr	r1, [pc, #36]	@ (80071f0 <UARTEx_SetNbDataToProcess+0x94>)
 80071ca:	5c8a      	ldrb	r2, [r1, r2]
 80071cc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80071d0:	7b7a      	ldrb	r2, [r7, #13]
 80071d2:	4908      	ldr	r1, [pc, #32]	@ (80071f4 <UARTEx_SetNbDataToProcess+0x98>)
 80071d4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80071d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80071da:	b29a      	uxth	r2, r3
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80071e2:	bf00      	nop
 80071e4:	3714      	adds	r7, #20
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr
 80071ee:	bf00      	nop
 80071f0:	080342b0 	.word	0x080342b0
 80071f4:	080342b8 	.word	0x080342b8

080071f8 <memset>:
 80071f8:	4402      	add	r2, r0
 80071fa:	4603      	mov	r3, r0
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d100      	bne.n	8007202 <memset+0xa>
 8007200:	4770      	bx	lr
 8007202:	f803 1b01 	strb.w	r1, [r3], #1
 8007206:	e7f9      	b.n	80071fc <memset+0x4>

08007208 <__libc_init_array>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	4d0d      	ldr	r5, [pc, #52]	@ (8007240 <__libc_init_array+0x38>)
 800720c:	4c0d      	ldr	r4, [pc, #52]	@ (8007244 <__libc_init_array+0x3c>)
 800720e:	1b64      	subs	r4, r4, r5
 8007210:	10a4      	asrs	r4, r4, #2
 8007212:	2600      	movs	r6, #0
 8007214:	42a6      	cmp	r6, r4
 8007216:	d109      	bne.n	800722c <__libc_init_array+0x24>
 8007218:	4d0b      	ldr	r5, [pc, #44]	@ (8007248 <__libc_init_array+0x40>)
 800721a:	4c0c      	ldr	r4, [pc, #48]	@ (800724c <__libc_init_array+0x44>)
 800721c:	f000 f818 	bl	8007250 <_init>
 8007220:	1b64      	subs	r4, r4, r5
 8007222:	10a4      	asrs	r4, r4, #2
 8007224:	2600      	movs	r6, #0
 8007226:	42a6      	cmp	r6, r4
 8007228:	d105      	bne.n	8007236 <__libc_init_array+0x2e>
 800722a:	bd70      	pop	{r4, r5, r6, pc}
 800722c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007230:	4798      	blx	r3
 8007232:	3601      	adds	r6, #1
 8007234:	e7ee      	b.n	8007214 <__libc_init_array+0xc>
 8007236:	f855 3b04 	ldr.w	r3, [r5], #4
 800723a:	4798      	blx	r3
 800723c:	3601      	adds	r6, #1
 800723e:	e7f2      	b.n	8007226 <__libc_init_array+0x1e>
 8007240:	080342c8 	.word	0x080342c8
 8007244:	080342c8 	.word	0x080342c8
 8007248:	080342c8 	.word	0x080342c8
 800724c:	080342cc 	.word	0x080342cc

08007250 <_init>:
 8007250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007252:	bf00      	nop
 8007254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007256:	bc08      	pop	{r3}
 8007258:	469e      	mov	lr, r3
 800725a:	4770      	bx	lr

0800725c <_fini>:
 800725c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800725e:	bf00      	nop
 8007260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007262:	bc08      	pop	{r3}
 8007264:	469e      	mov	lr, r3
 8007266:	4770      	bx	lr
