Running: E:\Xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/LENOVO/Desktop/RCA_jr/RCA64_TB_isim_beh.exe -prj C:/Users/LENOVO/Desktop/RCA_jr/RCA64_TB_beh.prj work.RCA64_TB work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/full_addr.v" into library work
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/RCA_8.v" into library work
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/RCA_16.v" into library work
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/RCA_32.v" into library work
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/RCA_64.v" into library work
Analyzing Verilog file "C:/Users/LENOVO/Desktop/RCA_jr/RCA_64_TestBench.v" into library work
Analyzing Verilog file "E:/Xlinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_addr
Compiling module RCA_8
Compiling module RCA_16
Compiling module RCA_32
Compiling module RCA_64
Compiling module RCA64_TB
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/LENOVO/Desktop/RCA_jr/RCA64_TB_isim_beh.exe
Fuse Memory Usage: 28892 KB
Fuse CPU Usage: 562 ms
