# MIPS-pipeline-CPU-with-VGA-char-display
In this repository, I design a 5-level pipeline CPU and a VGA module to display the information of CPU. 
