read_verilog ../top.v
proc
json
write_verilog synth.v
