# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/PC&MDR&MAR&IR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:42 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/PC&MDR&MAR&IR.sv 
# -- Compiling module Reg_16
# -- Compiling module led
# 
# Top level modules:
# 	Reg_16
# 	led
# End time: 21:43:42 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/REGFILE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:42 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/REGFILE.sv 
# -- Compiling module reg_file
# -- Compiling module register
# 
# Top level modules:
# 	reg_file
# End time: 21:43:42 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/nzp&ben.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/nzp&ben.sv 
# -- Compiling module nzp
# -- Compiling module ben
# 
# Top level modules:
# 	nzp
# 	ben
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/multiplixer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/multiplixer.sv 
# -- Compiling module multiplixer_buffer
# -- Compiling module PCMUX
# -- Compiling module MIOMUX
# -- Compiling module SR1MUX
# -- Compiling module SR2MUX
# -- Compiling module DRMUX
# -- Compiling module ALU
# -- Compiling module ADDR1MUX
# -- Compiling module ADDR2MUX
# 
# Top level modules:
# 	multiplixer_buffer
# 	PCMUX
# 	MIOMUX
# 	SR1MUX
# 	SR2MUX
# 	DRMUX
# 	ALU
# 	ADDR1MUX
# 	ADDR2MUX
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/lab5/Lab5provided_sp2021 {D:/ECE385/lab5/Lab5provided_sp2021/testbench_lab5.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:43:43 on Oct 16,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/lab5/Lab5provided_sp2021" D:/ECE385/lab5/Lab5provided_sp2021/testbench_lab5.sv 
# -- Compiling module testbench_lab5
# 
# Top level modules:
# 	testbench_lab5
# End time: 21:43:43 on Oct 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_lab5
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_lab5 
# Start time: 21:43:43 on Oct 16,2022
# Loading sv_std.std
# Loading work.testbench_lab5
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.led
# Loading work.datapath
# Loading work.multiplixer_buffer
# Loading work.Reg_16
# Loading work.PCMUX
# Loading work.MIOMUX
# Loading work.nzp
# Loading work.ben
# Loading work.reg_file
# Loading work.register
# Loading work.DRMUX
# Loading work.SR1MUX
# Loading work.SR2MUX
# Loading work.ALU
# Loading work.ADDR1MUX
# Loading work.ADDR2MUX
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
add wave -position insertpoint  \
sim:/testbench_lab5/slc3_test0/slc/HEX0 \
sim:/testbench_lab5/slc3_test0/slc/HEX1 \
sim:/testbench_lab5/slc3_test0/slc/HEX2 \
sim:/testbench_lab5/slc3_test0/slc/HEX3
restart -f; run 700000ns
add wave -position insertpoint  \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[0]/In0} \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[0]/Out0}
add wave -position insertpoint  \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[1]/In0} \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[1]/Out0}
add wave -position insertpoint  \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[2]/In0} \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[2]/Out0}
add wave -position insertpoint  \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[3]/In0} \
{sim:/testbench_lab5/slc3_test0/slc/hex_drivers[3]/Out0}
restart -f; run 800000ns
add wave -position insertpoint  \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg0 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg1 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg2 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg3 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg4 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg5 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg6 \
sim:/testbench_lab5/slc3_test0/slc/d0/reg_file_0/reg7
restart -f; run 800000ns
# End time: 22:07:39 on Oct 16,2022, Elapsed time: 0:23:56
# Errors: 0, Warnings: 0
