Classic Timing Analyzer report for register
Tue Dec  4 03:28:01 2012
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.907 ns    ; LOAD  ; inst1 ; --         ; CLOCK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.727 ns    ; inst3 ; Q0    ; CLOCK      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.271 ns    ; LD2   ; inst1 ; --         ; CLOCK    ; 0            ;
; Total number of failed paths ;       ;               ;             ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 3.907 ns   ; LOAD ; inst  ; CLOCK    ;
; N/A   ; None         ; 3.907 ns   ; LOAD ; inst3 ; CLOCK    ;
; N/A   ; None         ; 3.907 ns   ; LOAD ; inst2 ; CLOCK    ;
; N/A   ; None         ; 3.907 ns   ; LOAD ; inst1 ; CLOCK    ;
; N/A   ; None         ; -0.854 ns  ; LD1  ; inst2 ; CLOCK    ;
; N/A   ; None         ; -0.861 ns  ; LD3  ; inst  ; CLOCK    ;
; N/A   ; None         ; -0.985 ns  ; LD0  ; inst3 ; CLOCK    ;
; N/A   ; None         ; -1.041 ns  ; LD2  ; inst1 ; CLOCK    ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 7.727 ns   ; inst3 ; Q0 ; CLOCK      ;
; N/A   ; None         ; 7.725 ns   ; inst2 ; Q1 ; CLOCK      ;
; N/A   ; None         ; 7.715 ns   ; inst1 ; Q2 ; CLOCK      ;
; N/A   ; None         ; 7.658 ns   ; inst  ; Q3 ; CLOCK      ;
+-------+--------------+------------+-------+----+------------+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; 1.271 ns  ; LD2  ; inst1 ; CLOCK    ;
; N/A           ; None        ; 1.215 ns  ; LD0  ; inst3 ; CLOCK    ;
; N/A           ; None        ; 1.091 ns  ; LD3  ; inst  ; CLOCK    ;
; N/A           ; None        ; 1.084 ns  ; LD1  ; inst2 ; CLOCK    ;
; N/A           ; None        ; -3.677 ns ; LOAD ; inst  ; CLOCK    ;
; N/A           ; None        ; -3.677 ns ; LOAD ; inst3 ; CLOCK    ;
; N/A           ; None        ; -3.677 ns ; LOAD ; inst2 ; CLOCK    ;
; N/A           ; None        ; -3.677 ns ; LOAD ; inst1 ; CLOCK    ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Tue Dec  4 03:28:01 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLOCK"
Info: tsu for register "inst" (data pin = "LOAD", clock pin = "CLOCK") is 3.907 ns
    Info: + Longest pin to register delay is 7.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'LOAD'
        Info: 2: + IC(6.063 ns) + CELL(0.660 ns) = 7.575 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.512 ns ( 19.96 % )
        Info: Total interconnect delay = 6.063 ns ( 80.04 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK" to destination register is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'
        Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'
        Info: Total cell delay = 1.389 ns ( 38.24 % )
        Info: Total interconnect delay = 2.243 ns ( 61.76 % )
Info: tco from clock "CLOCK" to destination pin "Q0" through register "inst3" is 7.727 ns
    Info: + Longest clock path from clock "CLOCK" to source register is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'
        Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'
        Info: Total cell delay = 1.389 ns ( 38.24 % )
        Info: Total interconnect delay = 2.243 ns ( 61.76 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.845 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'
        Info: 2: + IC(1.017 ns) + CELL(2.828 ns) = 3.845 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'Q0'
        Info: Total cell delay = 2.828 ns ( 73.55 % )
        Info: Total interconnect delay = 1.017 ns ( 26.45 % )
Info: th for register "inst1" (data pin = "LD2", clock pin = "CLOCK") is 1.271 ns
    Info: + Longest clock path from clock "CLOCK" to destination register is 3.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'
        Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.389 ns ( 38.24 % )
        Info: Total interconnect delay = 2.243 ns ( 61.76 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.627 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'LD2'
        Info: 2: + IC(1.395 ns) + CELL(0.149 ns) = 2.543 ns; Loc. = LCCOMB_X57_Y8_N22; Fanout = 1; COMB Node = 'inst1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'
        Info: Total cell delay = 1.232 ns ( 46.90 % )
        Info: Total interconnect delay = 1.395 ns ( 53.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Tue Dec  4 03:28:01 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


