
F446RE_NODO_GRABA_I2S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba84  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800bc54  0800bc54  0001bc54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdb0  0800bdb0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800bdb0  0800bdb0  0001bdb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bdb8  0800bdb8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdb8  0800bdb8  0001bdb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bdbc  0800bdbc  0001bdbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800bdc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d58  20000074  0800be34  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000dcc  0800be34  00020dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   000181e4  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000364f  00000000  00000000  00038288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  0003b8d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001278  00000000  00000000  0003ccc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025d56  00000000  00000000  0003df38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b3f3  00000000  00000000  00063c8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5014  00000000  00000000  0007f081  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00154095  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005698  00000000  00000000  001540e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bc3c 	.word	0x0800bc3c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	0800bc3c 	.word	0x0800bc3c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002e4:	f000 b974 	b.w	80005d0 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	4604      	mov	r4, r0
 8000308:	468e      	mov	lr, r1
 800030a:	2b00      	cmp	r3, #0
 800030c:	d14d      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030e:	428a      	cmp	r2, r1
 8000310:	4694      	mov	ip, r2
 8000312:	d969      	bls.n	80003e8 <__udivmoddi4+0xe8>
 8000314:	fab2 f282 	clz	r2, r2
 8000318:	b152      	cbz	r2, 8000330 <__udivmoddi4+0x30>
 800031a:	fa01 f302 	lsl.w	r3, r1, r2
 800031e:	f1c2 0120 	rsb	r1, r2, #32
 8000322:	fa20 f101 	lsr.w	r1, r0, r1
 8000326:	fa0c fc02 	lsl.w	ip, ip, r2
 800032a:	ea41 0e03 	orr.w	lr, r1, r3
 800032e:	4094      	lsls	r4, r2
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	0c21      	lsrs	r1, r4, #16
 8000336:	fbbe f6f8 	udiv	r6, lr, r8
 800033a:	fa1f f78c 	uxth.w	r7, ip
 800033e:	fb08 e316 	mls	r3, r8, r6, lr
 8000342:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000346:	fb06 f107 	mul.w	r1, r6, r7
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000356:	f080 811f 	bcs.w	8000598 <__udivmoddi4+0x298>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 811c 	bls.w	8000598 <__udivmoddi4+0x298>
 8000360:	3e02      	subs	r6, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a5b      	subs	r3, r3, r1
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb3 f0f8 	udiv	r0, r3, r8
 800036c:	fb08 3310 	mls	r3, r8, r0, r3
 8000370:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000374:	fb00 f707 	mul.w	r7, r0, r7
 8000378:	42a7      	cmp	r7, r4
 800037a:	d90a      	bls.n	8000392 <__udivmoddi4+0x92>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000384:	f080 810a 	bcs.w	800059c <__udivmoddi4+0x29c>
 8000388:	42a7      	cmp	r7, r4
 800038a:	f240 8107 	bls.w	800059c <__udivmoddi4+0x29c>
 800038e:	4464      	add	r4, ip
 8000390:	3802      	subs	r0, #2
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	1be4      	subs	r4, r4, r7
 8000398:	2600      	movs	r6, #0
 800039a:	b11d      	cbz	r5, 80003a4 <__udivmoddi4+0xa4>
 800039c:	40d4      	lsrs	r4, r2
 800039e:	2300      	movs	r3, #0
 80003a0:	e9c5 4300 	strd	r4, r3, [r5]
 80003a4:	4631      	mov	r1, r6
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0xc2>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80ef 	beq.w	8000592 <__udivmoddi4+0x292>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x160>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xd4>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80f9 	bhi.w	80005c6 <__udivmoddi4+0x2c6>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0303 	sbc.w	r3, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	469e      	mov	lr, r3
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0e0      	beq.n	80003a4 <__udivmoddi4+0xa4>
 80003e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003e6:	e7dd      	b.n	80003a4 <__udivmoddi4+0xa4>
 80003e8:	b902      	cbnz	r2, 80003ec <__udivmoddi4+0xec>
 80003ea:	deff      	udf	#255	; 0xff
 80003ec:	fab2 f282 	clz	r2, r2
 80003f0:	2a00      	cmp	r2, #0
 80003f2:	f040 8092 	bne.w	800051a <__udivmoddi4+0x21a>
 80003f6:	eba1 010c 	sub.w	r1, r1, ip
 80003fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003fe:	fa1f fe8c 	uxth.w	lr, ip
 8000402:	2601      	movs	r6, #1
 8000404:	0c20      	lsrs	r0, r4, #16
 8000406:	fbb1 f3f7 	udiv	r3, r1, r7
 800040a:	fb07 1113 	mls	r1, r7, r3, r1
 800040e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000412:	fb0e f003 	mul.w	r0, lr, r3
 8000416:	4288      	cmp	r0, r1
 8000418:	d908      	bls.n	800042c <__udivmoddi4+0x12c>
 800041a:	eb1c 0101 	adds.w	r1, ip, r1
 800041e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x12a>
 8000424:	4288      	cmp	r0, r1
 8000426:	f200 80cb 	bhi.w	80005c0 <__udivmoddi4+0x2c0>
 800042a:	4643      	mov	r3, r8
 800042c:	1a09      	subs	r1, r1, r0
 800042e:	b2a4      	uxth	r4, r4
 8000430:	fbb1 f0f7 	udiv	r0, r1, r7
 8000434:	fb07 1110 	mls	r1, r7, r0, r1
 8000438:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800043c:	fb0e fe00 	mul.w	lr, lr, r0
 8000440:	45a6      	cmp	lr, r4
 8000442:	d908      	bls.n	8000456 <__udivmoddi4+0x156>
 8000444:	eb1c 0404 	adds.w	r4, ip, r4
 8000448:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800044c:	d202      	bcs.n	8000454 <__udivmoddi4+0x154>
 800044e:	45a6      	cmp	lr, r4
 8000450:	f200 80bb 	bhi.w	80005ca <__udivmoddi4+0x2ca>
 8000454:	4608      	mov	r0, r1
 8000456:	eba4 040e 	sub.w	r4, r4, lr
 800045a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800045e:	e79c      	b.n	800039a <__udivmoddi4+0x9a>
 8000460:	f1c6 0720 	rsb	r7, r6, #32
 8000464:	40b3      	lsls	r3, r6
 8000466:	fa22 fc07 	lsr.w	ip, r2, r7
 800046a:	ea4c 0c03 	orr.w	ip, ip, r3
 800046e:	fa20 f407 	lsr.w	r4, r0, r7
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	431c      	orrs	r4, r3
 8000478:	40f9      	lsrs	r1, r7
 800047a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800047e:	fa00 f306 	lsl.w	r3, r0, r6
 8000482:	fbb1 f8f9 	udiv	r8, r1, r9
 8000486:	0c20      	lsrs	r0, r4, #16
 8000488:	fa1f fe8c 	uxth.w	lr, ip
 800048c:	fb09 1118 	mls	r1, r9, r8, r1
 8000490:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000494:	fb08 f00e 	mul.w	r0, r8, lr
 8000498:	4288      	cmp	r0, r1
 800049a:	fa02 f206 	lsl.w	r2, r2, r6
 800049e:	d90b      	bls.n	80004b8 <__udivmoddi4+0x1b8>
 80004a0:	eb1c 0101 	adds.w	r1, ip, r1
 80004a4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004a8:	f080 8088 	bcs.w	80005bc <__udivmoddi4+0x2bc>
 80004ac:	4288      	cmp	r0, r1
 80004ae:	f240 8085 	bls.w	80005bc <__udivmoddi4+0x2bc>
 80004b2:	f1a8 0802 	sub.w	r8, r8, #2
 80004b6:	4461      	add	r1, ip
 80004b8:	1a09      	subs	r1, r1, r0
 80004ba:	b2a4      	uxth	r4, r4
 80004bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c0:	fb09 1110 	mls	r1, r9, r0, r1
 80004c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004cc:	458e      	cmp	lr, r1
 80004ce:	d908      	bls.n	80004e2 <__udivmoddi4+0x1e2>
 80004d0:	eb1c 0101 	adds.w	r1, ip, r1
 80004d4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004d8:	d26c      	bcs.n	80005b4 <__udivmoddi4+0x2b4>
 80004da:	458e      	cmp	lr, r1
 80004dc:	d96a      	bls.n	80005b4 <__udivmoddi4+0x2b4>
 80004de:	3802      	subs	r0, #2
 80004e0:	4461      	add	r1, ip
 80004e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004e6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ea:	eba1 010e 	sub.w	r1, r1, lr
 80004ee:	42a1      	cmp	r1, r4
 80004f0:	46c8      	mov	r8, r9
 80004f2:	46a6      	mov	lr, r4
 80004f4:	d356      	bcc.n	80005a4 <__udivmoddi4+0x2a4>
 80004f6:	d053      	beq.n	80005a0 <__udivmoddi4+0x2a0>
 80004f8:	b15d      	cbz	r5, 8000512 <__udivmoddi4+0x212>
 80004fa:	ebb3 0208 	subs.w	r2, r3, r8
 80004fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000502:	fa01 f707 	lsl.w	r7, r1, r7
 8000506:	fa22 f306 	lsr.w	r3, r2, r6
 800050a:	40f1      	lsrs	r1, r6
 800050c:	431f      	orrs	r7, r3
 800050e:	e9c5 7100 	strd	r7, r1, [r5]
 8000512:	2600      	movs	r6, #0
 8000514:	4631      	mov	r1, r6
 8000516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	40d8      	lsrs	r0, r3
 8000520:	fa0c fc02 	lsl.w	ip, ip, r2
 8000524:	fa21 f303 	lsr.w	r3, r1, r3
 8000528:	4091      	lsls	r1, r2
 800052a:	4301      	orrs	r1, r0
 800052c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000530:	fa1f fe8c 	uxth.w	lr, ip
 8000534:	fbb3 f0f7 	udiv	r0, r3, r7
 8000538:	fb07 3610 	mls	r6, r7, r0, r3
 800053c:	0c0b      	lsrs	r3, r1, #16
 800053e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000542:	fb00 f60e 	mul.w	r6, r0, lr
 8000546:	429e      	cmp	r6, r3
 8000548:	fa04 f402 	lsl.w	r4, r4, r2
 800054c:	d908      	bls.n	8000560 <__udivmoddi4+0x260>
 800054e:	eb1c 0303 	adds.w	r3, ip, r3
 8000552:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000556:	d22f      	bcs.n	80005b8 <__udivmoddi4+0x2b8>
 8000558:	429e      	cmp	r6, r3
 800055a:	d92d      	bls.n	80005b8 <__udivmoddi4+0x2b8>
 800055c:	3802      	subs	r0, #2
 800055e:	4463      	add	r3, ip
 8000560:	1b9b      	subs	r3, r3, r6
 8000562:	b289      	uxth	r1, r1
 8000564:	fbb3 f6f7 	udiv	r6, r3, r7
 8000568:	fb07 3316 	mls	r3, r7, r6, r3
 800056c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000570:	fb06 f30e 	mul.w	r3, r6, lr
 8000574:	428b      	cmp	r3, r1
 8000576:	d908      	bls.n	800058a <__udivmoddi4+0x28a>
 8000578:	eb1c 0101 	adds.w	r1, ip, r1
 800057c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000580:	d216      	bcs.n	80005b0 <__udivmoddi4+0x2b0>
 8000582:	428b      	cmp	r3, r1
 8000584:	d914      	bls.n	80005b0 <__udivmoddi4+0x2b0>
 8000586:	3e02      	subs	r6, #2
 8000588:	4461      	add	r1, ip
 800058a:	1ac9      	subs	r1, r1, r3
 800058c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000590:	e738      	b.n	8000404 <__udivmoddi4+0x104>
 8000592:	462e      	mov	r6, r5
 8000594:	4628      	mov	r0, r5
 8000596:	e705      	b.n	80003a4 <__udivmoddi4+0xa4>
 8000598:	4606      	mov	r6, r0
 800059a:	e6e3      	b.n	8000364 <__udivmoddi4+0x64>
 800059c:	4618      	mov	r0, r3
 800059e:	e6f8      	b.n	8000392 <__udivmoddi4+0x92>
 80005a0:	454b      	cmp	r3, r9
 80005a2:	d2a9      	bcs.n	80004f8 <__udivmoddi4+0x1f8>
 80005a4:	ebb9 0802 	subs.w	r8, r9, r2
 80005a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005ac:	3801      	subs	r0, #1
 80005ae:	e7a3      	b.n	80004f8 <__udivmoddi4+0x1f8>
 80005b0:	4646      	mov	r6, r8
 80005b2:	e7ea      	b.n	800058a <__udivmoddi4+0x28a>
 80005b4:	4620      	mov	r0, r4
 80005b6:	e794      	b.n	80004e2 <__udivmoddi4+0x1e2>
 80005b8:	4640      	mov	r0, r8
 80005ba:	e7d1      	b.n	8000560 <__udivmoddi4+0x260>
 80005bc:	46d0      	mov	r8, sl
 80005be:	e77b      	b.n	80004b8 <__udivmoddi4+0x1b8>
 80005c0:	3b02      	subs	r3, #2
 80005c2:	4461      	add	r1, ip
 80005c4:	e732      	b.n	800042c <__udivmoddi4+0x12c>
 80005c6:	4630      	mov	r0, r6
 80005c8:	e709      	b.n	80003de <__udivmoddi4+0xde>
 80005ca:	4464      	add	r4, ip
 80005cc:	3802      	subs	r0, #2
 80005ce:	e742      	b.n	8000456 <__udivmoddi4+0x156>

080005d0 <__aeabi_idiv0>:
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <AIC3254_Init>:

/*
 * INIZIALIZE
 */

uint8_t AIC3254_Init(AIC3254_t *dev, I2C_HandleTypeDef *i2cHandle) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]

	/* Init Struct */
	dev->i2cHandle = i2cHandle;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	601a      	str	r2, [r3, #0]
	 * Set Stereo ADC with 48ksps Sample Rate and High Performance
	 */

	/* Initialize to Page 0 */

	status = AIC3254_SendCommand(dev, PAGE_SELECT, PAGE_0);
 80005e4:	2200      	movs	r2, #0
 80005e6:	2100      	movs	r1, #0
 80005e8:	6878      	ldr	r0, [r7, #4]
 80005ea:	f000 f92b 	bl	8000844 <AIC3254_SendCommand>
 80005ee:	4603      	mov	r3, r0
 80005f0:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d002      	beq.n	80005fe <AIC3254_Init+0x2a>
 80005f8:	2001      	movs	r0, #1
 80005fa:	f00a fe61 	bl	800b2c0 <exit>

	/* S/W Reset to initialize all registers */

	status = AIC3254_SendCommand(dev, SW_RESET, 0x01);
 80005fe:	2201      	movs	r2, #1
 8000600:	2101      	movs	r1, #1
 8000602:	6878      	ldr	r0, [r7, #4]
 8000604:	f000 f91e 	bl	8000844 <AIC3254_SendCommand>
 8000608:	4603      	mov	r3, r0
 800060a:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800060c:	7bfb      	ldrb	r3, [r7, #15]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d002      	beq.n	8000618 <AIC3254_Init+0x44>
 8000612:	2001      	movs	r0, #1
 8000614:	f00a fe54 	bl	800b2c0 <exit>

	/* Power up NADC divider with value 1 */

	status = AIC3254_SendCommand(dev, CSR_8, 0x81);
 8000618:	2281      	movs	r2, #129	; 0x81
 800061a:	2112      	movs	r1, #18
 800061c:	6878      	ldr	r0, [r7, #4]
 800061e:	f000 f911 	bl	8000844 <AIC3254_SendCommand>
 8000622:	4603      	mov	r3, r0
 8000624:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000626:	7bfb      	ldrb	r3, [r7, #15]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <AIC3254_Init+0x5e>
 800062c:	2001      	movs	r0, #1
 800062e:	f00a fe47 	bl	800b2c0 <exit>

	/* Power up MADC divider with value 2 */

	status = AIC3254_SendCommand(dev, CSR_9, 0x82);
 8000632:	2282      	movs	r2, #130	; 0x82
 8000634:	2113      	movs	r1, #19
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f000 f904 	bl	8000844 <AIC3254_SendCommand>
 800063c:	4603      	mov	r3, r0
 800063e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000640:	7bfb      	ldrb	r3, [r7, #15]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d002      	beq.n	800064c <AIC3254_Init+0x78>
 8000646:	2001      	movs	r0, #1
 8000648:	f00a fe3a 	bl	800b2c0 <exit>

	/* Program OSR for ADC to 128 */

	status = AIC3254_SendCommand(dev, AOSR, 0x80);
 800064c:	2280      	movs	r2, #128	; 0x80
 800064e:	2114      	movs	r1, #20
 8000650:	6878      	ldr	r0, [r7, #4]
 8000652:	f000 f8f7 	bl	8000844 <AIC3254_SendCommand>
 8000656:	4603      	mov	r3, r0
 8000658:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800065a:	7bfb      	ldrb	r3, [r7, #15]
 800065c:	2b00      	cmp	r3, #0
 800065e:	d002      	beq.n	8000666 <AIC3254_Init+0x92>
 8000660:	2001      	movs	r0, #1
 8000662:	f00a fe2d 	bl	800b2c0 <exit>

	/* Select ADC PRB_R1 */

	status = AIC3254_SendCommand(dev, PBCR, 0x01);
 8000666:	2201      	movs	r2, #1
 8000668:	213d      	movs	r1, #61	; 0x3d
 800066a:	6878      	ldr	r0, [r7, #4]
 800066c:	f000 f8ea 	bl	8000844 <AIC3254_SendCommand>
 8000670:	4603      	mov	r3, r0
 8000672:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000674:	7bfb      	ldrb	r3, [r7, #15]
 8000676:	2b00      	cmp	r3, #0
 8000678:	d002      	beq.n	8000680 <AIC3254_Init+0xac>
 800067a:	2001      	movs	r0, #1
 800067c:	f00a fe20 	bl	800b2c0 <exit>

	/* Select Page 1 */

	status = AIC3254_SendCommand(dev, PAGE_SELECT, PAGE_1);
 8000680:	2201      	movs	r2, #1
 8000682:	2100      	movs	r1, #0
 8000684:	6878      	ldr	r0, [r7, #4]
 8000686:	f000 f8dd 	bl	8000844 <AIC3254_SendCommand>
 800068a:	4603      	mov	r3, r0
 800068c:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	2b00      	cmp	r3, #0
 8000692:	d002      	beq.n	800069a <AIC3254_Init+0xc6>
 8000694:	2001      	movs	r0, #1
 8000696:	f00a fe13 	bl	800b2c0 <exit>

	/* Disable Internal Crude AVdd in presence of external AVdd supply or before
	 * powering up internal AVdd LDO
	 */

	status = AIC3254_SendCommand(dev, POW_CONF, 0x08);
 800069a:	2208      	movs	r2, #8
 800069c:	2101      	movs	r1, #1
 800069e:	6878      	ldr	r0, [r7, #4]
 80006a0:	f000 f8d0 	bl	8000844 <AIC3254_SendCommand>
 80006a4:	4603      	mov	r3, r0
 80006a6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80006a8:	7bfb      	ldrb	r3, [r7, #15]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d002      	beq.n	80006b4 <AIC3254_Init+0xe0>
 80006ae:	2001      	movs	r0, #1
 80006b0:	f00a fe06 	bl	800b2c0 <exit>

	/* Enable Master Analog Power Control */

	status = AIC3254_SendCommand(dev, LDO_CR, 0x00);
 80006b4:	2200      	movs	r2, #0
 80006b6:	2102      	movs	r1, #2
 80006b8:	6878      	ldr	r0, [r7, #4]
 80006ba:	f000 f8c3 	bl	8000844 <AIC3254_SendCommand>
 80006be:	4603      	mov	r3, r0
 80006c0:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80006c2:	7bfb      	ldrb	r3, [r7, #15]
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d002      	beq.n	80006ce <AIC3254_Init+0xfa>
 80006c8:	2001      	movs	r0, #1
 80006ca:	f00a fdf9 	bl	800b2c0 <exit>

	/* Set the input common mode to 0.9V */

	status = AIC3254_SendCommand(dev, CMM_CR, 0x00);
 80006ce:	2200      	movs	r2, #0
 80006d0:	210a      	movs	r1, #10
 80006d2:	6878      	ldr	r0, [r7, #4]
 80006d4:	f000 f8b6 	bl	8000844 <AIC3254_SendCommand>
 80006d8:	4603      	mov	r3, r0
 80006da:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d002      	beq.n	80006e8 <AIC3254_Init+0x114>
 80006e2:	2001      	movs	r0, #1
 80006e4:	f00a fdec 	bl	800b2c0 <exit>

	/* Select ADC PTM_R4 */

	status = AIC3254_SendCommand(dev, POW_TUN, 0x00);
 80006e8:	2200      	movs	r2, #0
 80006ea:	213d      	movs	r1, #61	; 0x3d
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f000 f8a9 	bl	8000844 <AIC3254_SendCommand>
 80006f2:	4603      	mov	r3, r0
 80006f4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80006f6:	7bfb      	ldrb	r3, [r7, #15]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d002      	beq.n	8000702 <AIC3254_Init+0x12e>
 80006fc:	2001      	movs	r0, #1
 80006fe:	f00a fddf 	bl	800b2c0 <exit>

	/* Set MICBIAS to LDOIN - 3.3V */

	status = AIC3254_SendCommand(dev, MICBIAS_CR, 0x78);
 8000702:	2278      	movs	r2, #120	; 0x78
 8000704:	2133      	movs	r1, #51	; 0x33
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f000 f89c 	bl	8000844 <AIC3254_SendCommand>
 800070c:	4603      	mov	r3, r0
 800070e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	2b00      	cmp	r3, #0
 8000714:	d002      	beq.n	800071c <AIC3254_Init+0x148>
 8000716:	2001      	movs	r0, #1
 8000718:	f00a fdd2 	bl	800b2c0 <exit>

	/* Set MicPGA startup delay to 3.1ms */

	status = AIC3254_SendCommand(dev, AIQC_CR, 0x32);
 800071c:	2232      	movs	r2, #50	; 0x32
 800071e:	2147      	movs	r1, #71	; 0x47
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f000 f88f 	bl	8000844 <AIC3254_SendCommand>
 8000726:	4603      	mov	r3, r0
 8000728:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	2b00      	cmp	r3, #0
 800072e:	d002      	beq.n	8000736 <AIC3254_Init+0x162>
 8000730:	2001      	movs	r0, #1
 8000732:	f00a fdc5 	bl	800b2c0 <exit>

	/* Set the REF charging time to 40ms */

	status = AIC3254_SendCommand(dev, REF_POW_CR, 0x01);
 8000736:	2201      	movs	r2, #1
 8000738:	217b      	movs	r1, #123	; 0x7b
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f000 f882 	bl	8000844 <AIC3254_SendCommand>
 8000740:	4603      	mov	r3, r0
 8000742:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000744:	7bfb      	ldrb	r3, [r7, #15]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d002      	beq.n	8000750 <AIC3254_Init+0x17c>
 800074a:	2001      	movs	r0, #1
 800074c:	f00a fdb8 	bl	800b2c0 <exit>

	/* Route IN2L to LEFT_P with 20K input impedance */

	status = AIC3254_SendCommand(dev, LROUTE_PCR, 0x20);
 8000750:	2220      	movs	r2, #32
 8000752:	2134      	movs	r1, #52	; 0x34
 8000754:	6878      	ldr	r0, [r7, #4]
 8000756:	f000 f875 	bl	8000844 <AIC3254_SendCommand>
 800075a:	4603      	mov	r3, r0
 800075c:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800075e:	7bfb      	ldrb	r3, [r7, #15]
 8000760:	2b00      	cmp	r3, #0
 8000762:	d002      	beq.n	800076a <AIC3254_Init+0x196>
 8000764:	2001      	movs	r0, #1
 8000766:	f00a fdab 	bl	800b2c0 <exit>

	/* Route Common Mode to LEFT_M with impedance of 20K */

	status = AIC3254_SendCommand(dev, LROUTE_NCR, 0x20);
 800076a:	2220      	movs	r2, #32
 800076c:	2136      	movs	r1, #54	; 0x36
 800076e:	6878      	ldr	r0, [r7, #4]
 8000770:	f000 f868 	bl	8000844 <AIC3254_SendCommand>
 8000774:	4603      	mov	r3, r0
 8000776:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000778:	7bfb      	ldrb	r3, [r7, #15]
 800077a:	2b00      	cmp	r3, #0
 800077c:	d002      	beq.n	8000784 <AIC3254_Init+0x1b0>
 800077e:	2001      	movs	r0, #1
 8000780:	f00a fd9e 	bl	800b2c0 <exit>

	/* Route IN1R to Right_P with 20K input impedance */

	status = AIC3254_SendCommand(dev, RROUTE_PCR, 0x80);
 8000784:	2280      	movs	r2, #128	; 0x80
 8000786:	2137      	movs	r1, #55	; 0x37
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f000 f85b 	bl	8000844 <AIC3254_SendCommand>
 800078e:	4603      	mov	r3, r0
 8000790:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000792:	7bfb      	ldrb	r3, [r7, #15]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d002      	beq.n	800079e <AIC3254_Init+0x1ca>
 8000798:	2001      	movs	r0, #1
 800079a:	f00a fd91 	bl	800b2c0 <exit>

	/* Route Common Mode to Right_M with impedance of 20K */

	status = AIC3254_SendCommand(dev, RROUTE_NCR, 0x20);
 800079e:	2220      	movs	r2, #32
 80007a0:	2139      	movs	r1, #57	; 0x39
 80007a2:	6878      	ldr	r0, [r7, #4]
 80007a4:	f000 f84e 	bl	8000844 <AIC3254_SendCommand>
 80007a8:	4603      	mov	r3, r0
 80007aa:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80007ac:	7bfb      	ldrb	r3, [r7, #15]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d002      	beq.n	80007b8 <AIC3254_Init+0x1e4>
 80007b2:	2001      	movs	r0, #1
 80007b4:	f00a fd84 	bl	800b2c0 <exit>

	/* Unmute Left MICPGA, Gain selection of 6dB to make channel gain 0dB
	 * Register of 6dB with input impedance of 20K -> Channel Gain of 0dB
	 */

	status = AIC3254_SendCommand(dev, LVOLUME_CR, 0x0c);
 80007b8:	220c      	movs	r2, #12
 80007ba:	213b      	movs	r1, #59	; 0x3b
 80007bc:	6878      	ldr	r0, [r7, #4]
 80007be:	f000 f841 	bl	8000844 <AIC3254_SendCommand>
 80007c2:	4603      	mov	r3, r0
 80007c4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80007c6:	7bfb      	ldrb	r3, [r7, #15]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d002      	beq.n	80007d2 <AIC3254_Init+0x1fe>
 80007cc:	2001      	movs	r0, #1
 80007ce:	f00a fd77 	bl	800b2c0 <exit>

	/* Unmute Right MICPGA, Gain selection of 6dB to make channel gain 0dB
	 * Register of 6dB with input impedance of 20K -> Channel Gain of 0dB
	 */

	status = AIC3254_SendCommand(dev, RVOLUME_CR, 0x0c);
 80007d2:	220c      	movs	r2, #12
 80007d4:	213c      	movs	r1, #60	; 0x3c
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f000 f834 	bl	8000844 <AIC3254_SendCommand>
 80007dc:	4603      	mov	r3, r0
 80007de:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80007e0:	7bfb      	ldrb	r3, [r7, #15]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d002      	beq.n	80007ec <AIC3254_Init+0x218>
 80007e6:	2001      	movs	r0, #1
 80007e8:	f00a fd6a 	bl	800b2c0 <exit>

	/* Select Page 0 */

	status = AIC3254_SendCommand(dev, PAGE_SELECT, PAGE_0);
 80007ec:	2200      	movs	r2, #0
 80007ee:	2100      	movs	r1, #0
 80007f0:	6878      	ldr	r0, [r7, #4]
 80007f2:	f000 f827 	bl	8000844 <AIC3254_SendCommand>
 80007f6:	4603      	mov	r3, r0
 80007f8:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d002      	beq.n	8000806 <AIC3254_Init+0x232>
 8000800:	2001      	movs	r0, #1
 8000802:	f00a fd5d 	bl	800b2c0 <exit>

	/* Power up Left and Right ADC Channels */

	status = AIC3254_SendCommand(dev, CH_SETUP, 0xc0);
 8000806:	22c0      	movs	r2, #192	; 0xc0
 8000808:	2151      	movs	r1, #81	; 0x51
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f000 f81a 	bl	8000844 <AIC3254_SendCommand>
 8000810:	4603      	mov	r3, r0
 8000812:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 8000814:	7bfb      	ldrb	r3, [r7, #15]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d002      	beq.n	8000820 <AIC3254_Init+0x24c>
 800081a:	2001      	movs	r0, #1
 800081c:	f00a fd50 	bl	800b2c0 <exit>

	/* Unmute Left and Right ADC Digital Volume Control */

	status = AIC3254_SendCommand(dev, CH_GAIN, 0x00);
 8000820:	2200      	movs	r2, #0
 8000822:	2152      	movs	r1, #82	; 0x52
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f000 f80d 	bl	8000844 <AIC3254_SendCommand>
 800082a:	4603      	mov	r3, r0
 800082c:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) exit(1);
 800082e:	7bfb      	ldrb	r3, [r7, #15]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d002      	beq.n	800083a <AIC3254_Init+0x266>
 8000834:	2001      	movs	r0, #1
 8000836:	f00a fd43 	bl	800b2c0 <exit>

	return status;
 800083a:	7bfb      	ldrb	r3, [r7, #15]
}
 800083c:	4618      	mov	r0, r3
 800083e:	3710      	adds	r7, #16
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}

08000844 <AIC3254_SendCommand>:

/*
 * LOW-LEVEL FUNCTIONS
 */

HAL_StatusTypeDef AIC3254_SendCommand(AIC3254_t *dev, uint8_t Register, uint8_t Data) {
 8000844:	b580      	push	{r7, lr}
 8000846:	b086      	sub	sp, #24
 8000848:	af04      	add	r7, sp, #16
 800084a:	6078      	str	r0, [r7, #4]
 800084c:	460b      	mov	r3, r1
 800084e:	70fb      	strb	r3, [r7, #3]
 8000850:	4613      	mov	r3, r2
 8000852:	70bb      	strb	r3, [r7, #2]

	return HAL_I2C_Mem_Write(dev->i2cHandle, AIC3254_I2C_ADDR , Register, I2C_MEMADD_SIZE_8BIT, &Data, 1, HAL_MAX_DELAY);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	6818      	ldr	r0, [r3, #0]
 8000858:	78fb      	ldrb	r3, [r7, #3]
 800085a:	b29a      	uxth	r2, r3
 800085c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000860:	9302      	str	r3, [sp, #8]
 8000862:	2301      	movs	r3, #1
 8000864:	9301      	str	r3, [sp, #4]
 8000866:	1cbb      	adds	r3, r7, #2
 8000868:	9300      	str	r3, [sp, #0]
 800086a:	2301      	movs	r3, #1
 800086c:	2130      	movs	r1, #48	; 0x30
 800086e:	f002 f95f 	bl	8002b30 <HAL_I2C_Mem_Write>
 8000872:	4603      	mov	r3, r0

}
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b0c2      	sub	sp, #264	; 0x108
 8000880:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000882:	f001 f86b 	bl	800195c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000886:	f000 f8bb 	bl	8000a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800088a:	f000 fa27 	bl	8000cdc <MX_GPIO_Init>
  MX_DMA_Init();
 800088e:	f000 f9e7 	bl	8000c60 <MX_DMA_Init>
  MX_I2C1_Init();
 8000892:	f000 f93d 	bl	8000b10 <MX_I2C1_Init>
  MX_I2S2_Init();
 8000896:	f000 f969 	bl	8000b6c <MX_I2S2_Init>
  MX_SDIO_SD_Init();
 800089a:	f000 f995 	bl	8000bc8 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800089e:	f007 fd0f 	bl	80082c0 <MX_FATFS_Init>
  MX_CRC_Init();
 80008a2:	f000 f921 	bl	8000ae8 <MX_CRC_Init>
  MX_USART2_UART_Init();
 80008a6:	f000 f9b1 	bl	8000c0c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize CODEC */
  HAL_GPIO_WritePin(CODEC_Reset_GPIO_Port, CODEC_Reset_Pin, GPIO_PIN_SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008b0:	4848      	ldr	r0, [pc, #288]	; (80009d4 <main+0x158>)
 80008b2:	f001 ffc5 	bl	8002840 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80008b6:	2001      	movs	r0, #1
 80008b8:	f001 f8c2 	bl	8001a40 <HAL_Delay>
  HAL_GPIO_WritePin(CODEC_Reset_GPIO_Port, CODEC_Reset_Pin, GPIO_PIN_RESET);
 80008bc:	2200      	movs	r2, #0
 80008be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c2:	4844      	ldr	r0, [pc, #272]	; (80009d4 <main+0x158>)
 80008c4:	f001 ffbc 	bl	8002840 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80008c8:	2001      	movs	r0, #1
 80008ca:	f001 f8b9 	bl	8001a40 <HAL_Delay>
  HAL_GPIO_WritePin(CODEC_Reset_GPIO_Port, CODEC_Reset_Pin, GPIO_PIN_SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008d4:	483f      	ldr	r0, [pc, #252]	; (80009d4 <main+0x158>)
 80008d6:	f001 ffb3 	bl	8002840 <HAL_GPIO_WritePin>
  AIC3254_Init(&codec, &hi2c1);
 80008da:	493f      	ldr	r1, [pc, #252]	; (80009d8 <main+0x15c>)
 80008dc:	483f      	ldr	r0, [pc, #252]	; (80009dc <main+0x160>)
 80008de:	f7ff fe79 	bl	80005d4 <AIC3254_Init>
  /* USER CODE BEGIN WHILE */
  char filename[256];

  do
  {
	  res = f_mount(&SDFatFS, SDPath, 1);
 80008e2:	2201      	movs	r2, #1
 80008e4:	493e      	ldr	r1, [pc, #248]	; (80009e0 <main+0x164>)
 80008e6:	483f      	ldr	r0, [pc, #252]	; (80009e4 <main+0x168>)
 80008e8:	f009 fcdc 	bl	800a2a4 <f_mount>
 80008ec:	4603      	mov	r3, r0
 80008ee:	461a      	mov	r2, r3
 80008f0:	4b3d      	ldr	r3, [pc, #244]	; (80009e8 <main+0x16c>)
 80008f2:	701a      	strb	r2, [r3, #0]
  }
  while( res != FR_OK);
 80008f4:	4b3c      	ldr	r3, [pc, #240]	; (80009e8 <main+0x16c>)
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d1f2      	bne.n	80008e2 <main+0x66>

  do
  {
	  res = Format_SD();
 80008fc:	f000 fbe2 	bl	80010c4 <Format_SD>
 8000900:	4603      	mov	r3, r0
 8000902:	461a      	mov	r2, r3
 8000904:	4b38      	ldr	r3, [pc, #224]	; (80009e8 <main+0x16c>)
 8000906:	701a      	strb	r2, [r3, #0]
  }
  while (res != FR_OK);
 8000908:	4b37      	ldr	r3, [pc, #220]	; (80009e8 <main+0x16c>)
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d1f5      	bne.n	80008fc <main+0x80>

  HAL_UART_Receive_IT(&huart2, (uint8_t *) RX_data, 1);
 8000910:	2201      	movs	r2, #1
 8000912:	4936      	ldr	r1, [pc, #216]	; (80009ec <main+0x170>)
 8000914:	4836      	ldr	r0, [pc, #216]	; (80009f0 <main+0x174>)
 8000916:	f006 f835 	bl	8006984 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000920:	4834      	ldr	r0, [pc, #208]	; (80009f4 <main+0x178>)
 8000922:	f001 ff8d 	bl	8002840 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092c:	4831      	ldr	r0, [pc, #196]	; (80009f4 <main+0x178>)
 800092e:	f001 ff87 	bl	8002840 <HAL_GPIO_WritePin>
  do
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000932:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000936:	482f      	ldr	r0, [pc, #188]	; (80009f4 <main+0x178>)
 8000938:	f001 ff9b 	bl	8002872 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 800093c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000940:	482c      	ldr	r0, [pc, #176]	; (80009f4 <main+0x178>)
 8000942:	f001 ff96 	bl	8002872 <HAL_GPIO_TogglePin>
	  HAL_Delay(150);
 8000946:	2096      	movs	r0, #150	; 0x96
 8000948:	f001 f87a 	bl	8001a40 <HAL_Delay>
  }
  while(audio_state == CONNECTING);
 800094c:	4b2a      	ldr	r3, [pc, #168]	; (80009f8 <main+0x17c>)
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b04      	cmp	r3, #4
 8000952:	d0ee      	beq.n	8000932 <main+0xb6>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8000954:	2200      	movs	r2, #0
 8000956:	f44f 7100 	mov.w	r1, #512	; 0x200
 800095a:	4826      	ldr	r0, [pc, #152]	; (80009f4 <main+0x178>)
 800095c:	f001 ff70 	bl	8002840 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000960:	2200      	movs	r2, #0
 8000962:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000966:	4823      	ldr	r0, [pc, #140]	; (80009f4 <main+0x178>)
 8000968:	f001 ff6a 	bl	8002840 <HAL_GPIO_WritePin>

  for (int i = 0; i < 4; i++)
 800096c:	2300      	movs	r3, #0
 800096e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000972:	e012      	b.n	800099a <main+0x11e>
  {
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_9);
 8000974:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000978:	481e      	ldr	r0, [pc, #120]	; (80009f4 <main+0x178>)
 800097a:	f001 ff7a 	bl	8002872 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 800097e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000982:	481c      	ldr	r0, [pc, #112]	; (80009f4 <main+0x178>)
 8000984:	f001 ff75 	bl	8002872 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8000988:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800098c:	f001 f858 	bl	8001a40 <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8000990:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000994:	3301      	adds	r3, #1
 8000996:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800099a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800099e:	2b03      	cmp	r3, #3
 80009a0:	dde8      	ble.n	8000974 <main+0xf8>
  }


  uint16_t count = 0;
 80009a2:	2300      	movs	r3, #0
 80009a4:	f8a7 3102 	strh.w	r3, [r7, #258]	; 0x102
  while (1)
  {
	  if(audio_state == STATE_START_RECORDING)
 80009a8:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <main+0x17c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	d1fb      	bne.n	80009a8 <main+0x12c>
	  {
		  HAL_Delay(1);
 80009b0:	2001      	movs	r0, #1
 80009b2:	f001 f845 	bl	8001a40 <HAL_Delay>
		  sprintf(filename, "%sr_%05d.wav", SDPath, count++);
 80009b6:	f8b7 3102 	ldrh.w	r3, [r7, #258]	; 0x102
 80009ba:	1c5a      	adds	r2, r3, #1
 80009bc:	f8a7 2102 	strh.w	r2, [r7, #258]	; 0x102
 80009c0:	4638      	mov	r0, r7
 80009c2:	4a07      	ldr	r2, [pc, #28]	; (80009e0 <main+0x164>)
 80009c4:	490d      	ldr	r1, [pc, #52]	; (80009fc <main+0x180>)
 80009c6:	f00a fdbb 	bl	800b540 <siprintf>
		  startRecord(filename);
 80009ca:	463b      	mov	r3, r7
 80009cc:	4618      	mov	r0, r3
 80009ce:	f000 faa1 	bl	8000f14 <startRecord>
	  if(audio_state == STATE_START_RECORDING)
 80009d2:	e7e9      	b.n	80009a8 <main+0x12c>
 80009d4:	40020400 	.word	0x40020400
 80009d8:	20000098 	.word	0x20000098
 80009dc:	2000031c 	.word	0x2000031c
 80009e0:	20000b54 	.word	0x20000b54
 80009e4:	20000b58 	.word	0x20000b58
 80009e8:	20000b28 	.word	0x20000b28
 80009ec:	20000b2c 	.word	0x20000b2c
 80009f0:	200002d8 	.word	0x200002d8
 80009f4:	40020000 	.word	0x40020000
 80009f8:	20000002 	.word	0x20000002
 80009fc:	0800bc54 	.word	0x0800bc54

08000a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b094      	sub	sp, #80	; 0x50
 8000a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	2234      	movs	r2, #52	; 0x34
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f00a fc9e 	bl	800b350 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a14:	f107 0308 	add.w	r3, r7, #8
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a24:	2300      	movs	r3, #0
 8000a26:	607b      	str	r3, [r7, #4]
 8000a28:	4b2d      	ldr	r3, [pc, #180]	; (8000ae0 <SystemClock_Config+0xe0>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2c:	4a2c      	ldr	r2, [pc, #176]	; (8000ae0 <SystemClock_Config+0xe0>)
 8000a2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a32:	6413      	str	r3, [r2, #64]	; 0x40
 8000a34:	4b2a      	ldr	r3, [pc, #168]	; (8000ae0 <SystemClock_Config+0xe0>)
 8000a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a40:	2300      	movs	r3, #0
 8000a42:	603b      	str	r3, [r7, #0]
 8000a44:	4b27      	ldr	r3, [pc, #156]	; (8000ae4 <SystemClock_Config+0xe4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000a4c:	4a25      	ldr	r2, [pc, #148]	; (8000ae4 <SystemClock_Config+0xe4>)
 8000a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <SystemClock_Config+0xe4>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a60:	2302      	movs	r3, #2
 8000a62:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a64:	2301      	movs	r3, #1
 8000a66:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a68:	2310      	movs	r3, #16
 8000a6a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a70:	2300      	movs	r3, #0
 8000a72:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a74:	2308      	movs	r3, #8
 8000a76:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a78:	23a8      	movs	r3, #168	; 0xa8
 8000a7a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000a80:	2307      	movs	r3, #7
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a84:	2302      	movs	r3, #2
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a88:	f107 031c 	add.w	r3, r7, #28
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f004 f86f 	bl	8004b70 <HAL_RCC_OscConfig>
 8000a92:	4603      	mov	r3, r0
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d001      	beq.n	8000a9c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000a98:	f000 fbae 	bl	80011f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000a9c:	f002 ff64 	bl	8003968 <HAL_PWREx_EnableOverDrive>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000aa6:	f000 fba7 	bl	80011f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aaa:	230f      	movs	r3, #15
 8000aac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ab6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000aba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000abc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac0:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	2105      	movs	r1, #5
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f002 ff9d 	bl	8003a08 <HAL_RCC_ClockConfig>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	d001      	beq.n	8000ad8 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8000ad4:	f000 fb90 	bl	80011f8 <Error_Handler>
  }
}
 8000ad8:	bf00      	nop
 8000ada:	3750      	adds	r7, #80	; 0x50
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40007000 	.word	0x40007000

08000ae8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000aec:	4b06      	ldr	r3, [pc, #24]	; (8000b08 <MX_CRC_Init+0x20>)
 8000aee:	4a07      	ldr	r2, [pc, #28]	; (8000b0c <MX_CRC_Init+0x24>)
 8000af0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000af2:	4805      	ldr	r0, [pc, #20]	; (8000b08 <MX_CRC_Init+0x20>)
 8000af4:	f001 f8d9 	bl	8001caa <HAL_CRC_Init>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000afe:	f000 fb7b 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000b02:	bf00      	nop
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	20000090 	.word	0x20000090
 8000b0c:	40023000 	.word	0x40023000

08000b10 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b16:	4a13      	ldr	r2, [pc, #76]	; (8000b64 <MX_I2C1_Init+0x54>)
 8000b18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b1a:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b1c:	4a12      	ldr	r2, [pc, #72]	; (8000b68 <MX_I2C1_Init+0x58>)
 8000b1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b2e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b32:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b46:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b4c:	4804      	ldr	r0, [pc, #16]	; (8000b60 <MX_I2C1_Init+0x50>)
 8000b4e:	f001 feab 	bl	80028a8 <HAL_I2C_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000b58:	f000 fb4e 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000098 	.word	0x20000098
 8000b64:	40005400 	.word	0x40005400
 8000b68:	000186a0 	.word	0x000186a0

08000b6c <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000b6c:	b580      	push	{r7, lr}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b70:	4b13      	ldr	r3, [pc, #76]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b72:	4a14      	ldr	r2, [pc, #80]	; (8000bc4 <MX_I2S2_Init+0x58>)
 8000b74:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000b76:	4b12      	ldr	r3, [pc, #72]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b78:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000b7c:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b7e:	4b10      	ldr	r3, [pc, #64]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b90:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000b92:	4b0b      	ldr	r3, [pc, #44]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b94:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000b98:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b9a:	4b09      	ldr	r3, [pc, #36]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ba6:	4b06      	ldr	r3, [pc, #24]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000bac:	4804      	ldr	r0, [pc, #16]	; (8000bc0 <MX_I2S2_Init+0x54>)
 8000bae:	f002 fad7 	bl	8003160 <HAL_I2S_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 8000bb8:	f000 fb1e 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000bbc:	bf00      	nop
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	200000ec 	.word	0x200000ec
 8000bc4:	40003800 	.word	0x40003800

08000bc8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000bcc:	4b0d      	ldr	r3, [pc, #52]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000bce:	4a0e      	ldr	r2, [pc, #56]	; (8000c08 <MX_SDIO_SD_Init+0x40>)
 8000bd0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000bde:	4b09      	ldr	r3, [pc, #36]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000be4:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000bec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000bf0:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000bf2:	4b04      	ldr	r3, [pc, #16]	; (8000c04 <MX_SDIO_SD_Init+0x3c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	20000194 	.word	0x20000194
 8000c08:	40012c00 	.word	0x40012c00

08000c0c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c10:	4b11      	ldr	r3, [pc, #68]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	; (8000c5c <MX_USART2_UART_Init+0x50>)
 8000c14:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c16:	4b10      	ldr	r3, [pc, #64]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c18:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c1c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c1e:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c24:	4b0c      	ldr	r3, [pc, #48]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c30:	4b09      	ldr	r3, [pc, #36]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c32:	220c      	movs	r2, #12
 8000c34:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c36:	4b08      	ldr	r3, [pc, #32]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c3c:	4b06      	ldr	r3, [pc, #24]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c42:	4805      	ldr	r0, [pc, #20]	; (8000c58 <MX_USART2_UART_Init+0x4c>)
 8000c44:	f005 fe51 	bl	80068ea <HAL_UART_Init>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c4e:	f000 fad3 	bl	80011f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	200002d8 	.word	0x200002d8
 8000c5c:	40004400 	.word	0x40004400

08000c60 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	4b1b      	ldr	r3, [pc, #108]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a1a      	ldr	r2, [pc, #104]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c70:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b18      	ldr	r3, [pc, #96]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8a:	4a13      	ldr	r2, [pc, #76]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c90:	6313      	str	r3, [r2, #48]	; 0x30
 8000c92:	4b11      	ldr	r3, [pc, #68]	; (8000cd8 <MX_DMA_Init+0x78>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	200e      	movs	r0, #14
 8000ca4:	f000 ffcb 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000ca8:	200e      	movs	r0, #14
 8000caa:	f000 ffe4 	bl	8001c76 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	203b      	movs	r0, #59	; 0x3b
 8000cb4:	f000 ffc3 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000cb8:	203b      	movs	r0, #59	; 0x3b
 8000cba:	f000 ffdc 	bl	8001c76 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	2045      	movs	r0, #69	; 0x45
 8000cc4:	f000 ffbb 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000cc8:	2045      	movs	r0, #69	; 0x45
 8000cca:	f000 ffd4 	bl	8001c76 <HAL_NVIC_EnableIRQ>

}
 8000cce:	bf00      	nop
 8000cd0:	3708      	adds	r7, #8
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800

08000cdc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b08a      	sub	sp, #40	; 0x28
 8000ce0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce2:	f107 0314 	add.w	r3, r7, #20
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	601a      	str	r2, [r3, #0]
 8000cea:	605a      	str	r2, [r3, #4]
 8000cec:	609a      	str	r2, [r3, #8]
 8000cee:	60da      	str	r2, [r3, #12]
 8000cf0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	613b      	str	r3, [r7, #16]
 8000cf6:	4b3f      	ldr	r3, [pc, #252]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfa:	4a3e      	ldr	r2, [pc, #248]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000cfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d00:	6313      	str	r3, [r2, #48]	; 0x30
 8000d02:	4b3c      	ldr	r3, [pc, #240]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d0a:	613b      	str	r3, [r7, #16]
 8000d0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d0e:	2300      	movs	r3, #0
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	4b38      	ldr	r3, [pc, #224]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d16:	4a37      	ldr	r2, [pc, #220]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d18:	f043 0301 	orr.w	r3, r3, #1
 8000d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d1e:	4b35      	ldr	r3, [pc, #212]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d22:	f003 0301 	and.w	r3, r3, #1
 8000d26:	60fb      	str	r3, [r7, #12]
 8000d28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	4b31      	ldr	r3, [pc, #196]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d32:	4a30      	ldr	r2, [pc, #192]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d34:	f043 0302 	orr.w	r3, r3, #2
 8000d38:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3a:	4b2e      	ldr	r3, [pc, #184]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	60bb      	str	r3, [r7, #8]
 8000d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	607b      	str	r3, [r7, #4]
 8000d4a:	4b2a      	ldr	r3, [pc, #168]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4e:	4a29      	ldr	r2, [pc, #164]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d50:	f043 0304 	orr.w	r3, r3, #4
 8000d54:	6313      	str	r3, [r2, #48]	; 0x30
 8000d56:	4b27      	ldr	r3, [pc, #156]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5a:	f003 0304 	and.w	r3, r3, #4
 8000d5e:	607b      	str	r3, [r7, #4]
 8000d60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	603b      	str	r3, [r7, #0]
 8000d66:	4b23      	ldr	r3, [pc, #140]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a22      	ldr	r2, [pc, #136]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d6c:	f043 0308 	orr.w	r3, r3, #8
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b20      	ldr	r3, [pc, #128]	; (8000df4 <MX_GPIO_Init+0x118>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CODEC_Reset_GPIO_Port, CODEC_Reset_Pin, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d84:	481c      	ldr	r0, [pc, #112]	; (8000df8 <MX_GPIO_Init+0x11c>)
 8000d86:	f001 fd5b 	bl	8002840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000d90:	481a      	ldr	r0, [pc, #104]	; (8000dfc <MX_GPIO_Init+0x120>)
 8000d92:	f001 fd55 	bl	8002840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CODEC_Reset_Pin */
  GPIO_InitStruct.Pin = CODEC_Reset_Pin;
 8000d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d9a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da4:	2300      	movs	r3, #0
 8000da6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CODEC_Reset_GPIO_Port, &GPIO_InitStruct);
 8000da8:	f107 0314 	add.w	r3, r7, #20
 8000dac:	4619      	mov	r1, r3
 8000dae:	4812      	ldr	r0, [pc, #72]	; (8000df8 <MX_GPIO_Init+0x11c>)
 8000db0:	f001 fb9a 	bl	80024e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BSP_SDIO_API_Pin */
  GPIO_InitStruct.Pin = BSP_SDIO_API_Pin;
 8000db4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BSP_SDIO_API_GPIO_Port, &GPIO_InitStruct);
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480b      	ldr	r0, [pc, #44]	; (8000df8 <MX_GPIO_Init+0x11c>)
 8000dca:	f001 fb8d 	bl	80024e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dce:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4619      	mov	r1, r3
 8000de6:	4805      	ldr	r0, [pc, #20]	; (8000dfc <MX_GPIO_Init+0x120>)
 8000de8:	f001 fb7e 	bl	80024e8 <HAL_GPIO_Init>

}
 8000dec:	bf00      	nop
 8000dee:	3728      	adds	r7, #40	; 0x28
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020400 	.word	0x40020400
 8000dfc:	40020000 	.word	0x40020000

08000e00 <HAL_I2S_RxCpltCallback>:
	f_close(&fout);
	f_close(&fin);
}


void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
	uint8_t rcvCplt = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	73fb      	strb	r3, [r7, #15]
	uint16_t* rpt, *wpt, *temppt;

	rCount++;
 8000e0c:	4b0c      	ldr	r3, [pc, #48]	; (8000e40 <HAL_I2S_RxCpltCallback+0x40>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	3301      	adds	r3, #1
 8000e12:	4a0b      	ldr	r2, [pc, #44]	; (8000e40 <HAL_I2S_RxCpltCallback+0x40>)
 8000e14:	6013      	str	r3, [r2, #0]
	rpt = (rcvBuf)+(rCount%BUFFER_COUNT)*DMA_TxRx_SIZE;
 8000e16:	4b0a      	ldr	r3, [pc, #40]	; (8000e40 <HAL_I2S_RxCpltCallback+0x40>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0303 	and.w	r3, r3, #3
 8000e1e:	4a09      	ldr	r2, [pc, #36]	; (8000e44 <HAL_I2S_RxCpltCallback+0x44>)
 8000e20:	8812      	ldrh	r2, [r2, #0]
 8000e22:	fb02 f303 	mul.w	r3, r2, r3
 8000e26:	005b      	lsls	r3, r3, #1
 8000e28:	4a07      	ldr	r2, [pc, #28]	; (8000e48 <HAL_I2S_RxCpltCallback+0x48>)
 8000e2a:	4413      	add	r3, r2
 8000e2c:	60bb      	str	r3, [r7, #8]
	HAL_I2S_Receive_DMA(hi2s, rpt, DMA_READ_SIZE);
 8000e2e:	2280      	movs	r2, #128	; 0x80
 8000e30:	68b9      	ldr	r1, [r7, #8]
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f002 fa8c 	bl	8003350 <HAL_I2S_Receive_DMA>
}
 8000e38:	bf00      	nop
 8000e3a:	3710      	adds	r7, #16
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	20000b20 	.word	0x20000b20
 8000e44:	20000000 	.word	0x20000000
 8000e48:	20000320 	.word	0x20000320

08000e4c <fwrite_wav_header>:

FRESULT fwrite_wav_header(FIL* file, uint16_t sampleRate, uint8_t bitsPerSample, uint8_t channels) {
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b08e      	sub	sp, #56	; 0x38
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	4608      	mov	r0, r1
 8000e56:	4611      	mov	r1, r2
 8000e58:	461a      	mov	r2, r3
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	807b      	strh	r3, [r7, #2]
 8000e5e:	460b      	mov	r3, r1
 8000e60:	707b      	strb	r3, [r7, #1]
 8000e62:	4613      	mov	r3, r2
 8000e64:	703b      	strb	r3, [r7, #0]
	UINT bw;
	WAVE_HEADER wave_header;
	wave_header.riff[0] = 'R';wave_header.riff[1] = 'I';
 8000e66:	2352      	movs	r3, #82	; 0x52
 8000e68:	723b      	strb	r3, [r7, #8]
 8000e6a:	2349      	movs	r3, #73	; 0x49
 8000e6c:	727b      	strb	r3, [r7, #9]
	wave_header.riff[2] = 'F';wave_header.riff[3] = 'F';
 8000e6e:	2346      	movs	r3, #70	; 0x46
 8000e70:	72bb      	strb	r3, [r7, #10]
 8000e72:	2346      	movs	r3, #70	; 0x46
 8000e74:	72fb      	strb	r3, [r7, #11]
	wave_header.size = (uint32_t)0;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60fb      	str	r3, [r7, #12]
	wave_header.wave[0] = 'W';wave_header.wave[1] = 'A';
 8000e7a:	2357      	movs	r3, #87	; 0x57
 8000e7c:	743b      	strb	r3, [r7, #16]
 8000e7e:	2341      	movs	r3, #65	; 0x41
 8000e80:	747b      	strb	r3, [r7, #17]
	wave_header.wave[2] = 'V';wave_header.wave[3] = 'E';
 8000e82:	2356      	movs	r3, #86	; 0x56
 8000e84:	74bb      	strb	r3, [r7, #18]
 8000e86:	2345      	movs	r3, #69	; 0x45
 8000e88:	74fb      	strb	r3, [r7, #19]
	wave_header.fmt[0] = 'f';wave_header.fmt[1] = 'm';
 8000e8a:	2366      	movs	r3, #102	; 0x66
 8000e8c:	753b      	strb	r3, [r7, #20]
 8000e8e:	236d      	movs	r3, #109	; 0x6d
 8000e90:	757b      	strb	r3, [r7, #21]
	wave_header.fmt[2] = 't';wave_header.fmt[3] = ' ';
 8000e92:	2374      	movs	r3, #116	; 0x74
 8000e94:	75bb      	strb	r3, [r7, #22]
 8000e96:	2320      	movs	r3, #32
 8000e98:	75fb      	strb	r3, [r7, #23]
	wave_header.fmt_size = 16;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	61bb      	str	r3, [r7, #24]
	wave_header.format = 1; // PCM
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	83bb      	strh	r3, [r7, #28]
	wave_header.channels = channels; // channels
 8000ea2:	783b      	ldrb	r3, [r7, #0]
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	83fb      	strh	r3, [r7, #30]
	wave_header.sampleRate=sampleRate;  // sample rate
 8000ea8:	887b      	ldrh	r3, [r7, #2]
 8000eaa:	623b      	str	r3, [r7, #32]
	wave_header.rbc = sampleRate*bitsPerSample*channels/8;
 8000eac:	887b      	ldrh	r3, [r7, #2]
 8000eae:	787a      	ldrb	r2, [r7, #1]
 8000eb0:	fb02 f303 	mul.w	r3, r2, r3
 8000eb4:	783a      	ldrb	r2, [r7, #0]
 8000eb6:	fb02 f303 	mul.w	r3, r2, r3
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	da00      	bge.n	8000ec0 <fwrite_wav_header+0x74>
 8000ebe:	3307      	adds	r3, #7
 8000ec0:	10db      	asrs	r3, r3, #3
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
	wave_header.bc =  bitsPerSample*channels/8;
 8000ec4:	787b      	ldrb	r3, [r7, #1]
 8000ec6:	783a      	ldrb	r2, [r7, #0]
 8000ec8:	fb02 f303 	mul.w	r3, r2, r3
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	da00      	bge.n	8000ed2 <fwrite_wav_header+0x86>
 8000ed0:	3307      	adds	r3, #7
 8000ed2:	10db      	asrs	r3, r3, #3
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	853b      	strh	r3, [r7, #40]	; 0x28
	wave_header.bitsPerSample = bitsPerSample; //bitsPerSample
 8000ed8:	787b      	ldrb	r3, [r7, #1]
 8000eda:	b29b      	uxth	r3, r3
 8000edc:	857b      	strh	r3, [r7, #42]	; 0x2a
	wave_header.data[0] = 'd'; wave_header.data[1] = 'a';
 8000ede:	2364      	movs	r3, #100	; 0x64
 8000ee0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000ee4:	2361      	movs	r3, #97	; 0x61
 8000ee6:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	wave_header.data[2] = 't'; wave_header.data[3] = 'a';
 8000eea:	2374      	movs	r3, #116	; 0x74
 8000eec:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000ef0:	2361      	movs	r3, #97	; 0x61
 8000ef2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	wave_header.data_size = 0;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	633b      	str	r3, [r7, #48]	; 0x30
	return f_write(file, (uint8_t*)&wave_header, sizeof(wave_header), &bw);
 8000efa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000efe:	f107 0108 	add.w	r1, r7, #8
 8000f02:	222c      	movs	r2, #44	; 0x2c
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f009 fbd1 	bl	800a6ac <f_write>
 8000f0a:	4603      	mov	r3, r0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3738      	adds	r7, #56	; 0x38
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <startRecord>:

void startRecord(char *filename) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000f20:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8000f24:	6018      	str	r0, [r3, #0]
	uint16_t* rpt, *wpt, *temppt;
	UINT bw;
	UINT writeBytes;
	UINT skipCount=125;// skip 0.5 second
 8000f26:	237d      	movs	r3, #125	; 0x7d
 8000f28:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
	FIL fp;
	FRESULT res;

	writeBytes = DMA_TxRx_SIZE*2;
 8000f2c:	4b5e      	ldr	r3, [pc, #376]	; (80010a8 <startRecord+0x194>)
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
	do
	{
		res = f_open(&fp, filename, FA_CREATE_ALWAYS|FA_WRITE);
 8000f36:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8000f3a:	f5a3 7315 	sub.w	r3, r3, #596	; 0x254
 8000f3e:	f107 0010 	add.w	r0, r7, #16
 8000f42:	220a      	movs	r2, #10
 8000f44:	6819      	ldr	r1, [r3, #0]
 8000f46:	f009 f9f3 	bl	800a330 <f_open>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
	}
	while(res != FR_OK);
 8000f50:	f897 324b 	ldrb.w	r3, [r7, #587]	; 0x24b
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1ee      	bne.n	8000f36 <startRecord+0x22>
	res = fwrite_wav_header(&fp, 48000, 16, 2);
 8000f58:	f107 0010 	add.w	r0, r7, #16
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	2210      	movs	r2, #16
 8000f60:	f64b 3180 	movw	r1, #48000	; 0xbb80
 8000f64:	f7ff ff72 	bl	8000e4c <fwrite_wav_header>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f74:	484d      	ldr	r0, [pc, #308]	; (80010ac <startRecord+0x198>)
 8000f76:	f001 fc63 	bl	8002840 <HAL_GPIO_WritePin>
	audio_state = STATE_RECORDING;
 8000f7a:	4b4d      	ldr	r3, [pc, #308]	; (80010b0 <startRecord+0x19c>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	701a      	strb	r2, [r3, #0]
	rpt = rcvBuf;
 8000f80:	4b4c      	ldr	r3, [pc, #304]	; (80010b4 <startRecord+0x1a0>)
 8000f82:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	wpt = rpt;
 8000f86:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8000f8a:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
	rCount=0; wCount=0;
 8000f8e:	4b4a      	ldr	r3, [pc, #296]	; (80010b8 <startRecord+0x1a4>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	4b49      	ldr	r3, [pc, #292]	; (80010bc <startRecord+0x1a8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
	HAL_I2S_Receive_DMA(&hi2s2, rpt, DMA_READ_SIZE);
 8000f9a:	2280      	movs	r2, #128	; 0x80
 8000f9c:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8000fa0:	4847      	ldr	r0, [pc, #284]	; (80010c0 <startRecord+0x1ac>)
 8000fa2:	f002 f9d5 	bl	8003350 <HAL_I2S_Receive_DMA>

	while (1)
	{
		if (wCount < rCount ) {
 8000fa6:	4b45      	ldr	r3, [pc, #276]	; (80010bc <startRecord+0x1a8>)
 8000fa8:	681a      	ldr	r2, [r3, #0]
 8000faa:	4b43      	ldr	r3, [pc, #268]	; (80010b8 <startRecord+0x1a4>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d224      	bcs.n	8000ffc <startRecord+0xe8>
			if (rCount > skipCount)
 8000fb2:	4b41      	ldr	r3, [pc, #260]	; (80010b8 <startRecord+0x1a4>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f8d7 2250 	ldr.w	r2, [r7, #592]	; 0x250
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d20c      	bcs.n	8000fd8 <startRecord+0xc4>
			{
				res = f_write(&fp, wpt, writeBytes, &bw);
 8000fbe:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8000fc2:	f107 0010 	add.w	r0, r7, #16
 8000fc6:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8000fca:	f8d7 1254 	ldr.w	r1, [r7, #596]	; 0x254
 8000fce:	f009 fb6d 	bl	800a6ac <f_write>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f887 324b 	strb.w	r3, [r7, #587]	; 0x24b
			}
			 wCount++;
 8000fd8:	4b38      	ldr	r3, [pc, #224]	; (80010bc <startRecord+0x1a8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	4a37      	ldr	r2, [pc, #220]	; (80010bc <startRecord+0x1a8>)
 8000fe0:	6013      	str	r3, [r2, #0]
			 wpt = (rcvBuf)+(wCount%BUFFER_COUNT)*DMA_TxRx_SIZE;
 8000fe2:	4b36      	ldr	r3, [pc, #216]	; (80010bc <startRecord+0x1a8>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f003 0303 	and.w	r3, r3, #3
 8000fea:	4a2f      	ldr	r2, [pc, #188]	; (80010a8 <startRecord+0x194>)
 8000fec:	8812      	ldrh	r2, [r2, #0]
 8000fee:	fb02 f303 	mul.w	r3, r2, r3
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	4a2f      	ldr	r2, [pc, #188]	; (80010b4 <startRecord+0x1a0>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254
		  }

		  if (audio_state == STATE_STOP || rCount > MAX_DMA_ACCESS_COUNT)
 8000ffc:	4b2c      	ldr	r3, [pc, #176]	; (80010b0 <startRecord+0x19c>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b01      	cmp	r3, #1
 8001002:	d004      	beq.n	800100e <startRecord+0xfa>
 8001004:	4b2c      	ldr	r3, [pc, #176]	; (80010b8 <startRecord+0x1a4>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800100c:	d9cb      	bls.n	8000fa6 <startRecord+0x92>
		  {
			  HAL_I2S_DMAStop(&hi2s2);
 800100e:	482c      	ldr	r0, [pc, #176]	; (80010c0 <startRecord+0x1ac>)
 8001010:	f002 fa5a 	bl	80034c8 <HAL_I2S_DMAStop>
			  break;
 8001014:	bf00      	nop
		  }
	}
	uint32_t data_len = (wCount-1) * writeBytes;
 8001016:	4b29      	ldr	r3, [pc, #164]	; (80010bc <startRecord+0x1a8>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	3b01      	subs	r3, #1
 800101c:	f8d7 224c 	ldr.w	r2, [r7, #588]	; 0x24c
 8001020:	fb03 f202 	mul.w	r2, r3, r2
 8001024:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001028:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 800102c:	601a      	str	r2, [r3, #0]
	uint32_t total_len = data_len+36;
 800102e:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001032:	f5a3 7313 	sub.w	r3, r3, #588	; 0x24c
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f103 0224 	add.w	r2, r3, #36	; 0x24
 800103c:	f507 7316 	add.w	r3, r7, #600	; 0x258
 8001040:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001044:	601a      	str	r2, [r3, #0]
	f_lseek(&fp, 4);
 8001046:	f107 0310 	add.w	r3, r7, #16
 800104a:	2104      	movs	r1, #4
 800104c:	4618      	mov	r0, r3
 800104e:	f009 fd4a 	bl	800aae6 <f_lseek>
	f_write(&fp, (uint8_t*)&total_len, 4, &bw);
 8001052:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001056:	f107 0108 	add.w	r1, r7, #8
 800105a:	f107 0010 	add.w	r0, r7, #16
 800105e:	2204      	movs	r2, #4
 8001060:	f009 fb24 	bl	800a6ac <f_write>
	f_lseek(&fp, 40);
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	2128      	movs	r1, #40	; 0x28
 800106a:	4618      	mov	r0, r3
 800106c:	f009 fd3b 	bl	800aae6 <f_lseek>
	f_write(&fp, (uint8_t*)&data_len, 4, &bw);
 8001070:	f507 7310 	add.w	r3, r7, #576	; 0x240
 8001074:	f107 010c 	add.w	r1, r7, #12
 8001078:	f107 0010 	add.w	r0, r7, #16
 800107c:	2204      	movs	r2, #4
 800107e:	f009 fb15 	bl	800a6ac <f_write>
	f_close(&fp);
 8001082:	f107 0310 	add.w	r3, r7, #16
 8001086:	4618      	mov	r0, r3
 8001088:	f009 fd03 	bl	800aa92 <f_close>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001092:	4806      	ldr	r0, [pc, #24]	; (80010ac <startRecord+0x198>)
 8001094:	f001 fbd4 	bl	8002840 <HAL_GPIO_WritePin>
	audio_state = STATE_STOP;
 8001098:	4b05      	ldr	r3, [pc, #20]	; (80010b0 <startRecord+0x19c>)
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]
}
 800109e:	bf00      	nop
 80010a0:	f507 7716 	add.w	r7, r7, #600	; 0x258
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000000 	.word	0x20000000
 80010ac:	40020000 	.word	0x40020000
 80010b0:	20000002 	.word	0x20000002
 80010b4:	20000320 	.word	0x20000320
 80010b8:	20000b20 	.word	0x20000b20
 80010bc:	20000b24 	.word	0x20000b24
 80010c0:	200000ec 	.word	0x200000ec

080010c4 <Format_SD>:

FRESULT Format_SD (void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08e      	sub	sp, #56	; 0x38
 80010c8:	af00      	add	r7, sp, #0
    DIR dir;
    static FILINFO fno;
    static FRESULT fresult;

    char *path = malloc(20*sizeof (char));
 80010ca:	2014      	movs	r0, #20
 80010cc:	f00a f930 	bl	800b330 <malloc>
 80010d0:	4603      	mov	r3, r0
 80010d2:	637b      	str	r3, [r7, #52]	; 0x34
    sprintf (path, "%s","/");
 80010d4:	4a28      	ldr	r2, [pc, #160]	; (8001178 <Format_SD+0xb4>)
 80010d6:	4929      	ldr	r1, [pc, #164]	; (800117c <Format_SD+0xb8>)
 80010d8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80010da:	f00a fa31 	bl	800b540 <siprintf>

    fresult = f_opendir(&dir, path);                       /* Open the directory */
 80010de:	1d3b      	adds	r3, r7, #4
 80010e0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80010e2:	4618      	mov	r0, r3
 80010e4:	f009 ff08 	bl	800aef8 <f_opendir>
 80010e8:	4603      	mov	r3, r0
 80010ea:	461a      	mov	r2, r3
 80010ec:	4b24      	ldr	r3, [pc, #144]	; (8001180 <Format_SD+0xbc>)
 80010ee:	701a      	strb	r2, [r3, #0]
    if (fresult == FR_OK)
 80010f0:	4b23      	ldr	r3, [pc, #140]	; (8001180 <Format_SD+0xbc>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d136      	bne.n	8001166 <Format_SD+0xa2>
    {
        for (;;)
        {
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	4922      	ldr	r1, [pc, #136]	; (8001184 <Format_SD+0xc0>)
 80010fc:	4618      	mov	r0, r3
 80010fe:	f009 ff94 	bl	800b02a <f_readdir>
 8001102:	4603      	mov	r3, r0
 8001104:	461a      	mov	r2, r3
 8001106:	4b1e      	ldr	r3, [pc, #120]	; (8001180 <Format_SD+0xbc>)
 8001108:	701a      	strb	r2, [r3, #0]
            if (fresult != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 800110a:	4b1d      	ldr	r3, [pc, #116]	; (8001180 <Format_SD+0xbc>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d125      	bne.n	800115e <Format_SD+0x9a>
 8001112:	4b1c      	ldr	r3, [pc, #112]	; (8001184 <Format_SD+0xc0>)
 8001114:	7a5b      	ldrb	r3, [r3, #9]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d021      	beq.n	800115e <Format_SD+0x9a>
            if (fno.fattrib & AM_DIR)     /* It is a directory */
 800111a:	4b1a      	ldr	r3, [pc, #104]	; (8001184 <Format_SD+0xc0>)
 800111c:	7a1b      	ldrb	r3, [r3, #8]
 800111e:	f003 0310 	and.w	r3, r3, #16
 8001122:	2b00      	cmp	r3, #0
 8001124:	d011      	beq.n	800114a <Format_SD+0x86>
            {
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 8001126:	4918      	ldr	r1, [pc, #96]	; (8001188 <Format_SD+0xc4>)
 8001128:	4818      	ldr	r0, [pc, #96]	; (800118c <Format_SD+0xc8>)
 800112a:	f7ff f871 	bl	8000210 <strcmp>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d012      	beq.n	800115a <Format_SD+0x96>
            	fresult = f_unlink(fno.fname);
 8001134:	4814      	ldr	r0, [pc, #80]	; (8001188 <Format_SD+0xc4>)
 8001136:	f009 ffb5 	bl	800b0a4 <f_unlink>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	4b10      	ldr	r3, [pc, #64]	; (8001180 <Format_SD+0xbc>)
 8001140:	701a      	strb	r2, [r3, #0]
            	if (fresult == FR_DENIED) continue;
 8001142:	4b0f      	ldr	r3, [pc, #60]	; (8001180 <Format_SD+0xbc>)
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b07      	cmp	r3, #7
 8001148:	e7d6      	b.n	80010f8 <Format_SD+0x34>
            }
            else
            {   /* It is a file. */
               fresult = f_unlink(fno.fname);
 800114a:	480f      	ldr	r0, [pc, #60]	; (8001188 <Format_SD+0xc4>)
 800114c:	f009 ffaa 	bl	800b0a4 <f_unlink>
 8001150:	4603      	mov	r3, r0
 8001152:	461a      	mov	r2, r3
 8001154:	4b0a      	ldr	r3, [pc, #40]	; (8001180 <Format_SD+0xbc>)
 8001156:	701a      	strb	r2, [r3, #0]
 8001158:	e7ce      	b.n	80010f8 <Format_SD+0x34>
            	if (!(strcmp ("SYSTEM~1", fno.fname))) continue;
 800115a:	bf00      	nop
            fresult = f_readdir(&dir, &fno);                   /* Read a directory item */
 800115c:	e7cc      	b.n	80010f8 <Format_SD+0x34>
            }
        }
        f_closedir(&dir);
 800115e:	1d3b      	adds	r3, r7, #4
 8001160:	4618      	mov	r0, r3
 8001162:	f009 ff3c 	bl	800afde <f_closedir>
    }
    free(path);
 8001166:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001168:	f00a f8ea 	bl	800b340 <free>
    return fresult;
 800116c:	4b04      	ldr	r3, [pc, #16]	; (8001180 <Format_SD+0xbc>)
 800116e:	781b      	ldrb	r3, [r3, #0]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3738      	adds	r7, #56	; 0x38
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	0800bc6c 	.word	0x0800bc6c
 800117c:	0800bc70 	.word	0x0800bc70
 8001180:	20000b2d 	.word	0x20000b2d
 8001184:	20000b30 	.word	0x20000b30
 8001188:	20000b39 	.word	0x20000b39
 800118c:	0800bc74 	.word	0x0800bc74

08001190 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]

	switch (RX_data[0])
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_UART_RxCpltCallback+0x5c>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b50      	cmp	r3, #80	; 0x50
 800119e:	d00e      	beq.n	80011be <HAL_UART_RxCpltCallback+0x2e>
 80011a0:	2b50      	cmp	r3, #80	; 0x50
 80011a2:	dc18      	bgt.n	80011d6 <HAL_UART_RxCpltCallback+0x46>
 80011a4:	2b47      	cmp	r3, #71	; 0x47
 80011a6:	d006      	beq.n	80011b6 <HAL_UART_RxCpltCallback+0x26>
 80011a8:	2b47      	cmp	r3, #71	; 0x47
 80011aa:	dc14      	bgt.n	80011d6 <HAL_UART_RxCpltCallback+0x46>
 80011ac:	2b2b      	cmp	r3, #43	; 0x2b
 80011ae:	d00e      	beq.n	80011ce <HAL_UART_RxCpltCallback+0x3e>
 80011b0:	2b2e      	cmp	r3, #46	; 0x2e
 80011b2:	d008      	beq.n	80011c6 <HAL_UART_RxCpltCallback+0x36>
		break;
	case '+':
		audio_state = STATE_STOP;
		break;
	default:
		break;
 80011b4:	e00f      	b.n	80011d6 <HAL_UART_RxCpltCallback+0x46>
		audio_state = STATE_START_RECORDING;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011b8:	2203      	movs	r2, #3
 80011ba:	701a      	strb	r2, [r3, #0]
		break;
 80011bc:	e00c      	b.n	80011d8 <HAL_UART_RxCpltCallback+0x48>
		audio_state = STATE_STOP;
 80011be:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011c0:	2201      	movs	r2, #1
 80011c2:	701a      	strb	r2, [r3, #0]
		break;
 80011c4:	e008      	b.n	80011d8 <HAL_UART_RxCpltCallback+0x48>
		audio_state = CONNECTING;
 80011c6:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011c8:	2204      	movs	r2, #4
 80011ca:	701a      	strb	r2, [r3, #0]
		break;
 80011cc:	e004      	b.n	80011d8 <HAL_UART_RxCpltCallback+0x48>
		audio_state = STATE_STOP;
 80011ce:	4b08      	ldr	r3, [pc, #32]	; (80011f0 <HAL_UART_RxCpltCallback+0x60>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	701a      	strb	r2, [r3, #0]
		break;
 80011d4:	e000      	b.n	80011d8 <HAL_UART_RxCpltCallback+0x48>
		break;
 80011d6:	bf00      	nop
	}
	HAL_UART_Receive_IT(&huart2, (uint8_t *) RX_data, 1);
 80011d8:	2201      	movs	r2, #1
 80011da:	4904      	ldr	r1, [pc, #16]	; (80011ec <HAL_UART_RxCpltCallback+0x5c>)
 80011dc:	4805      	ldr	r0, [pc, #20]	; (80011f4 <HAL_UART_RxCpltCallback+0x64>)
 80011de:	f005 fbd1 	bl	8006984 <HAL_UART_Receive_IT>
}
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	20000b2c 	.word	0x20000b2c
 80011f0:	20000002 	.word	0x20000002
 80011f4:	200002d8 	.word	0x200002d8

080011f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011fc:	b672      	cpsid	i
}
 80011fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001200:	e7fe      	b.n	8001200 <Error_Handler+0x8>
	...

08001204 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120a:	2300      	movs	r3, #0
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	4b10      	ldr	r3, [pc, #64]	; (8001250 <HAL_MspInit+0x4c>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <HAL_MspInit+0x4c>)
 8001214:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001218:	6453      	str	r3, [r2, #68]	; 0x44
 800121a:	4b0d      	ldr	r3, [pc, #52]	; (8001250 <HAL_MspInit+0x4c>)
 800121c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	603b      	str	r3, [r7, #0]
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <HAL_MspInit+0x4c>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	4a08      	ldr	r2, [pc, #32]	; (8001250 <HAL_MspInit+0x4c>)
 8001230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001234:	6413      	str	r3, [r2, #64]	; 0x40
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <HAL_MspInit+0x4c>)
 8001238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800123a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123e:	603b      	str	r3, [r7, #0]
 8001240:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	bf00      	nop
 8001244:	370c      	adds	r7, #12
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800

08001254 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001254:	b480      	push	{r7}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a0b      	ldr	r2, [pc, #44]	; (8001290 <HAL_CRC_MspInit+0x3c>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d10d      	bne.n	8001282 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <HAL_CRC_MspInit+0x40>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a09      	ldr	r2, [pc, #36]	; (8001294 <HAL_CRC_MspInit+0x40>)
 8001270:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b07      	ldr	r3, [pc, #28]	; (8001294 <HAL_CRC_MspInit+0x40>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800127e:	60fb      	str	r3, [r7, #12]
 8001280:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001282:	bf00      	nop
 8001284:	3714      	adds	r7, #20
 8001286:	46bd      	mov	sp, r7
 8001288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128c:	4770      	bx	lr
 800128e:	bf00      	nop
 8001290:	40023000 	.word	0x40023000
 8001294:	40023800 	.word	0x40023800

08001298 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b08a      	sub	sp, #40	; 0x28
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a0:	f107 0314 	add.w	r3, r7, #20
 80012a4:	2200      	movs	r2, #0
 80012a6:	601a      	str	r2, [r3, #0]
 80012a8:	605a      	str	r2, [r3, #4]
 80012aa:	609a      	str	r2, [r3, #8]
 80012ac:	60da      	str	r2, [r3, #12]
 80012ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a19      	ldr	r2, [pc, #100]	; (800131c <HAL_I2C_MspInit+0x84>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d12b      	bne.n	8001312 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ba:	2300      	movs	r3, #0
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <HAL_I2C_MspInit+0x88>)
 80012c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c2:	4a17      	ldr	r2, [pc, #92]	; (8001320 <HAL_I2C_MspInit+0x88>)
 80012c4:	f043 0302 	orr.w	r3, r3, #2
 80012c8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ca:	4b15      	ldr	r3, [pc, #84]	; (8001320 <HAL_I2C_MspInit+0x88>)
 80012cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	613b      	str	r3, [r7, #16]
 80012d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012d6:	23c0      	movs	r3, #192	; 0xc0
 80012d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012da:	2312      	movs	r3, #18
 80012dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e2:	2303      	movs	r3, #3
 80012e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012e6:	2304      	movs	r3, #4
 80012e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ea:	f107 0314 	add.w	r3, r7, #20
 80012ee:	4619      	mov	r1, r3
 80012f0:	480c      	ldr	r0, [pc, #48]	; (8001324 <HAL_I2C_MspInit+0x8c>)
 80012f2:	f001 f8f9 	bl	80024e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b09      	ldr	r3, [pc, #36]	; (8001320 <HAL_I2C_MspInit+0x88>)
 80012fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012fe:	4a08      	ldr	r2, [pc, #32]	; (8001320 <HAL_I2C_MspInit+0x88>)
 8001300:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001304:	6413      	str	r3, [r2, #64]	; 0x40
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <HAL_I2C_MspInit+0x88>)
 8001308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800130a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001312:	bf00      	nop
 8001314:	3728      	adds	r7, #40	; 0x28
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40005400 	.word	0x40005400
 8001320:	40023800 	.word	0x40023800
 8001324:	40020400 	.word	0x40020400

08001328 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b0a2      	sub	sp, #136	; 0x88
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001330:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]
 800133a:	609a      	str	r2, [r3, #8]
 800133c:	60da      	str	r2, [r3, #12]
 800133e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001340:	f107 0318 	add.w	r3, r7, #24
 8001344:	225c      	movs	r2, #92	; 0x5c
 8001346:	2100      	movs	r1, #0
 8001348:	4618      	mov	r0, r3
 800134a:	f00a f801 	bl	800b350 <memset>
  if(hi2s->Instance==SPI2)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a50      	ldr	r2, [pc, #320]	; (8001494 <HAL_I2S_MspInit+0x16c>)
 8001354:	4293      	cmp	r3, r2
 8001356:	f040 8098 	bne.w	800148a <HAL_I2S_MspInit+0x162>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 800135a:	2301      	movs	r3, #1
 800135c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 800135e:	2332      	movs	r3, #50	; 0x32
 8001360:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 8001362:	2302      	movs	r3, #2
 8001364:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 8;
 8001366:	2308      	movs	r3, #8
 8001368:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800136a:	2302      	movs	r3, #2
 800136c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800136e:	2302      	movs	r3, #2
 8001370:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8001372:	2301      	movs	r3, #1
 8001374:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLI2S;
 8001376:	2300      	movs	r3, #0
 8001378:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800137a:	f107 0318 	add.w	r3, r7, #24
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fc5c 	bl	8003c3c <HAL_RCCEx_PeriphCLKConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <HAL_I2S_MspInit+0x66>
    {
      Error_Handler();
 800138a:	f7ff ff35 	bl	80011f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	617b      	str	r3, [r7, #20]
 8001392:	4b41      	ldr	r3, [pc, #260]	; (8001498 <HAL_I2S_MspInit+0x170>)
 8001394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001396:	4a40      	ldr	r2, [pc, #256]	; (8001498 <HAL_I2S_MspInit+0x170>)
 8001398:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800139c:	6413      	str	r3, [r2, #64]	; 0x40
 800139e:	4b3e      	ldr	r3, [pc, #248]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b3a      	ldr	r3, [pc, #232]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	4a39      	ldr	r2, [pc, #228]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013b4:	f043 0302 	orr.w	r3, r3, #2
 80013b8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ba:	4b37      	ldr	r3, [pc, #220]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	f003 0302 	and.w	r3, r3, #2
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b33      	ldr	r3, [pc, #204]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ce:	4a32      	ldr	r2, [pc, #200]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013d0:	f043 0304 	orr.w	r3, r3, #4
 80013d4:	6313      	str	r3, [r2, #48]	; 0x30
 80013d6:	4b30      	ldr	r3, [pc, #192]	; (8001498 <HAL_I2S_MspInit+0x170>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013da:	f003 0304 	and.w	r3, r3, #4
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    PC6     ------> I2S2_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80013e2:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 80013e6:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f0:	2300      	movs	r3, #0
 80013f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013f6:	2305      	movs	r3, #5
 80013f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001400:	4619      	mov	r1, r3
 8001402:	4826      	ldr	r0, [pc, #152]	; (800149c <HAL_I2S_MspInit+0x174>)
 8001404:	f001 f870 	bl	80024e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001408:	2340      	movs	r3, #64	; 0x40
 800140a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800140c:	2302      	movs	r3, #2
 800140e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001410:	2300      	movs	r3, #0
 8001412:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001414:	2300      	movs	r3, #0
 8001416:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800141a:	2305      	movs	r3, #5
 800141c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001420:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001424:	4619      	mov	r1, r3
 8001426:	481e      	ldr	r0, [pc, #120]	; (80014a0 <HAL_I2S_MspInit+0x178>)
 8001428:	f001 f85e 	bl	80024e8 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800142c:	4b1d      	ldr	r3, [pc, #116]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800142e:	4a1e      	ldr	r2, [pc, #120]	; (80014a8 <HAL_I2S_MspInit+0x180>)
 8001430:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001432:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001440:	2200      	movs	r2, #0
 8001442:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001444:	4b17      	ldr	r3, [pc, #92]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001446:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800144a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800144c:	4b15      	ldr	r3, [pc, #84]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800144e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001452:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001454:	4b13      	ldr	r3, [pc, #76]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001456:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800145a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800145e:	2200      	movs	r2, #0
 8001460:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001464:	2200      	movs	r2, #0
 8001466:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001468:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 800146a:	2200      	movs	r2, #0
 800146c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800146e:	480d      	ldr	r0, [pc, #52]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001470:	f000 fc38 	bl	8001ce4 <HAL_DMA_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <HAL_I2S_MspInit+0x156>
    {
      Error_Handler();
 800147a:	f7ff febd 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a08      	ldr	r2, [pc, #32]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001482:	63da      	str	r2, [r3, #60]	; 0x3c
 8001484:	4a07      	ldr	r2, [pc, #28]	; (80014a4 <HAL_I2S_MspInit+0x17c>)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800148a:	bf00      	nop
 800148c:	3788      	adds	r7, #136	; 0x88
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40003800 	.word	0x40003800
 8001498:	40023800 	.word	0x40023800
 800149c:	40020400 	.word	0x40020400
 80014a0:	40020800 	.word	0x40020800
 80014a4:	20000134 	.word	0x20000134
 80014a8:	40026058 	.word	0x40026058

080014ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b0a2      	sub	sp, #136	; 0x88
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]
 80014bc:	605a      	str	r2, [r3, #4]
 80014be:	609a      	str	r2, [r3, #8]
 80014c0:	60da      	str	r2, [r3, #12]
 80014c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014c4:	f107 0318 	add.w	r3, r7, #24
 80014c8:	225c      	movs	r2, #92	; 0x5c
 80014ca:	2100      	movs	r1, #0
 80014cc:	4618      	mov	r0, r3
 80014ce:	f009 ff3f 	bl	800b350 <memset>
  if(hsd->Instance==SDIO)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a7d      	ldr	r2, [pc, #500]	; (80016cc <HAL_SD_MspInit+0x220>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	f040 80f3 	bne.w	80016c4 <HAL_SD_MspInit+0x218>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 80014de:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 80014e4:	2300      	movs	r3, #0
 80014e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 80014e8:	2300      	movs	r3, #0
 80014ea:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014ec:	f107 0318 	add.w	r3, r7, #24
 80014f0:	4618      	mov	r0, r3
 80014f2:	f002 fba3 	bl	8003c3c <HAL_RCCEx_PeriphCLKConfig>
 80014f6:	4603      	mov	r3, r0
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d001      	beq.n	8001500 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 80014fc:	f7ff fe7c 	bl	80011f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	617b      	str	r3, [r7, #20]
 8001504:	4b72      	ldr	r3, [pc, #456]	; (80016d0 <HAL_SD_MspInit+0x224>)
 8001506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001508:	4a71      	ldr	r2, [pc, #452]	; (80016d0 <HAL_SD_MspInit+0x224>)
 800150a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800150e:	6453      	str	r3, [r2, #68]	; 0x44
 8001510:	4b6f      	ldr	r3, [pc, #444]	; (80016d0 <HAL_SD_MspInit+0x224>)
 8001512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001514:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800151c:	2300      	movs	r3, #0
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	4b6b      	ldr	r3, [pc, #428]	; (80016d0 <HAL_SD_MspInit+0x224>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001524:	4a6a      	ldr	r2, [pc, #424]	; (80016d0 <HAL_SD_MspInit+0x224>)
 8001526:	f043 0304 	orr.w	r3, r3, #4
 800152a:	6313      	str	r3, [r2, #48]	; 0x30
 800152c:	4b68      	ldr	r3, [pc, #416]	; (80016d0 <HAL_SD_MspInit+0x224>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001530:	f003 0304 	and.w	r3, r3, #4
 8001534:	613b      	str	r3, [r7, #16]
 8001536:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001538:	2300      	movs	r3, #0
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	4b64      	ldr	r3, [pc, #400]	; (80016d0 <HAL_SD_MspInit+0x224>)
 800153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001540:	4a63      	ldr	r2, [pc, #396]	; (80016d0 <HAL_SD_MspInit+0x224>)
 8001542:	f043 0308 	orr.w	r3, r3, #8
 8001546:	6313      	str	r3, [r2, #48]	; 0x30
 8001548:	4b61      	ldr	r3, [pc, #388]	; (80016d0 <HAL_SD_MspInit+0x224>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154c:	f003 0308 	and.w	r3, r3, #8
 8001550:	60fb      	str	r3, [r7, #12]
 8001552:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001554:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001558:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155a:	2302      	movs	r3, #2
 800155c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800155e:	2301      	movs	r3, #1
 8001560:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001562:	2303      	movs	r3, #3
 8001564:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001568:	230c      	movs	r3, #12
 800156a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001572:	4619      	mov	r1, r3
 8001574:	4857      	ldr	r0, [pc, #348]	; (80016d4 <HAL_SD_MspInit+0x228>)
 8001576:	f000 ffb7 	bl	80024e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800157a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800157e:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001588:	2303      	movs	r3, #3
 800158a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800158e:	230c      	movs	r3, #12
 8001590:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001594:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001598:	4619      	mov	r1, r3
 800159a:	484e      	ldr	r0, [pc, #312]	; (80016d4 <HAL_SD_MspInit+0x228>)
 800159c:	f000 ffa4 	bl	80024e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015a0:	2304      	movs	r3, #4
 80015a2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a4:	2302      	movs	r3, #2
 80015a6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015a8:	2301      	movs	r3, #1
 80015aa:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ac:	2303      	movs	r3, #3
 80015ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80015b2:	230c      	movs	r3, #12
 80015b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015b8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015bc:	4619      	mov	r1, r3
 80015be:	4846      	ldr	r0, [pc, #280]	; (80016d8 <HAL_SD_MspInit+0x22c>)
 80015c0:	f000 ff92 	bl	80024e8 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80015c4:	4b45      	ldr	r3, [pc, #276]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015c6:	4a46      	ldr	r2, [pc, #280]	; (80016e0 <HAL_SD_MspInit+0x234>)
 80015c8:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80015ca:	4b44      	ldr	r3, [pc, #272]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015cc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015d0:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015d2:	4b42      	ldr	r3, [pc, #264]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015d8:	4b40      	ldr	r3, [pc, #256]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015da:	2200      	movs	r2, #0
 80015dc:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015de:	4b3f      	ldr	r3, [pc, #252]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015e4:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015e6:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015ec:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015ee:	4b3b      	ldr	r3, [pc, #236]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015f0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015f4:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80015f6:	4b39      	ldr	r3, [pc, #228]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015f8:	2220      	movs	r2, #32
 80015fa:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80015fc:	4b37      	ldr	r3, [pc, #220]	; (80016dc <HAL_SD_MspInit+0x230>)
 80015fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001602:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001604:	4b35      	ldr	r3, [pc, #212]	; (80016dc <HAL_SD_MspInit+0x230>)
 8001606:	2204      	movs	r2, #4
 8001608:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800160a:	4b34      	ldr	r3, [pc, #208]	; (80016dc <HAL_SD_MspInit+0x230>)
 800160c:	2203      	movs	r2, #3
 800160e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001610:	4b32      	ldr	r3, [pc, #200]	; (80016dc <HAL_SD_MspInit+0x230>)
 8001612:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001616:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001618:	4b30      	ldr	r3, [pc, #192]	; (80016dc <HAL_SD_MspInit+0x230>)
 800161a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800161e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001620:	482e      	ldr	r0, [pc, #184]	; (80016dc <HAL_SD_MspInit+0x230>)
 8001622:	f000 fb5f 	bl	8001ce4 <HAL_DMA_Init>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <HAL_SD_MspInit+0x184>
    {
      Error_Handler();
 800162c:	f7ff fde4 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	4a2a      	ldr	r2, [pc, #168]	; (80016dc <HAL_SD_MspInit+0x230>)
 8001634:	641a      	str	r2, [r3, #64]	; 0x40
 8001636:	4a29      	ldr	r2, [pc, #164]	; (80016dc <HAL_SD_MspInit+0x230>)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800163c:	4b29      	ldr	r3, [pc, #164]	; (80016e4 <HAL_SD_MspInit+0x238>)
 800163e:	4a2a      	ldr	r2, [pc, #168]	; (80016e8 <HAL_SD_MspInit+0x23c>)
 8001640:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001642:	4b28      	ldr	r3, [pc, #160]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001644:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001648:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800164a:	4b26      	ldr	r3, [pc, #152]	; (80016e4 <HAL_SD_MspInit+0x238>)
 800164c:	2240      	movs	r2, #64	; 0x40
 800164e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001650:	4b24      	ldr	r3, [pc, #144]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001652:	2200      	movs	r2, #0
 8001654:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001656:	4b23      	ldr	r3, [pc, #140]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001658:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800165c:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800165e:	4b21      	ldr	r3, [pc, #132]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001660:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001664:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001666:	4b1f      	ldr	r3, [pc, #124]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001668:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800166c:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800166e:	4b1d      	ldr	r3, [pc, #116]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001670:	2220      	movs	r2, #32
 8001672:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001674:	4b1b      	ldr	r3, [pc, #108]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001676:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800167a:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <HAL_SD_MspInit+0x238>)
 800167e:	2204      	movs	r2, #4
 8001680:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001682:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001684:	2203      	movs	r2, #3
 8001686:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001688:	4b16      	ldr	r3, [pc, #88]	; (80016e4 <HAL_SD_MspInit+0x238>)
 800168a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800168e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001690:	4b14      	ldr	r3, [pc, #80]	; (80016e4 <HAL_SD_MspInit+0x238>)
 8001692:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001696:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001698:	4812      	ldr	r0, [pc, #72]	; (80016e4 <HAL_SD_MspInit+0x238>)
 800169a:	f000 fb23 	bl	8001ce4 <HAL_DMA_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d001      	beq.n	80016a8 <HAL_SD_MspInit+0x1fc>
    {
      Error_Handler();
 80016a4:	f7ff fda8 	bl	80011f8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	4a0e      	ldr	r2, [pc, #56]	; (80016e4 <HAL_SD_MspInit+0x238>)
 80016ac:	63da      	str	r2, [r3, #60]	; 0x3c
 80016ae:	4a0d      	ldr	r2, [pc, #52]	; (80016e4 <HAL_SD_MspInit+0x238>)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2031      	movs	r0, #49	; 0x31
 80016ba:	f000 fac0 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80016be:	2031      	movs	r0, #49	; 0x31
 80016c0:	f000 fad9 	bl	8001c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 80016c4:	bf00      	nop
 80016c6:	3788      	adds	r7, #136	; 0x88
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40012c00 	.word	0x40012c00
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40020800 	.word	0x40020800
 80016d8:	40020c00 	.word	0x40020c00
 80016dc:	20000218 	.word	0x20000218
 80016e0:	40026458 	.word	0x40026458
 80016e4:	20000278 	.word	0x20000278
 80016e8:	400264a0 	.word	0x400264a0

080016ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	; 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 0314 	add.w	r3, r7, #20
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a1d      	ldr	r2, [pc, #116]	; (8001780 <HAL_UART_MspInit+0x94>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d133      	bne.n	8001776 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800170e:	2300      	movs	r3, #0
 8001710:	613b      	str	r3, [r7, #16]
 8001712:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <HAL_UART_MspInit+0x98>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	4a1b      	ldr	r2, [pc, #108]	; (8001784 <HAL_UART_MspInit+0x98>)
 8001718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800171c:	6413      	str	r3, [r2, #64]	; 0x40
 800171e:	4b19      	ldr	r3, [pc, #100]	; (8001784 <HAL_UART_MspInit+0x98>)
 8001720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001726:	613b      	str	r3, [r7, #16]
 8001728:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800172a:	2300      	movs	r3, #0
 800172c:	60fb      	str	r3, [r7, #12]
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <HAL_UART_MspInit+0x98>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	4a14      	ldr	r2, [pc, #80]	; (8001784 <HAL_UART_MspInit+0x98>)
 8001734:	f043 0301 	orr.w	r3, r3, #1
 8001738:	6313      	str	r3, [r2, #48]	; 0x30
 800173a:	4b12      	ldr	r3, [pc, #72]	; (8001784 <HAL_UART_MspInit+0x98>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001746:	230c      	movs	r3, #12
 8001748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174a:	2302      	movs	r3, #2
 800174c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174e:	2300      	movs	r3, #0
 8001750:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001752:	2303      	movs	r3, #3
 8001754:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001756:	2307      	movs	r3, #7
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800175a:	f107 0314 	add.w	r3, r7, #20
 800175e:	4619      	mov	r1, r3
 8001760:	4809      	ldr	r0, [pc, #36]	; (8001788 <HAL_UART_MspInit+0x9c>)
 8001762:	f000 fec1 	bl	80024e8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001766:	2200      	movs	r2, #0
 8001768:	2100      	movs	r1, #0
 800176a:	2026      	movs	r0, #38	; 0x26
 800176c:	f000 fa67 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001770:	2026      	movs	r0, #38	; 0x26
 8001772:	f000 fa80 	bl	8001c76 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001776:	bf00      	nop
 8001778:	3728      	adds	r7, #40	; 0x28
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40004400 	.word	0x40004400
 8001784:	40023800 	.word	0x40023800
 8001788:	40020000 	.word	0x40020000

0800178c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001790:	e7fe      	b.n	8001790 <NMI_Handler+0x4>

08001792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001792:	b480      	push	{r7}
 8001794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001796:	e7fe      	b.n	8001796 <HardFault_Handler+0x4>

08001798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800179c:	e7fe      	b.n	800179c <MemManage_Handler+0x4>

0800179e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800179e:	b480      	push	{r7}
 80017a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a2:	e7fe      	b.n	80017a2 <BusFault_Handler+0x4>

080017a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017a8:	e7fe      	b.n	80017a8 <UsageFault_Handler+0x4>

080017aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr

080017c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017d8:	f000 f912 	bl	8001a00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017dc:	bf00      	nop
 80017de:	bd80      	pop	{r7, pc}

080017e0 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80017e4:	4802      	ldr	r0, [pc, #8]	; (80017f0 <DMA1_Stream3_IRQHandler+0x10>)
 80017e6:	f000 fc15 	bl	8002014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	20000134 	.word	0x20000134

080017f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017f8:	4802      	ldr	r0, [pc, #8]	; (8001804 <USART2_IRQHandler+0x10>)
 80017fa:	f005 f8f3 	bl	80069e4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200002d8 	.word	0x200002d8

08001808 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800180c:	4802      	ldr	r0, [pc, #8]	; (8001818 <SDIO_IRQHandler+0x10>)
 800180e:	f004 f861 	bl	80058d4 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	20000194 	.word	0x20000194

0800181c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001820:	4802      	ldr	r0, [pc, #8]	; (800182c <DMA2_Stream3_IRQHandler+0x10>)
 8001822:	f000 fbf7 	bl	8002014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000218 	.word	0x20000218

08001830 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001834:	4802      	ldr	r0, [pc, #8]	; (8001840 <DMA2_Stream6_IRQHandler+0x10>)
 8001836:	f000 fbed 	bl	8002014 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800183a:	bf00      	nop
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000278 	.word	0x20000278

08001844 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b082      	sub	sp, #8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800184e:	f009 fd31 	bl	800b2b4 <__errno>
 8001852:	4603      	mov	r3, r0
 8001854:	2216      	movs	r2, #22
 8001856:	601a      	str	r2, [r3, #0]
	return -1;
 8001858:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800185c:	4618      	mov	r0, r3
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}

08001864 <_exit>:

void _exit (int status)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800186c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001870:	6878      	ldr	r0, [r7, #4]
 8001872:	f7ff ffe7 	bl	8001844 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001876:	e7fe      	b.n	8001876 <_exit+0x12>

08001878 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001880:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <_sbrk+0x5c>)
 8001882:	4b15      	ldr	r3, [pc, #84]	; (80018d8 <_sbrk+0x60>)
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800188c:	4b13      	ldr	r3, [pc, #76]	; (80018dc <_sbrk+0x64>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d102      	bne.n	800189a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <_sbrk+0x64>)
 8001896:	4a12      	ldr	r2, [pc, #72]	; (80018e0 <_sbrk+0x68>)
 8001898:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <_sbrk+0x64>)
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	693a      	ldr	r2, [r7, #16]
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d207      	bcs.n	80018b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018a8:	f009 fd04 	bl	800b2b4 <__errno>
 80018ac:	4603      	mov	r3, r0
 80018ae:	220c      	movs	r2, #12
 80018b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018b6:	e009      	b.n	80018cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018b8:	4b08      	ldr	r3, [pc, #32]	; (80018dc <_sbrk+0x64>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018be:	4b07      	ldr	r3, [pc, #28]	; (80018dc <_sbrk+0x64>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	4a05      	ldr	r2, [pc, #20]	; (80018dc <_sbrk+0x64>)
 80018c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ca:	68fb      	ldr	r3, [r7, #12]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20020000 	.word	0x20020000
 80018d8:	00000400 	.word	0x00000400
 80018dc:	20000b48 	.word	0x20000b48
 80018e0:	20000dd0 	.word	0x20000dd0

080018e4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018e8:	4b06      	ldr	r3, [pc, #24]	; (8001904 <SystemInit+0x20>)
 80018ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018ee:	4a05      	ldr	r2, [pc, #20]	; (8001904 <SystemInit+0x20>)
 80018f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001908:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001940 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800190c:	480d      	ldr	r0, [pc, #52]	; (8001944 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800190e:	490e      	ldr	r1, [pc, #56]	; (8001948 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001910:	4a0e      	ldr	r2, [pc, #56]	; (800194c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001912:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001914:	e002      	b.n	800191c <LoopCopyDataInit>

08001916 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001916:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001918:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800191a:	3304      	adds	r3, #4

0800191c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800191c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800191e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001920:	d3f9      	bcc.n	8001916 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001922:	4a0b      	ldr	r2, [pc, #44]	; (8001950 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001924:	4c0b      	ldr	r4, [pc, #44]	; (8001954 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001926:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001928:	e001      	b.n	800192e <LoopFillZerobss>

0800192a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800192a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800192c:	3204      	adds	r2, #4

0800192e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800192e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001930:	d3fb      	bcc.n	800192a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001932:	f7ff ffd7 	bl	80018e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001936:	f009 fcd7 	bl	800b2e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800193a:	f7fe ff9f 	bl	800087c <main>
  bx  lr    
 800193e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001948:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800194c:	0800bdc0 	.word	0x0800bdc0
  ldr r2, =_sbss
 8001950:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001954:	20000dcc 	.word	0x20000dcc

08001958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001958:	e7fe      	b.n	8001958 <ADC_IRQHandler>
	...

0800195c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001960:	4b0e      	ldr	r3, [pc, #56]	; (800199c <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a0d      	ldr	r2, [pc, #52]	; (800199c <HAL_Init+0x40>)
 8001966:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800196a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800196c:	4b0b      	ldr	r3, [pc, #44]	; (800199c <HAL_Init+0x40>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a0a      	ldr	r2, [pc, #40]	; (800199c <HAL_Init+0x40>)
 8001972:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001976:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001978:	4b08      	ldr	r3, [pc, #32]	; (800199c <HAL_Init+0x40>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a07      	ldr	r2, [pc, #28]	; (800199c <HAL_Init+0x40>)
 800197e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001982:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001984:	2003      	movs	r0, #3
 8001986:	f000 f94f 	bl	8001c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800198a:	200f      	movs	r0, #15
 800198c:	f000 f808 	bl	80019a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001990:	f7ff fc38 	bl	8001204 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001994:	2300      	movs	r3, #0
}
 8001996:	4618      	mov	r0, r3
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	40023c00 	.word	0x40023c00

080019a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019a8:	4b12      	ldr	r3, [pc, #72]	; (80019f4 <HAL_InitTick+0x54>)
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	4b12      	ldr	r3, [pc, #72]	; (80019f8 <HAL_InitTick+0x58>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	4619      	mov	r1, r3
 80019b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80019be:	4618      	mov	r0, r3
 80019c0:	f000 f967 	bl	8001c92 <HAL_SYSTICK_Config>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e00e      	b.n	80019ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b0f      	cmp	r3, #15
 80019d2:	d80a      	bhi.n	80019ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019d4:	2200      	movs	r2, #0
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80019dc:	f000 f92f 	bl	8001c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e0:	4a06      	ldr	r2, [pc, #24]	; (80019fc <HAL_InitTick+0x5c>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
 80019e8:	e000      	b.n	80019ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	3708      	adds	r7, #8
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000004 	.word	0x20000004
 80019f8:	2000000c 	.word	0x2000000c
 80019fc:	20000008 	.word	0x20000008

08001a00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a04:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <HAL_IncTick+0x20>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4b06      	ldr	r3, [pc, #24]	; (8001a24 <HAL_IncTick+0x24>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	4a04      	ldr	r2, [pc, #16]	; (8001a24 <HAL_IncTick+0x24>)
 8001a12:	6013      	str	r3, [r2, #0]
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	2000000c 	.word	0x2000000c
 8001a24:	20000b4c 	.word	0x20000b4c

08001a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a2c:	4b03      	ldr	r3, [pc, #12]	; (8001a3c <HAL_GetTick+0x14>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	20000b4c 	.word	0x20000b4c

08001a40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a48:	f7ff ffee 	bl	8001a28 <HAL_GetTick>
 8001a4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a58:	d005      	beq.n	8001a66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a5a:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <HAL_Delay+0x44>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	4413      	add	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a66:	bf00      	nop
 8001a68:	f7ff ffde 	bl	8001a28 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	68fa      	ldr	r2, [r7, #12]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d8f7      	bhi.n	8001a68 <HAL_Delay+0x28>
  {
  }
}
 8001a78:	bf00      	nop
 8001a7a:	bf00      	nop
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	2000000c 	.word	0x2000000c

08001a88 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b085      	sub	sp, #20
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a98:	4b0c      	ldr	r3, [pc, #48]	; (8001acc <__NVIC_SetPriorityGrouping+0x44>)
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a9e:	68ba      	ldr	r2, [r7, #8]
 8001aa0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ab0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ab4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ab8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aba:	4a04      	ldr	r2, [pc, #16]	; (8001acc <__NVIC_SetPriorityGrouping+0x44>)
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	60d3      	str	r3, [r2, #12]
}
 8001ac0:	bf00      	nop
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	e000ed00 	.word	0xe000ed00

08001ad0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad4:	4b04      	ldr	r3, [pc, #16]	; (8001ae8 <__NVIC_GetPriorityGrouping+0x18>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	0a1b      	lsrs	r3, r3, #8
 8001ada:	f003 0307 	and.w	r3, r3, #7
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00

08001aec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	4603      	mov	r3, r0
 8001af4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001af6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	db0b      	blt.n	8001b16 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001afe:	79fb      	ldrb	r3, [r7, #7]
 8001b00:	f003 021f 	and.w	r2, r3, #31
 8001b04:	4907      	ldr	r1, [pc, #28]	; (8001b24 <__NVIC_EnableIRQ+0x38>)
 8001b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0a:	095b      	lsrs	r3, r3, #5
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	e000e100 	.word	0xe000e100

08001b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	6039      	str	r1, [r7, #0]
 8001b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	db0a      	blt.n	8001b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	490c      	ldr	r1, [pc, #48]	; (8001b74 <__NVIC_SetPriority+0x4c>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	0112      	lsls	r2, r2, #4
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	440b      	add	r3, r1
 8001b4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b50:	e00a      	b.n	8001b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4908      	ldr	r1, [pc, #32]	; (8001b78 <__NVIC_SetPriority+0x50>)
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	3b04      	subs	r3, #4
 8001b60:	0112      	lsls	r2, r2, #4
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	440b      	add	r3, r1
 8001b66:	761a      	strb	r2, [r3, #24]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	e000e100 	.word	0xe000e100
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	; 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f1c3 0307 	rsb	r3, r3, #7
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	bf28      	it	cs
 8001b9a:	2304      	movcs	r3, #4
 8001b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	2b06      	cmp	r3, #6
 8001ba4:	d902      	bls.n	8001bac <NVIC_EncodePriority+0x30>
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3b03      	subs	r3, #3
 8001baa:	e000      	b.n	8001bae <NVIC_EncodePriority+0x32>
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	401a      	ands	r2, r3
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	fa01 f303 	lsl.w	r3, r1, r3
 8001bce:	43d9      	mvns	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd4:	4313      	orrs	r3, r2
         );
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3724      	adds	r7, #36	; 0x24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bf4:	d301      	bcc.n	8001bfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e00f      	b.n	8001c1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <SysTick_Config+0x40>)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c02:	210f      	movs	r1, #15
 8001c04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c08:	f7ff ff8e 	bl	8001b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c0c:	4b05      	ldr	r3, [pc, #20]	; (8001c24 <SysTick_Config+0x40>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c12:	4b04      	ldr	r3, [pc, #16]	; (8001c24 <SysTick_Config+0x40>)
 8001c14:	2207      	movs	r2, #7
 8001c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	e000e010 	.word	0xe000e010

08001c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ff29 	bl	8001a88 <__NVIC_SetPriorityGrouping>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c50:	f7ff ff3e 	bl	8001ad0 <__NVIC_GetPriorityGrouping>
 8001c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	6978      	ldr	r0, [r7, #20]
 8001c5c:	f7ff ff8e 	bl	8001b7c <NVIC_EncodePriority>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c66:	4611      	mov	r1, r2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff ff5d 	bl	8001b28 <__NVIC_SetPriority>
}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff31 	bl	8001aec <__NVIC_EnableIRQ>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffa2 	bl	8001be4 <SysTick_Config>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e00e      	b.n	8001cda <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	795b      	ldrb	r3, [r3, #5]
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d105      	bne.n	8001cd2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f7ff fac1 	bl	8001254 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001cd8:	2300      	movs	r3, #0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cec:	2300      	movs	r3, #0
 8001cee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001cf0:	f7ff fe9a 	bl	8001a28 <HAL_GetTick>
 8001cf4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d101      	bne.n	8001d00 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e099      	b.n	8001e34 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2202      	movs	r2, #2
 8001d04:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f022 0201 	bic.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d20:	e00f      	b.n	8001d42 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d22:	f7ff fe81 	bl	8001a28 <HAL_GetTick>
 8001d26:	4602      	mov	r2, r0
 8001d28:	693b      	ldr	r3, [r7, #16]
 8001d2a:	1ad3      	subs	r3, r2, r3
 8001d2c:	2b05      	cmp	r3, #5
 8001d2e:	d908      	bls.n	8001d42 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2220      	movs	r2, #32
 8001d34:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2203      	movs	r2, #3
 8001d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d3e:	2303      	movs	r3, #3
 8001d40:	e078      	b.n	8001e34 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f003 0301 	and.w	r3, r3, #1
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d1e8      	bne.n	8001d22 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d58:	697a      	ldr	r2, [r7, #20]
 8001d5a:	4b38      	ldr	r3, [pc, #224]	; (8001e3c <HAL_DMA_Init+0x158>)
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d6e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	691b      	ldr	r3, [r3, #16]
 8001d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6a1b      	ldr	r3, [r3, #32]
 8001d8c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d8e:	697a      	ldr	r2, [r7, #20]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d98:	2b04      	cmp	r3, #4
 8001d9a:	d107      	bne.n	8001dac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da4:	4313      	orrs	r3, r2
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	f023 0307 	bic.w	r3, r3, #7
 8001dc2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d117      	bne.n	8001e06 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dda:	697a      	ldr	r2, [r7, #20]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d00e      	beq.n	8001e06 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001de8:	6878      	ldr	r0, [r7, #4]
 8001dea:	f000 fb01 	bl	80023f0 <DMA_CheckFifoParam>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d008      	beq.n	8001e06 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2240      	movs	r2, #64	; 0x40
 8001df8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e02:	2301      	movs	r3, #1
 8001e04:	e016      	b.n	8001e34 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fab8 	bl	8002384 <DMA_CalcBaseAndBitshift>
 8001e14:	4603      	mov	r3, r0
 8001e16:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e1c:	223f      	movs	r2, #63	; 0x3f
 8001e1e:	409a      	lsls	r2, r3
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2200      	movs	r2, #0
 8001e28:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	f010803f 	.word	0xf010803f

08001e40 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e56:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d101      	bne.n	8001e66 <HAL_DMA_Start_IT+0x26>
 8001e62:	2302      	movs	r3, #2
 8001e64:	e040      	b.n	8001ee8 <HAL_DMA_Start_IT+0xa8>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e74:	b2db      	uxtb	r3, r3
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d12f      	bne.n	8001eda <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	2202      	movs	r2, #2
 8001e7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	2200      	movs	r2, #0
 8001e86:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	68b9      	ldr	r1, [r7, #8]
 8001e8e:	68f8      	ldr	r0, [r7, #12]
 8001e90:	f000 fa4a 	bl	8002328 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e98:	223f      	movs	r2, #63	; 0x3f
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0216 	orr.w	r2, r2, #22
 8001eae:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0208 	orr.w	r2, r2, #8
 8001ec6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e005      	b.n	8001ee6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b084      	sub	sp, #16
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001efe:	f7ff fd93 	bl	8001a28 <HAL_GetTick>
 8001f02:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	2b02      	cmp	r3, #2
 8001f0e:	d008      	beq.n	8001f22 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2280      	movs	r2, #128	; 0x80
 8001f14:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e052      	b.n	8001fc8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0216 	bic.w	r2, r2, #22
 8001f30:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	695a      	ldr	r2, [r3, #20]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f40:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d103      	bne.n	8001f52 <HAL_DMA_Abort+0x62>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d007      	beq.n	8001f62 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f022 0208 	bic.w	r2, r2, #8
 8001f60:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f022 0201 	bic.w	r2, r2, #1
 8001f70:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f72:	e013      	b.n	8001f9c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f74:	f7ff fd58 	bl	8001a28 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68bb      	ldr	r3, [r7, #8]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b05      	cmp	r3, #5
 8001f80:	d90c      	bls.n	8001f9c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2220      	movs	r2, #32
 8001f86:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2203      	movs	r2, #3
 8001f8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e015      	b.n	8001fc8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d1e4      	bne.n	8001f74 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fae:	223f      	movs	r2, #63	; 0x3f
 8001fb0:	409a      	lsls	r2, r3
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001fc6:	2300      	movs	r3, #0
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d004      	beq.n	8001fee <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2280      	movs	r2, #128	; 0x80
 8001fe8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00c      	b.n	8002008 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2205      	movs	r2, #5
 8001ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0201 	bic.w	r2, r2, #1
 8002004:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002006:	2300      	movs	r3, #0
}
 8002008:	4618      	mov	r0, r3
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002020:	4b8e      	ldr	r3, [pc, #568]	; (800225c <HAL_DMA_IRQHandler+0x248>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a8e      	ldr	r2, [pc, #568]	; (8002260 <HAL_DMA_IRQHandler+0x24c>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	0a9b      	lsrs	r3, r3, #10
 800202c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002032:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203e:	2208      	movs	r2, #8
 8002040:	409a      	lsls	r2, r3
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	4013      	ands	r3, r2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d01a      	beq.n	8002080 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0304 	and.w	r3, r3, #4
 8002054:	2b00      	cmp	r3, #0
 8002056:	d013      	beq.n	8002080 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f022 0204 	bic.w	r2, r2, #4
 8002066:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800206c:	2208      	movs	r2, #8
 800206e:	409a      	lsls	r2, r3
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002078:	f043 0201 	orr.w	r2, r3, #1
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002084:	2201      	movs	r2, #1
 8002086:	409a      	lsls	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4013      	ands	r3, r2
 800208c:	2b00      	cmp	r3, #0
 800208e:	d012      	beq.n	80020b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00b      	beq.n	80020b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a2:	2201      	movs	r2, #1
 80020a4:	409a      	lsls	r2, r3
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ae:	f043 0202 	orr.w	r2, r3, #2
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ba:	2204      	movs	r2, #4
 80020bc:	409a      	lsls	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4013      	ands	r3, r2
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d012      	beq.n	80020ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0302 	and.w	r3, r3, #2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00b      	beq.n	80020ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d8:	2204      	movs	r2, #4
 80020da:	409a      	lsls	r2, r3
 80020dc:	693b      	ldr	r3, [r7, #16]
 80020de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020e4:	f043 0204 	orr.w	r2, r3, #4
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020f0:	2210      	movs	r2, #16
 80020f2:	409a      	lsls	r2, r3
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d043      	beq.n	8002184 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f003 0308 	and.w	r3, r3, #8
 8002106:	2b00      	cmp	r3, #0
 8002108:	d03c      	beq.n	8002184 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800210e:	2210      	movs	r2, #16
 8002110:	409a      	lsls	r2, r3
 8002112:	693b      	ldr	r3, [r7, #16]
 8002114:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002120:	2b00      	cmp	r3, #0
 8002122:	d018      	beq.n	8002156 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d108      	bne.n	8002144 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	2b00      	cmp	r3, #0
 8002138:	d024      	beq.n	8002184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	4798      	blx	r3
 8002142:	e01f      	b.n	8002184 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002148:	2b00      	cmp	r3, #0
 800214a:	d01b      	beq.n	8002184 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	4798      	blx	r3
 8002154:	e016      	b.n	8002184 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d107      	bne.n	8002174 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0208 	bic.w	r2, r2, #8
 8002172:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002178:	2b00      	cmp	r3, #0
 800217a:	d003      	beq.n	8002184 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002180:	6878      	ldr	r0, [r7, #4]
 8002182:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002188:	2220      	movs	r2, #32
 800218a:	409a      	lsls	r2, r3
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	4013      	ands	r3, r2
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 808f 	beq.w	80022b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 0310 	and.w	r3, r3, #16
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	f000 8087 	beq.w	80022b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	2220      	movs	r2, #32
 80021ac:	409a      	lsls	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	d136      	bne.n	800222c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0216 	bic.w	r2, r2, #22
 80021cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	695a      	ldr	r2, [r3, #20]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80021dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d103      	bne.n	80021ee <HAL_DMA_IRQHandler+0x1da>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d007      	beq.n	80021fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0208 	bic.w	r2, r2, #8
 80021fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002202:	223f      	movs	r2, #63	; 0x3f
 8002204:	409a      	lsls	r2, r3
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2201      	movs	r2, #1
 800220e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2200      	movs	r2, #0
 8002216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800221e:	2b00      	cmp	r3, #0
 8002220:	d07e      	beq.n	8002320 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002226:	6878      	ldr	r0, [r7, #4]
 8002228:	4798      	blx	r3
        }
        return;
 800222a:	e079      	b.n	8002320 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d01d      	beq.n	8002276 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d10d      	bne.n	8002264 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224c:	2b00      	cmp	r3, #0
 800224e:	d031      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	4798      	blx	r3
 8002258:	e02c      	b.n	80022b4 <HAL_DMA_IRQHandler+0x2a0>
 800225a:	bf00      	nop
 800225c:	20000004 	.word	0x20000004
 8002260:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002268:	2b00      	cmp	r3, #0
 800226a:	d023      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	4798      	blx	r3
 8002274:	e01e      	b.n	80022b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002280:	2b00      	cmp	r3, #0
 8002282:	d10f      	bne.n	80022a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0210 	bic.w	r2, r2, #16
 8002292:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2201      	movs	r2, #1
 8002298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d003      	beq.n	80022b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d032      	beq.n	8002322 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d022      	beq.n	800230e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2205      	movs	r2, #5
 80022cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f022 0201 	bic.w	r2, r2, #1
 80022de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	3301      	adds	r3, #1
 80022e4:	60bb      	str	r3, [r7, #8]
 80022e6:	697a      	ldr	r2, [r7, #20]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d307      	bcc.n	80022fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0301 	and.w	r3, r3, #1
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f2      	bne.n	80022e0 <HAL_DMA_IRQHandler+0x2cc>
 80022fa:	e000      	b.n	80022fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80022fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002312:	2b00      	cmp	r3, #0
 8002314:	d005      	beq.n	8002322 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	4798      	blx	r3
 800231e:	e000      	b.n	8002322 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002320:	bf00      	nop
    }
  }
}
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002328:	b480      	push	{r7}
 800232a:	b085      	sub	sp, #20
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
 8002334:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681a      	ldr	r2, [r3, #0]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002344:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2b40      	cmp	r3, #64	; 0x40
 8002354:	d108      	bne.n	8002368 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	687a      	ldr	r2, [r7, #4]
 800235c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68ba      	ldr	r2, [r7, #8]
 8002364:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002366:	e007      	b.n	8002378 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	60da      	str	r2, [r3, #12]
}
 8002378:	bf00      	nop
 800237a:	3714      	adds	r7, #20
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	3b10      	subs	r3, #16
 8002394:	4a14      	ldr	r2, [pc, #80]	; (80023e8 <DMA_CalcBaseAndBitshift+0x64>)
 8002396:	fba2 2303 	umull	r2, r3, r2, r3
 800239a:	091b      	lsrs	r3, r3, #4
 800239c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800239e:	4a13      	ldr	r2, [pc, #76]	; (80023ec <DMA_CalcBaseAndBitshift+0x68>)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2b03      	cmp	r3, #3
 80023b0:	d909      	bls.n	80023c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023ba:	f023 0303 	bic.w	r3, r3, #3
 80023be:	1d1a      	adds	r2, r3, #4
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	659a      	str	r2, [r3, #88]	; 0x58
 80023c4:	e007      	b.n	80023d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80023ce:	f023 0303 	bic.w	r3, r3, #3
 80023d2:	687a      	ldr	r2, [r7, #4]
 80023d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	aaaaaaab 	.word	0xaaaaaaab
 80023ec:	0800bcdc 	.word	0x0800bcdc

080023f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023f8:	2300      	movs	r3, #0
 80023fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002400:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d11f      	bne.n	800244a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b03      	cmp	r3, #3
 800240e:	d856      	bhi.n	80024be <DMA_CheckFifoParam+0xce>
 8002410:	a201      	add	r2, pc, #4	; (adr r2, 8002418 <DMA_CheckFifoParam+0x28>)
 8002412:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002416:	bf00      	nop
 8002418:	08002429 	.word	0x08002429
 800241c:	0800243b 	.word	0x0800243b
 8002420:	08002429 	.word	0x08002429
 8002424:	080024bf 	.word	0x080024bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800242c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d046      	beq.n	80024c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002438:	e043      	b.n	80024c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002442:	d140      	bne.n	80024c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002448:	e03d      	b.n	80024c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002452:	d121      	bne.n	8002498 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	2b03      	cmp	r3, #3
 8002458:	d837      	bhi.n	80024ca <DMA_CheckFifoParam+0xda>
 800245a:	a201      	add	r2, pc, #4	; (adr r2, 8002460 <DMA_CheckFifoParam+0x70>)
 800245c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002460:	08002471 	.word	0x08002471
 8002464:	08002477 	.word	0x08002477
 8002468:	08002471 	.word	0x08002471
 800246c:	08002489 	.word	0x08002489
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002470:	2301      	movs	r3, #1
 8002472:	73fb      	strb	r3, [r7, #15]
      break;
 8002474:	e030      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800247a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d025      	beq.n	80024ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002486:	e022      	b.n	80024ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002490:	d11f      	bne.n	80024d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002496:	e01c      	b.n	80024d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	2b02      	cmp	r3, #2
 800249c:	d903      	bls.n	80024a6 <DMA_CheckFifoParam+0xb6>
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	2b03      	cmp	r3, #3
 80024a2:	d003      	beq.n	80024ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80024a4:	e018      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	73fb      	strb	r3, [r7, #15]
      break;
 80024aa:	e015      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00e      	beq.n	80024d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	73fb      	strb	r3, [r7, #15]
      break;
 80024bc:	e00b      	b.n	80024d6 <DMA_CheckFifoParam+0xe6>
      break;
 80024be:	bf00      	nop
 80024c0:	e00a      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;
 80024c2:	bf00      	nop
 80024c4:	e008      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;
 80024c6:	bf00      	nop
 80024c8:	e006      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;
 80024ca:	bf00      	nop
 80024cc:	e004      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;
 80024ce:	bf00      	nop
 80024d0:	e002      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80024d2:	bf00      	nop
 80024d4:	e000      	b.n	80024d8 <DMA_CheckFifoParam+0xe8>
      break;
 80024d6:	bf00      	nop
    }
  } 
  
  return status; 
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3714      	adds	r7, #20
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop

080024e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b089      	sub	sp, #36	; 0x24
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80024f2:	2300      	movs	r3, #0
 80024f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80024f6:	2300      	movs	r3, #0
 80024f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024fe:	2300      	movs	r3, #0
 8002500:	61fb      	str	r3, [r7, #28]
 8002502:	e165      	b.n	80027d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002504:	2201      	movs	r2, #1
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	fa02 f303 	lsl.w	r3, r2, r3
 800250c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	429a      	cmp	r2, r3
 800251e:	f040 8154 	bne.w	80027ca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f003 0303 	and.w	r3, r3, #3
 800252a:	2b01      	cmp	r3, #1
 800252c:	d005      	beq.n	800253a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002536:	2b02      	cmp	r3, #2
 8002538:	d130      	bne.n	800259c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
 800253e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002540:	69fb      	ldr	r3, [r7, #28]
 8002542:	005b      	lsls	r3, r3, #1
 8002544:	2203      	movs	r2, #3
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	43db      	mvns	r3, r3
 800254c:	69ba      	ldr	r2, [r7, #24]
 800254e:	4013      	ands	r3, r2
 8002550:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	005b      	lsls	r3, r3, #1
 800255a:	fa02 f303 	lsl.w	r3, r2, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4313      	orrs	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002570:	2201      	movs	r2, #1
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	fa02 f303 	lsl.w	r3, r2, r3
 8002578:	43db      	mvns	r3, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4013      	ands	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	091b      	lsrs	r3, r3, #4
 8002586:	f003 0201 	and.w	r2, r3, #1
 800258a:	69fb      	ldr	r3, [r7, #28]
 800258c:	fa02 f303 	lsl.w	r3, r2, r3
 8002590:	69ba      	ldr	r2, [r7, #24]
 8002592:	4313      	orrs	r3, r2
 8002594:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	f003 0303 	and.w	r3, r3, #3
 80025a4:	2b03      	cmp	r3, #3
 80025a6:	d017      	beq.n	80025d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	68db      	ldr	r3, [r3, #12]
 80025ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	2203      	movs	r2, #3
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43db      	mvns	r3, r3
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4013      	ands	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	689a      	ldr	r2, [r3, #8]
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	69ba      	ldr	r2, [r7, #24]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0303 	and.w	r3, r3, #3
 80025e0:	2b02      	cmp	r3, #2
 80025e2:	d123      	bne.n	800262c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	08da      	lsrs	r2, r3, #3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3208      	adds	r2, #8
 80025ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	f003 0307 	and.w	r3, r3, #7
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	220f      	movs	r2, #15
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	691a      	ldr	r2, [r3, #16]
 800260c:	69fb      	ldr	r3, [r7, #28]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	69ba      	ldr	r2, [r7, #24]
 800261a:	4313      	orrs	r3, r2
 800261c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	08da      	lsrs	r2, r3, #3
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	3208      	adds	r2, #8
 8002626:	69b9      	ldr	r1, [r7, #24]
 8002628:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	2203      	movs	r2, #3
 8002638:	fa02 f303 	lsl.w	r3, r2, r3
 800263c:	43db      	mvns	r3, r3
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	4013      	ands	r3, r2
 8002642:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f003 0203 	and.w	r2, r3, #3
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	fa02 f303 	lsl.w	r3, r2, r3
 8002654:	69ba      	ldr	r2, [r7, #24]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69ba      	ldr	r2, [r7, #24]
 800265e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002668:	2b00      	cmp	r3, #0
 800266a:	f000 80ae 	beq.w	80027ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800266e:	2300      	movs	r3, #0
 8002670:	60fb      	str	r3, [r7, #12]
 8002672:	4b5d      	ldr	r3, [pc, #372]	; (80027e8 <HAL_GPIO_Init+0x300>)
 8002674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002676:	4a5c      	ldr	r2, [pc, #368]	; (80027e8 <HAL_GPIO_Init+0x300>)
 8002678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800267c:	6453      	str	r3, [r2, #68]	; 0x44
 800267e:	4b5a      	ldr	r3, [pc, #360]	; (80027e8 <HAL_GPIO_Init+0x300>)
 8002680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800268a:	4a58      	ldr	r2, [pc, #352]	; (80027ec <HAL_GPIO_Init+0x304>)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	089b      	lsrs	r3, r3, #2
 8002690:	3302      	adds	r3, #2
 8002692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f003 0303 	and.w	r3, r3, #3
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	220f      	movs	r2, #15
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	69ba      	ldr	r2, [r7, #24]
 80026aa:	4013      	ands	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4a4f      	ldr	r2, [pc, #316]	; (80027f0 <HAL_GPIO_Init+0x308>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d025      	beq.n	8002702 <HAL_GPIO_Init+0x21a>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a4e      	ldr	r2, [pc, #312]	; (80027f4 <HAL_GPIO_Init+0x30c>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d01f      	beq.n	80026fe <HAL_GPIO_Init+0x216>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	4a4d      	ldr	r2, [pc, #308]	; (80027f8 <HAL_GPIO_Init+0x310>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d019      	beq.n	80026fa <HAL_GPIO_Init+0x212>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	4a4c      	ldr	r2, [pc, #304]	; (80027fc <HAL_GPIO_Init+0x314>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d013      	beq.n	80026f6 <HAL_GPIO_Init+0x20e>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4a4b      	ldr	r2, [pc, #300]	; (8002800 <HAL_GPIO_Init+0x318>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d00d      	beq.n	80026f2 <HAL_GPIO_Init+0x20a>
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	4a4a      	ldr	r2, [pc, #296]	; (8002804 <HAL_GPIO_Init+0x31c>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d007      	beq.n	80026ee <HAL_GPIO_Init+0x206>
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4a49      	ldr	r2, [pc, #292]	; (8002808 <HAL_GPIO_Init+0x320>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d101      	bne.n	80026ea <HAL_GPIO_Init+0x202>
 80026e6:	2306      	movs	r3, #6
 80026e8:	e00c      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026ea:	2307      	movs	r3, #7
 80026ec:	e00a      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026ee:	2305      	movs	r3, #5
 80026f0:	e008      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026f2:	2304      	movs	r3, #4
 80026f4:	e006      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026f6:	2303      	movs	r3, #3
 80026f8:	e004      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026fa:	2302      	movs	r3, #2
 80026fc:	e002      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 80026fe:	2301      	movs	r3, #1
 8002700:	e000      	b.n	8002704 <HAL_GPIO_Init+0x21c>
 8002702:	2300      	movs	r3, #0
 8002704:	69fa      	ldr	r2, [r7, #28]
 8002706:	f002 0203 	and.w	r2, r2, #3
 800270a:	0092      	lsls	r2, r2, #2
 800270c:	4093      	lsls	r3, r2
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4313      	orrs	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002714:	4935      	ldr	r1, [pc, #212]	; (80027ec <HAL_GPIO_Init+0x304>)
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	089b      	lsrs	r3, r3, #2
 800271a:	3302      	adds	r3, #2
 800271c:	69ba      	ldr	r2, [r7, #24]
 800271e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002722:	4b3a      	ldr	r3, [pc, #232]	; (800280c <HAL_GPIO_Init+0x324>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	43db      	mvns	r3, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	4013      	ands	r3, r2
 8002730:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	4313      	orrs	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002746:	4a31      	ldr	r2, [pc, #196]	; (800280c <HAL_GPIO_Init+0x324>)
 8002748:	69bb      	ldr	r3, [r7, #24]
 800274a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800274c:	4b2f      	ldr	r3, [pc, #188]	; (800280c <HAL_GPIO_Init+0x324>)
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	43db      	mvns	r3, r3
 8002756:	69ba      	ldr	r2, [r7, #24]
 8002758:	4013      	ands	r3, r2
 800275a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	4313      	orrs	r3, r2
 800276e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002770:	4a26      	ldr	r2, [pc, #152]	; (800280c <HAL_GPIO_Init+0x324>)
 8002772:	69bb      	ldr	r3, [r7, #24]
 8002774:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002776:	4b25      	ldr	r3, [pc, #148]	; (800280c <HAL_GPIO_Init+0x324>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	43db      	mvns	r3, r3
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	4013      	ands	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d003      	beq.n	800279a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	4313      	orrs	r3, r2
 8002798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800279a:	4a1c      	ldr	r2, [pc, #112]	; (800280c <HAL_GPIO_Init+0x324>)
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027a0:	4b1a      	ldr	r3, [pc, #104]	; (800280c <HAL_GPIO_Init+0x324>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	43db      	mvns	r3, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4013      	ands	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80027bc:	69ba      	ldr	r2, [r7, #24]
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80027c4:	4a11      	ldr	r2, [pc, #68]	; (800280c <HAL_GPIO_Init+0x324>)
 80027c6:	69bb      	ldr	r3, [r7, #24]
 80027c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	3301      	adds	r3, #1
 80027ce:	61fb      	str	r3, [r7, #28]
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	2b0f      	cmp	r3, #15
 80027d4:	f67f ae96 	bls.w	8002504 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80027d8:	bf00      	nop
 80027da:	bf00      	nop
 80027dc:	3724      	adds	r7, #36	; 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800
 80027ec:	40013800 	.word	0x40013800
 80027f0:	40020000 	.word	0x40020000
 80027f4:	40020400 	.word	0x40020400
 80027f8:	40020800 	.word	0x40020800
 80027fc:	40020c00 	.word	0x40020c00
 8002800:	40021000 	.word	0x40021000
 8002804:	40021400 	.word	0x40021400
 8002808:	40021800 	.word	0x40021800
 800280c:	40013c00 	.word	0x40013c00

08002810 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	460b      	mov	r3, r1
 800281a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691a      	ldr	r2, [r3, #16]
 8002820:	887b      	ldrh	r3, [r7, #2]
 8002822:	4013      	ands	r3, r2
 8002824:	2b00      	cmp	r3, #0
 8002826:	d002      	beq.n	800282e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002828:	2301      	movs	r3, #1
 800282a:	73fb      	strb	r3, [r7, #15]
 800282c:	e001      	b.n	8002832 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800282e:	2300      	movs	r3, #0
 8002830:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002832:	7bfb      	ldrb	r3, [r7, #15]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3714      	adds	r7, #20
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	460b      	mov	r3, r1
 800284a:	807b      	strh	r3, [r7, #2]
 800284c:	4613      	mov	r3, r2
 800284e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002850:	787b      	ldrb	r3, [r7, #1]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002856:	887a      	ldrh	r2, [r7, #2]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800285c:	e003      	b.n	8002866 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800285e:	887b      	ldrh	r3, [r7, #2]
 8002860:	041a      	lsls	r2, r3, #16
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	619a      	str	r2, [r3, #24]
}
 8002866:	bf00      	nop
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr

08002872 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002872:	b480      	push	{r7}
 8002874:	b085      	sub	sp, #20
 8002876:	af00      	add	r7, sp, #0
 8002878:	6078      	str	r0, [r7, #4]
 800287a:	460b      	mov	r3, r1
 800287c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002884:	887a      	ldrh	r2, [r7, #2]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	4013      	ands	r3, r2
 800288a:	041a      	lsls	r2, r3, #16
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	43d9      	mvns	r1, r3
 8002890:	887b      	ldrh	r3, [r7, #2]
 8002892:	400b      	ands	r3, r1
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	619a      	str	r2, [r3, #24]
}
 800289a:	bf00      	nop
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
	...

080028a8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e12b      	b.n	8002b12 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d106      	bne.n	80028d4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f7fe fce2 	bl	8001298 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2224      	movs	r2, #36	; 0x24
 80028d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f022 0201 	bic.w	r2, r2, #1
 80028ea:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028fa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800290a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800290c:	f001 f96e 	bl	8003bec <HAL_RCC_GetPCLK1Freq>
 8002910:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	4a81      	ldr	r2, [pc, #516]	; (8002b1c <HAL_I2C_Init+0x274>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d807      	bhi.n	800292c <HAL_I2C_Init+0x84>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	4a80      	ldr	r2, [pc, #512]	; (8002b20 <HAL_I2C_Init+0x278>)
 8002920:	4293      	cmp	r3, r2
 8002922:	bf94      	ite	ls
 8002924:	2301      	movls	r3, #1
 8002926:	2300      	movhi	r3, #0
 8002928:	b2db      	uxtb	r3, r3
 800292a:	e006      	b.n	800293a <HAL_I2C_Init+0x92>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4a7d      	ldr	r2, [pc, #500]	; (8002b24 <HAL_I2C_Init+0x27c>)
 8002930:	4293      	cmp	r3, r2
 8002932:	bf94      	ite	ls
 8002934:	2301      	movls	r3, #1
 8002936:	2300      	movhi	r3, #0
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0e7      	b.n	8002b12 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	4a78      	ldr	r2, [pc, #480]	; (8002b28 <HAL_I2C_Init+0x280>)
 8002946:	fba2 2303 	umull	r2, r3, r2, r3
 800294a:	0c9b      	lsrs	r3, r3, #18
 800294c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	68ba      	ldr	r2, [r7, #8]
 800295e:	430a      	orrs	r2, r1
 8002960:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	4a6a      	ldr	r2, [pc, #424]	; (8002b1c <HAL_I2C_Init+0x274>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d802      	bhi.n	800297c <HAL_I2C_Init+0xd4>
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	3301      	adds	r3, #1
 800297a:	e009      	b.n	8002990 <HAL_I2C_Init+0xe8>
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002982:	fb02 f303 	mul.w	r3, r2, r3
 8002986:	4a69      	ldr	r2, [pc, #420]	; (8002b2c <HAL_I2C_Init+0x284>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	099b      	lsrs	r3, r3, #6
 800298e:	3301      	adds	r3, #1
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	6812      	ldr	r2, [r2, #0]
 8002994:	430b      	orrs	r3, r1
 8002996:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80029a2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	495c      	ldr	r1, [pc, #368]	; (8002b1c <HAL_I2C_Init+0x274>)
 80029ac:	428b      	cmp	r3, r1
 80029ae:	d819      	bhi.n	80029e4 <HAL_I2C_Init+0x13c>
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	1e59      	subs	r1, r3, #1
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	005b      	lsls	r3, r3, #1
 80029ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80029be:	1c59      	adds	r1, r3, #1
 80029c0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80029c4:	400b      	ands	r3, r1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <HAL_I2C_Init+0x138>
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	1e59      	subs	r1, r3, #1
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80029d8:	3301      	adds	r3, #1
 80029da:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029de:	e051      	b.n	8002a84 <HAL_I2C_Init+0x1dc>
 80029e0:	2304      	movs	r3, #4
 80029e2:	e04f      	b.n	8002a84 <HAL_I2C_Init+0x1dc>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d111      	bne.n	8002a10 <HAL_I2C_Init+0x168>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	1e58      	subs	r0, r3, #1
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6859      	ldr	r1, [r3, #4]
 80029f4:	460b      	mov	r3, r1
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	440b      	add	r3, r1
 80029fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	bf0c      	ite	eq
 8002a08:	2301      	moveq	r3, #1
 8002a0a:	2300      	movne	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	e012      	b.n	8002a36 <HAL_I2C_Init+0x18e>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	1e58      	subs	r0, r3, #1
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6859      	ldr	r1, [r3, #4]
 8002a18:	460b      	mov	r3, r1
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	440b      	add	r3, r1
 8002a1e:	0099      	lsls	r1, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a26:	3301      	adds	r3, #1
 8002a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	bf0c      	ite	eq
 8002a30:	2301      	moveq	r3, #1
 8002a32:	2300      	movne	r3, #0
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_Init+0x196>
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e022      	b.n	8002a84 <HAL_I2C_Init+0x1dc>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10e      	bne.n	8002a64 <HAL_I2C_Init+0x1bc>
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	1e58      	subs	r0, r3, #1
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6859      	ldr	r1, [r3, #4]
 8002a4e:	460b      	mov	r3, r1
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	440b      	add	r3, r1
 8002a54:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a58:	3301      	adds	r3, #1
 8002a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a62:	e00f      	b.n	8002a84 <HAL_I2C_Init+0x1dc>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	1e58      	subs	r0, r3, #1
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6859      	ldr	r1, [r3, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	009b      	lsls	r3, r3, #2
 8002a70:	440b      	add	r3, r1
 8002a72:	0099      	lsls	r1, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a80:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	6809      	ldr	r1, [r1, #0]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	69da      	ldr	r2, [r3, #28]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6a1b      	ldr	r3, [r3, #32]
 8002a9e:	431a      	orrs	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	430a      	orrs	r2, r1
 8002aa6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002ab2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	6911      	ldr	r1, [r2, #16]
 8002aba:	687a      	ldr	r2, [r7, #4]
 8002abc:	68d2      	ldr	r2, [r2, #12]
 8002abe:	4311      	orrs	r1, r2
 8002ac0:	687a      	ldr	r2, [r7, #4]
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	430b      	orrs	r3, r1
 8002ac6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	695a      	ldr	r2, [r3, #20]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	699b      	ldr	r3, [r3, #24]
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 0201 	orr.w	r2, r2, #1
 8002af2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2220      	movs	r2, #32
 8002afe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	2200      	movs	r2, #0
 8002b06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	000186a0 	.word	0x000186a0
 8002b20:	001e847f 	.word	0x001e847f
 8002b24:	003d08ff 	.word	0x003d08ff
 8002b28:	431bde83 	.word	0x431bde83
 8002b2c:	10624dd3 	.word	0x10624dd3

08002b30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b088      	sub	sp, #32
 8002b34:	af02      	add	r7, sp, #8
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	4608      	mov	r0, r1
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	4603      	mov	r3, r0
 8002b40:	817b      	strh	r3, [r7, #10]
 8002b42:	460b      	mov	r3, r1
 8002b44:	813b      	strh	r3, [r7, #8]
 8002b46:	4613      	mov	r3, r2
 8002b48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b4a:	f7fe ff6d 	bl	8001a28 <HAL_GetTick>
 8002b4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2b20      	cmp	r3, #32
 8002b5a:	f040 80d9 	bne.w	8002d10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	9300      	str	r3, [sp, #0]
 8002b62:	2319      	movs	r3, #25
 8002b64:	2201      	movs	r2, #1
 8002b66:	496d      	ldr	r1, [pc, #436]	; (8002d1c <HAL_I2C_Mem_Write+0x1ec>)
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f971 	bl	8002e50 <I2C_WaitOnFlagUntilTimeout>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b74:	2302      	movs	r3, #2
 8002b76:	e0cc      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d101      	bne.n	8002b86 <HAL_I2C_Mem_Write+0x56>
 8002b82:	2302      	movs	r3, #2
 8002b84:	e0c5      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0301 	and.w	r3, r3, #1
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d007      	beq.n	8002bac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f042 0201 	orr.w	r2, r2, #1
 8002baa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681a      	ldr	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002bba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2221      	movs	r2, #33	; 0x21
 8002bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2240      	movs	r2, #64	; 0x40
 8002bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a3a      	ldr	r2, [r7, #32]
 8002bd6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bdc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4a4d      	ldr	r2, [pc, #308]	; (8002d20 <HAL_I2C_Mem_Write+0x1f0>)
 8002bec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bee:	88f8      	ldrh	r0, [r7, #6]
 8002bf0:	893a      	ldrh	r2, [r7, #8]
 8002bf2:	8979      	ldrh	r1, [r7, #10]
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	9301      	str	r3, [sp, #4]
 8002bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 f890 	bl	8002d24 <I2C_RequestMemoryWrite>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d052      	beq.n	8002cb0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e081      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 f9f2 	bl	8002ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00d      	beq.n	8002c3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	2b04      	cmp	r3, #4
 8002c24:	d107      	bne.n	8002c36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e06b      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c3e:	781a      	ldrb	r2, [r3, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	695b      	ldr	r3, [r3, #20]
 8002c70:	f003 0304 	and.w	r3, r3, #4
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d11b      	bne.n	8002cb0 <HAL_I2C_Mem_Write+0x180>
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d017      	beq.n	8002cb0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c84:	781a      	ldrb	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c90:	1c5a      	adds	r2, r3, #1
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c9a:	3b01      	subs	r3, #1
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	3b01      	subs	r3, #1
 8002caa:	b29a      	uxth	r2, r3
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1aa      	bne.n	8002c0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cbc:	68f8      	ldr	r0, [r7, #12]
 8002cbe:	f000 f9de 	bl	800307e <I2C_WaitOnBTFFlagUntilTimeout>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00d      	beq.n	8002ce4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ccc:	2b04      	cmp	r3, #4
 8002cce:	d107      	bne.n	8002ce0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cde:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e016      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2220      	movs	r2, #32
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	e000      	b.n	8002d12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002d10:	2302      	movs	r3, #2
  }
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3718      	adds	r7, #24
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	00100002 	.word	0x00100002
 8002d20:	ffff0000 	.word	0xffff0000

08002d24 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b088      	sub	sp, #32
 8002d28:	af02      	add	r7, sp, #8
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	4608      	mov	r0, r1
 8002d2e:	4611      	mov	r1, r2
 8002d30:	461a      	mov	r2, r3
 8002d32:	4603      	mov	r3, r0
 8002d34:	817b      	strh	r3, [r7, #10]
 8002d36:	460b      	mov	r3, r1
 8002d38:	813b      	strh	r3, [r7, #8]
 8002d3a:	4613      	mov	r3, r2
 8002d3c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d4c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	6a3b      	ldr	r3, [r7, #32]
 8002d54:	2200      	movs	r2, #0
 8002d56:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f000 f878 	bl	8002e50 <I2C_WaitOnFlagUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d00d      	beq.n	8002d82 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d70:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d74:	d103      	bne.n	8002d7e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e05f      	b.n	8002e42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d82:	897b      	ldrh	r3, [r7, #10]
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	461a      	mov	r2, r3
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d94:	6a3a      	ldr	r2, [r7, #32]
 8002d96:	492d      	ldr	r1, [pc, #180]	; (8002e4c <I2C_RequestMemoryWrite+0x128>)
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f000 f8b0 	bl	8002efe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d001      	beq.n	8002da8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002da4:	2301      	movs	r3, #1
 8002da6:	e04c      	b.n	8002e42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002da8:	2300      	movs	r3, #0
 8002daa:	617b      	str	r3, [r7, #20]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	617b      	str	r3, [r7, #20]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002dbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc0:	6a39      	ldr	r1, [r7, #32]
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f91a 	bl	8002ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d00d      	beq.n	8002dea <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d107      	bne.n	8002de6 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002de4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e02b      	b.n	8002e42 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002dea:	88fb      	ldrh	r3, [r7, #6]
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d105      	bne.n	8002dfc <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002df0:	893b      	ldrh	r3, [r7, #8]
 8002df2:	b2da      	uxtb	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	611a      	str	r2, [r3, #16]
 8002dfa:	e021      	b.n	8002e40 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002dfc:	893b      	ldrh	r3, [r7, #8]
 8002dfe:	0a1b      	lsrs	r3, r3, #8
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e0c:	6a39      	ldr	r1, [r7, #32]
 8002e0e:	68f8      	ldr	r0, [r7, #12]
 8002e10:	f000 f8f4 	bl	8002ffc <I2C_WaitOnTXEFlagUntilTimeout>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00d      	beq.n	8002e36 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1e:	2b04      	cmp	r3, #4
 8002e20:	d107      	bne.n	8002e32 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e32:	2301      	movs	r3, #1
 8002e34:	e005      	b.n	8002e42 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e36:	893b      	ldrh	r3, [r7, #8]
 8002e38:	b2da      	uxtb	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002e40:	2300      	movs	r3, #0
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3718      	adds	r7, #24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	00010002 	.word	0x00010002

08002e50 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	60f8      	str	r0, [r7, #12]
 8002e58:	60b9      	str	r1, [r7, #8]
 8002e5a:	603b      	str	r3, [r7, #0]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e60:	e025      	b.n	8002eae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e68:	d021      	beq.n	8002eae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e6a:	f7fe fddd 	bl	8001a28 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d302      	bcc.n	8002e80 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d116      	bne.n	8002eae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2220      	movs	r2, #32
 8002e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2200      	movs	r2, #0
 8002e92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	f043 0220 	orr.w	r2, r3, #32
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e023      	b.n	8002ef6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002eae:	68bb      	ldr	r3, [r7, #8]
 8002eb0:	0c1b      	lsrs	r3, r3, #16
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d10d      	bne.n	8002ed4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	b29b      	uxth	r3, r3
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bf0c      	ite	eq
 8002eca:	2301      	moveq	r3, #1
 8002ecc:	2300      	movne	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	461a      	mov	r2, r3
 8002ed2:	e00c      	b.n	8002eee <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	699b      	ldr	r3, [r3, #24]
 8002eda:	43da      	mvns	r2, r3
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	bf0c      	ite	eq
 8002ee6:	2301      	moveq	r3, #1
 8002ee8:	2300      	movne	r3, #0
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	461a      	mov	r2, r3
 8002eee:	79fb      	ldrb	r3, [r7, #7]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d0b6      	beq.n	8002e62 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ef4:	2300      	movs	r3, #0
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	3710      	adds	r7, #16
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b084      	sub	sp, #16
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	60f8      	str	r0, [r7, #12]
 8002f06:	60b9      	str	r1, [r7, #8]
 8002f08:	607a      	str	r2, [r7, #4]
 8002f0a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002f0c:	e051      	b.n	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	695b      	ldr	r3, [r3, #20]
 8002f14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f1c:	d123      	bne.n	8002f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f2c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002f36:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2220      	movs	r2, #32
 8002f42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f52:	f043 0204 	orr.w	r2, r3, #4
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e046      	b.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f6c:	d021      	beq.n	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f6e:	f7fe fd5b 	bl	8001a28 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d302      	bcc.n	8002f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d116      	bne.n	8002fb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2220      	movs	r2, #32
 8002f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f043 0220 	orr.w	r2, r3, #32
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e020      	b.n	8002ff4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	0c1b      	lsrs	r3, r3, #16
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d10c      	bne.n	8002fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	43da      	mvns	r2, r3
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	bf14      	ite	ne
 8002fce:	2301      	movne	r3, #1
 8002fd0:	2300      	moveq	r3, #0
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	e00b      	b.n	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	699b      	ldr	r3, [r3, #24]
 8002fdc:	43da      	mvns	r2, r3
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	b29b      	uxth	r3, r3
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf14      	ite	ne
 8002fe8:	2301      	movne	r3, #1
 8002fea:	2300      	moveq	r3, #0
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d18d      	bne.n	8002f0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003008:	e02d      	b.n	8003066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800300a:	68f8      	ldr	r0, [r7, #12]
 800300c:	f000 f878 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8003010:	4603      	mov	r3, r0
 8003012:	2b00      	cmp	r3, #0
 8003014:	d001      	beq.n	800301a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e02d      	b.n	8003076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003020:	d021      	beq.n	8003066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003022:	f7fe fd01 	bl	8001a28 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	68ba      	ldr	r2, [r7, #8]
 800302e:	429a      	cmp	r2, r3
 8003030:	d302      	bcc.n	8003038 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d116      	bne.n	8003066 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	2200      	movs	r2, #0
 800303c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	2220      	movs	r2, #32
 8003042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2200      	movs	r2, #0
 800304a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003052:	f043 0220 	orr.w	r2, r3, #32
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e007      	b.n	8003076 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003070:	2b80      	cmp	r3, #128	; 0x80
 8003072:	d1ca      	bne.n	800300a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003074:	2300      	movs	r3, #0
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800307e:	b580      	push	{r7, lr}
 8003080:	b084      	sub	sp, #16
 8003082:	af00      	add	r7, sp, #0
 8003084:	60f8      	str	r0, [r7, #12]
 8003086:	60b9      	str	r1, [r7, #8]
 8003088:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800308a:	e02d      	b.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 f837 	bl	8003100 <I2C_IsAcknowledgeFailed>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e02d      	b.n	80030f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030a2:	d021      	beq.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030a4:	f7fe fcc0 	bl	8001a28 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	429a      	cmp	r2, r3
 80030b2:	d302      	bcc.n	80030ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d116      	bne.n	80030e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	2220      	movs	r2, #32
 80030c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	2200      	movs	r2, #0
 80030cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	f043 0220 	orr.w	r2, r3, #32
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e007      	b.n	80030f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	695b      	ldr	r3, [r3, #20]
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	d1ca      	bne.n	800308c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	3710      	adds	r7, #16
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003100:	b480      	push	{r7}
 8003102:	b083      	sub	sp, #12
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003112:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003116:	d11b      	bne.n	8003150 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003120:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2220      	movs	r2, #32
 800312c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313c:	f043 0204 	orr.w	r2, r3, #4
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	370c      	adds	r7, #12
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
	...

08003160 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b088      	sub	sp, #32
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e0e1      	b.n	8003336 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003178:	b2db      	uxtb	r3, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d109      	bne.n	8003192 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a6d      	ldr	r2, [pc, #436]	; (8003340 <HAL_I2S_Init+0x1e0>)
 800318a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f7fe f8cb 	bl	8001328 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	2202      	movs	r2, #2
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	69db      	ldr	r3, [r3, #28]
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	6812      	ldr	r2, [r2, #0]
 80031a4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031a8:	f023 030f 	bic.w	r3, r3, #15
 80031ac:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2202      	movs	r2, #2
 80031b4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d06f      	beq.n	800329e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	68db      	ldr	r3, [r3, #12]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d102      	bne.n	80031cc <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80031c6:	2310      	movs	r3, #16
 80031c8:	617b      	str	r3, [r7, #20]
 80031ca:	e001      	b.n	80031d0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80031cc:	2320      	movs	r3, #32
 80031ce:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d802      	bhi.n	80031de <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a58      	ldr	r2, [pc, #352]	; (8003344 <HAL_I2S_Init+0x1e4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d004      	beq.n	80031f2 <HAL_I2S_Init+0x92>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a56      	ldr	r2, [pc, #344]	; (8003348 <HAL_I2S_Init+0x1e8>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d104      	bne.n	80031fc <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80031f2:	2001      	movs	r0, #1
 80031f4:	f001 f84c 	bl	8004290 <HAL_RCCEx_GetPeriphCLKFreq>
 80031f8:	60f8      	str	r0, [r7, #12]
 80031fa:	e003      	b.n	8003204 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80031fc:	2002      	movs	r0, #2
 80031fe:	f001 f847 	bl	8004290 <HAL_RCCEx_GetPeriphCLKFreq>
 8003202:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691b      	ldr	r3, [r3, #16]
 8003208:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800320c:	d125      	bne.n	800325a <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d010      	beq.n	8003238 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	005b      	lsls	r3, r3, #1
 8003228:	461a      	mov	r2, r3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003232:	3305      	adds	r3, #5
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	e01f      	b.n	8003278 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	00db      	lsls	r3, r3, #3
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003242:	4613      	mov	r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4413      	add	r3, r2
 8003248:	005b      	lsls	r3, r3, #1
 800324a:	461a      	mov	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	fbb2 f3f3 	udiv	r3, r2, r3
 8003254:	3305      	adds	r3, #5
 8003256:	613b      	str	r3, [r7, #16]
 8003258:	e00e      	b.n	8003278 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800325a:	68fa      	ldr	r2, [r7, #12]
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	461a      	mov	r2, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	695b      	ldr	r3, [r3, #20]
 8003270:	fbb2 f3f3 	udiv	r3, r2, r3
 8003274:	3305      	adds	r3, #5
 8003276:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	4a34      	ldr	r2, [pc, #208]	; (800334c <HAL_I2S_Init+0x1ec>)
 800327c:	fba2 2303 	umull	r2, r3, r2, r3
 8003280:	08db      	lsrs	r3, r3, #3
 8003282:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003284:	693b      	ldr	r3, [r7, #16]
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	1ad3      	subs	r3, r2, r3
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003296:	69bb      	ldr	r3, [r7, #24]
 8003298:	021b      	lsls	r3, r3, #8
 800329a:	61bb      	str	r3, [r7, #24]
 800329c:	e003      	b.n	80032a6 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800329e:	2302      	movs	r3, #2
 80032a0:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d902      	bls.n	80032b2 <HAL_I2S_Init+0x152>
 80032ac:	69fb      	ldr	r3, [r7, #28]
 80032ae:	2bff      	cmp	r3, #255	; 0xff
 80032b0:	d907      	bls.n	80032c2 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	f043 0210 	orr.w	r2, r3, #16
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e039      	b.n	8003336 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	69bb      	ldr	r3, [r7, #24]
 80032c8:	ea42 0103 	orr.w	r1, r2, r3
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	69fa      	ldr	r2, [r7, #28]
 80032d2:	430a      	orrs	r2, r1
 80032d4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	69db      	ldr	r3, [r3, #28]
 80032dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80032e0:	f023 030f 	bic.w	r3, r3, #15
 80032e4:	687a      	ldr	r2, [r7, #4]
 80032e6:	6851      	ldr	r1, [r2, #4]
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6892      	ldr	r2, [r2, #8]
 80032ec:	4311      	orrs	r1, r2
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	68d2      	ldr	r2, [r2, #12]
 80032f2:	4311      	orrs	r1, r2
 80032f4:	687a      	ldr	r2, [r7, #4]
 80032f6:	6992      	ldr	r2, [r2, #24]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003304:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	2b30      	cmp	r3, #48	; 0x30
 800330c:	d003      	beq.n	8003316 <HAL_I2S_Init+0x1b6>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	2bb0      	cmp	r3, #176	; 0xb0
 8003314:	d107      	bne.n	8003326 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	69da      	ldr	r2, [r3, #28]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003324:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3720      	adds	r7, #32
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}
 800333e:	bf00      	nop
 8003340:	080037e1 	.word	0x080037e1
 8003344:	40003800 	.word	0x40003800
 8003348:	40003c00 	.word	0x40003c00
 800334c:	cccccccd 	.word	0xcccccccd

08003350 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b086      	sub	sp, #24
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	4613      	mov	r3, r2
 800335c:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d002      	beq.n	800336a <HAL_I2S_Receive_DMA+0x1a>
 8003364:	88fb      	ldrh	r3, [r7, #6]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e0a1      	b.n	80034b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d101      	bne.n	800337e <HAL_I2S_Receive_DMA+0x2e>
 800337a:	2302      	movs	r3, #2
 800337c:	e099      	b.n	80034b2 <HAL_I2S_Receive_DMA+0x162>
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b01      	cmp	r3, #1
 8003390:	d005      	beq.n	800339e <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 800339a:	2302      	movs	r3, #2
 800339c:	e089      	b.n	80034b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2204      	movs	r2, #4
 80033a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	f003 0307 	and.w	r3, r3, #7
 80033bc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	2b03      	cmp	r3, #3
 80033c2:	d002      	beq.n	80033ca <HAL_I2S_Receive_DMA+0x7a>
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	2b05      	cmp	r3, #5
 80033c8:	d10a      	bne.n	80033e0 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 80033ca:	88fb      	ldrh	r3, [r7, #6]
 80033cc:	005b      	lsls	r3, r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80033d4:	88fb      	ldrh	r3, [r7, #6]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	b29a      	uxth	r2, r3
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	865a      	strh	r2, [r3, #50]	; 0x32
 80033de:	e005      	b.n	80033ec <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	88fa      	ldrh	r2, [r7, #6]
 80033e4:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	88fa      	ldrh	r2, [r7, #6]
 80033ea:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f0:	4a32      	ldr	r2, [pc, #200]	; (80034bc <HAL_I2S_Receive_DMA+0x16c>)
 80033f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f8:	4a31      	ldr	r2, [pc, #196]	; (80034c0 <HAL_I2S_Receive_DMA+0x170>)
 80033fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003400:	4a30      	ldr	r2, [pc, #192]	; (80034c4 <HAL_I2S_Receive_DMA+0x174>)
 8003402:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	69db      	ldr	r3, [r3, #28]
 800340a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800340e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003412:	d10a      	bne.n	800342a <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003414:	2300      	movs	r3, #0
 8003416:	613b      	str	r3, [r7, #16]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	613b      	str	r3, [r7, #16]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	330c      	adds	r3, #12
 8003434:	4619      	mov	r1, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800343a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8003440:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003442:	f7fe fcfd 	bl	8001e40 <HAL_DMA_Start_IT>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d00f      	beq.n	800346c <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003450:	f043 0208 	orr.w	r2, r3, #8
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e022      	b.n	80034b2 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	69db      	ldr	r3, [r3, #28]
 8003472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003476:	2b00      	cmp	r3, #0
 8003478:	d107      	bne.n	800348a <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	69da      	ldr	r2, [r3, #28]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003488:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d107      	bne.n	80034a8 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f042 0201 	orr.w	r2, r2, #1
 80034a6:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	2200      	movs	r2, #0
 80034ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3718      	adds	r7, #24
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	080036bf 	.word	0x080036bf
 80034c0:	0800367d 	.word	0x0800367d
 80034c4:	080036db 	.word	0x080036db

080034c8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b086      	sub	sp, #24
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 80034d0:	2300      	movs	r3, #0
 80034d2:	75fb      	strb	r3, [r7, #23]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034dc:	d003      	beq.n	80034e6 <HAL_I2S_DMAStop+0x1e>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d155      	bne.n	8003592 <HAL_I2S_DMAStop+0xca>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00f      	beq.n	800350e <HAL_I2S_DMAStop+0x46>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7fe fcfc 	bl	8001ef0 <HAL_DMA_Abort>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d007      	beq.n	800350e <HAL_I2S_DMAStop+0x46>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003502:	f043 0208 	orr.w	r2, r3, #8
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	75fb      	strb	r3, [r7, #23]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800350e:	2364      	movs	r3, #100	; 0x64
 8003510:	2201      	movs	r2, #1
 8003512:	2102      	movs	r1, #2
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f000 f9ed 	bl	80038f4 <I2S_WaitFlagStateUntilTimeout>
 800351a:	4603      	mov	r3, r0
 800351c:	2b00      	cmp	r3, #0
 800351e:	d00b      	beq.n	8003538 <HAL_I2S_DMAStop+0x70>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003524:	f043 0201 	orr.w	r2, r3, #1
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2201      	movs	r2, #1
 8003530:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	75fb      	strb	r3, [r7, #23]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8003538:	2364      	movs	r3, #100	; 0x64
 800353a:	2200      	movs	r2, #0
 800353c:	2180      	movs	r1, #128	; 0x80
 800353e:	6878      	ldr	r0, [r7, #4]
 8003540:	f000 f9d8 	bl	80038f4 <I2S_WaitFlagStateUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00b      	beq.n	8003562 <HAL_I2S_DMAStop+0x9a>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800354e:	f043 0201 	orr.w	r2, r3, #1
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	75fb      	strb	r3, [r7, #23]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	69da      	ldr	r2, [r3, #28]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003570:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003572:	2300      	movs	r3, #0
 8003574:	613b      	str	r3, [r7, #16]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	689b      	ldr	r3, [r3, #8]
 800357c:	613b      	str	r3, [r7, #16]
 800357e:	693b      	ldr	r3, [r7, #16]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	685a      	ldr	r2, [r3, #4]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 0202 	bic.w	r2, r2, #2
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	e04d      	b.n	800362e <HAL_I2S_DMAStop+0x166>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800359a:	d004      	beq.n	80035a6 <HAL_I2S_DMAStop+0xde>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035a4:	d143      	bne.n	800362e <HAL_I2S_DMAStop+0x166>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00f      	beq.n	80035ce <HAL_I2S_DMAStop+0x106>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fe fc9c 	bl	8001ef0 <HAL_DMA_Abort>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d007      	beq.n	80035ce <HAL_I2S_DMAStop+0x106>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c2:	f043 0208 	orr.w	r2, r3, #8
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	75fb      	strb	r3, [r7, #23]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035dc:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	60fb      	str	r3, [r7, #12]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	60fb      	str	r3, [r7, #12]
 80035f2:	68fb      	ldr	r3, [r7, #12]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f022 0201 	bic.w	r2, r2, #1
 8003602:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800360c:	d10c      	bne.n	8003628 <HAL_I2S_DMAStop+0x160>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003612:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	75fb      	strb	r3, [r7, #23]
 8003626:	e002      	b.n	800362e <HAL_I2S_DMAStop+0x166>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8003636:	7dfb      	ldrb	r3, [r7, #23]
}
 8003638:	4618      	mov	r0, r3
 800363a:	3718      	adds	r7, #24
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003648:	bf00      	nop
 800364a:	370c      	adds	r7, #12
 800364c:	46bd      	mov	sp, r7
 800364e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003652:	4770      	bx	lr

08003654 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003654:	b480      	push	{r7}
 8003656:	b083      	sub	sp, #12
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 800365c:	bf00      	nop
 800365e:	370c      	adds	r7, #12
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr

08003668 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003668:	b480      	push	{r7}
 800366a:	b083      	sub	sp, #12
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr

0800367c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003688:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d10e      	bne.n	80036b0 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	685a      	ldr	r2, [r3, #4]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0201 	bic.w	r2, r2, #1
 80036a0:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2201      	movs	r2, #1
 80036ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 80036b0:	68f8      	ldr	r0, [r7, #12]
 80036b2:	f7fd fba5 	bl	8000e00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80036b6:	bf00      	nop
 80036b8:	3710      	adds	r7, #16
 80036ba:	46bd      	mov	sp, r7
 80036bc:	bd80      	pop	{r7, pc}

080036be <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80036be:	b580      	push	{r7, lr}
 80036c0:	b084      	sub	sp, #16
 80036c2:	af00      	add	r7, sp, #0
 80036c4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ca:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f7ff ffc1 	bl	8003654 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80036d2:	bf00      	nop
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 80036da:	b580      	push	{r7, lr}
 80036dc:	b084      	sub	sp, #16
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e6:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0203 	bic.w	r2, r2, #3
 80036f6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2200      	movs	r2, #0
 80036fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003710:	f043 0208 	orr.w	r2, r3, #8
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f7ff ffa5 	bl	8003668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800371e:	bf00      	nop
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}

08003726 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003726:	b580      	push	{r7, lr}
 8003728:	b082      	sub	sp, #8
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003732:	881a      	ldrh	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373e:	1c9a      	adds	r2, r3, #2
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003748:	b29b      	uxth	r3, r3
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003756:	b29b      	uxth	r3, r3
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10e      	bne.n	800377a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800376a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	f7ff ff63 	bl	8003640 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800377a:	bf00      	nop
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}

08003782 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68da      	ldr	r2, [r3, #12]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003794:	b292      	uxth	r2, r2
 8003796:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800379c:	1c9a      	adds	r2, r3, #2
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037a6:	b29b      	uxth	r3, r3
 80037a8:	3b01      	subs	r3, #1
 80037aa:	b29a      	uxth	r2, r3
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80037b4:	b29b      	uxth	r3, r3
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d10e      	bne.n	80037d8 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80037c8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2201      	movs	r2, #1
 80037ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f7fd fb14 	bl	8000e00 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80037d8:	bf00      	nop
 80037da:	3708      	adds	r7, #8
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	2b04      	cmp	r3, #4
 80037fa:	d13a      	bne.n	8003872 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b01      	cmp	r3, #1
 8003804:	d109      	bne.n	800381a <I2S_IRQHandler+0x3a>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003810:	2b40      	cmp	r3, #64	; 0x40
 8003812:	d102      	bne.n	800381a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7ff ffb4 	bl	8003782 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003820:	2b40      	cmp	r3, #64	; 0x40
 8003822:	d126      	bne.n	8003872 <I2S_IRQHandler+0x92>
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f003 0320 	and.w	r3, r3, #32
 800382e:	2b20      	cmp	r3, #32
 8003830:	d11f      	bne.n	8003872 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685a      	ldr	r2, [r3, #4]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003840:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	68db      	ldr	r3, [r3, #12]
 800384c:	613b      	str	r3, [r7, #16]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	613b      	str	r3, [r7, #16]
 8003856:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003864:	f043 0202 	orr.w	r2, r3, #2
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f7ff fefb 	bl	8003668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b03      	cmp	r3, #3
 800387c:	d136      	bne.n	80038ec <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b02      	cmp	r3, #2
 8003886:	d109      	bne.n	800389c <I2S_IRQHandler+0xbc>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003892:	2b80      	cmp	r3, #128	; 0x80
 8003894:	d102      	bne.n	800389c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7ff ff45 	bl	8003726 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b08      	cmp	r3, #8
 80038a4:	d122      	bne.n	80038ec <I2S_IRQHandler+0x10c>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	f003 0320 	and.w	r3, r3, #32
 80038b0:	2b20      	cmp	r3, #32
 80038b2:	d11b      	bne.n	80038ec <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685a      	ldr	r2, [r3, #4]
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80038c2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	689b      	ldr	r3, [r3, #8]
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2201      	movs	r2, #1
 80038d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038de:	f043 0204 	orr.w	r2, r3, #4
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7ff febe 	bl	8003668 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80038ec:	bf00      	nop
 80038ee:	3718      	adds	r7, #24
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	603b      	str	r3, [r7, #0]
 8003900:	4613      	mov	r3, r2
 8003902:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003904:	f7fe f890 	bl	8001a28 <HAL_GetTick>
 8003908:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800390a:	e018      	b.n	800393e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003912:	d014      	beq.n	800393e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8003914:	f7fe f888 	bl	8001a28 <HAL_GetTick>
 8003918:	4602      	mov	r2, r0
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	1ad3      	subs	r3, r2, r3
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d902      	bls.n	800392a <I2S_WaitFlagStateUntilTimeout+0x36>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d109      	bne.n	800393e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e00f      	b.n	800395e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689a      	ldr	r2, [r3, #8]
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	4013      	ands	r3, r2
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	429a      	cmp	r2, r3
 800394c:	bf0c      	ite	eq
 800394e:	2301      	moveq	r3, #1
 8003950:	2300      	movne	r3, #0
 8003952:	b2db      	uxtb	r3, r3
 8003954:	461a      	mov	r2, r3
 8003956:	79fb      	ldrb	r3, [r7, #7]
 8003958:	429a      	cmp	r2, r3
 800395a:	d1d7      	bne.n	800390c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800395c:	2300      	movs	r3, #0
}
 800395e:	4618      	mov	r0, r3
 8003960:	3718      	adds	r7, #24
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800396e:	2300      	movs	r3, #0
 8003970:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003972:	2300      	movs	r3, #0
 8003974:	603b      	str	r3, [r7, #0]
 8003976:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397a:	4a1f      	ldr	r2, [pc, #124]	; (80039f8 <HAL_PWREx_EnableOverDrive+0x90>)
 800397c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003980:	6413      	str	r3, [r2, #64]	; 0x40
 8003982:	4b1d      	ldr	r3, [pc, #116]	; (80039f8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003986:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800398a:	603b      	str	r3, [r7, #0]
 800398c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800398e:	4b1b      	ldr	r3, [pc, #108]	; (80039fc <HAL_PWREx_EnableOverDrive+0x94>)
 8003990:	2201      	movs	r2, #1
 8003992:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003994:	f7fe f848 	bl	8001a28 <HAL_GetTick>
 8003998:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800399a:	e009      	b.n	80039b0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800399c:	f7fe f844 	bl	8001a28 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039aa:	d901      	bls.n	80039b0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e01f      	b.n	80039f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80039b0:	4b13      	ldr	r3, [pc, #76]	; (8003a00 <HAL_PWREx_EnableOverDrive+0x98>)
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039bc:	d1ee      	bne.n	800399c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80039be:	4b11      	ldr	r3, [pc, #68]	; (8003a04 <HAL_PWREx_EnableOverDrive+0x9c>)
 80039c0:	2201      	movs	r2, #1
 80039c2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039c4:	f7fe f830 	bl	8001a28 <HAL_GetTick>
 80039c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80039ca:	e009      	b.n	80039e0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80039cc:	f7fe f82c 	bl	8001a28 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039da:	d901      	bls.n	80039e0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e007      	b.n	80039f0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80039e0:	4b07      	ldr	r3, [pc, #28]	; (8003a00 <HAL_PWREx_EnableOverDrive+0x98>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80039ec:	d1ee      	bne.n	80039cc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40023800 	.word	0x40023800
 80039fc:	420e0040 	.word	0x420e0040
 8003a00:	40007000 	.word	0x40007000
 8003a04:	420e0044 	.word	0x420e0044

08003a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b084      	sub	sp, #16
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e0cc      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a1c:	4b68      	ldr	r3, [pc, #416]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f003 030f 	and.w	r3, r3, #15
 8003a24:	683a      	ldr	r2, [r7, #0]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d90c      	bls.n	8003a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a2a:	4b65      	ldr	r3, [pc, #404]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a32:	4b63      	ldr	r3, [pc, #396]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 030f 	and.w	r3, r3, #15
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d001      	beq.n	8003a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0b8      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d020      	beq.n	8003a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a5c:	4b59      	ldr	r3, [pc, #356]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4a58      	ldr	r2, [pc, #352]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a62:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f003 0308 	and.w	r3, r3, #8
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a74:	4b53      	ldr	r3, [pc, #332]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4a52      	ldr	r2, [pc, #328]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a7a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a80:	4b50      	ldr	r3, [pc, #320]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	494d      	ldr	r1, [pc, #308]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d044      	beq.n	8003b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d107      	bne.n	8003ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aa6:	4b47      	ldr	r3, [pc, #284]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d119      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e07f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	2b02      	cmp	r3, #2
 8003abc:	d003      	beq.n	8003ac6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	d107      	bne.n	8003ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac6:	4b3f      	ldr	r3, [pc, #252]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d109      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e06f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ad6:	4b3b      	ldr	r3, [pc, #236]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e067      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ae6:	4b37      	ldr	r3, [pc, #220]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f023 0203 	bic.w	r2, r3, #3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	4934      	ldr	r1, [pc, #208]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003af8:	f7fd ff96 	bl	8001a28 <HAL_GetTick>
 8003afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	e00a      	b.n	8003b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b00:	f7fd ff92 	bl	8001a28 <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d901      	bls.n	8003b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e04f      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b16:	4b2b      	ldr	r3, [pc, #172]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b18:	689b      	ldr	r3, [r3, #8]
 8003b1a:	f003 020c 	and.w	r2, r3, #12
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d1eb      	bne.n	8003b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b28:	4b25      	ldr	r3, [pc, #148]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 030f 	and.w	r3, r3, #15
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	429a      	cmp	r2, r3
 8003b34:	d20c      	bcs.n	8003b50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b36:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b38:	683a      	ldr	r2, [r7, #0]
 8003b3a:	b2d2      	uxtb	r2, r2
 8003b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b3e:	4b20      	ldr	r3, [pc, #128]	; (8003bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 030f 	and.w	r3, r3, #15
 8003b46:	683a      	ldr	r2, [r7, #0]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d001      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e032      	b.n	8003bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d008      	beq.n	8003b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b5c:	4b19      	ldr	r3, [pc, #100]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	4916      	ldr	r1, [pc, #88]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d009      	beq.n	8003b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b7a:	4b12      	ldr	r3, [pc, #72]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	00db      	lsls	r3, r3, #3
 8003b88:	490e      	ldr	r1, [pc, #56]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b8e:	f000 fdc1 	bl	8004714 <HAL_RCC_GetSysClockFreq>
 8003b92:	4602      	mov	r2, r0
 8003b94:	4b0b      	ldr	r3, [pc, #44]	; (8003bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	091b      	lsrs	r3, r3, #4
 8003b9a:	f003 030f 	and.w	r3, r3, #15
 8003b9e:	490a      	ldr	r1, [pc, #40]	; (8003bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003ba0:	5ccb      	ldrb	r3, [r1, r3]
 8003ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba6:	4a09      	ldr	r2, [pc, #36]	; (8003bcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003baa:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f7fd fef6 	bl	80019a0 <HAL_InitTick>

  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	40023c00 	.word	0x40023c00
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	0800bcc4 	.word	0x0800bcc4
 8003bcc:	20000004 	.word	0x20000004
 8003bd0:	20000008 	.word	0x20000008

08003bd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd8:	4b03      	ldr	r3, [pc, #12]	; (8003be8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bda:	681b      	ldr	r3, [r3, #0]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	20000004 	.word	0x20000004

08003bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003bf0:	f7ff fff0 	bl	8003bd4 <HAL_RCC_GetHCLKFreq>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	4b05      	ldr	r3, [pc, #20]	; (8003c0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	0a9b      	lsrs	r3, r3, #10
 8003bfc:	f003 0307 	and.w	r3, r3, #7
 8003c00:	4903      	ldr	r1, [pc, #12]	; (8003c10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c02:	5ccb      	ldrb	r3, [r1, r3]
 8003c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40023800 	.word	0x40023800
 8003c10:	0800bcd4 	.word	0x0800bcd4

08003c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c18:	f7ff ffdc 	bl	8003bd4 <HAL_RCC_GetHCLKFreq>
 8003c1c:	4602      	mov	r2, r0
 8003c1e:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c20:	689b      	ldr	r3, [r3, #8]
 8003c22:	0b5b      	lsrs	r3, r3, #13
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	4903      	ldr	r1, [pc, #12]	; (8003c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c2a:	5ccb      	ldrb	r3, [r1, r3]
 8003c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	bd80      	pop	{r7, pc}
 8003c34:	40023800 	.word	0x40023800
 8003c38:	0800bcd4 	.word	0x0800bcd4

08003c3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b08c      	sub	sp, #48	; 0x30
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003c50:	2300      	movs	r3, #0
 8003c52:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003c54:	2300      	movs	r3, #0
 8003c56:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003c5c:	2300      	movs	r3, #0
 8003c5e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003c60:	2300      	movs	r3, #0
 8003c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003c64:	2300      	movs	r3, #0
 8003c66:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d010      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003c74:	4b6f      	ldr	r3, [pc, #444]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c76:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c7a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c82:	496c      	ldr	r1, [pc, #432]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003c84:	4313      	orrs	r3, r2
 8003c86:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d101      	bne.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003c92:	2301      	movs	r3, #1
 8003c94:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0302 	and.w	r3, r3, #2
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d010      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003ca2:	4b64      	ldr	r3, [pc, #400]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ca8:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cb0:	4960      	ldr	r1, [pc, #384]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d101      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0304 	and.w	r3, r3, #4
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d017      	beq.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003cd0:	4b58      	ldr	r3, [pc, #352]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003cd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003cd6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cde:	4955      	ldr	r1, [pc, #340]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003cee:	d101      	bne.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d017      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003d0c:	4b49      	ldr	r3, [pc, #292]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d12:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d1a:	4946      	ldr	r1, [pc, #280]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d2a:	d101      	bne.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d101      	bne.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0320 	and.w	r3, r3, #32
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f000 808a 	beq.w	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60bb      	str	r3, [r7, #8]
 8003d4e:	4b39      	ldr	r3, [pc, #228]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d52:	4a38      	ldr	r2, [pc, #224]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d58:	6413      	str	r3, [r2, #64]	; 0x40
 8003d5a:	4b36      	ldr	r3, [pc, #216]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d62:	60bb      	str	r3, [r7, #8]
 8003d64:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003d66:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a33      	ldr	r2, [pc, #204]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d70:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003d72:	f7fd fe59 	bl	8001a28 <HAL_GetTick>
 8003d76:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003d78:	e008      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003d7a:	f7fd fe55 	bl	8001a28 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d901      	bls.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	e278      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003d8c:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0f0      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d98:	4b26      	ldr	r3, [pc, #152]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003da0:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003da2:	6a3b      	ldr	r3, [r7, #32]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d02f      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003db0:	6a3a      	ldr	r2, [r7, #32]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d028      	beq.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003db6:	4b1f      	ldr	r3, [pc, #124]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dbe:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003dc0:	4b1e      	ldr	r3, [pc, #120]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003dc6:	4b1d      	ldr	r3, [pc, #116]	; (8003e3c <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003dcc:	4a19      	ldr	r2, [pc, #100]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dce:	6a3b      	ldr	r3, [r7, #32]
 8003dd0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003dd2:	4b18      	ldr	r3, [pc, #96]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d114      	bne.n	8003e08 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003dde:	f7fd fe23 	bl	8001a28 <HAL_GetTick>
 8003de2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003de4:	e00a      	b.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003de6:	f7fd fe1f 	bl	8001a28 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e240      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dfc:	4b0d      	ldr	r3, [pc, #52]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003dfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e00:	f003 0302 	and.w	r3, r3, #2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d0ee      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e14:	d114      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003e16:	4b07      	ldr	r3, [pc, #28]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e18:	689b      	ldr	r3, [r3, #8]
 8003e1a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e22:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003e26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e2a:	4902      	ldr	r1, [pc, #8]	; (8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	608b      	str	r3, [r1, #8]
 8003e30:	e00c      	b.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003e32:	bf00      	nop
 8003e34:	40023800 	.word	0x40023800
 8003e38:	40007000 	.word	0x40007000
 8003e3c:	42470e40 	.word	0x42470e40
 8003e40:	4b4a      	ldr	r3, [pc, #296]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	4a49      	ldr	r2, [pc, #292]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e46:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003e4a:	6093      	str	r3, [r2, #8]
 8003e4c:	4b47      	ldr	r3, [pc, #284]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e58:	4944      	ldr	r1, [pc, #272]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d004      	beq.n	8003e74 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003e70:	4b3f      	ldr	r3, [pc, #252]	; (8003f70 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003e72:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003e80:	4b3a      	ldr	r3, [pc, #232]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e8e:	4937      	ldr	r1, [pc, #220]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d00a      	beq.n	8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003ea2:	4b32      	ldr	r3, [pc, #200]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ea8:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eb0:	492e      	ldr	r1, [pc, #184]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d011      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003ec4:	4b29      	ldr	r3, [pc, #164]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ec6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eca:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed2:	4926      	ldr	r1, [pc, #152]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ede:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ee2:	d101      	bne.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003ef4:	4b1d      	ldr	r3, [pc, #116]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ef6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003efa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f02:	491a      	ldr	r1, [pc, #104]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f04:	4313      	orrs	r3, r2
 8003f06:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d011      	beq.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003f16:	4b15      	ldr	r3, [pc, #84]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f1c:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f24:	4911      	ldr	r1, [pc, #68]	; (8003f6c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f34:	d101      	bne.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003f36:	2301      	movs	r3, #1
 8003f38:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d005      	beq.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f48:	f040 80ff 	bne.w	800414a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003f4c:	4b09      	ldr	r3, [pc, #36]	; (8003f74 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f52:	f7fd fd69 	bl	8001a28 <HAL_GetTick>
 8003f56:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f58:	e00e      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003f5a:	f7fd fd65 	bl	8001a28 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d907      	bls.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e188      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003f6c:	40023800 	.word	0x40023800
 8003f70:	424711e0 	.word	0x424711e0
 8003f74:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003f78:	4b7e      	ldr	r3, [pc, #504]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d1ea      	bne.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d003      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d009      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d028      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d124      	bne.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003fac:	4b71      	ldr	r3, [pc, #452]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003fae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fb2:	0c1b      	lsrs	r3, r3, #16
 8003fb4:	f003 0303 	and.w	r3, r3, #3
 8003fb8:	3301      	adds	r3, #1
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003fbe:	4b6d      	ldr	r3, [pc, #436]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fc4:	0e1b      	lsrs	r3, r3, #24
 8003fc6:	f003 030f 	and.w	r3, r3, #15
 8003fca:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	019b      	lsls	r3, r3, #6
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	041b      	lsls	r3, r3, #16
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	69bb      	ldr	r3, [r7, #24]
 8003fe4:	061b      	lsls	r3, r3, #24
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	071b      	lsls	r3, r3, #28
 8003fee:	4961      	ldr	r1, [pc, #388]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0304 	and.w	r3, r3, #4
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d004      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004006:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800400a:	d00a      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004014:	2b00      	cmp	r3, #0
 8004016:	d035      	beq.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800401c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004020:	d130      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8004022:	4b54      	ldr	r3, [pc, #336]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004024:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004028:	0c1b      	lsrs	r3, r3, #16
 800402a:	f003 0303 	and.w	r3, r3, #3
 800402e:	3301      	adds	r3, #1
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004034:	4b4f      	ldr	r3, [pc, #316]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004036:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800403a:	0f1b      	lsrs	r3, r3, #28
 800403c:	f003 0307 	and.w	r3, r3, #7
 8004040:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	685a      	ldr	r2, [r3, #4]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	019b      	lsls	r3, r3, #6
 800404c:	431a      	orrs	r2, r3
 800404e:	69fb      	ldr	r3, [r7, #28]
 8004050:	085b      	lsrs	r3, r3, #1
 8004052:	3b01      	subs	r3, #1
 8004054:	041b      	lsls	r3, r3, #16
 8004056:	431a      	orrs	r2, r3
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	061b      	lsls	r3, r3, #24
 800405e:	431a      	orrs	r2, r3
 8004060:	697b      	ldr	r3, [r7, #20]
 8004062:	071b      	lsls	r3, r3, #28
 8004064:	4943      	ldr	r1, [pc, #268]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800406c:	4b41      	ldr	r3, [pc, #260]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800406e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004072:	f023 021f 	bic.w	r2, r3, #31
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407a:	3b01      	subs	r3, #1
 800407c:	493d      	ldr	r1, [pc, #244]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800407e:	4313      	orrs	r3, r2
 8004080:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800408c:	2b00      	cmp	r3, #0
 800408e:	d029      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004094:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004098:	d124      	bne.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800409a:	4b36      	ldr	r3, [pc, #216]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800409c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040a0:	0c1b      	lsrs	r3, r3, #16
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	3301      	adds	r3, #1
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80040ac:	4b31      	ldr	r3, [pc, #196]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80040ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040b2:	0f1b      	lsrs	r3, r3, #28
 80040b4:	f003 0307 	and.w	r3, r3, #7
 80040b8:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	019b      	lsls	r3, r3, #6
 80040c4:	431a      	orrs	r2, r3
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	68db      	ldr	r3, [r3, #12]
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	3b01      	subs	r3, #1
 80040ce:	041b      	lsls	r3, r3, #16
 80040d0:	431a      	orrs	r2, r3
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	061b      	lsls	r3, r3, #24
 80040d6:	431a      	orrs	r2, r3
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	071b      	lsls	r3, r3, #28
 80040dc:	4925      	ldr	r1, [pc, #148]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d016      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	685a      	ldr	r2, [r3, #4]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	019b      	lsls	r3, r3, #6
 80040fa:	431a      	orrs	r2, r3
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	085b      	lsrs	r3, r3, #1
 8004102:	3b01      	subs	r3, #1
 8004104:	041b      	lsls	r3, r3, #16
 8004106:	431a      	orrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	061b      	lsls	r3, r3, #24
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	071b      	lsls	r3, r3, #28
 8004116:	4917      	ldr	r1, [pc, #92]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004118:	4313      	orrs	r3, r2
 800411a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800411e:	4b16      	ldr	r3, [pc, #88]	; (8004178 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8004120:	2201      	movs	r2, #1
 8004122:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004124:	f7fd fc80 	bl	8001a28 <HAL_GetTick>
 8004128:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800412a:	e008      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800412c:	f7fd fc7c 	bl	8001a28 <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e09f      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800413e:	4b0d      	ldr	r3, [pc, #52]	; (8004174 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0f0      	beq.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800414a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414c:	2b01      	cmp	r3, #1
 800414e:	f040 8095 	bne.w	800427c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004152:	4b0a      	ldr	r3, [pc, #40]	; (800417c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004158:	f7fd fc66 	bl	8001a28 <HAL_GetTick>
 800415c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800415e:	e00f      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004160:	f7fd fc62 	bl	8001a28 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d908      	bls.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e085      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004172:	bf00      	nop
 8004174:	40023800 	.word	0x40023800
 8004178:	42470068 	.word	0x42470068
 800417c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004180:	4b41      	ldr	r3, [pc, #260]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004188:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800418c:	d0e8      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f003 0304 	and.w	r3, r3, #4
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d009      	beq.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d02b      	beq.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d127      	bne.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80041b6:	4b34      	ldr	r3, [pc, #208]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80041b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041bc:	0c1b      	lsrs	r3, r3, #16
 80041be:	f003 0303 	and.w	r3, r3, #3
 80041c2:	3301      	adds	r3, #1
 80041c4:	005b      	lsls	r3, r3, #1
 80041c6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	699a      	ldr	r2, [r3, #24]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	019b      	lsls	r3, r3, #6
 80041d2:	431a      	orrs	r2, r3
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	085b      	lsrs	r3, r3, #1
 80041d8:	3b01      	subs	r3, #1
 80041da:	041b      	lsls	r3, r3, #16
 80041dc:	431a      	orrs	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e2:	061b      	lsls	r3, r3, #24
 80041e4:	4928      	ldr	r1, [pc, #160]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80041ec:	4b26      	ldr	r3, [pc, #152]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80041ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041f2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041fa:	3b01      	subs	r3, #1
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	4922      	ldr	r1, [pc, #136]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004200:	4313      	orrs	r3, r2
 8004202:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800420e:	2b00      	cmp	r3, #0
 8004210:	d01d      	beq.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x612>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004216:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800421a:	d118      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800421c:	4b1a      	ldr	r3, [pc, #104]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800421e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004222:	0e1b      	lsrs	r3, r3, #24
 8004224:	f003 030f 	and.w	r3, r3, #15
 8004228:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	699a      	ldr	r2, [r3, #24]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	69db      	ldr	r3, [r3, #28]
 8004232:	019b      	lsls	r3, r3, #6
 8004234:	431a      	orrs	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	085b      	lsrs	r3, r3, #1
 800423c:	3b01      	subs	r3, #1
 800423e:	041b      	lsls	r3, r3, #16
 8004240:	431a      	orrs	r2, r3
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	061b      	lsls	r3, r3, #24
 8004246:	4910      	ldr	r1, [pc, #64]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004248:	4313      	orrs	r3, r2
 800424a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800424e:	4b0f      	ldr	r3, [pc, #60]	; (800428c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004250:	2201      	movs	r2, #1
 8004252:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004254:	f7fd fbe8 	bl	8001a28 <HAL_GetTick>
 8004258:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800425a:	e008      	b.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800425c:	f7fd fbe4 	bl	8001a28 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e007      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800426e:	4b06      	ldr	r3, [pc, #24]	; (8004288 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004276:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800427a:	d1ef      	bne.n	800425c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3730      	adds	r7, #48	; 0x30
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40023800 	.word	0x40023800
 800428c:	42470070 	.word	0x42470070

08004290 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004290:	b480      	push	{r7}
 8004292:	b089      	sub	sp, #36	; 0x24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80042a0:	2300      	movs	r3, #0
 80042a2:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3b01      	subs	r3, #1
 80042b4:	2b07      	cmp	r3, #7
 80042b6:	f200 8220 	bhi.w	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 80042ba:	a201      	add	r2, pc, #4	; (adr r2, 80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80042bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042c0:	080044c3 	.word	0x080044c3
 80042c4:	080045e5 	.word	0x080045e5
 80042c8:	080046fb 	.word	0x080046fb
 80042cc:	080042e1 	.word	0x080042e1
 80042d0:	080046fb 	.word	0x080046fb
 80042d4:	080046fb 	.word	0x080046fb
 80042d8:	080046fb 	.word	0x080046fb
 80042dc:	080042e1 	.word	0x080042e1
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 80042e0:	4ba7      	ldr	r3, [pc, #668]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80042e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042e6:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80042ee:	613b      	str	r3, [r7, #16]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80042f6:	f000 80d6 	beq.w	80044a6 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004300:	f200 80dd 	bhi.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800430a:	f000 809f 	beq.w	800444c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004314:	f200 80d3 	bhi.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800431e:	d05b      	beq.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004326:	f200 80ca 	bhi.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004330:	f000 80b6 	beq.w	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800433a:	f200 80c0 	bhi.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004344:	f000 8082 	beq.w	800444c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800434e:	f200 80b6 	bhi.w	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d004      	beq.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800435e:	d03b      	beq.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8004360:	e0ad      	b.n	80044be <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004362:	4b87      	ldr	r3, [pc, #540]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d109      	bne.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 800436e:	4b84      	ldr	r3, [pc, #528]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004378:	4a82      	ldr	r2, [pc, #520]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	61bb      	str	r3, [r7, #24]
 8004380:	e008      	b.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8004382:	4b7f      	ldr	r3, [pc, #508]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004384:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004388:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800438c:	4a7d      	ldr	r2, [pc, #500]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800438e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004392:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8004394:	4b7a      	ldr	r3, [pc, #488]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800439a:	0e1b      	lsrs	r3, r3, #24
 800439c:	f003 030f 	and.w	r3, r3, #15
 80043a0:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 80043a2:	4b77      	ldr	r3, [pc, #476]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043a8:	099b      	lsrs	r3, r3, #6
 80043aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043ae:	69ba      	ldr	r2, [r7, #24]
 80043b0:	fb03 f202 	mul.w	r2, r3, r2
 80043b4:	697b      	ldr	r3, [r7, #20]
 80043b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80043ba:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 80043bc:	4b70      	ldr	r3, [pc, #448]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80043c2:	0a1b      	lsrs	r3, r3, #8
 80043c4:	f003 031f 	and.w	r3, r3, #31
 80043c8:	3301      	adds	r3, #1
 80043ca:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80043cc:	69fa      	ldr	r2, [r7, #28]
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d4:	61fb      	str	r3, [r7, #28]
          break;
 80043d6:	e073      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80043d8:	4b69      	ldr	r3, [pc, #420]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d109      	bne.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 80043e4:	4b66      	ldr	r3, [pc, #408]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80043ee:	4a65      	ldr	r2, [pc, #404]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80043f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043f4:	61bb      	str	r3, [r7, #24]
 80043f6:	e008      	b.n	800440a <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80043f8:	4b61      	ldr	r3, [pc, #388]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80043fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80043fe:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004402:	4a60      	ldr	r2, [pc, #384]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004404:	fbb2 f3f3 	udiv	r3, r2, r3
 8004408:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 800440a:	4b5d      	ldr	r3, [pc, #372]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800440c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004410:	0e1b      	lsrs	r3, r3, #24
 8004412:	f003 030f 	and.w	r3, r3, #15
 8004416:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 8004418:	4b59      	ldr	r3, [pc, #356]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800441a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800441e:	099b      	lsrs	r3, r3, #6
 8004420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	fb03 f202 	mul.w	r2, r3, r2
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004430:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 8004432:	4b53      	ldr	r3, [pc, #332]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004434:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004438:	f003 031f 	and.w	r3, r3, #31
 800443c:	3301      	adds	r3, #1
 800443e:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8004440:	69fa      	ldr	r2, [r7, #28]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	fbb2 f3f3 	udiv	r3, r2, r3
 8004448:	61fb      	str	r3, [r7, #28]
          break;
 800444a:	e039      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800444c:	4b4c      	ldr	r3, [pc, #304]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d108      	bne.n	800446a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004458:	4b49      	ldr	r3, [pc, #292]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004460:	4a48      	ldr	r2, [pc, #288]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004462:	fbb2 f3f3 	udiv	r3, r2, r3
 8004466:	61bb      	str	r3, [r7, #24]
 8004468:	e007      	b.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800446a:	4b45      	ldr	r3, [pc, #276]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004472:	4a44      	ldr	r2, [pc, #272]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004474:	fbb2 f3f3 	udiv	r3, r2, r3
 8004478:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 800447a:	4b41      	ldr	r3, [pc, #260]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	0f1b      	lsrs	r3, r3, #28
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 8004486:	4b3e      	ldr	r3, [pc, #248]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	099b      	lsrs	r3, r3, #6
 800448c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	fb03 f202 	mul.w	r2, r3, r2
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	fbb2 f3f3 	udiv	r3, r2, r3
 800449c:	61fb      	str	r3, [r7, #28]
          break;
 800449e:	e00f      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 80044a0:	4b39      	ldr	r3, [pc, #228]	; (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80044a2:	61fb      	str	r3, [r7, #28]
          break;
 80044a4:	e00c      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80044a6:	4b36      	ldr	r3, [pc, #216]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d102      	bne.n	80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 80044b2:	4b34      	ldr	r3, [pc, #208]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044b4:	61fb      	str	r3, [r7, #28]
          break;
 80044b6:	e003      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 80044b8:	4b32      	ldr	r3, [pc, #200]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80044ba:	61fb      	str	r3, [r7, #28]
          break;
 80044bc:	e000      	b.n	80044c0 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 80044be:	bf00      	nop
        }
      }
      break;
 80044c0:	e11b      	b.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 80044c2:	4b2f      	ldr	r3, [pc, #188]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80044c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80044c8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80044cc:	60fb      	str	r3, [r7, #12]
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80044d4:	d075      	beq.n	80045c2 <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 80044dc:	d87e      	bhi.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044e4:	d03c      	beq.n	8004560 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044ec:	d876      	bhi.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d006      	beq.n	8004502 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044fa:	d16f      	bne.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80044fc:	4b22      	ldr	r3, [pc, #136]	; (8004588 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80044fe:	61fb      	str	r3, [r7, #28]
          break;
 8004500:	e06f      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004502:	4b1f      	ldr	r3, [pc, #124]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800450e:	d109      	bne.n	8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x294>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004510:	4b1b      	ldr	r3, [pc, #108]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004512:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004516:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800451a:	4a1a      	ldr	r2, [pc, #104]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800451c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	e008      	b.n	8004536 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004524:	4b16      	ldr	r3, [pc, #88]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004526:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800452a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800452e:	4a15      	ldr	r2, [pc, #84]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004530:	fbb2 f3f3 	udiv	r3, r2, r3
 8004534:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004536:	4b12      	ldr	r3, [pc, #72]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004538:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800453c:	099b      	lsrs	r3, r3, #6
 800453e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	fb02 f303 	mul.w	r3, r2, r3
 8004548:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800454a:	4b0d      	ldr	r3, [pc, #52]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800454c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004550:	0f1b      	lsrs	r3, r3, #28
 8004552:	f003 0307 	and.w	r3, r3, #7
 8004556:	68ba      	ldr	r2, [r7, #8]
 8004558:	fbb2 f3f3 	udiv	r3, r2, r3
 800455c:	61fb      	str	r3, [r7, #28]
          break;
 800455e:	e040      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004560:	4b07      	ldr	r3, [pc, #28]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004568:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800456c:	d10e      	bne.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800456e:	4b04      	ldr	r3, [pc, #16]	; (8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004576:	4a03      	ldr	r2, [pc, #12]	; (8004584 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004578:	fbb2 f3f3 	udiv	r3, r2, r3
 800457c:	61bb      	str	r3, [r7, #24]
 800457e:	e00d      	b.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8004580:	40023800 	.word	0x40023800
 8004584:	00f42400 	.word	0x00f42400
 8004588:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800458c:	4b5e      	ldr	r3, [pc, #376]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004594:	4a5d      	ldr	r2, [pc, #372]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8004596:	fbb2 f3f3 	udiv	r3, r2, r3
 800459a:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 800459c:	4b5a      	ldr	r3, [pc, #360]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	099b      	lsrs	r3, r3, #6
 80045a2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	fb02 f303 	mul.w	r3, r2, r3
 80045ac:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80045ae:	4b56      	ldr	r3, [pc, #344]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	0f1b      	lsrs	r3, r3, #28
 80045b4:	f003 0307 	and.w	r3, r3, #7
 80045b8:	68ba      	ldr	r2, [r7, #8]
 80045ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80045be:	61fb      	str	r3, [r7, #28]
          break;
 80045c0:	e00f      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045c2:	4b51      	ldr	r3, [pc, #324]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80045ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045ce:	d102      	bne.n	80045d6 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
          {
            frequency = HSE_VALUE;
 80045d0:	4b4e      	ldr	r3, [pc, #312]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 80045d2:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80045d4:	e005      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
            frequency = HSI_VALUE;
 80045d6:	4b4d      	ldr	r3, [pc, #308]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 80045d8:	61fb      	str	r3, [r7, #28]
          break;
 80045da:	e002      	b.n	80045e2 <HAL_RCCEx_GetPeriphCLKFreq+0x352>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
          break;
 80045e0:	bf00      	nop
        }
      }
      break;
 80045e2:	e08a      	b.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 80045e4:	4b48      	ldr	r3, [pc, #288]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80045e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045ea:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 80045ee:	60fb      	str	r3, [r7, #12]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80045f6:	d06f      	beq.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80045fe:	d878      	bhi.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004606:	d03c      	beq.n	8004682 <HAL_RCCEx_GetPeriphCLKFreq+0x3f2>
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800460e:	d870      	bhi.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d006      	beq.n	8004624 <HAL_RCCEx_GetPeriphCLKFreq+0x394>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800461c:	d169      	bne.n	80046f2 <HAL_RCCEx_GetPeriphCLKFreq+0x462>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800461e:	4b3c      	ldr	r3, [pc, #240]	; (8004710 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004620:	61fb      	str	r3, [r7, #28]
          break;
 8004622:	e069      	b.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004624:	4b38      	ldr	r3, [pc, #224]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800462c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004630:	d109      	bne.n	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004632:	4b35      	ldr	r3, [pc, #212]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8004634:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004638:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800463c:	4a33      	ldr	r2, [pc, #204]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 800463e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004642:	61bb      	str	r3, [r7, #24]
 8004644:	e008      	b.n	8004658 <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004646:	4b30      	ldr	r3, [pc, #192]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8004648:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800464c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004650:	4a2e      	ldr	r2, [pc, #184]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 8004652:	fbb2 f3f3 	udiv	r3, r2, r3
 8004656:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004658:	4b2b      	ldr	r3, [pc, #172]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 800465a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800465e:	099b      	lsrs	r3, r3, #6
 8004660:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	fb02 f303 	mul.w	r3, r2, r3
 800466a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800466c:	4b26      	ldr	r3, [pc, #152]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 800466e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004672:	0f1b      	lsrs	r3, r3, #28
 8004674:	f003 0307 	and.w	r3, r3, #7
 8004678:	68ba      	ldr	r2, [r7, #8]
 800467a:	fbb2 f3f3 	udiv	r3, r2, r3
 800467e:	61fb      	str	r3, [r7, #28]
          break;
 8004680:	e03a      	b.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004682:	4b21      	ldr	r3, [pc, #132]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800468a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800468e:	d108      	bne.n	80046a2 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004690:	4b1d      	ldr	r3, [pc, #116]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004698:	4a1c      	ldr	r2, [pc, #112]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 800469a:	fbb2 f3f3 	udiv	r3, r2, r3
 800469e:	61bb      	str	r3, [r7, #24]
 80046a0:	e007      	b.n	80046b2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046a2:	4b19      	ldr	r3, [pc, #100]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046aa:	4a18      	ldr	r2, [pc, #96]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 80046ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80046b0:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 80046b2:	4b15      	ldr	r3, [pc, #84]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	099b      	lsrs	r3, r3, #6
 80046b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	fb02 f303 	mul.w	r3, r2, r3
 80046c2:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 80046c4:	4b10      	ldr	r3, [pc, #64]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	0f1b      	lsrs	r3, r3, #28
 80046ca:	f003 0307 	and.w	r3, r3, #7
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	61fb      	str	r3, [r7, #28]
          break;
 80046d6:	e00f      	b.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046d8:	4b0b      	ldr	r3, [pc, #44]	; (8004708 <HAL_RCCEx_GetPeriphCLKFreq+0x478>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046e0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80046e4:	d102      	bne.n	80046ec <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          {
            frequency = HSE_VALUE;
 80046e6:	4b09      	ldr	r3, [pc, #36]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 80046e8:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 80046ea:	e005      	b.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = HSI_VALUE;
 80046ec:	4b07      	ldr	r3, [pc, #28]	; (800470c <HAL_RCCEx_GetPeriphCLKFreq+0x47c>)
 80046ee:	61fb      	str	r3, [r7, #28]
          break;
 80046f0:	e002      	b.n	80046f8 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80046f2:	2300      	movs	r3, #0
 80046f4:	61fb      	str	r3, [r7, #28]
          break;
 80046f6:	bf00      	nop
        }
      }
      break;
 80046f8:	bf00      	nop
    }
  }
  return frequency;
 80046fa:	69fb      	ldr	r3, [r7, #28]
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	3724      	adds	r7, #36	; 0x24
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40023800 	.word	0x40023800
 800470c:	00f42400 	.word	0x00f42400
 8004710:	00bb8000 	.word	0x00bb8000

08004714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004714:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004718:	b0ae      	sub	sp, #184	; 0xb8
 800471a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800471c:	2300      	movs	r3, #0
 800471e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004722:	2300      	movs	r3, #0
 8004724:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004728:	2300      	movs	r3, #0
 800472a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800472e:	2300      	movs	r3, #0
 8004730:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004734:	2300      	movs	r3, #0
 8004736:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800473a:	4bcb      	ldr	r3, [pc, #812]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f003 030c 	and.w	r3, r3, #12
 8004742:	2b0c      	cmp	r3, #12
 8004744:	f200 8204 	bhi.w	8004b50 <HAL_RCC_GetSysClockFreq+0x43c>
 8004748:	a201      	add	r2, pc, #4	; (adr r2, 8004750 <HAL_RCC_GetSysClockFreq+0x3c>)
 800474a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800474e:	bf00      	nop
 8004750:	08004785 	.word	0x08004785
 8004754:	08004b51 	.word	0x08004b51
 8004758:	08004b51 	.word	0x08004b51
 800475c:	08004b51 	.word	0x08004b51
 8004760:	0800478d 	.word	0x0800478d
 8004764:	08004b51 	.word	0x08004b51
 8004768:	08004b51 	.word	0x08004b51
 800476c:	08004b51 	.word	0x08004b51
 8004770:	08004795 	.word	0x08004795
 8004774:	08004b51 	.word	0x08004b51
 8004778:	08004b51 	.word	0x08004b51
 800477c:	08004b51 	.word	0x08004b51
 8004780:	08004985 	.word	0x08004985
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004784:	4bb9      	ldr	r3, [pc, #740]	; (8004a6c <HAL_RCC_GetSysClockFreq+0x358>)
 8004786:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800478a:	e1e5      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800478c:	4bb7      	ldr	r3, [pc, #732]	; (8004a6c <HAL_RCC_GetSysClockFreq+0x358>)
 800478e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004792:	e1e1      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004794:	4bb4      	ldr	r3, [pc, #720]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800479c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047a0:	4bb1      	ldr	r3, [pc, #708]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d071      	beq.n	8004890 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ac:	4bae      	ldr	r3, [pc, #696]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	099b      	lsrs	r3, r3, #6
 80047b2:	2200      	movs	r2, #0
 80047b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80047b8:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80047bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80047c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80047c8:	2300      	movs	r3, #0
 80047ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80047ce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80047d2:	4622      	mov	r2, r4
 80047d4:	462b      	mov	r3, r5
 80047d6:	f04f 0000 	mov.w	r0, #0
 80047da:	f04f 0100 	mov.w	r1, #0
 80047de:	0159      	lsls	r1, r3, #5
 80047e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047e4:	0150      	lsls	r0, r2, #5
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	4621      	mov	r1, r4
 80047ec:	1a51      	subs	r1, r2, r1
 80047ee:	6439      	str	r1, [r7, #64]	; 0x40
 80047f0:	4629      	mov	r1, r5
 80047f2:	eb63 0301 	sbc.w	r3, r3, r1
 80047f6:	647b      	str	r3, [r7, #68]	; 0x44
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	f04f 0300 	mov.w	r3, #0
 8004800:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004804:	4649      	mov	r1, r9
 8004806:	018b      	lsls	r3, r1, #6
 8004808:	4641      	mov	r1, r8
 800480a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800480e:	4641      	mov	r1, r8
 8004810:	018a      	lsls	r2, r1, #6
 8004812:	4641      	mov	r1, r8
 8004814:	1a51      	subs	r1, r2, r1
 8004816:	63b9      	str	r1, [r7, #56]	; 0x38
 8004818:	4649      	mov	r1, r9
 800481a:	eb63 0301 	sbc.w	r3, r3, r1
 800481e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	f04f 0300 	mov.w	r3, #0
 8004828:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 800482c:	4649      	mov	r1, r9
 800482e:	00cb      	lsls	r3, r1, #3
 8004830:	4641      	mov	r1, r8
 8004832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004836:	4641      	mov	r1, r8
 8004838:	00ca      	lsls	r2, r1, #3
 800483a:	4610      	mov	r0, r2
 800483c:	4619      	mov	r1, r3
 800483e:	4603      	mov	r3, r0
 8004840:	4622      	mov	r2, r4
 8004842:	189b      	adds	r3, r3, r2
 8004844:	633b      	str	r3, [r7, #48]	; 0x30
 8004846:	462b      	mov	r3, r5
 8004848:	460a      	mov	r2, r1
 800484a:	eb42 0303 	adc.w	r3, r2, r3
 800484e:	637b      	str	r3, [r7, #52]	; 0x34
 8004850:	f04f 0200 	mov.w	r2, #0
 8004854:	f04f 0300 	mov.w	r3, #0
 8004858:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800485c:	4629      	mov	r1, r5
 800485e:	028b      	lsls	r3, r1, #10
 8004860:	4621      	mov	r1, r4
 8004862:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004866:	4621      	mov	r1, r4
 8004868:	028a      	lsls	r2, r1, #10
 800486a:	4610      	mov	r0, r2
 800486c:	4619      	mov	r1, r3
 800486e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004872:	2200      	movs	r2, #0
 8004874:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004878:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800487c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004880:	f7fb fd26 	bl	80002d0 <__aeabi_uldivmod>
 8004884:	4602      	mov	r2, r0
 8004886:	460b      	mov	r3, r1
 8004888:	4613      	mov	r3, r2
 800488a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800488e:	e067      	b.n	8004960 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004890:	4b75      	ldr	r3, [pc, #468]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	099b      	lsrs	r3, r3, #6
 8004896:	2200      	movs	r2, #0
 8004898:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800489c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80048a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80048a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a8:	67bb      	str	r3, [r7, #120]	; 0x78
 80048aa:	2300      	movs	r3, #0
 80048ac:	67fb      	str	r3, [r7, #124]	; 0x7c
 80048ae:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80048b2:	4622      	mov	r2, r4
 80048b4:	462b      	mov	r3, r5
 80048b6:	f04f 0000 	mov.w	r0, #0
 80048ba:	f04f 0100 	mov.w	r1, #0
 80048be:	0159      	lsls	r1, r3, #5
 80048c0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048c4:	0150      	lsls	r0, r2, #5
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4621      	mov	r1, r4
 80048cc:	1a51      	subs	r1, r2, r1
 80048ce:	62b9      	str	r1, [r7, #40]	; 0x28
 80048d0:	4629      	mov	r1, r5
 80048d2:	eb63 0301 	sbc.w	r3, r3, r1
 80048d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80048e4:	4649      	mov	r1, r9
 80048e6:	018b      	lsls	r3, r1, #6
 80048e8:	4641      	mov	r1, r8
 80048ea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80048ee:	4641      	mov	r1, r8
 80048f0:	018a      	lsls	r2, r1, #6
 80048f2:	4641      	mov	r1, r8
 80048f4:	ebb2 0a01 	subs.w	sl, r2, r1
 80048f8:	4649      	mov	r1, r9
 80048fa:	eb63 0b01 	sbc.w	fp, r3, r1
 80048fe:	f04f 0200 	mov.w	r2, #0
 8004902:	f04f 0300 	mov.w	r3, #0
 8004906:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800490a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800490e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004912:	4692      	mov	sl, r2
 8004914:	469b      	mov	fp, r3
 8004916:	4623      	mov	r3, r4
 8004918:	eb1a 0303 	adds.w	r3, sl, r3
 800491c:	623b      	str	r3, [r7, #32]
 800491e:	462b      	mov	r3, r5
 8004920:	eb4b 0303 	adc.w	r3, fp, r3
 8004924:	627b      	str	r3, [r7, #36]	; 0x24
 8004926:	f04f 0200 	mov.w	r2, #0
 800492a:	f04f 0300 	mov.w	r3, #0
 800492e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004932:	4629      	mov	r1, r5
 8004934:	028b      	lsls	r3, r1, #10
 8004936:	4621      	mov	r1, r4
 8004938:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800493c:	4621      	mov	r1, r4
 800493e:	028a      	lsls	r2, r1, #10
 8004940:	4610      	mov	r0, r2
 8004942:	4619      	mov	r1, r3
 8004944:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004948:	2200      	movs	r2, #0
 800494a:	673b      	str	r3, [r7, #112]	; 0x70
 800494c:	677a      	str	r2, [r7, #116]	; 0x74
 800494e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004952:	f7fb fcbd 	bl	80002d0 <__aeabi_uldivmod>
 8004956:	4602      	mov	r2, r0
 8004958:	460b      	mov	r3, r1
 800495a:	4613      	mov	r3, r2
 800495c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004960:	4b41      	ldr	r3, [pc, #260]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	0c1b      	lsrs	r3, r3, #16
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	3301      	adds	r3, #1
 800496c:	005b      	lsls	r3, r3, #1
 800496e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004972:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004976:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800497a:	fbb2 f3f3 	udiv	r3, r2, r3
 800497e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004982:	e0e9      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004984:	4b38      	ldr	r3, [pc, #224]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800498c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004990:	4b35      	ldr	r3, [pc, #212]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d069      	beq.n	8004a70 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800499c:	4b32      	ldr	r3, [pc, #200]	; (8004a68 <HAL_RCC_GetSysClockFreq+0x354>)
 800499e:	685b      	ldr	r3, [r3, #4]
 80049a0:	099b      	lsrs	r3, r3, #6
 80049a2:	2200      	movs	r2, #0
 80049a4:	66bb      	str	r3, [r7, #104]	; 0x68
 80049a6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80049aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ae:	663b      	str	r3, [r7, #96]	; 0x60
 80049b0:	2300      	movs	r3, #0
 80049b2:	667b      	str	r3, [r7, #100]	; 0x64
 80049b4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80049b8:	4622      	mov	r2, r4
 80049ba:	462b      	mov	r3, r5
 80049bc:	f04f 0000 	mov.w	r0, #0
 80049c0:	f04f 0100 	mov.w	r1, #0
 80049c4:	0159      	lsls	r1, r3, #5
 80049c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049ca:	0150      	lsls	r0, r2, #5
 80049cc:	4602      	mov	r2, r0
 80049ce:	460b      	mov	r3, r1
 80049d0:	4621      	mov	r1, r4
 80049d2:	1a51      	subs	r1, r2, r1
 80049d4:	61b9      	str	r1, [r7, #24]
 80049d6:	4629      	mov	r1, r5
 80049d8:	eb63 0301 	sbc.w	r3, r3, r1
 80049dc:	61fb      	str	r3, [r7, #28]
 80049de:	f04f 0200 	mov.w	r2, #0
 80049e2:	f04f 0300 	mov.w	r3, #0
 80049e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80049ea:	4659      	mov	r1, fp
 80049ec:	018b      	lsls	r3, r1, #6
 80049ee:	4651      	mov	r1, sl
 80049f0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049f4:	4651      	mov	r1, sl
 80049f6:	018a      	lsls	r2, r1, #6
 80049f8:	4651      	mov	r1, sl
 80049fa:	ebb2 0801 	subs.w	r8, r2, r1
 80049fe:	4659      	mov	r1, fp
 8004a00:	eb63 0901 	sbc.w	r9, r3, r1
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a10:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a14:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a18:	4690      	mov	r8, r2
 8004a1a:	4699      	mov	r9, r3
 8004a1c:	4623      	mov	r3, r4
 8004a1e:	eb18 0303 	adds.w	r3, r8, r3
 8004a22:	613b      	str	r3, [r7, #16]
 8004a24:	462b      	mov	r3, r5
 8004a26:	eb49 0303 	adc.w	r3, r9, r3
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	f04f 0200 	mov.w	r2, #0
 8004a30:	f04f 0300 	mov.w	r3, #0
 8004a34:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004a38:	4629      	mov	r1, r5
 8004a3a:	028b      	lsls	r3, r1, #10
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004a42:	4621      	mov	r1, r4
 8004a44:	028a      	lsls	r2, r1, #10
 8004a46:	4610      	mov	r0, r2
 8004a48:	4619      	mov	r1, r3
 8004a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004a4e:	2200      	movs	r2, #0
 8004a50:	65bb      	str	r3, [r7, #88]	; 0x58
 8004a52:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004a54:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004a58:	f7fb fc3a 	bl	80002d0 <__aeabi_uldivmod>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4613      	mov	r3, r2
 8004a62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004a66:	e063      	b.n	8004b30 <HAL_RCC_GetSysClockFreq+0x41c>
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a70:	4b3d      	ldr	r3, [pc, #244]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x454>)
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	099b      	lsrs	r3, r3, #6
 8004a76:	2200      	movs	r2, #0
 8004a78:	4618      	mov	r0, r3
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a80:	653b      	str	r3, [r7, #80]	; 0x50
 8004a82:	2300      	movs	r3, #0
 8004a84:	657b      	str	r3, [r7, #84]	; 0x54
 8004a86:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8004a8a:	4642      	mov	r2, r8
 8004a8c:	464b      	mov	r3, r9
 8004a8e:	f04f 0000 	mov.w	r0, #0
 8004a92:	f04f 0100 	mov.w	r1, #0
 8004a96:	0159      	lsls	r1, r3, #5
 8004a98:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a9c:	0150      	lsls	r0, r2, #5
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	4641      	mov	r1, r8
 8004aa4:	1a51      	subs	r1, r2, r1
 8004aa6:	60b9      	str	r1, [r7, #8]
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	eb63 0301 	sbc.w	r3, r3, r1
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	f04f 0200 	mov.w	r2, #0
 8004ab4:	f04f 0300 	mov.w	r3, #0
 8004ab8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004abc:	4659      	mov	r1, fp
 8004abe:	018b      	lsls	r3, r1, #6
 8004ac0:	4651      	mov	r1, sl
 8004ac2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ac6:	4651      	mov	r1, sl
 8004ac8:	018a      	lsls	r2, r1, #6
 8004aca:	4651      	mov	r1, sl
 8004acc:	1a54      	subs	r4, r2, r1
 8004ace:	4659      	mov	r1, fp
 8004ad0:	eb63 0501 	sbc.w	r5, r3, r1
 8004ad4:	f04f 0200 	mov.w	r2, #0
 8004ad8:	f04f 0300 	mov.w	r3, #0
 8004adc:	00eb      	lsls	r3, r5, #3
 8004ade:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ae2:	00e2      	lsls	r2, r4, #3
 8004ae4:	4614      	mov	r4, r2
 8004ae6:	461d      	mov	r5, r3
 8004ae8:	4643      	mov	r3, r8
 8004aea:	18e3      	adds	r3, r4, r3
 8004aec:	603b      	str	r3, [r7, #0]
 8004aee:	464b      	mov	r3, r9
 8004af0:	eb45 0303 	adc.w	r3, r5, r3
 8004af4:	607b      	str	r3, [r7, #4]
 8004af6:	f04f 0200 	mov.w	r2, #0
 8004afa:	f04f 0300 	mov.w	r3, #0
 8004afe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b02:	4629      	mov	r1, r5
 8004b04:	028b      	lsls	r3, r1, #10
 8004b06:	4621      	mov	r1, r4
 8004b08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b0c:	4621      	mov	r1, r4
 8004b0e:	028a      	lsls	r2, r1, #10
 8004b10:	4610      	mov	r0, r2
 8004b12:	4619      	mov	r1, r3
 8004b14:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b18:	2200      	movs	r2, #0
 8004b1a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004b1c:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004b1e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004b22:	f7fb fbd5 	bl	80002d0 <__aeabi_uldivmod>
 8004b26:	4602      	mov	r2, r0
 8004b28:	460b      	mov	r3, r1
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004b30:	4b0d      	ldr	r3, [pc, #52]	; (8004b68 <HAL_RCC_GetSysClockFreq+0x454>)
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	0f1b      	lsrs	r3, r3, #28
 8004b36:	f003 0307 	and.w	r3, r3, #7
 8004b3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004b3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004b42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004b46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004b4e:	e003      	b.n	8004b58 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b50:	4b06      	ldr	r3, [pc, #24]	; (8004b6c <HAL_RCC_GetSysClockFreq+0x458>)
 8004b52:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004b56:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	37b8      	adds	r7, #184	; 0xb8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b66:	bf00      	nop
 8004b68:	40023800 	.word	0x40023800
 8004b6c:	00f42400 	.word	0x00f42400

08004b70 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b086      	sub	sp, #24
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e28d      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f003 0301 	and.w	r3, r3, #1
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 8083 	beq.w	8004c96 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004b90:	4b94      	ldr	r3, [pc, #592]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 030c 	and.w	r3, r3, #12
 8004b98:	2b04      	cmp	r3, #4
 8004b9a:	d019      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004b9c:	4b91      	ldr	r3, [pc, #580]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d106      	bne.n	8004bb6 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004ba8:	4b8e      	ldr	r3, [pc, #568]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bb4:	d00c      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bb6:	4b8b      	ldr	r3, [pc, #556]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004bbe:	2b0c      	cmp	r3, #12
 8004bc0:	d112      	bne.n	8004be8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004bc2:	4b88      	ldr	r3, [pc, #544]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bce:	d10b      	bne.n	8004be8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bd0:	4b84      	ldr	r3, [pc, #528]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d05b      	beq.n	8004c94 <HAL_RCC_OscConfig+0x124>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d157      	bne.n	8004c94 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e25a      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf0:	d106      	bne.n	8004c00 <HAL_RCC_OscConfig+0x90>
 8004bf2:	4b7c      	ldr	r3, [pc, #496]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a7b      	ldr	r2, [pc, #492]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004bf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bfc:	6013      	str	r3, [r2, #0]
 8004bfe:	e01d      	b.n	8004c3c <HAL_RCC_OscConfig+0xcc>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004c08:	d10c      	bne.n	8004c24 <HAL_RCC_OscConfig+0xb4>
 8004c0a:	4b76      	ldr	r3, [pc, #472]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a75      	ldr	r2, [pc, #468]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c14:	6013      	str	r3, [r2, #0]
 8004c16:	4b73      	ldr	r3, [pc, #460]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a72      	ldr	r2, [pc, #456]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c20:	6013      	str	r3, [r2, #0]
 8004c22:	e00b      	b.n	8004c3c <HAL_RCC_OscConfig+0xcc>
 8004c24:	4b6f      	ldr	r3, [pc, #444]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a6e      	ldr	r2, [pc, #440]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c2e:	6013      	str	r3, [r2, #0]
 8004c30:	4b6c      	ldr	r3, [pc, #432]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a6b      	ldr	r2, [pc, #428]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d013      	beq.n	8004c6c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c44:	f7fc fef0 	bl	8001a28 <HAL_GetTick>
 8004c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c4c:	f7fc feec 	bl	8001a28 <HAL_GetTick>
 8004c50:	4602      	mov	r2, r0
 8004c52:	693b      	ldr	r3, [r7, #16]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b64      	cmp	r3, #100	; 0x64
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e21f      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c5e:	4b61      	ldr	r3, [pc, #388]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d0f0      	beq.n	8004c4c <HAL_RCC_OscConfig+0xdc>
 8004c6a:	e014      	b.n	8004c96 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6c:	f7fc fedc 	bl	8001a28 <HAL_GetTick>
 8004c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004c74:	f7fc fed8 	bl	8001a28 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b64      	cmp	r3, #100	; 0x64
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e20b      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004c86:	4b57      	ldr	r3, [pc, #348]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d1f0      	bne.n	8004c74 <HAL_RCC_OscConfig+0x104>
 8004c92:	e000      	b.n	8004c96 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d06f      	beq.n	8004d82 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004ca2:	4b50      	ldr	r3, [pc, #320]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004ca4:	689b      	ldr	r3, [r3, #8]
 8004ca6:	f003 030c 	and.w	r3, r3, #12
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d017      	beq.n	8004cde <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004cae:	4b4d      	ldr	r3, [pc, #308]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d105      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004cba:	4b4a      	ldr	r3, [pc, #296]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00b      	beq.n	8004cde <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cc6:	4b47      	ldr	r3, [pc, #284]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004cce:	2b0c      	cmp	r3, #12
 8004cd0:	d11c      	bne.n	8004d0c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004cd2:	4b44      	ldr	r3, [pc, #272]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d116      	bne.n	8004d0c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004cde:	4b41      	ldr	r3, [pc, #260]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 0302 	and.w	r3, r3, #2
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d005      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x186>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d001      	beq.n	8004cf6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e1d3      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cf6:	4b3b      	ldr	r3, [pc, #236]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	00db      	lsls	r3, r3, #3
 8004d04:	4937      	ldr	r1, [pc, #220]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d0a:	e03a      	b.n	8004d82 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d020      	beq.n	8004d56 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d14:	4b34      	ldr	r3, [pc, #208]	; (8004de8 <HAL_RCC_OscConfig+0x278>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d1a:	f7fc fe85 	bl	8001a28 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d22:	f7fc fe81 	bl	8001a28 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e1b4      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d34:	4b2b      	ldr	r3, [pc, #172]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d40:	4b28      	ldr	r3, [pc, #160]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	00db      	lsls	r3, r3, #3
 8004d4e:	4925      	ldr	r1, [pc, #148]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	600b      	str	r3, [r1, #0]
 8004d54:	e015      	b.n	8004d82 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004d56:	4b24      	ldr	r3, [pc, #144]	; (8004de8 <HAL_RCC_OscConfig+0x278>)
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d5c:	f7fc fe64 	bl	8001a28 <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d62:	e008      	b.n	8004d76 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d64:	f7fc fe60 	bl	8001a28 <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	2b02      	cmp	r3, #2
 8004d70:	d901      	bls.n	8004d76 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004d72:	2303      	movs	r3, #3
 8004d74:	e193      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004d76:	4b1b      	ldr	r3, [pc, #108]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0302 	and.w	r3, r3, #2
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d1f0      	bne.n	8004d64 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f003 0308 	and.w	r3, r3, #8
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d036      	beq.n	8004dfc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d016      	beq.n	8004dc4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d96:	4b15      	ldr	r3, [pc, #84]	; (8004dec <HAL_RCC_OscConfig+0x27c>)
 8004d98:	2201      	movs	r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d9c:	f7fc fe44 	bl	8001a28 <HAL_GetTick>
 8004da0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004da2:	e008      	b.n	8004db6 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004da4:	f7fc fe40 	bl	8001a28 <HAL_GetTick>
 8004da8:	4602      	mov	r2, r0
 8004daa:	693b      	ldr	r3, [r7, #16]
 8004dac:	1ad3      	subs	r3, r2, r3
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d901      	bls.n	8004db6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004db2:	2303      	movs	r3, #3
 8004db4:	e173      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db6:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <HAL_RCC_OscConfig+0x274>)
 8004db8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d0f0      	beq.n	8004da4 <HAL_RCC_OscConfig+0x234>
 8004dc2:	e01b      	b.n	8004dfc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dc4:	4b09      	ldr	r3, [pc, #36]	; (8004dec <HAL_RCC_OscConfig+0x27c>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dca:	f7fc fe2d 	bl	8001a28 <HAL_GetTick>
 8004dce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004dd0:	e00e      	b.n	8004df0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004dd2:	f7fc fe29 	bl	8001a28 <HAL_GetTick>
 8004dd6:	4602      	mov	r2, r0
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	1ad3      	subs	r3, r2, r3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d907      	bls.n	8004df0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004de0:	2303      	movs	r3, #3
 8004de2:	e15c      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
 8004de4:	40023800 	.word	0x40023800
 8004de8:	42470000 	.word	0x42470000
 8004dec:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004df0:	4b8a      	ldr	r3, [pc, #552]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004df2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1ea      	bne.n	8004dd2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0304 	and.w	r3, r3, #4
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	f000 8097 	beq.w	8004f38 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e0e:	4b83      	ldr	r3, [pc, #524]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10f      	bne.n	8004e3a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	60bb      	str	r3, [r7, #8]
 8004e1e:	4b7f      	ldr	r3, [pc, #508]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	4a7e      	ldr	r2, [pc, #504]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e28:	6413      	str	r3, [r2, #64]	; 0x40
 8004e2a:	4b7c      	ldr	r3, [pc, #496]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e32:	60bb      	str	r3, [r7, #8]
 8004e34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e36:	2301      	movs	r3, #1
 8004e38:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3a:	4b79      	ldr	r3, [pc, #484]	; (8005020 <HAL_RCC_OscConfig+0x4b0>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d118      	bne.n	8004e78 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e46:	4b76      	ldr	r3, [pc, #472]	; (8005020 <HAL_RCC_OscConfig+0x4b0>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a75      	ldr	r2, [pc, #468]	; (8005020 <HAL_RCC_OscConfig+0x4b0>)
 8004e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e52:	f7fc fde9 	bl	8001a28 <HAL_GetTick>
 8004e56:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e58:	e008      	b.n	8004e6c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e5a:	f7fc fde5 	bl	8001a28 <HAL_GetTick>
 8004e5e:	4602      	mov	r2, r0
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	1ad3      	subs	r3, r2, r3
 8004e64:	2b02      	cmp	r3, #2
 8004e66:	d901      	bls.n	8004e6c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e118      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e6c:	4b6c      	ldr	r3, [pc, #432]	; (8005020 <HAL_RCC_OscConfig+0x4b0>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d0f0      	beq.n	8004e5a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d106      	bne.n	8004e8e <HAL_RCC_OscConfig+0x31e>
 8004e80:	4b66      	ldr	r3, [pc, #408]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e84:	4a65      	ldr	r2, [pc, #404]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e86:	f043 0301 	orr.w	r3, r3, #1
 8004e8a:	6713      	str	r3, [r2, #112]	; 0x70
 8004e8c:	e01c      	b.n	8004ec8 <HAL_RCC_OscConfig+0x358>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	2b05      	cmp	r3, #5
 8004e94:	d10c      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x340>
 8004e96:	4b61      	ldr	r3, [pc, #388]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e9a:	4a60      	ldr	r2, [pc, #384]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004e9c:	f043 0304 	orr.w	r3, r3, #4
 8004ea0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ea2:	4b5e      	ldr	r3, [pc, #376]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004ea4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ea6:	4a5d      	ldr	r2, [pc, #372]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004ea8:	f043 0301 	orr.w	r3, r3, #1
 8004eac:	6713      	str	r3, [r2, #112]	; 0x70
 8004eae:	e00b      	b.n	8004ec8 <HAL_RCC_OscConfig+0x358>
 8004eb0:	4b5a      	ldr	r3, [pc, #360]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004eb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eb4:	4a59      	ldr	r2, [pc, #356]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004eb6:	f023 0301 	bic.w	r3, r3, #1
 8004eba:	6713      	str	r3, [r2, #112]	; 0x70
 8004ebc:	4b57      	ldr	r3, [pc, #348]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004ebe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ec0:	4a56      	ldr	r2, [pc, #344]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004ec2:	f023 0304 	bic.w	r3, r3, #4
 8004ec6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d015      	beq.n	8004efc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ed0:	f7fc fdaa 	bl	8001a28 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ed6:	e00a      	b.n	8004eee <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ed8:	f7fc fda6 	bl	8001a28 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d901      	bls.n	8004eee <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004eea:	2303      	movs	r3, #3
 8004eec:	e0d7      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eee:	4b4b      	ldr	r3, [pc, #300]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef2:	f003 0302 	and.w	r3, r3, #2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d0ee      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x368>
 8004efa:	e014      	b.n	8004f26 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004efc:	f7fc fd94 	bl	8001a28 <HAL_GetTick>
 8004f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f02:	e00a      	b.n	8004f1a <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f04:	f7fc fd90 	bl	8001a28 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e0c1      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f1a:	4b40      	ldr	r3, [pc, #256]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1ee      	bne.n	8004f04 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f26:	7dfb      	ldrb	r3, [r7, #23]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d105      	bne.n	8004f38 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f2c:	4b3b      	ldr	r3, [pc, #236]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	4a3a      	ldr	r2, [pc, #232]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004f32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f36:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	699b      	ldr	r3, [r3, #24]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 80ad 	beq.w	800509c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f42:	4b36      	ldr	r3, [pc, #216]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004f44:	689b      	ldr	r3, [r3, #8]
 8004f46:	f003 030c 	and.w	r3, r3, #12
 8004f4a:	2b08      	cmp	r3, #8
 8004f4c:	d060      	beq.n	8005010 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	699b      	ldr	r3, [r3, #24]
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d145      	bne.n	8004fe2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f56:	4b33      	ldr	r3, [pc, #204]	; (8005024 <HAL_RCC_OscConfig+0x4b4>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f5c:	f7fc fd64 	bl	8001a28 <HAL_GetTick>
 8004f60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f62:	e008      	b.n	8004f76 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f64:	f7fc fd60 	bl	8001a28 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	2b02      	cmp	r3, #2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e093      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f76:	4b29      	ldr	r3, [pc, #164]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1f0      	bne.n	8004f64 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69da      	ldr	r2, [r3, #28]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a1b      	ldr	r3, [r3, #32]
 8004f8a:	431a      	orrs	r2, r3
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f90:	019b      	lsls	r3, r3, #6
 8004f92:	431a      	orrs	r2, r3
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f98:	085b      	lsrs	r3, r3, #1
 8004f9a:	3b01      	subs	r3, #1
 8004f9c:	041b      	lsls	r3, r3, #16
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fa4:	061b      	lsls	r3, r3, #24
 8004fa6:	431a      	orrs	r2, r3
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fac:	071b      	lsls	r3, r3, #28
 8004fae:	491b      	ldr	r1, [pc, #108]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fb4:	4b1b      	ldr	r3, [pc, #108]	; (8005024 <HAL_RCC_OscConfig+0x4b4>)
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fba:	f7fc fd35 	bl	8001a28 <HAL_GetTick>
 8004fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fc0:	e008      	b.n	8004fd4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fc2:	f7fc fd31 	bl	8001a28 <HAL_GetTick>
 8004fc6:	4602      	mov	r2, r0
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d901      	bls.n	8004fd4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e064      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fd4:	4b11      	ldr	r3, [pc, #68]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d0f0      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x452>
 8004fe0:	e05c      	b.n	800509c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe2:	4b10      	ldr	r3, [pc, #64]	; (8005024 <HAL_RCC_OscConfig+0x4b4>)
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fe8:	f7fc fd1e 	bl	8001a28 <HAL_GetTick>
 8004fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fee:	e008      	b.n	8005002 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ff0:	f7fc fd1a 	bl	8001a28 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e04d      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005002:	4b06      	ldr	r3, [pc, #24]	; (800501c <HAL_RCC_OscConfig+0x4ac>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1f0      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x480>
 800500e:	e045      	b.n	800509c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d107      	bne.n	8005028 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e040      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
 800501c:	40023800 	.word	0x40023800
 8005020:	40007000 	.word	0x40007000
 8005024:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005028:	4b1f      	ldr	r3, [pc, #124]	; (80050a8 <HAL_RCC_OscConfig+0x538>)
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d030      	beq.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005040:	429a      	cmp	r2, r3
 8005042:	d129      	bne.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800504e:	429a      	cmp	r2, r3
 8005050:	d122      	bne.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005058:	4013      	ands	r3, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800505e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005060:	4293      	cmp	r3, r2
 8005062:	d119      	bne.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800506e:	085b      	lsrs	r3, r3, #1
 8005070:	3b01      	subs	r3, #1
 8005072:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005074:	429a      	cmp	r2, r3
 8005076:	d10f      	bne.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005082:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005084:	429a      	cmp	r2, r3
 8005086:	d107      	bne.n	8005098 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005092:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e000      	b.n	800509e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	40023800 	.word	0x40023800

080050ac <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d101      	bne.n	80050be <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	e022      	b.n	8005104 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d105      	bne.n	80050d6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f7fc f9eb 	bl	80014ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2203      	movs	r2, #3
 80050da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 f814 	bl	800510c <HAL_SD_InitCard>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d001      	beq.n	80050ee <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80050ea:	2301      	movs	r3, #1
 80050ec:	e00a      	b.n	8005104 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3708      	adds	r7, #8
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800510c:	b5b0      	push	{r4, r5, r7, lr}
 800510e:	b08e      	sub	sp, #56	; 0x38
 8005110:	af04      	add	r7, sp, #16
 8005112:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8005114:	2300      	movs	r3, #0
 8005116:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8005118:	2300      	movs	r3, #0
 800511a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800511c:	2300      	movs	r3, #0
 800511e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8005124:	2300      	movs	r3, #0
 8005126:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8005128:	2376      	movs	r3, #118	; 0x76
 800512a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681d      	ldr	r5, [r3, #0]
 8005130:	466c      	mov	r4, sp
 8005132:	f107 0314 	add.w	r3, r7, #20
 8005136:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800513a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800513e:	f107 0308 	add.w	r3, r7, #8
 8005142:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005144:	4628      	mov	r0, r5
 8005146:	f002 fb47 	bl	80077d8 <SDIO_Init>
 800514a:	4603      	mov	r3, r0
 800514c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005150:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e04f      	b.n	80051fc <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800515c:	4b29      	ldr	r3, [pc, #164]	; (8005204 <HAL_SD_InitCard+0xf8>)
 800515e:	2200      	movs	r2, #0
 8005160:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4618      	mov	r0, r3
 8005168:	f002 fb7f 	bl	800786a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800516c:	4b25      	ldr	r3, [pc, #148]	; (8005204 <HAL_SD_InitCard+0xf8>)
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8005172:	2002      	movs	r0, #2
 8005174:	f7fc fc64 	bl	8001a40 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f001 f8f1 	bl	8006360 <SD_PowerON>
 800517e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005180:	6a3b      	ldr	r3, [r7, #32]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00b      	beq.n	800519e <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005192:	6a3b      	ldr	r3, [r7, #32]
 8005194:	431a      	orrs	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e02e      	b.n	80051fc <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f001 f810 	bl	80061c4 <SD_InitCard>
 80051a4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051a6:	6a3b      	ldr	r3, [r7, #32]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00b      	beq.n	80051c4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051b8:	6a3b      	ldr	r3, [r7, #32]
 80051ba:	431a      	orrs	r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e01b      	b.n	80051fc <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80051cc:	4618      	mov	r0, r3
 80051ce:	f002 fbde 	bl	800798e <SDMMC_CmdBlockLength>
 80051d2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00f      	beq.n	80051fa <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4a0a      	ldr	r2, [pc, #40]	; (8005208 <HAL_SD_InitCard+0xfc>)
 80051e0:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	431a      	orrs	r2, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	e000      	b.n	80051fc <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3728      	adds	r7, #40	; 0x28
 8005200:	46bd      	mov	sp, r7
 8005202:	bdb0      	pop	{r4, r5, r7, pc}
 8005204:	422580a0 	.word	0x422580a0
 8005208:	004005ff 	.word	0x004005ff

0800520c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b092      	sub	sp, #72	; 0x48
 8005210:	af00      	add	r7, sp, #0
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800521a:	f7fc fc05 	bl	8001a28 <HAL_GetTick>
 800521e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d107      	bne.n	800523e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005232:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800523a:	2301      	movs	r3, #1
 800523c:	e1bd      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005244:	b2db      	uxtb	r3, r3
 8005246:	2b01      	cmp	r3, #1
 8005248:	f040 81b0 	bne.w	80055ac <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2200      	movs	r2, #0
 8005250:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005252:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	441a      	add	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800525c:	429a      	cmp	r2, r3
 800525e:	d907      	bls.n	8005270 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005264:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e1a4      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2203      	movs	r2, #3
 8005274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	2200      	movs	r2, #0
 800527e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005284:	2b01      	cmp	r3, #1
 8005286:	d002      	beq.n	800528e <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8005288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528a:	025b      	lsls	r3, r3, #9
 800528c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800528e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005292:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	025b      	lsls	r3, r3, #9
 8005298:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800529a:	2390      	movs	r3, #144	; 0x90
 800529c:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800529e:	2302      	movs	r3, #2
 80052a0:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80052a6:	2301      	movs	r3, #1
 80052a8:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f107 0214 	add.w	r2, r7, #20
 80052b2:	4611      	mov	r1, r2
 80052b4:	4618      	mov	r0, r3
 80052b6:	f002 fb3e 	bl	8007936 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d90a      	bls.n	80052d6 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2202      	movs	r2, #2
 80052c4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052cc:	4618      	mov	r0, r3
 80052ce:	f002 fba2 	bl	8007a16 <SDMMC_CmdReadMultiBlock>
 80052d2:	6478      	str	r0, [r7, #68]	; 0x44
 80052d4:	e009      	b.n	80052ea <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2201      	movs	r2, #1
 80052da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80052e2:	4618      	mov	r0, r3
 80052e4:	f002 fb75 	bl	80079d2 <SDMMC_CmdReadSingleBlock>
 80052e8:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80052ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d012      	beq.n	8005316 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a7a      	ldr	r2, [pc, #488]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 80052f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052fe:	431a      	orrs	r2, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	2200      	movs	r2, #0
 8005310:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e151      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800531a:	e061      	b.n	80053e0 <HAL_SD_ReadBlocks+0x1d4>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005322:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d03c      	beq.n	80053a4 <HAL_SD_ReadBlocks+0x198>
 800532a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800532c:	2b00      	cmp	r3, #0
 800532e:	d039      	beq.n	80053a4 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8005330:	2300      	movs	r3, #0
 8005332:	643b      	str	r3, [r7, #64]	; 0x40
 8005334:	e033      	b.n	800539e <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f002 fa77 	bl	800782e <SDIO_ReadFIFO>
 8005340:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8005342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005344:	b2da      	uxtb	r2, r3
 8005346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005348:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800534a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800534c:	3301      	adds	r3, #1
 800534e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005350:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005352:	3b01      	subs	r3, #1
 8005354:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005356:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005358:	0a1b      	lsrs	r3, r3, #8
 800535a:	b2da      	uxtb	r2, r3
 800535c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800535e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005360:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005362:	3301      	adds	r3, #1
 8005364:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005368:	3b01      	subs	r3, #1
 800536a:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800536c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800536e:	0c1b      	lsrs	r3, r3, #16
 8005370:	b2da      	uxtb	r2, r3
 8005372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005374:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8005376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005378:	3301      	adds	r3, #1
 800537a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800537c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800537e:	3b01      	subs	r3, #1
 8005380:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005384:	0e1b      	lsrs	r3, r3, #24
 8005386:	b2da      	uxtb	r2, r3
 8005388:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800538a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800538c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800538e:	3301      	adds	r3, #1
 8005390:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005394:	3b01      	subs	r3, #1
 8005396:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8005398:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800539a:	3301      	adds	r3, #1
 800539c:	643b      	str	r3, [r7, #64]	; 0x40
 800539e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80053a0:	2b07      	cmp	r3, #7
 80053a2:	d9c8      	bls.n	8005336 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80053a4:	f7fc fb40 	bl	8001a28 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d902      	bls.n	80053ba <HAL_SD_ReadBlocks+0x1ae>
 80053b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d112      	bne.n	80053e0 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a48      	ldr	r2, [pc, #288]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 80053c0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2201      	movs	r2, #1
 80053d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80053dc:	2303      	movs	r3, #3
 80053de:	e0ec      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053e6:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d096      	beq.n	800531c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d022      	beq.n	8005442 <HAL_SD_ReadBlocks+0x236>
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d91f      	bls.n	8005442 <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005406:	2b03      	cmp	r3, #3
 8005408:	d01b      	beq.n	8005442 <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4618      	mov	r0, r3
 8005410:	f002 fb68 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 8005414:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005416:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005418:	2b00      	cmp	r3, #0
 800541a:	d012      	beq.n	8005442 <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a2f      	ldr	r2, [pc, #188]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 8005422:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005428:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800542a:	431a      	orrs	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e0bb      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005448:	f003 0308 	and.w	r3, r3, #8
 800544c:	2b00      	cmp	r3, #0
 800544e:	d012      	beq.n	8005476 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 8005456:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545c:	f043 0208 	orr.w	r2, r3, #8
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2200      	movs	r2, #0
 8005470:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e0a1      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d012      	beq.n	80054aa <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a15      	ldr	r2, [pc, #84]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 800548a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005490:	f043 0202 	orr.w	r2, r3, #2
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e087      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054b0:	f003 0320 	and.w	r3, r3, #32
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d064      	beq.n	8005582 <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a08      	ldr	r2, [pc, #32]	; (80054e0 <HAL_SD_ReadBlocks+0x2d4>)
 80054be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c4:	f043 0220 	orr.w	r2, r3, #32
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2200      	movs	r2, #0
 80054d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80054da:	2301      	movs	r3, #1
 80054dc:	e06d      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
 80054de:	bf00      	nop
 80054e0:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f002 f9a0 	bl	800782e <SDIO_ReadFIFO>
 80054ee:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80054f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054f2:	b2da      	uxtb	r2, r3
 80054f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054f6:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80054f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80054fa:	3301      	adds	r3, #1
 80054fc:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80054fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005500:	3b01      	subs	r3, #1
 8005502:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8005504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	b2da      	uxtb	r2, r3
 800550a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800550c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800550e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005510:	3301      	adds	r3, #1
 8005512:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005514:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005516:	3b01      	subs	r3, #1
 8005518:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800551a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800551c:	0c1b      	lsrs	r3, r3, #16
 800551e:	b2da      	uxtb	r2, r3
 8005520:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005522:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8005524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005526:	3301      	adds	r3, #1
 8005528:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800552a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800552c:	3b01      	subs	r3, #1
 800552e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8005530:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005532:	0e1b      	lsrs	r3, r3, #24
 8005534:	b2da      	uxtb	r2, r3
 8005536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005538:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800553a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800553c:	3301      	adds	r3, #1
 800553e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8005540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005542:	3b01      	subs	r3, #1
 8005544:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005546:	f7fc fa6f 	bl	8001a28 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005552:	429a      	cmp	r2, r3
 8005554:	d902      	bls.n	800555c <HAL_SD_ReadBlocks+0x350>
 8005556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005558:	2b00      	cmp	r3, #0
 800555a:	d112      	bne.n	8005582 <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a18      	ldr	r2, [pc, #96]	; (80055c4 <HAL_SD_ReadBlocks+0x3b8>)
 8005562:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005568:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e01b      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005588:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d002      	beq.n	8005596 <HAL_SD_ReadBlocks+0x38a>
 8005590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005592:	2b00      	cmp	r3, #0
 8005594:	d1a6      	bne.n	80054e4 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f240 523a 	movw	r2, #1338	; 0x53a
 800559e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80055a8:	2300      	movs	r3, #0
 80055aa:	e006      	b.n	80055ba <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
  }
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3748      	adds	r7, #72	; 0x48
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	004005ff 	.word	0x004005ff

080055c8 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b092      	sub	sp, #72	; 0x48
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	60f8      	str	r0, [r7, #12]
 80055d0:	60b9      	str	r1, [r7, #8]
 80055d2:	607a      	str	r2, [r7, #4]
 80055d4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80055d6:	f7fc fa27 	bl	8001a28 <HAL_GetTick>
 80055da:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80055e0:	68bb      	ldr	r3, [r7, #8]
 80055e2:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d107      	bne.n	80055fa <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ee:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e165      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	f040 8158 	bne.w	80058b8 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800560e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	441a      	add	r2, r3
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005618:	429a      	cmp	r2, r3
 800561a:	d907      	bls.n	800562c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005620:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e14c      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2203      	movs	r2, #3
 8005630:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	2200      	movs	r2, #0
 800563a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005640:	2b01      	cmp	r3, #1
 8005642:	d002      	beq.n	800564a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005644:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005646:	025b      	lsls	r3, r3, #9
 8005648:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800564a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800564e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	025b      	lsls	r3, r3, #9
 8005654:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005656:	2390      	movs	r3, #144	; 0x90
 8005658:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800565a:	2300      	movs	r3, #0
 800565c:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800565e:	2300      	movs	r3, #0
 8005660:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8005662:	2301      	movs	r3, #1
 8005664:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f107 0218 	add.w	r2, r7, #24
 800566e:	4611      	mov	r1, r2
 8005670:	4618      	mov	r0, r3
 8005672:	f002 f960 	bl	8007936 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d90a      	bls.n	8005692 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2220      	movs	r2, #32
 8005680:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005688:	4618      	mov	r0, r3
 800568a:	f002 fa08 	bl	8007a9e <SDMMC_CmdWriteMultiBlock>
 800568e:	6478      	str	r0, [r7, #68]	; 0x44
 8005690:	e009      	b.n	80056a6 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2210      	movs	r2, #16
 8005696:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800569e:	4618      	mov	r0, r3
 80056a0:	f002 f9db 	bl	8007a5a <SDMMC_CmdWriteSingleBlock>
 80056a4:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80056a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d012      	beq.n	80056d2 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a87      	ldr	r2, [pc, #540]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 80056b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056ba:	431a      	orrs	r2, r3
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2200      	movs	r2, #0
 80056cc:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e0f9      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80056d6:	e065      	b.n	80057a4 <HAL_SD_WriteBlocks+0x1dc>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d040      	beq.n	8005768 <HAL_SD_WriteBlocks+0x1a0>
 80056e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d03d      	beq.n	8005768 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80056ec:	2300      	movs	r3, #0
 80056ee:	643b      	str	r3, [r7, #64]	; 0x40
 80056f0:	e037      	b.n	8005762 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80056f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80056f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80056fa:	3301      	adds	r3, #1
 80056fc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80056fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005700:	3b01      	subs	r3, #1
 8005702:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8005704:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	021a      	lsls	r2, r3, #8
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	4313      	orrs	r3, r2
 800570e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005712:	3301      	adds	r3, #1
 8005714:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005716:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005718:	3b01      	subs	r3, #1
 800571a:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800571c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800571e:	781b      	ldrb	r3, [r3, #0]
 8005720:	041a      	lsls	r2, r3, #16
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	4313      	orrs	r3, r2
 8005726:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572a:	3301      	adds	r3, #1
 800572c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800572e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005730:	3b01      	subs	r3, #1
 8005732:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8005734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	061a      	lsls	r2, r3, #24
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	4313      	orrs	r3, r2
 800573e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005740:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005742:	3301      	adds	r3, #1
 8005744:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8005746:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005748:	3b01      	subs	r3, #1
 800574a:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f107 0214 	add.w	r2, r7, #20
 8005754:	4611      	mov	r1, r2
 8005756:	4618      	mov	r0, r3
 8005758:	f002 f876 	bl	8007848 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800575c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800575e:	3301      	adds	r3, #1
 8005760:	643b      	str	r3, [r7, #64]	; 0x40
 8005762:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005764:	2b07      	cmp	r3, #7
 8005766:	d9c4      	bls.n	80056f2 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8005768:	f7fc f95e 	bl	8001a28 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005774:	429a      	cmp	r2, r3
 8005776:	d902      	bls.n	800577e <HAL_SD_WriteBlocks+0x1b6>
 8005778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800577a:	2b00      	cmp	r3, #0
 800577c:	d112      	bne.n	80057a4 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a53      	ldr	r2, [pc, #332]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 8005784:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800578a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800578c:	431a      	orrs	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80057a0:	2303      	movs	r3, #3
 80057a2:	e090      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057aa:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d092      	beq.n	80056d8 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d022      	beq.n	8005806 <HAL_SD_WriteBlocks+0x23e>
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d91f      	bls.n	8005806 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ca:	2b03      	cmp	r3, #3
 80057cc:	d01b      	beq.n	8005806 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f002 f986 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 80057d8:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80057da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d012      	beq.n	8005806 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	4a3a      	ldr	r2, [pc, #232]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 80057e6:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057ee:	431a      	orrs	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e05f      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800580c:	f003 0308 	and.w	r3, r3, #8
 8005810:	2b00      	cmp	r3, #0
 8005812:	d012      	beq.n	800583a <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a2d      	ldr	r2, [pc, #180]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 800581a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005820:	f043 0208 	orr.w	r2, r3, #8
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2201      	movs	r2, #1
 800582c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2200      	movs	r2, #0
 8005834:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e045      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005840:	f003 0302 	and.w	r3, r3, #2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d012      	beq.n	800586e <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	4a20      	ldr	r2, [pc, #128]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 800584e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005854:	f043 0202 	orr.w	r2, r3, #2
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e02b      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005874:	f003 0310 	and.w	r3, r3, #16
 8005878:	2b00      	cmp	r3, #0
 800587a:	d012      	beq.n	80058a2 <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a13      	ldr	r2, [pc, #76]	; (80058d0 <HAL_SD_WriteBlocks+0x308>)
 8005882:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005888:	f043 0210 	orr.w	r2, r3, #16
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e011      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f240 523a 	movw	r2, #1338	; 0x53a
 80058aa:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80058b4:	2300      	movs	r3, #0
 80058b6:	e006      	b.n	80058c6 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058bc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
  }
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3748      	adds	r7, #72	; 0x48
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	004005ff 	.word	0x004005ff

080058d4 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058e0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d008      	beq.n	8005902 <HAL_SD_IRQHandler+0x2e>
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	f003 0308 	and.w	r3, r3, #8
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 ff4f 	bl	800679e <SD_Read_IT>
 8005900:	e155      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005908:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800590c:	2b00      	cmp	r3, #0
 800590e:	f000 808f 	beq.w	8005a30 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f44f 7280 	mov.w	r2, #256	; 0x100
 800591a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	6812      	ldr	r2, [r2, #0]
 8005926:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800592a:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800592e:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0201 	bic.w	r2, r2, #1
 800593e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d039      	beq.n	80059be <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	f003 0302 	and.w	r3, r3, #2
 8005950:	2b00      	cmp	r3, #0
 8005952:	d104      	bne.n	800595e <HAL_SD_IRQHandler+0x8a>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d011      	beq.n	8005982 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f002 f8be 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 8005968:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d008      	beq.n	8005982 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f91f 	bl	8005bc0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f240 523a 	movw	r2, #1338	; 0x53a
 800598a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d104      	bne.n	80059ae <HAL_SD_IRQHandler+0xda>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d003      	beq.n	80059b6 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f002 fd34 	bl	800841c <HAL_SD_RxCpltCallback>
 80059b4:	e0fb      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f002 fd26 	bl	8008408 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80059bc:	e0f7      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	f000 80f2 	beq.w	8005bae <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	f003 0320 	and.w	r3, r3, #32
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d011      	beq.n	80059f8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4618      	mov	r0, r3
 80059da:	f002 f883 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 80059de:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d008      	beq.n	80059f8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	431a      	orrs	r2, r3
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f8e4 	bl	8005bc0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 0301 	and.w	r3, r3, #1
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	f040 80d5 	bne.w	8005bae <HAL_SD_IRQHandler+0x2da>
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f003 0302 	and.w	r3, r3, #2
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f040 80cf 	bne.w	8005bae <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f022 0208 	bic.w	r2, r2, #8
 8005a1e:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f002 fced 	bl	8008408 <HAL_SD_TxCpltCallback>
}
 8005a2e:	e0be      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d008      	beq.n	8005a50 <HAL_SD_IRQHandler+0x17c>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	f003 0308 	and.w	r3, r3, #8
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d003      	beq.n	8005a50 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 fef9 	bl	8006840 <SD_Write_IT>
 8005a4e:	e0ae      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a56:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	f000 80a7 	beq.w	8005bae <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d005      	beq.n	8005a7a <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a72:	f043 0202 	orr.w	r2, r3, #2
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a80:	f003 0308 	and.w	r3, r3, #8
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d005      	beq.n	8005a94 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	f043 0208 	orr.w	r2, r3, #8
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d005      	beq.n	8005aae <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa6:	f043 0220 	orr.w	r2, r3, #32
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab4:	f003 0310 	and.w	r3, r3, #16
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d005      	beq.n	8005ac8 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac0:	f043 0210 	orr.w	r2, r3, #16
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f240 523a 	movw	r2, #1338	; 0x53a
 8005ad0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005ae0:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f001 fffc 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 8005aec:	4602      	mov	r2, r0
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af2:	431a      	orrs	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	f003 0308 	and.w	r3, r3, #8
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00a      	beq.n	8005b18 <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f000 f855 	bl	8005bc0 <HAL_SD_ErrorCallback>
}
 8005b16:	e04a      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d045      	beq.n	8005bae <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	f003 0310 	and.w	r3, r3, #16
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <HAL_SD_IRQHandler+0x262>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d011      	beq.n	8005b5a <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b3a:	4a1f      	ldr	r2, [pc, #124]	; (8005bb8 <HAL_SD_IRQHandler+0x2e4>)
 8005b3c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fc fa44 	bl	8001fd0 <HAL_DMA_Abort_IT>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d02f      	beq.n	8005bae <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b52:	4618      	mov	r0, r3
 8005b54:	f000 fac8 	bl	80060e8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005b58:	e029      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f003 0301 	and.w	r3, r3, #1
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d104      	bne.n	8005b6e <HAL_SD_IRQHandler+0x29a>
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d011      	beq.n	8005b92 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	4a12      	ldr	r2, [pc, #72]	; (8005bbc <HAL_SD_IRQHandler+0x2e8>)
 8005b74:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	f7fc fa28 	bl	8001fd0 <HAL_DMA_Abort_IT>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d013      	beq.n	8005bae <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	f000 fae3 	bl	8006156 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005b90:	e00d      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2200      	movs	r2, #0
 8005b96:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f002 fc24 	bl	80083f4 <HAL_SD_AbortCallback>
}
 8005bac:	e7ff      	b.n	8005bae <HAL_SD_IRQHandler+0x2da>
 8005bae:	bf00      	nop
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	080060e9 	.word	0x080060e9
 8005bbc:	08006157 	.word	0x08006157

08005bc0 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005bc8:	bf00      	nop
 8005bca:	370c      	adds	r7, #12
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr

08005bd4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005be2:	0f9b      	lsrs	r3, r3, #30
 8005be4:	b2da      	uxtb	r2, r3
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bee:	0e9b      	lsrs	r3, r3, #26
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	f003 030f 	and.w	r3, r3, #15
 8005bf6:	b2da      	uxtb	r2, r3
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c00:	0e1b      	lsrs	r3, r3, #24
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	f003 0303 	and.w	r3, r3, #3
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c12:	0c1b      	lsrs	r3, r3, #16
 8005c14:	b2da      	uxtb	r2, r3
 8005c16:	683b      	ldr	r3, [r7, #0]
 8005c18:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c1e:	0a1b      	lsrs	r3, r3, #8
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c34:	0d1b      	lsrs	r3, r3, #20
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c40:	0c1b      	lsrs	r3, r3, #16
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	f003 030f 	and.w	r3, r3, #15
 8005c48:	b2da      	uxtb	r2, r3
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c52:	0bdb      	lsrs	r3, r3, #15
 8005c54:	b2db      	uxtb	r3, r3
 8005c56:	f003 0301 	and.w	r3, r3, #1
 8005c5a:	b2da      	uxtb	r2, r3
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c64:	0b9b      	lsrs	r3, r3, #14
 8005c66:	b2db      	uxtb	r3, r3
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	b2da      	uxtb	r2, r3
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c76:	0b5b      	lsrs	r3, r3, #13
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	f003 0301 	and.w	r3, r3, #1
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c88:	0b1b      	lsrs	r3, r3, #12
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	f003 0301 	and.w	r3, r3, #1
 8005c90:	b2da      	uxtb	r2, r3
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005c96:	683b      	ldr	r3, [r7, #0]
 8005c98:	2200      	movs	r2, #0
 8005c9a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d163      	bne.n	8005d6c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ca8:	009a      	lsls	r2, r3, #2
 8005caa:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005cae:	4013      	ands	r3, r2
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005cb4:	0f92      	lsrs	r2, r2, #30
 8005cb6:	431a      	orrs	r2, r3
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cc0:	0edb      	lsrs	r3, r3, #27
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cd2:	0e1b      	lsrs	r3, r3, #24
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	f003 0307 	and.w	r3, r3, #7
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ce4:	0d5b      	lsrs	r3, r3, #21
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	f003 0307 	and.w	r3, r3, #7
 8005cec:	b2da      	uxtb	r2, r3
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cf6:	0c9b      	lsrs	r3, r3, #18
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	f003 0307 	and.w	r3, r3, #7
 8005cfe:	b2da      	uxtb	r2, r3
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d08:	0bdb      	lsrs	r3, r3, #15
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	f003 0307 	and.w	r3, r3, #7
 8005d10:	b2da      	uxtb	r2, r3
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	1c5a      	adds	r2, r3, #1
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	7e1b      	ldrb	r3, [r3, #24]
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	f003 0307 	and.w	r3, r3, #7
 8005d2a:	3302      	adds	r3, #2
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d32:	687a      	ldr	r2, [r7, #4]
 8005d34:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005d36:	fb03 f202 	mul.w	r2, r3, r2
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	7a1b      	ldrb	r3, [r3, #8]
 8005d42:	b2db      	uxtb	r3, r3
 8005d44:	f003 030f 	and.w	r3, r3, #15
 8005d48:	2201      	movs	r2, #1
 8005d4a:	409a      	lsls	r2, r3
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d54:	687a      	ldr	r2, [r7, #4]
 8005d56:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005d58:	0a52      	lsrs	r2, r2, #9
 8005d5a:	fb03 f202 	mul.w	r2, r3, r2
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d68:	661a      	str	r2, [r3, #96]	; 0x60
 8005d6a:	e031      	b.n	8005dd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d11d      	bne.n	8005db0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005d78:	041b      	lsls	r3, r3, #16
 8005d7a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d82:	0c1b      	lsrs	r3, r3, #16
 8005d84:	431a      	orrs	r2, r3
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	691b      	ldr	r3, [r3, #16]
 8005d8e:	3301      	adds	r3, #1
 8005d90:	029a      	lsls	r2, r3, #10
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005da4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	661a      	str	r2, [r3, #96]	; 0x60
 8005dae:	e00f      	b.n	8005dd0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a58      	ldr	r2, [pc, #352]	; (8005f18 <HAL_SD_GetCardCSD+0x344>)
 8005db6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dbc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	e09d      	b.n	8005f0c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dd4:	0b9b      	lsrs	r3, r3, #14
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	f003 0301 	and.w	r3, r3, #1
 8005ddc:	b2da      	uxtb	r2, r3
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005de6:	09db      	lsrs	r3, r3, #7
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dee:	b2da      	uxtb	r2, r3
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005dfe:	b2da      	uxtb	r2, r3
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e08:	0fdb      	lsrs	r3, r3, #31
 8005e0a:	b2da      	uxtb	r2, r3
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e14:	0f5b      	lsrs	r3, r3, #29
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	f003 0303 	and.w	r3, r3, #3
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e26:	0e9b      	lsrs	r3, r3, #26
 8005e28:	b2db      	uxtb	r3, r3
 8005e2a:	f003 0307 	and.w	r3, r3, #7
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e38:	0d9b      	lsrs	r3, r3, #22
 8005e3a:	b2db      	uxtb	r3, r3
 8005e3c:	f003 030f 	and.w	r3, r3, #15
 8005e40:	b2da      	uxtb	r2, r3
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e4a:	0d5b      	lsrs	r3, r3, #21
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	f003 0301 	and.w	r3, r3, #1
 8005e52:	b2da      	uxtb	r2, r3
 8005e54:	683b      	ldr	r3, [r7, #0]
 8005e56:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e66:	0c1b      	lsrs	r3, r3, #16
 8005e68:	b2db      	uxtb	r3, r3
 8005e6a:	f003 0301 	and.w	r3, r3, #1
 8005e6e:	b2da      	uxtb	r2, r3
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e7a:	0bdb      	lsrs	r3, r3, #15
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	f003 0301 	and.w	r3, r3, #1
 8005e82:	b2da      	uxtb	r2, r3
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e8e:	0b9b      	lsrs	r3, r3, #14
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	b2da      	uxtb	r2, r3
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ea2:	0b5b      	lsrs	r3, r3, #13
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f003 0301 	and.w	r3, r3, #1
 8005eaa:	b2da      	uxtb	r2, r3
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eb6:	0b1b      	lsrs	r3, r3, #12
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	b2da      	uxtb	r2, r3
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eca:	0a9b      	lsrs	r3, r3, #10
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	b2da      	uxtb	r2, r3
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ede:	0a1b      	lsrs	r3, r3, #8
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef2:	085b      	lsrs	r3, r3, #1
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005efa:	b2da      	uxtb	r2, r3
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	2201      	movs	r2, #1
 8005f06:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005f0a:	2300      	movs	r3, #0
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	004005ff 	.word	0x004005ff

08005f1c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f3a:	683b      	ldr	r3, [r7, #0]
 8005f3c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005f66:	2300      	movs	r3, #0
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005f74:	b5b0      	push	{r4, r5, r7, lr}
 8005f76:	b08e      	sub	sp, #56	; 0x38
 8005f78:	af04      	add	r7, sp, #16
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2203      	movs	r2, #3
 8005f88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f90:	2b03      	cmp	r3, #3
 8005f92:	d02e      	beq.n	8005ff2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f9a:	d106      	bne.n	8005faa <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	639a      	str	r2, [r3, #56]	; 0x38
 8005fa8:	e029      	b.n	8005ffe <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fb0:	d10a      	bne.n	8005fc8 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005fb2:	6878      	ldr	r0, [r7, #4]
 8005fb4:	f000 fa8a 	bl	80064cc <SD_WideBus_Enable>
 8005fb8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fbe:	6a3b      	ldr	r3, [r7, #32]
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	639a      	str	r2, [r3, #56]	; 0x38
 8005fc6:	e01a      	b.n	8005ffe <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d10a      	bne.n	8005fe4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 fac7 	bl	8006562 <SD_WideBus_Disable>
 8005fd4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	431a      	orrs	r2, r3
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	639a      	str	r2, [r3, #56]	; 0x38
 8005fe2:	e00c      	b.n	8005ffe <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	639a      	str	r2, [r3, #56]	; 0x38
 8005ff0:	e005      	b.n	8005ffe <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006002:	2b00      	cmp	r3, #0
 8006004:	d00b      	beq.n	800601e <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a26      	ldr	r2, [pc, #152]	; (80060a4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800600c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8006016:	2301      	movs	r3, #1
 8006018:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800601c:	e01f      	b.n	800605e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681d      	ldr	r5, [r3, #0]
 8006044:	466c      	mov	r4, sp
 8006046:	f107 0314 	add.w	r3, r7, #20
 800604a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800604e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006052:	f107 0308 	add.w	r3, r7, #8
 8006056:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006058:	4628      	mov	r0, r5
 800605a:	f001 fbbd 	bl	80077d8 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006066:	4618      	mov	r0, r3
 8006068:	f001 fc91 	bl	800798e <SDMMC_CmdBlockLength>
 800606c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800606e:	6a3b      	ldr	r3, [r7, #32]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00c      	beq.n	800608e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a0a      	ldr	r2, [pc, #40]	; (80060a4 <HAL_SD_ConfigWideBusOperation+0x130>)
 800607a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006080:	6a3b      	ldr	r3, [r7, #32]
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006096:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800609a:	4618      	mov	r0, r3
 800609c:	3728      	adds	r7, #40	; 0x28
 800609e:	46bd      	mov	sp, r7
 80060a0:	bdb0      	pop	{r4, r5, r7, pc}
 80060a2:	bf00      	nop
 80060a4:	004005ff 	.word	0x004005ff

080060a8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80060b4:	f107 030c 	add.w	r3, r7, #12
 80060b8:	4619      	mov	r1, r3
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f000 f9de 	bl	800647c <SD_SendStatus>
 80060c0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d005      	beq.n	80060d4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	431a      	orrs	r2, r3
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	0a5b      	lsrs	r3, r3, #9
 80060d8:	f003 030f 	and.w	r3, r3, #15
 80060dc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80060de:	693b      	ldr	r3, [r7, #16]
}
 80060e0:	4618      	mov	r0, r3
 80060e2:	3718      	adds	r7, #24
 80060e4:	46bd      	mov	sp, r7
 80060e6:	bd80      	pop	{r7, pc}

080060e8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060f4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f240 523a 	movw	r2, #1338	; 0x53a
 80060fe:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f7ff ffd1 	bl	80060a8 <HAL_SD_GetCardState>
 8006106:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	2200      	movs	r2, #0
 8006114:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	2b06      	cmp	r3, #6
 800611a:	d002      	beq.n	8006122 <SD_DMATxAbort+0x3a>
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	2b05      	cmp	r3, #5
 8006120:	d10a      	bne.n	8006138 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4618      	mov	r0, r3
 8006128:	f001 fcdc 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 800612c:	4602      	mov	r2, r0
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006132:	431a      	orrs	r2, r3
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800613c:	2b00      	cmp	r3, #0
 800613e:	d103      	bne.n	8006148 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006140:	68f8      	ldr	r0, [r7, #12]
 8006142:	f002 f957 	bl	80083f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8006146:	e002      	b.n	800614e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006148:	68f8      	ldr	r0, [r7, #12]
 800614a:	f7ff fd39 	bl	8005bc0 <HAL_SD_ErrorCallback>
}
 800614e:	bf00      	nop
 8006150:	3710      	adds	r7, #16
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}

08006156 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8006156:	b580      	push	{r7, lr}
 8006158:	b084      	sub	sp, #16
 800615a:	af00      	add	r7, sp, #0
 800615c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006162:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f240 523a 	movw	r2, #1338	; 0x53a
 800616c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7ff ff9a 	bl	80060a8 <HAL_SD_GetCardState>
 8006174:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	2b06      	cmp	r3, #6
 8006188:	d002      	beq.n	8006190 <SD_DMARxAbort+0x3a>
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	2b05      	cmp	r3, #5
 800618e:	d10a      	bne.n	80061a6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4618      	mov	r0, r3
 8006196:	f001 fca5 	bl	8007ae4 <SDMMC_CmdStopTransfer>
 800619a:	4602      	mov	r2, r0
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061a0:	431a      	orrs	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d103      	bne.n	80061b6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f002 f920 	bl	80083f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80061b4:	e002      	b.n	80061bc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f7ff fd02 	bl	8005bc0 <HAL_SD_ErrorCallback>
}
 80061bc:	bf00      	nop
 80061be:	3710      	adds	r7, #16
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80061c4:	b5b0      	push	{r4, r5, r7, lr}
 80061c6:	b094      	sub	sp, #80	; 0x50
 80061c8:	af04      	add	r7, sp, #16
 80061ca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80061cc:	2301      	movs	r3, #1
 80061ce:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4618      	mov	r0, r3
 80061d6:	f001 fb56 	bl	8007886 <SDIO_GetPowerState>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d102      	bne.n	80061e6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80061e0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80061e4:	e0b8      	b.n	8006358 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	d02f      	beq.n	800624e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4618      	mov	r0, r3
 80061f4:	f001 fd80 	bl	8007cf8 <SDMMC_CmdSendCID>
 80061f8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80061fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d001      	beq.n	8006204 <SD_InitCard+0x40>
    {
      return errorstate;
 8006200:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006202:	e0a9      	b.n	8006358 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	2100      	movs	r1, #0
 800620a:	4618      	mov	r0, r3
 800620c:	f001 fb80 	bl	8007910 <SDIO_GetResponse>
 8006210:	4602      	mov	r2, r0
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2104      	movs	r1, #4
 800621c:	4618      	mov	r0, r3
 800621e:	f001 fb77 	bl	8007910 <SDIO_GetResponse>
 8006222:	4602      	mov	r2, r0
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	2108      	movs	r1, #8
 800622e:	4618      	mov	r0, r3
 8006230:	f001 fb6e 	bl	8007910 <SDIO_GetResponse>
 8006234:	4602      	mov	r2, r0
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	210c      	movs	r1, #12
 8006240:	4618      	mov	r0, r3
 8006242:	f001 fb65 	bl	8007910 <SDIO_GetResponse>
 8006246:	4602      	mov	r2, r0
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006252:	2b03      	cmp	r3, #3
 8006254:	d00d      	beq.n	8006272 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f107 020e 	add.w	r2, r7, #14
 800625e:	4611      	mov	r1, r2
 8006260:	4618      	mov	r0, r3
 8006262:	f001 fd86 	bl	8007d72 <SDMMC_CmdSetRelAdd>
 8006266:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006268:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800626a:	2b00      	cmp	r3, #0
 800626c:	d001      	beq.n	8006272 <SD_InitCard+0xae>
    {
      return errorstate;
 800626e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006270:	e072      	b.n	8006358 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006276:	2b03      	cmp	r3, #3
 8006278:	d036      	beq.n	80062e8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800627a:	89fb      	ldrh	r3, [r7, #14]
 800627c:	461a      	mov	r2, r3
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800628a:	041b      	lsls	r3, r3, #16
 800628c:	4619      	mov	r1, r3
 800628e:	4610      	mov	r0, r2
 8006290:	f001 fd50 	bl	8007d34 <SDMMC_CmdSendCSD>
 8006294:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006298:	2b00      	cmp	r3, #0
 800629a:	d001      	beq.n	80062a0 <SD_InitCard+0xdc>
    {
      return errorstate;
 800629c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800629e:	e05b      	b.n	8006358 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	2100      	movs	r1, #0
 80062a6:	4618      	mov	r0, r3
 80062a8:	f001 fb32 	bl	8007910 <SDIO_GetResponse>
 80062ac:	4602      	mov	r2, r0
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2104      	movs	r1, #4
 80062b8:	4618      	mov	r0, r3
 80062ba:	f001 fb29 	bl	8007910 <SDIO_GetResponse>
 80062be:	4602      	mov	r2, r0
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2108      	movs	r1, #8
 80062ca:	4618      	mov	r0, r3
 80062cc:	f001 fb20 	bl	8007910 <SDIO_GetResponse>
 80062d0:	4602      	mov	r2, r0
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	210c      	movs	r1, #12
 80062dc:	4618      	mov	r0, r3
 80062de:	f001 fb17 	bl	8007910 <SDIO_GetResponse>
 80062e2:	4602      	mov	r2, r0
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2104      	movs	r1, #4
 80062ee:	4618      	mov	r0, r3
 80062f0:	f001 fb0e 	bl	8007910 <SDIO_GetResponse>
 80062f4:	4603      	mov	r3, r0
 80062f6:	0d1a      	lsrs	r2, r3, #20
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80062fc:	f107 0310 	add.w	r3, r7, #16
 8006300:	4619      	mov	r1, r3
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7ff fc66 	bl	8005bd4 <HAL_SD_GetCardCSD>
 8006308:	4603      	mov	r3, r0
 800630a:	2b00      	cmp	r3, #0
 800630c:	d002      	beq.n	8006314 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800630e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006312:	e021      	b.n	8006358 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6819      	ldr	r1, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800631c:	041b      	lsls	r3, r3, #16
 800631e:	2200      	movs	r2, #0
 8006320:	461c      	mov	r4, r3
 8006322:	4615      	mov	r5, r2
 8006324:	4622      	mov	r2, r4
 8006326:	462b      	mov	r3, r5
 8006328:	4608      	mov	r0, r1
 800632a:	f001 fbfd 	bl	8007b28 <SDMMC_CmdSelDesel>
 800632e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006330:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006332:	2b00      	cmp	r3, #0
 8006334:	d001      	beq.n	800633a <SD_InitCard+0x176>
  {
    return errorstate;
 8006336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006338:	e00e      	b.n	8006358 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681d      	ldr	r5, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	466c      	mov	r4, sp
 8006342:	f103 0210 	add.w	r2, r3, #16
 8006346:	ca07      	ldmia	r2, {r0, r1, r2}
 8006348:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800634c:	3304      	adds	r3, #4
 800634e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006350:	4628      	mov	r0, r5
 8006352:	f001 fa41 	bl	80077d8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3740      	adds	r7, #64	; 0x40
 800635c:	46bd      	mov	sp, r7
 800635e:	bdb0      	pop	{r4, r5, r7, pc}

08006360 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006368:	2300      	movs	r3, #0
 800636a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	617b      	str	r3, [r7, #20]
 8006370:	2300      	movs	r3, #0
 8006372:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4618      	mov	r0, r3
 800637a:	f001 fbf8 	bl	8007b6e <SDMMC_CmdGoIdleState>
 800637e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <SD_PowerON+0x2a>
  {
    return errorstate;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	e072      	b.n	8006470 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4618      	mov	r0, r3
 8006390:	f001 fc0b 	bl	8007baa <SDMMC_CmdOperCond>
 8006394:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00d      	beq.n	80063b8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4618      	mov	r0, r3
 80063a8:	f001 fbe1 	bl	8007b6e <SDMMC_CmdGoIdleState>
 80063ac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d004      	beq.n	80063be <SD_PowerON+0x5e>
    {
      return errorstate;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	e05b      	b.n	8006470 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2201      	movs	r2, #1
 80063bc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d137      	bne.n	8006436 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2100      	movs	r1, #0
 80063cc:	4618      	mov	r0, r3
 80063ce:	f001 fc0b 	bl	8007be8 <SDMMC_CmdAppCommand>
 80063d2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d02d      	beq.n	8006436 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80063da:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80063de:	e047      	b.n	8006470 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	2100      	movs	r1, #0
 80063e6:	4618      	mov	r0, r3
 80063e8:	f001 fbfe 	bl	8007be8 <SDMMC_CmdAppCommand>
 80063ec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d001      	beq.n	80063f8 <SD_PowerON+0x98>
    {
      return errorstate;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	e03b      	b.n	8006470 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	491e      	ldr	r1, [pc, #120]	; (8006478 <SD_PowerON+0x118>)
 80063fe:	4618      	mov	r0, r3
 8006400:	f001 fc14 	bl	8007c2c <SDMMC_CmdAppOperCommand>
 8006404:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d002      	beq.n	8006412 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800640c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006410:	e02e      	b.n	8006470 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	2100      	movs	r1, #0
 8006418:	4618      	mov	r0, r3
 800641a:	f001 fa79 	bl	8007910 <SDIO_GetResponse>
 800641e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	0fdb      	lsrs	r3, r3, #31
 8006424:	2b01      	cmp	r3, #1
 8006426:	d101      	bne.n	800642c <SD_PowerON+0xcc>
 8006428:	2301      	movs	r3, #1
 800642a:	e000      	b.n	800642e <SD_PowerON+0xce>
 800642c:	2300      	movs	r3, #0
 800642e:	613b      	str	r3, [r7, #16]

    count++;
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	3301      	adds	r3, #1
 8006434:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800643c:	4293      	cmp	r3, r2
 800643e:	d802      	bhi.n	8006446 <SD_PowerON+0xe6>
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d0cc      	beq.n	80063e0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800644c:	4293      	cmp	r3, r2
 800644e:	d902      	bls.n	8006456 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006450:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006454:	e00c      	b.n	8006470 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8006456:	697b      	ldr	r3, [r7, #20]
 8006458:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d003      	beq.n	8006468 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	645a      	str	r2, [r3, #68]	; 0x44
 8006466:	e002      	b.n	800646e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2200      	movs	r2, #0
 800646c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800646e:	2300      	movs	r3, #0
}
 8006470:	4618      	mov	r0, r3
 8006472:	3718      	adds	r7, #24
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	c1100000 	.word	0xc1100000

0800647c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d102      	bne.n	8006492 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800648c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006490:	e018      	b.n	80064c4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800649a:	041b      	lsls	r3, r3, #16
 800649c:	4619      	mov	r1, r3
 800649e:	4610      	mov	r0, r2
 80064a0:	f001 fc88 	bl	8007db4 <SDMMC_CmdSendStatus>
 80064a4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d001      	beq.n	80064b0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	e009      	b.n	80064c4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2100      	movs	r1, #0
 80064b6:	4618      	mov	r0, r3
 80064b8:	f001 fa2a 	bl	8007910 <SDIO_GetResponse>
 80064bc:	4602      	mov	r2, r0
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80064c2:	2300      	movs	r3, #0
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3710      	adds	r7, #16
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b086      	sub	sp, #24
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80064d4:	2300      	movs	r3, #0
 80064d6:	60fb      	str	r3, [r7, #12]
 80064d8:	2300      	movs	r3, #0
 80064da:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2100      	movs	r1, #0
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 fa14 	bl	8007910 <SDIO_GetResponse>
 80064e8:	4603      	mov	r3, r0
 80064ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064f2:	d102      	bne.n	80064fa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80064f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80064f8:	e02f      	b.n	800655a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80064fa:	f107 030c 	add.w	r3, r7, #12
 80064fe:	4619      	mov	r1, r3
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 f879 	bl	80065f8 <SD_FindSCR>
 8006506:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d001      	beq.n	8006512 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	e023      	b.n	800655a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d01c      	beq.n	8006556 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006524:	041b      	lsls	r3, r3, #16
 8006526:	4619      	mov	r1, r3
 8006528:	4610      	mov	r0, r2
 800652a:	f001 fb5d 	bl	8007be8 <SDMMC_CmdAppCommand>
 800652e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d001      	beq.n	800653a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	e00f      	b.n	800655a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	2102      	movs	r1, #2
 8006540:	4618      	mov	r0, r3
 8006542:	f001 fb96 	bl	8007c72 <SDMMC_CmdBusWidth>
 8006546:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d001      	beq.n	8006552 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	e003      	b.n	800655a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006552:	2300      	movs	r3, #0
 8006554:	e001      	b.n	800655a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006556:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800655a:	4618      	mov	r0, r3
 800655c:	3718      	adds	r7, #24
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b086      	sub	sp, #24
 8006566:	af00      	add	r7, sp, #0
 8006568:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800656a:	2300      	movs	r3, #0
 800656c:	60fb      	str	r3, [r7, #12]
 800656e:	2300      	movs	r3, #0
 8006570:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	2100      	movs	r1, #0
 8006578:	4618      	mov	r0, r3
 800657a:	f001 f9c9 	bl	8007910 <SDIO_GetResponse>
 800657e:	4603      	mov	r3, r0
 8006580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006584:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006588:	d102      	bne.n	8006590 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800658a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800658e:	e02f      	b.n	80065f0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006590:	f107 030c 	add.w	r3, r7, #12
 8006594:	4619      	mov	r1, r3
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f82e 	bl	80065f8 <SD_FindSCR>
 800659c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d001      	beq.n	80065a8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	e023      	b.n	80065f0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d01c      	beq.n	80065ec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ba:	041b      	lsls	r3, r3, #16
 80065bc:	4619      	mov	r1, r3
 80065be:	4610      	mov	r0, r2
 80065c0:	f001 fb12 	bl	8007be8 <SDMMC_CmdAppCommand>
 80065c4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d001      	beq.n	80065d0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	e00f      	b.n	80065f0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	2100      	movs	r1, #0
 80065d6:	4618      	mov	r0, r3
 80065d8:	f001 fb4b 	bl	8007c72 <SDMMC_CmdBusWidth>
 80065dc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d001      	beq.n	80065e8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	e003      	b.n	80065f0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80065e8:	2300      	movs	r3, #0
 80065ea:	e001      	b.n	80065f0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80065ec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3718      	adds	r7, #24
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 80065f8:	b590      	push	{r4, r7, lr}
 80065fa:	b08f      	sub	sp, #60	; 0x3c
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006602:	f7fb fa11 	bl	8001a28 <HAL_GetTick>
 8006606:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006608:	2300      	movs	r3, #0
 800660a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800660c:	2300      	movs	r3, #0
 800660e:	60bb      	str	r3, [r7, #8]
 8006610:	2300      	movs	r3, #0
 8006612:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2108      	movs	r1, #8
 800661e:	4618      	mov	r0, r3
 8006620:	f001 f9b5 	bl	800798e <SDMMC_CmdBlockLength>
 8006624:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006628:	2b00      	cmp	r3, #0
 800662a:	d001      	beq.n	8006630 <SD_FindSCR+0x38>
  {
    return errorstate;
 800662c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800662e:	e0b2      	b.n	8006796 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681a      	ldr	r2, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006638:	041b      	lsls	r3, r3, #16
 800663a:	4619      	mov	r1, r3
 800663c:	4610      	mov	r0, r2
 800663e:	f001 fad3 	bl	8007be8 <SDMMC_CmdAppCommand>
 8006642:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d001      	beq.n	800664e <SD_FindSCR+0x56>
  {
    return errorstate;
 800664a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664c:	e0a3      	b.n	8006796 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800664e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006652:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006654:	2308      	movs	r3, #8
 8006656:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8006658:	2330      	movs	r3, #48	; 0x30
 800665a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800665c:	2302      	movs	r3, #2
 800665e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006660:	2300      	movs	r3, #0
 8006662:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8006664:	2301      	movs	r3, #1
 8006666:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f107 0210 	add.w	r2, r7, #16
 8006670:	4611      	mov	r1, r2
 8006672:	4618      	mov	r0, r3
 8006674:	f001 f95f 	bl	8007936 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4618      	mov	r0, r3
 800667e:	f001 fb1a 	bl	8007cb6 <SDMMC_CmdSendSCR>
 8006682:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006686:	2b00      	cmp	r3, #0
 8006688:	d02a      	beq.n	80066e0 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800668a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800668c:	e083      	b.n	8006796 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006698:	2b00      	cmp	r3, #0
 800669a:	d00f      	beq.n	80066bc <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6819      	ldr	r1, [r3, #0]
 80066a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	f107 0208 	add.w	r2, r7, #8
 80066a8:	18d4      	adds	r4, r2, r3
 80066aa:	4608      	mov	r0, r1
 80066ac:	f001 f8bf 	bl	800782e <SDIO_ReadFIFO>
 80066b0:	4603      	mov	r3, r0
 80066b2:	6023      	str	r3, [r4, #0]
      index++;
 80066b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b6:	3301      	adds	r3, #1
 80066b8:	637b      	str	r3, [r7, #52]	; 0x34
 80066ba:	e006      	b.n	80066ca <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d012      	beq.n	80066f0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80066ca:	f7fb f9ad 	bl	8001a28 <HAL_GetTick>
 80066ce:	4602      	mov	r2, r0
 80066d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066d2:	1ad3      	subs	r3, r2, r3
 80066d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066d8:	d102      	bne.n	80066e0 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80066da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80066de:	e05a      	b.n	8006796 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066e6:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d0cf      	beq.n	800668e <SD_FindSCR+0x96>
 80066ee:	e000      	b.n	80066f2 <SD_FindSCR+0xfa>
      break;
 80066f0:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066f8:	f003 0308 	and.w	r3, r3, #8
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d005      	beq.n	800670c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2208      	movs	r2, #8
 8006706:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006708:	2308      	movs	r3, #8
 800670a:	e044      	b.n	8006796 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d005      	beq.n	8006726 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	2202      	movs	r2, #2
 8006720:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006722:	2302      	movs	r3, #2
 8006724:	e037      	b.n	8006796 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800672c:	f003 0320 	and.w	r3, r3, #32
 8006730:	2b00      	cmp	r3, #0
 8006732:	d005      	beq.n	8006740 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	2220      	movs	r2, #32
 800673a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800673c:	2320      	movs	r3, #32
 800673e:	e02a      	b.n	8006796 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f240 523a 	movw	r2, #1338	; 0x53a
 8006748:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	061a      	lsls	r2, r3, #24
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	021b      	lsls	r3, r3, #8
 8006752:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006756:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	0a1b      	lsrs	r3, r3, #8
 800675c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006760:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	0e1b      	lsrs	r3, r3, #24
 8006766:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800676a:	601a      	str	r2, [r3, #0]
    scr++;
 800676c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800676e:	3304      	adds	r3, #4
 8006770:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	061a      	lsls	r2, r3, #24
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	021b      	lsls	r3, r3, #8
 800677a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800677e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	0a1b      	lsrs	r3, r3, #8
 8006784:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006788:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	0e1b      	lsrs	r3, r3, #24
 800678e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006790:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006792:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006794:	2300      	movs	r3, #0
}
 8006796:	4618      	mov	r0, r3
 8006798:	373c      	adds	r7, #60	; 0x3c
 800679a:	46bd      	mov	sp, r7
 800679c:	bd90      	pop	{r4, r7, pc}

0800679e <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800679e:	b580      	push	{r7, lr}
 80067a0:	b086      	sub	sp, #24
 80067a2:	af00      	add	r7, sp, #0
 80067a4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067aa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d03f      	beq.n	8006838 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80067b8:	2300      	movs	r3, #0
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	e033      	b.n	8006826 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4618      	mov	r0, r3
 80067c4:	f001 f833 	bl	800782e <SDIO_ReadFIFO>
 80067c8:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	b2da      	uxtb	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	701a      	strb	r2, [r3, #0]
      tmp++;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	3301      	adds	r3, #1
 80067d6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	3b01      	subs	r3, #1
 80067dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	0a1b      	lsrs	r3, r3, #8
 80067e2:	b2da      	uxtb	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	3301      	adds	r3, #1
 80067ec:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	3b01      	subs	r3, #1
 80067f2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 80067f4:	68bb      	ldr	r3, [r7, #8]
 80067f6:	0c1b      	lsrs	r3, r3, #16
 80067f8:	b2da      	uxtb	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3301      	adds	r3, #1
 8006802:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	3b01      	subs	r3, #1
 8006808:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800680a:	68bb      	ldr	r3, [r7, #8]
 800680c:	0e1b      	lsrs	r3, r3, #24
 800680e:	b2da      	uxtb	r2, r3
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	3301      	adds	r3, #1
 8006818:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800681a:	693b      	ldr	r3, [r7, #16]
 800681c:	3b01      	subs	r3, #1
 800681e:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	3301      	adds	r3, #1
 8006824:	617b      	str	r3, [r7, #20]
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	2b07      	cmp	r3, #7
 800682a:	d9c8      	bls.n	80067be <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	68fa      	ldr	r2, [r7, #12]
 8006830:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006838:	bf00      	nop
 800683a:	3718      	adds	r7, #24
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b086      	sub	sp, #24
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a1b      	ldr	r3, [r3, #32]
 800684c:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006852:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d043      	beq.n	80068e2 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800685a:	2300      	movs	r3, #0
 800685c:	617b      	str	r3, [r7, #20]
 800685e:	e037      	b.n	80068d0 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	3301      	adds	r3, #1
 800686a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	3b01      	subs	r3, #1
 8006870:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	021a      	lsls	r2, r3, #8
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	4313      	orrs	r3, r2
 800687c:	60bb      	str	r3, [r7, #8]
      tmp++;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	3301      	adds	r3, #1
 8006882:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	3b01      	subs	r3, #1
 8006888:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	041a      	lsls	r2, r3, #16
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	4313      	orrs	r3, r2
 8006894:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	3301      	adds	r3, #1
 800689a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	3b01      	subs	r3, #1
 80068a0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	061a      	lsls	r2, r3, #24
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	60bb      	str	r3, [r7, #8]
      tmp++;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	3301      	adds	r3, #1
 80068b2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	3b01      	subs	r3, #1
 80068b8:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f107 0208 	add.w	r2, r7, #8
 80068c2:	4611      	mov	r1, r2
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 ffbf 	bl	8007848 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	3301      	adds	r3, #1
 80068ce:	617b      	str	r3, [r7, #20]
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	2b07      	cmp	r3, #7
 80068d4:	d9c4      	bls.n	8006860 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80068e2:	bf00      	nop
 80068e4:	3718      	adds	r7, #24
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}

080068ea <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068ea:	b580      	push	{r7, lr}
 80068ec:	b082      	sub	sp, #8
 80068ee:	af00      	add	r7, sp, #0
 80068f0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d101      	bne.n	80068fc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	e03f      	b.n	800697c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006902:	b2db      	uxtb	r3, r3
 8006904:	2b00      	cmp	r3, #0
 8006906:	d106      	bne.n	8006916 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f7fa feeb 	bl	80016ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2224      	movs	r2, #36	; 0x24
 800691a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	68da      	ldr	r2, [r3, #12]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800692c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 fcde 	bl	80072f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	691a      	ldr	r2, [r3, #16]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006942:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	695a      	ldr	r2, [r3, #20]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006952:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	68da      	ldr	r2, [r3, #12]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006962:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2220      	movs	r2, #32
 800696e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800697a:	2300      	movs	r3, #0
}
 800697c:	4618      	mov	r0, r3
 800697e:	3708      	adds	r7, #8
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	60f8      	str	r0, [r7, #12]
 800698c:	60b9      	str	r1, [r7, #8]
 800698e:	4613      	mov	r3, r2
 8006990:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b20      	cmp	r3, #32
 800699c:	d11d      	bne.n	80069da <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d002      	beq.n	80069aa <HAL_UART_Receive_IT+0x26>
 80069a4:	88fb      	ldrh	r3, [r7, #6]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e016      	b.n	80069dc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d101      	bne.n	80069bc <HAL_UART_Receive_IT+0x38>
 80069b8:	2302      	movs	r3, #2
 80069ba:	e00f      	b.n	80069dc <HAL_UART_Receive_IT+0x58>
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	2200      	movs	r2, #0
 80069c8:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80069ca:	88fb      	ldrh	r3, [r7, #6]
 80069cc:	461a      	mov	r2, r3
 80069ce:	68b9      	ldr	r1, [r7, #8]
 80069d0:	68f8      	ldr	r0, [r7, #12]
 80069d2:	f000 fab5 	bl	8006f40 <UART_Start_Receive_IT>
 80069d6:	4603      	mov	r3, r0
 80069d8:	e000      	b.n	80069dc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80069da:	2302      	movs	r3, #2
  }
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3710      	adds	r7, #16
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}

080069e4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b0ba      	sub	sp, #232	; 0xe8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	695b      	ldr	r3, [r3, #20]
 8006a06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006a10:	2300      	movs	r3, #0
 8006a12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a1a:	f003 030f 	and.w	r3, r3, #15
 8006a1e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006a22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d10f      	bne.n	8006a4a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a2e:	f003 0320 	and.w	r3, r3, #32
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d009      	beq.n	8006a4a <HAL_UART_IRQHandler+0x66>
 8006a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a3a:	f003 0320 	and.w	r3, r3, #32
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d003      	beq.n	8006a4a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fb99 	bl	800717a <UART_Receive_IT>
      return;
 8006a48:	e256      	b.n	8006ef8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006a4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	f000 80de 	beq.w	8006c10 <HAL_UART_IRQHandler+0x22c>
 8006a54:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d106      	bne.n	8006a6e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006a60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a64:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006a68:	2b00      	cmp	r3, #0
 8006a6a:	f000 80d1 	beq.w	8006c10 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00b      	beq.n	8006a92 <HAL_UART_IRQHandler+0xae>
 8006a7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d005      	beq.n	8006a92 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8a:	f043 0201 	orr.w	r2, r3, #1
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006a96:	f003 0304 	and.w	r3, r3, #4
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00b      	beq.n	8006ab6 <HAL_UART_IRQHandler+0xd2>
 8006a9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d005      	beq.n	8006ab6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aae:	f043 0202 	orr.w	r2, r3, #2
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d00b      	beq.n	8006ada <HAL_UART_IRQHandler+0xf6>
 8006ac2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006ac6:	f003 0301 	and.w	r3, r3, #1
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d005      	beq.n	8006ada <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad2:	f043 0204 	orr.w	r2, r3, #4
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d011      	beq.n	8006b0a <HAL_UART_IRQHandler+0x126>
 8006ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006aea:	f003 0320 	and.w	r3, r3, #32
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d105      	bne.n	8006afe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006af2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d005      	beq.n	8006b0a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b02:	f043 0208 	orr.w	r2, r3, #8
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	f000 81ed 	beq.w	8006eee <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006b14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b18:	f003 0320 	and.w	r3, r3, #32
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d008      	beq.n	8006b32 <HAL_UART_IRQHandler+0x14e>
 8006b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b24:	f003 0320 	and.w	r3, r3, #32
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d002      	beq.n	8006b32 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	f000 fb24 	bl	800717a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	695b      	ldr	r3, [r3, #20]
 8006b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b3c:	2b40      	cmp	r3, #64	; 0x40
 8006b3e:	bf0c      	ite	eq
 8006b40:	2301      	moveq	r3, #1
 8006b42:	2300      	movne	r3, #0
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4e:	f003 0308 	and.w	r3, r3, #8
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d103      	bne.n	8006b5e <HAL_UART_IRQHandler+0x17a>
 8006b56:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d04f      	beq.n	8006bfe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f000 fa2c 	bl	8006fbc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b6e:	2b40      	cmp	r3, #64	; 0x40
 8006b70:	d141      	bne.n	8006bf6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3314      	adds	r3, #20
 8006b78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b80:	e853 3f00 	ldrex	r3, [r3]
 8006b84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006b88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006b8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	3314      	adds	r3, #20
 8006b9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006b9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006baa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006bae:	e841 2300 	strex	r3, r2, [r1]
 8006bb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006bb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d1d9      	bne.n	8006b72 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d013      	beq.n	8006bee <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bca:	4a7d      	ldr	r2, [pc, #500]	; (8006dc0 <HAL_UART_IRQHandler+0x3dc>)
 8006bcc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f7fb f9fc 	bl	8001fd0 <HAL_DMA_Abort_IT>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d016      	beq.n	8006c0c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006be2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006be8:	4610      	mov	r0, r2
 8006bea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bec:	e00e      	b.n	8006c0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f990 	bl	8006f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bf4:	e00a      	b.n	8006c0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 f98c 	bl	8006f14 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bfc:	e006      	b.n	8006c0c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f988 	bl	8006f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006c0a:	e170      	b.n	8006eee <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c0c:	bf00      	nop
    return;
 8006c0e:	e16e      	b.n	8006eee <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	f040 814a 	bne.w	8006eae <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006c1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006c1e:	f003 0310 	and.w	r3, r3, #16
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 8143 	beq.w	8006eae <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f000 813c 	beq.w	8006eae <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c36:	2300      	movs	r3, #0
 8006c38:	60bb      	str	r3, [r7, #8]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	60bb      	str	r3, [r7, #8]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	60bb      	str	r3, [r7, #8]
 8006c4a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	695b      	ldr	r3, [r3, #20]
 8006c52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c56:	2b40      	cmp	r3, #64	; 0x40
 8006c58:	f040 80b4 	bne.w	8006dc4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006c68:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8140 	beq.w	8006ef2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006c76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	f080 8139 	bcs.w	8006ef2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006c86:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006c92:	f000 8088 	beq.w	8006da6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	330c      	adds	r3, #12
 8006c9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006ca4:	e853 3f00 	ldrex	r3, [r3]
 8006ca8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006cac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006cb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	330c      	adds	r3, #12
 8006cbe:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006cc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006cc6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cca:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006cce:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006cd2:	e841 2300 	strex	r3, r2, [r1]
 8006cd6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006cda:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1d9      	bne.n	8006c96 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3314      	adds	r3, #20
 8006ce8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006cf2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006cf4:	f023 0301 	bic.w	r3, r3, #1
 8006cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	3314      	adds	r3, #20
 8006d02:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006d06:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006d0a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006d0e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006d12:	e841 2300 	strex	r3, r2, [r1]
 8006d16:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006d18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d1e1      	bne.n	8006ce2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	3314      	adds	r3, #20
 8006d24:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d26:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006d28:	e853 3f00 	ldrex	r3, [r3]
 8006d2c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006d2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	3314      	adds	r3, #20
 8006d3e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006d42:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006d44:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d46:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006d48:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006d50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1e3      	bne.n	8006d1e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	330c      	adds	r3, #12
 8006d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d6e:	e853 3f00 	ldrex	r3, [r3]
 8006d72:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006d74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d76:	f023 0310 	bic.w	r3, r3, #16
 8006d7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	330c      	adds	r3, #12
 8006d84:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006d88:	65ba      	str	r2, [r7, #88]	; 0x58
 8006d8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006d90:	e841 2300 	strex	r3, r2, [r1]
 8006d94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006d96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d1e3      	bne.n	8006d64 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006da0:	4618      	mov	r0, r3
 8006da2:	f7fb f8a5 	bl	8001ef0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	1ad3      	subs	r3, r2, r3
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	4619      	mov	r1, r3
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 f8b6 	bl	8006f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006dbc:	e099      	b.n	8006ef2 <HAL_UART_IRQHandler+0x50e>
 8006dbe:	bf00      	nop
 8006dc0:	08007083 	.word	0x08007083
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dcc:	b29b      	uxth	r3, r3
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	f000 808b 	beq.w	8006ef6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006de0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8086 	beq.w	8006ef6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	330c      	adds	r3, #12
 8006df0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df4:	e853 3f00 	ldrex	r3, [r3]
 8006df8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006dfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006dfc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006e00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	330c      	adds	r3, #12
 8006e0a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006e0e:	647a      	str	r2, [r7, #68]	; 0x44
 8006e10:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e12:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006e14:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006e16:	e841 2300 	strex	r3, r2, [r1]
 8006e1a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006e1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1e3      	bne.n	8006dea <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	3314      	adds	r3, #20
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e2c:	e853 3f00 	ldrex	r3, [r3]
 8006e30:	623b      	str	r3, [r7, #32]
   return(result);
 8006e32:	6a3b      	ldr	r3, [r7, #32]
 8006e34:	f023 0301 	bic.w	r3, r3, #1
 8006e38:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	3314      	adds	r3, #20
 8006e42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006e46:	633a      	str	r2, [r7, #48]	; 0x30
 8006e48:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006e4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e4e:	e841 2300 	strex	r3, r2, [r1]
 8006e52:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1e3      	bne.n	8006e22 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	330c      	adds	r3, #12
 8006e6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e70:	693b      	ldr	r3, [r7, #16]
 8006e72:	e853 3f00 	ldrex	r3, [r3]
 8006e76:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f023 0310 	bic.w	r3, r3, #16
 8006e7e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	330c      	adds	r3, #12
 8006e88:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006e8c:	61fa      	str	r2, [r7, #28]
 8006e8e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e90:	69b9      	ldr	r1, [r7, #24]
 8006e92:	69fa      	ldr	r2, [r7, #28]
 8006e94:	e841 2300 	strex	r3, r2, [r1]
 8006e98:	617b      	str	r3, [r7, #20]
   return(result);
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1e3      	bne.n	8006e68 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ea0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006ea4:	4619      	mov	r1, r3
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 f83e 	bl	8006f28 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006eac:	e023      	b.n	8006ef6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006eb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d009      	beq.n	8006ece <HAL_UART_IRQHandler+0x4ea>
 8006eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d003      	beq.n	8006ece <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 f8ef 	bl	80070aa <UART_Transmit_IT>
    return;
 8006ecc:	e014      	b.n	8006ef8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ed2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d00e      	beq.n	8006ef8 <HAL_UART_IRQHandler+0x514>
 8006eda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006ede:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d008      	beq.n	8006ef8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 f92f 	bl	800714a <UART_EndTransmit_IT>
    return;
 8006eec:	e004      	b.n	8006ef8 <HAL_UART_IRQHandler+0x514>
    return;
 8006eee:	bf00      	nop
 8006ef0:	e002      	b.n	8006ef8 <HAL_UART_IRQHandler+0x514>
      return;
 8006ef2:	bf00      	nop
 8006ef4:	e000      	b.n	8006ef8 <HAL_UART_IRQHandler+0x514>
      return;
 8006ef6:	bf00      	nop
  }
}
 8006ef8:	37e8      	adds	r7, #232	; 0xe8
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}
 8006efe:	bf00      	nop

08006f00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr

08006f14 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006f1c:	bf00      	nop
 8006f1e:	370c      	adds	r7, #12
 8006f20:	46bd      	mov	sp, r7
 8006f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f26:	4770      	bx	lr

08006f28 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b083      	sub	sp, #12
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	460b      	mov	r3, r1
 8006f32:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006f34:	bf00      	nop
 8006f36:	370c      	adds	r7, #12
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3e:	4770      	bx	lr

08006f40 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	4613      	mov	r3, r2
 8006f4c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	68ba      	ldr	r2, [r7, #8]
 8006f52:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	88fa      	ldrh	r2, [r7, #6]
 8006f58:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	88fa      	ldrh	r2, [r7, #6]
 8006f5e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2222      	movs	r2, #34	; 0x22
 8006f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	2200      	movs	r2, #0
 8006f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	691b      	ldr	r3, [r3, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d007      	beq.n	8006f8e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68da      	ldr	r2, [r3, #12]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006f8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	695a      	ldr	r2, [r3, #20]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f042 0201 	orr.w	r2, r2, #1
 8006f9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68da      	ldr	r2, [r3, #12]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f042 0220 	orr.w	r2, r2, #32
 8006fac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3714      	adds	r7, #20
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b095      	sub	sp, #84	; 0x54
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	330c      	adds	r3, #12
 8006fca:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fce:	e853 3f00 	ldrex	r3, [r3]
 8006fd2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fd6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	330c      	adds	r3, #12
 8006fe2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006fe4:	643a      	str	r2, [r7, #64]	; 0x40
 8006fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fea:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fec:	e841 2300 	strex	r3, r2, [r1]
 8006ff0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1e5      	bne.n	8006fc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	3314      	adds	r3, #20
 8006ffe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	6a3b      	ldr	r3, [r7, #32]
 8007002:	e853 3f00 	ldrex	r3, [r3]
 8007006:	61fb      	str	r3, [r7, #28]
   return(result);
 8007008:	69fb      	ldr	r3, [r7, #28]
 800700a:	f023 0301 	bic.w	r3, r3, #1
 800700e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	3314      	adds	r3, #20
 8007016:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007018:	62fa      	str	r2, [r7, #44]	; 0x2c
 800701a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800701c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800701e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007020:	e841 2300 	strex	r3, r2, [r1]
 8007024:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007028:	2b00      	cmp	r3, #0
 800702a:	d1e5      	bne.n	8006ff8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	2b01      	cmp	r3, #1
 8007032:	d119      	bne.n	8007068 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	330c      	adds	r3, #12
 800703a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	e853 3f00 	ldrex	r3, [r3]
 8007042:	60bb      	str	r3, [r7, #8]
   return(result);
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	f023 0310 	bic.w	r3, r3, #16
 800704a:	647b      	str	r3, [r7, #68]	; 0x44
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	330c      	adds	r3, #12
 8007052:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007054:	61ba      	str	r2, [r7, #24]
 8007056:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007058:	6979      	ldr	r1, [r7, #20]
 800705a:	69ba      	ldr	r2, [r7, #24]
 800705c:	e841 2300 	strex	r3, r2, [r1]
 8007060:	613b      	str	r3, [r7, #16]
   return(result);
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1e5      	bne.n	8007034 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2220      	movs	r2, #32
 800706c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007076:	bf00      	nop
 8007078:	3754      	adds	r7, #84	; 0x54
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007082:	b580      	push	{r7, lr}
 8007084:	b084      	sub	sp, #16
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800708e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2200      	movs	r2, #0
 8007094:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2200      	movs	r2, #0
 800709a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800709c:	68f8      	ldr	r0, [r7, #12]
 800709e:	f7ff ff39 	bl	8006f14 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	2b21      	cmp	r3, #33	; 0x21
 80070bc:	d13e      	bne.n	800713c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070c6:	d114      	bne.n	80070f2 <UART_Transmit_IT+0x48>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	691b      	ldr	r3, [r3, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d110      	bne.n	80070f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6a1b      	ldr	r3, [r3, #32]
 80070d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	881b      	ldrh	r3, [r3, #0]
 80070da:	461a      	mov	r2, r3
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80070e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	1c9a      	adds	r2, r3, #2
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	621a      	str	r2, [r3, #32]
 80070f0:	e008      	b.n	8007104 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6a1b      	ldr	r3, [r3, #32]
 80070f6:	1c59      	adds	r1, r3, #1
 80070f8:	687a      	ldr	r2, [r7, #4]
 80070fa:	6211      	str	r1, [r2, #32]
 80070fc:	781a      	ldrb	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29b      	uxth	r3, r3
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	4619      	mov	r1, r3
 8007112:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10f      	bne.n	8007138 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68da      	ldr	r2, [r3, #12]
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007126:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	68da      	ldr	r2, [r3, #12]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007136:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007138:	2300      	movs	r3, #0
 800713a:	e000      	b.n	800713e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800713c:	2302      	movs	r3, #2
  }
}
 800713e:	4618      	mov	r0, r3
 8007140:	3714      	adds	r7, #20
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr

0800714a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800714a:	b580      	push	{r7, lr}
 800714c:	b082      	sub	sp, #8
 800714e:	af00      	add	r7, sp, #0
 8007150:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	68da      	ldr	r2, [r3, #12]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007160:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2220      	movs	r2, #32
 8007166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f7ff fec8 	bl	8006f00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007170:	2300      	movs	r3, #0
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b08c      	sub	sp, #48	; 0x30
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007188:	b2db      	uxtb	r3, r3
 800718a:	2b22      	cmp	r3, #34	; 0x22
 800718c:	f040 80ab 	bne.w	80072e6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	689b      	ldr	r3, [r3, #8]
 8007194:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007198:	d117      	bne.n	80071ca <UART_Receive_IT+0x50>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	691b      	ldr	r3, [r3, #16]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d113      	bne.n	80071ca <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80071a2:	2300      	movs	r3, #0
 80071a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071aa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	685b      	ldr	r3, [r3, #4]
 80071b2:	b29b      	uxth	r3, r3
 80071b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071b8:	b29a      	uxth	r2, r3
 80071ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071bc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071c2:	1c9a      	adds	r2, r3, #2
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	629a      	str	r2, [r3, #40]	; 0x28
 80071c8:	e026      	b.n	8007218 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80071d0:	2300      	movs	r3, #0
 80071d2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80071dc:	d007      	beq.n	80071ee <UART_Receive_IT+0x74>
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d10a      	bne.n	80071fc <UART_Receive_IT+0x82>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	691b      	ldr	r3, [r3, #16]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d106      	bne.n	80071fc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	b2da      	uxtb	r2, r3
 80071f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071f8:	701a      	strb	r2, [r3, #0]
 80071fa:	e008      	b.n	800720e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	b2db      	uxtb	r3, r3
 8007204:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007208:	b2da      	uxtb	r2, r3
 800720a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800721c:	b29b      	uxth	r3, r3
 800721e:	3b01      	subs	r3, #1
 8007220:	b29b      	uxth	r3, r3
 8007222:	687a      	ldr	r2, [r7, #4]
 8007224:	4619      	mov	r1, r3
 8007226:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007228:	2b00      	cmp	r3, #0
 800722a:	d15a      	bne.n	80072e2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	68da      	ldr	r2, [r3, #12]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0220 	bic.w	r2, r2, #32
 800723a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	68da      	ldr	r2, [r3, #12]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800724a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	695a      	ldr	r2, [r3, #20]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0201 	bic.w	r2, r2, #1
 800725a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2220      	movs	r2, #32
 8007260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007268:	2b01      	cmp	r3, #1
 800726a:	d135      	bne.n	80072d8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	330c      	adds	r3, #12
 8007278:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	e853 3f00 	ldrex	r3, [r3]
 8007280:	613b      	str	r3, [r7, #16]
   return(result);
 8007282:	693b      	ldr	r3, [r7, #16]
 8007284:	f023 0310 	bic.w	r3, r3, #16
 8007288:	627b      	str	r3, [r7, #36]	; 0x24
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	330c      	adds	r3, #12
 8007290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007292:	623a      	str	r2, [r7, #32]
 8007294:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007296:	69f9      	ldr	r1, [r7, #28]
 8007298:	6a3a      	ldr	r2, [r7, #32]
 800729a:	e841 2300 	strex	r3, r2, [r1]
 800729e:	61bb      	str	r3, [r7, #24]
   return(result);
 80072a0:	69bb      	ldr	r3, [r7, #24]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1e5      	bne.n	8007272 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0310 	and.w	r3, r3, #16
 80072b0:	2b10      	cmp	r3, #16
 80072b2:	d10a      	bne.n	80072ca <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80072b4:	2300      	movs	r3, #0
 80072b6:	60fb      	str	r3, [r7, #12]
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	60fb      	str	r3, [r7, #12]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	60fb      	str	r3, [r7, #12]
 80072c8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80072ce:	4619      	mov	r1, r3
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f7ff fe29 	bl	8006f28 <HAL_UARTEx_RxEventCallback>
 80072d6:	e002      	b.n	80072de <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7f9 ff59 	bl	8001190 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	e002      	b.n	80072e8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80072e2:	2300      	movs	r3, #0
 80072e4:	e000      	b.n	80072e8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80072e6:	2302      	movs	r3, #2
  }
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3730      	adds	r7, #48	; 0x30
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072f4:	b0c0      	sub	sp, #256	; 0x100
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	691b      	ldr	r3, [r3, #16]
 8007304:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007308:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800730c:	68d9      	ldr	r1, [r3, #12]
 800730e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007312:	681a      	ldr	r2, [r3, #0]
 8007314:	ea40 0301 	orr.w	r3, r0, r1
 8007318:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800731a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800731e:	689a      	ldr	r2, [r3, #8]
 8007320:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	431a      	orrs	r2, r3
 8007328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800732c:	695b      	ldr	r3, [r3, #20]
 800732e:	431a      	orrs	r2, r3
 8007330:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007334:	69db      	ldr	r3, [r3, #28]
 8007336:	4313      	orrs	r3, r2
 8007338:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	68db      	ldr	r3, [r3, #12]
 8007344:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007348:	f021 010c 	bic.w	r1, r1, #12
 800734c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007356:	430b      	orrs	r3, r1
 8007358:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800735a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007366:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800736a:	6999      	ldr	r1, [r3, #24]
 800736c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007370:	681a      	ldr	r2, [r3, #0]
 8007372:	ea40 0301 	orr.w	r3, r0, r1
 8007376:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800737c:	681a      	ldr	r2, [r3, #0]
 800737e:	4b8f      	ldr	r3, [pc, #572]	; (80075bc <UART_SetConfig+0x2cc>)
 8007380:	429a      	cmp	r2, r3
 8007382:	d005      	beq.n	8007390 <UART_SetConfig+0xa0>
 8007384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	4b8d      	ldr	r3, [pc, #564]	; (80075c0 <UART_SetConfig+0x2d0>)
 800738c:	429a      	cmp	r2, r3
 800738e:	d104      	bne.n	800739a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007390:	f7fc fc40 	bl	8003c14 <HAL_RCC_GetPCLK2Freq>
 8007394:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007398:	e003      	b.n	80073a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800739a:	f7fc fc27 	bl	8003bec <HAL_RCC_GetPCLK1Freq>
 800739e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80073a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073ac:	f040 810c 	bne.w	80075c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80073b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073b4:	2200      	movs	r2, #0
 80073b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80073ba:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80073be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80073c2:	4622      	mov	r2, r4
 80073c4:	462b      	mov	r3, r5
 80073c6:	1891      	adds	r1, r2, r2
 80073c8:	65b9      	str	r1, [r7, #88]	; 0x58
 80073ca:	415b      	adcs	r3, r3
 80073cc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80073d2:	4621      	mov	r1, r4
 80073d4:	eb12 0801 	adds.w	r8, r2, r1
 80073d8:	4629      	mov	r1, r5
 80073da:	eb43 0901 	adc.w	r9, r3, r1
 80073de:	f04f 0200 	mov.w	r2, #0
 80073e2:	f04f 0300 	mov.w	r3, #0
 80073e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073f2:	4690      	mov	r8, r2
 80073f4:	4699      	mov	r9, r3
 80073f6:	4623      	mov	r3, r4
 80073f8:	eb18 0303 	adds.w	r3, r8, r3
 80073fc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007400:	462b      	mov	r3, r5
 8007402:	eb49 0303 	adc.w	r3, r9, r3
 8007406:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800740a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	2200      	movs	r2, #0
 8007412:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007416:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800741a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800741e:	460b      	mov	r3, r1
 8007420:	18db      	adds	r3, r3, r3
 8007422:	653b      	str	r3, [r7, #80]	; 0x50
 8007424:	4613      	mov	r3, r2
 8007426:	eb42 0303 	adc.w	r3, r2, r3
 800742a:	657b      	str	r3, [r7, #84]	; 0x54
 800742c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007430:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007434:	f7f8 ff4c 	bl	80002d0 <__aeabi_uldivmod>
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	4b61      	ldr	r3, [pc, #388]	; (80075c4 <UART_SetConfig+0x2d4>)
 800743e:	fba3 2302 	umull	r2, r3, r3, r2
 8007442:	095b      	lsrs	r3, r3, #5
 8007444:	011c      	lsls	r4, r3, #4
 8007446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800744a:	2200      	movs	r2, #0
 800744c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007450:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007454:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007458:	4642      	mov	r2, r8
 800745a:	464b      	mov	r3, r9
 800745c:	1891      	adds	r1, r2, r2
 800745e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007460:	415b      	adcs	r3, r3
 8007462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007464:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007468:	4641      	mov	r1, r8
 800746a:	eb12 0a01 	adds.w	sl, r2, r1
 800746e:	4649      	mov	r1, r9
 8007470:	eb43 0b01 	adc.w	fp, r3, r1
 8007474:	f04f 0200 	mov.w	r2, #0
 8007478:	f04f 0300 	mov.w	r3, #0
 800747c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007480:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007484:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007488:	4692      	mov	sl, r2
 800748a:	469b      	mov	fp, r3
 800748c:	4643      	mov	r3, r8
 800748e:	eb1a 0303 	adds.w	r3, sl, r3
 8007492:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007496:	464b      	mov	r3, r9
 8007498:	eb4b 0303 	adc.w	r3, fp, r3
 800749c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80074ac:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80074b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80074b4:	460b      	mov	r3, r1
 80074b6:	18db      	adds	r3, r3, r3
 80074b8:	643b      	str	r3, [r7, #64]	; 0x40
 80074ba:	4613      	mov	r3, r2
 80074bc:	eb42 0303 	adc.w	r3, r2, r3
 80074c0:	647b      	str	r3, [r7, #68]	; 0x44
 80074c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80074c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80074ca:	f7f8 ff01 	bl	80002d0 <__aeabi_uldivmod>
 80074ce:	4602      	mov	r2, r0
 80074d0:	460b      	mov	r3, r1
 80074d2:	4611      	mov	r1, r2
 80074d4:	4b3b      	ldr	r3, [pc, #236]	; (80075c4 <UART_SetConfig+0x2d4>)
 80074d6:	fba3 2301 	umull	r2, r3, r3, r1
 80074da:	095b      	lsrs	r3, r3, #5
 80074dc:	2264      	movs	r2, #100	; 0x64
 80074de:	fb02 f303 	mul.w	r3, r2, r3
 80074e2:	1acb      	subs	r3, r1, r3
 80074e4:	00db      	lsls	r3, r3, #3
 80074e6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80074ea:	4b36      	ldr	r3, [pc, #216]	; (80075c4 <UART_SetConfig+0x2d4>)
 80074ec:	fba3 2302 	umull	r2, r3, r3, r2
 80074f0:	095b      	lsrs	r3, r3, #5
 80074f2:	005b      	lsls	r3, r3, #1
 80074f4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80074f8:	441c      	add	r4, r3
 80074fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80074fe:	2200      	movs	r2, #0
 8007500:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007504:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007508:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800750c:	4642      	mov	r2, r8
 800750e:	464b      	mov	r3, r9
 8007510:	1891      	adds	r1, r2, r2
 8007512:	63b9      	str	r1, [r7, #56]	; 0x38
 8007514:	415b      	adcs	r3, r3
 8007516:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007518:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800751c:	4641      	mov	r1, r8
 800751e:	1851      	adds	r1, r2, r1
 8007520:	6339      	str	r1, [r7, #48]	; 0x30
 8007522:	4649      	mov	r1, r9
 8007524:	414b      	adcs	r3, r1
 8007526:	637b      	str	r3, [r7, #52]	; 0x34
 8007528:	f04f 0200 	mov.w	r2, #0
 800752c:	f04f 0300 	mov.w	r3, #0
 8007530:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007534:	4659      	mov	r1, fp
 8007536:	00cb      	lsls	r3, r1, #3
 8007538:	4651      	mov	r1, sl
 800753a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800753e:	4651      	mov	r1, sl
 8007540:	00ca      	lsls	r2, r1, #3
 8007542:	4610      	mov	r0, r2
 8007544:	4619      	mov	r1, r3
 8007546:	4603      	mov	r3, r0
 8007548:	4642      	mov	r2, r8
 800754a:	189b      	adds	r3, r3, r2
 800754c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007550:	464b      	mov	r3, r9
 8007552:	460a      	mov	r2, r1
 8007554:	eb42 0303 	adc.w	r3, r2, r3
 8007558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800755c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007568:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800756c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007570:	460b      	mov	r3, r1
 8007572:	18db      	adds	r3, r3, r3
 8007574:	62bb      	str	r3, [r7, #40]	; 0x28
 8007576:	4613      	mov	r3, r2
 8007578:	eb42 0303 	adc.w	r3, r2, r3
 800757c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800757e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007582:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007586:	f7f8 fea3 	bl	80002d0 <__aeabi_uldivmod>
 800758a:	4602      	mov	r2, r0
 800758c:	460b      	mov	r3, r1
 800758e:	4b0d      	ldr	r3, [pc, #52]	; (80075c4 <UART_SetConfig+0x2d4>)
 8007590:	fba3 1302 	umull	r1, r3, r3, r2
 8007594:	095b      	lsrs	r3, r3, #5
 8007596:	2164      	movs	r1, #100	; 0x64
 8007598:	fb01 f303 	mul.w	r3, r1, r3
 800759c:	1ad3      	subs	r3, r2, r3
 800759e:	00db      	lsls	r3, r3, #3
 80075a0:	3332      	adds	r3, #50	; 0x32
 80075a2:	4a08      	ldr	r2, [pc, #32]	; (80075c4 <UART_SetConfig+0x2d4>)
 80075a4:	fba2 2303 	umull	r2, r3, r2, r3
 80075a8:	095b      	lsrs	r3, r3, #5
 80075aa:	f003 0207 	and.w	r2, r3, #7
 80075ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4422      	add	r2, r4
 80075b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80075b8:	e105      	b.n	80077c6 <UART_SetConfig+0x4d6>
 80075ba:	bf00      	nop
 80075bc:	40011000 	.word	0x40011000
 80075c0:	40011400 	.word	0x40011400
 80075c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80075c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80075cc:	2200      	movs	r2, #0
 80075ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80075d2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80075d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80075da:	4642      	mov	r2, r8
 80075dc:	464b      	mov	r3, r9
 80075de:	1891      	adds	r1, r2, r2
 80075e0:	6239      	str	r1, [r7, #32]
 80075e2:	415b      	adcs	r3, r3
 80075e4:	627b      	str	r3, [r7, #36]	; 0x24
 80075e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80075ea:	4641      	mov	r1, r8
 80075ec:	1854      	adds	r4, r2, r1
 80075ee:	4649      	mov	r1, r9
 80075f0:	eb43 0501 	adc.w	r5, r3, r1
 80075f4:	f04f 0200 	mov.w	r2, #0
 80075f8:	f04f 0300 	mov.w	r3, #0
 80075fc:	00eb      	lsls	r3, r5, #3
 80075fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007602:	00e2      	lsls	r2, r4, #3
 8007604:	4614      	mov	r4, r2
 8007606:	461d      	mov	r5, r3
 8007608:	4643      	mov	r3, r8
 800760a:	18e3      	adds	r3, r4, r3
 800760c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007610:	464b      	mov	r3, r9
 8007612:	eb45 0303 	adc.w	r3, r5, r3
 8007616:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800761a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007626:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800762a:	f04f 0200 	mov.w	r2, #0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007636:	4629      	mov	r1, r5
 8007638:	008b      	lsls	r3, r1, #2
 800763a:	4621      	mov	r1, r4
 800763c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007640:	4621      	mov	r1, r4
 8007642:	008a      	lsls	r2, r1, #2
 8007644:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007648:	f7f8 fe42 	bl	80002d0 <__aeabi_uldivmod>
 800764c:	4602      	mov	r2, r0
 800764e:	460b      	mov	r3, r1
 8007650:	4b60      	ldr	r3, [pc, #384]	; (80077d4 <UART_SetConfig+0x4e4>)
 8007652:	fba3 2302 	umull	r2, r3, r3, r2
 8007656:	095b      	lsrs	r3, r3, #5
 8007658:	011c      	lsls	r4, r3, #4
 800765a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800765e:	2200      	movs	r2, #0
 8007660:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007664:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007668:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800766c:	4642      	mov	r2, r8
 800766e:	464b      	mov	r3, r9
 8007670:	1891      	adds	r1, r2, r2
 8007672:	61b9      	str	r1, [r7, #24]
 8007674:	415b      	adcs	r3, r3
 8007676:	61fb      	str	r3, [r7, #28]
 8007678:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800767c:	4641      	mov	r1, r8
 800767e:	1851      	adds	r1, r2, r1
 8007680:	6139      	str	r1, [r7, #16]
 8007682:	4649      	mov	r1, r9
 8007684:	414b      	adcs	r3, r1
 8007686:	617b      	str	r3, [r7, #20]
 8007688:	f04f 0200 	mov.w	r2, #0
 800768c:	f04f 0300 	mov.w	r3, #0
 8007690:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007694:	4659      	mov	r1, fp
 8007696:	00cb      	lsls	r3, r1, #3
 8007698:	4651      	mov	r1, sl
 800769a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800769e:	4651      	mov	r1, sl
 80076a0:	00ca      	lsls	r2, r1, #3
 80076a2:	4610      	mov	r0, r2
 80076a4:	4619      	mov	r1, r3
 80076a6:	4603      	mov	r3, r0
 80076a8:	4642      	mov	r2, r8
 80076aa:	189b      	adds	r3, r3, r2
 80076ac:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80076b0:	464b      	mov	r3, r9
 80076b2:	460a      	mov	r2, r1
 80076b4:	eb42 0303 	adc.w	r3, r2, r3
 80076b8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80076bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	67bb      	str	r3, [r7, #120]	; 0x78
 80076c6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80076c8:	f04f 0200 	mov.w	r2, #0
 80076cc:	f04f 0300 	mov.w	r3, #0
 80076d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80076d4:	4649      	mov	r1, r9
 80076d6:	008b      	lsls	r3, r1, #2
 80076d8:	4641      	mov	r1, r8
 80076da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80076de:	4641      	mov	r1, r8
 80076e0:	008a      	lsls	r2, r1, #2
 80076e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80076e6:	f7f8 fdf3 	bl	80002d0 <__aeabi_uldivmod>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	4b39      	ldr	r3, [pc, #228]	; (80077d4 <UART_SetConfig+0x4e4>)
 80076f0:	fba3 1302 	umull	r1, r3, r3, r2
 80076f4:	095b      	lsrs	r3, r3, #5
 80076f6:	2164      	movs	r1, #100	; 0x64
 80076f8:	fb01 f303 	mul.w	r3, r1, r3
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	011b      	lsls	r3, r3, #4
 8007700:	3332      	adds	r3, #50	; 0x32
 8007702:	4a34      	ldr	r2, [pc, #208]	; (80077d4 <UART_SetConfig+0x4e4>)
 8007704:	fba2 2303 	umull	r2, r3, r2, r3
 8007708:	095b      	lsrs	r3, r3, #5
 800770a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800770e:	441c      	add	r4, r3
 8007710:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007714:	2200      	movs	r2, #0
 8007716:	673b      	str	r3, [r7, #112]	; 0x70
 8007718:	677a      	str	r2, [r7, #116]	; 0x74
 800771a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800771e:	4642      	mov	r2, r8
 8007720:	464b      	mov	r3, r9
 8007722:	1891      	adds	r1, r2, r2
 8007724:	60b9      	str	r1, [r7, #8]
 8007726:	415b      	adcs	r3, r3
 8007728:	60fb      	str	r3, [r7, #12]
 800772a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800772e:	4641      	mov	r1, r8
 8007730:	1851      	adds	r1, r2, r1
 8007732:	6039      	str	r1, [r7, #0]
 8007734:	4649      	mov	r1, r9
 8007736:	414b      	adcs	r3, r1
 8007738:	607b      	str	r3, [r7, #4]
 800773a:	f04f 0200 	mov.w	r2, #0
 800773e:	f04f 0300 	mov.w	r3, #0
 8007742:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007746:	4659      	mov	r1, fp
 8007748:	00cb      	lsls	r3, r1, #3
 800774a:	4651      	mov	r1, sl
 800774c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007750:	4651      	mov	r1, sl
 8007752:	00ca      	lsls	r2, r1, #3
 8007754:	4610      	mov	r0, r2
 8007756:	4619      	mov	r1, r3
 8007758:	4603      	mov	r3, r0
 800775a:	4642      	mov	r2, r8
 800775c:	189b      	adds	r3, r3, r2
 800775e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007760:	464b      	mov	r3, r9
 8007762:	460a      	mov	r2, r1
 8007764:	eb42 0303 	adc.w	r3, r2, r3
 8007768:	66fb      	str	r3, [r7, #108]	; 0x6c
 800776a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	2200      	movs	r2, #0
 8007772:	663b      	str	r3, [r7, #96]	; 0x60
 8007774:	667a      	str	r2, [r7, #100]	; 0x64
 8007776:	f04f 0200 	mov.w	r2, #0
 800777a:	f04f 0300 	mov.w	r3, #0
 800777e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007782:	4649      	mov	r1, r9
 8007784:	008b      	lsls	r3, r1, #2
 8007786:	4641      	mov	r1, r8
 8007788:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800778c:	4641      	mov	r1, r8
 800778e:	008a      	lsls	r2, r1, #2
 8007790:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007794:	f7f8 fd9c 	bl	80002d0 <__aeabi_uldivmod>
 8007798:	4602      	mov	r2, r0
 800779a:	460b      	mov	r3, r1
 800779c:	4b0d      	ldr	r3, [pc, #52]	; (80077d4 <UART_SetConfig+0x4e4>)
 800779e:	fba3 1302 	umull	r1, r3, r3, r2
 80077a2:	095b      	lsrs	r3, r3, #5
 80077a4:	2164      	movs	r1, #100	; 0x64
 80077a6:	fb01 f303 	mul.w	r3, r1, r3
 80077aa:	1ad3      	subs	r3, r2, r3
 80077ac:	011b      	lsls	r3, r3, #4
 80077ae:	3332      	adds	r3, #50	; 0x32
 80077b0:	4a08      	ldr	r2, [pc, #32]	; (80077d4 <UART_SetConfig+0x4e4>)
 80077b2:	fba2 2303 	umull	r2, r3, r2, r3
 80077b6:	095b      	lsrs	r3, r3, #5
 80077b8:	f003 020f 	and.w	r2, r3, #15
 80077bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4422      	add	r2, r4
 80077c4:	609a      	str	r2, [r3, #8]
}
 80077c6:	bf00      	nop
 80077c8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80077cc:	46bd      	mov	sp, r7
 80077ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80077d2:	bf00      	nop
 80077d4:	51eb851f 	.word	0x51eb851f

080077d8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80077d8:	b084      	sub	sp, #16
 80077da:	b480      	push	{r7}
 80077dc:	b085      	sub	sp, #20
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
 80077e2:	f107 001c 	add.w	r0, r7, #28
 80077e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80077ea:	2300      	movs	r3, #0
 80077ec:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80077ee:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80077f0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80077f2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80077f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80077f6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80077fa:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80077fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80077fe:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8007802:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	4313      	orrs	r3, r2
 8007808:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8007812:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007816:	68fa      	ldr	r2, [r7, #12]
 8007818:	431a      	orrs	r2, r3
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	b004      	add	sp, #16
 800782c:	4770      	bx	lr

0800782e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800782e:	b480      	push	{r7}
 8007830:	b083      	sub	sp, #12
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800783c:	4618      	mov	r0, r3
 800783e:	370c      	adds	r7, #12
 8007840:	46bd      	mov	sp, r7
 8007842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007846:	4770      	bx	lr

08007848 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007848:	b480      	push	{r7}
 800784a:	b083      	sub	sp, #12
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	370c      	adds	r7, #12
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800786a:	b480      	push	{r7}
 800786c:	b083      	sub	sp, #12
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2203      	movs	r2, #3
 8007876:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	370c      	adds	r7, #12
 800787e:	46bd      	mov	sp, r7
 8007880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007884:	4770      	bx	lr

08007886 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007886:	b480      	push	{r7}
 8007888:	b083      	sub	sp, #12
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f003 0303 	and.w	r3, r3, #3
}
 8007896:	4618      	mov	r0, r3
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b085      	sub	sp, #20
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80078ac:	2300      	movs	r3, #0
 80078ae:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80078c0:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80078c6:	431a      	orrs	r2, r3
                       Command->CPSM);
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80078cc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	4313      	orrs	r3, r2
 80078d2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	68db      	ldr	r3, [r3, #12]
 80078d8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80078dc:	f023 030f 	bic.w	r3, r3, #15
 80078e0:	68fa      	ldr	r2, [r7, #12]
 80078e2:	431a      	orrs	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80078e8:	2300      	movs	r3, #0
}
 80078ea:	4618      	mov	r0, r3
 80078ec:	3714      	adds	r7, #20
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr

080078f6 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80078f6:	b480      	push	{r7}
 80078f8:	b083      	sub	sp, #12
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	691b      	ldr	r3, [r3, #16]
 8007902:	b2db      	uxtb	r3, r3
}
 8007904:	4618      	mov	r0, r3
 8007906:	370c      	adds	r7, #12
 8007908:	46bd      	mov	sp, r7
 800790a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800790e:	4770      	bx	lr

08007910 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007910:	b480      	push	{r7}
 8007912:	b085      	sub	sp, #20
 8007914:	af00      	add	r7, sp, #0
 8007916:	6078      	str	r0, [r7, #4]
 8007918:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3314      	adds	r3, #20
 800791e:	461a      	mov	r2, r3
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	4413      	add	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
}  
 800792a:	4618      	mov	r0, r3
 800792c:	3714      	adds	r7, #20
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr

08007936 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007936:	b480      	push	{r7}
 8007938:	b085      	sub	sp, #20
 800793a:	af00      	add	r7, sp, #0
 800793c:	6078      	str	r0, [r7, #4]
 800793e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007940:	2300      	movs	r3, #0
 8007942:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	685a      	ldr	r2, [r3, #4]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800795c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007962:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007968:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800796a:	68fa      	ldr	r2, [r7, #12]
 800796c:	4313      	orrs	r3, r2
 800796e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007974:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	431a      	orrs	r2, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007980:	2300      	movs	r3, #0

}
 8007982:	4618      	mov	r0, r3
 8007984:	3714      	adds	r7, #20
 8007986:	46bd      	mov	sp, r7
 8007988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798c:	4770      	bx	lr

0800798e <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b088      	sub	sp, #32
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
 8007996:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800799c:	2310      	movs	r3, #16
 800799e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079a0:	2340      	movs	r3, #64	; 0x40
 80079a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079a4:	2300      	movs	r3, #0
 80079a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079ae:	f107 0308 	add.w	r3, r7, #8
 80079b2:	4619      	mov	r1, r3
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff ff74 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80079ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80079be:	2110      	movs	r1, #16
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 fa19 	bl	8007df8 <SDMMC_GetCmdResp1>
 80079c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079c8:	69fb      	ldr	r3, [r7, #28]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3720      	adds	r7, #32
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80079d2:	b580      	push	{r7, lr}
 80079d4:	b088      	sub	sp, #32
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80079e0:	2311      	movs	r3, #17
 80079e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80079e4:	2340      	movs	r3, #64	; 0x40
 80079e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80079e8:	2300      	movs	r3, #0
 80079ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80079ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80079f2:	f107 0308 	add.w	r3, r7, #8
 80079f6:	4619      	mov	r1, r3
 80079f8:	6878      	ldr	r0, [r7, #4]
 80079fa:	f7ff ff52 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80079fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a02:	2111      	movs	r1, #17
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 f9f7 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007a0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a0c:	69fb      	ldr	r3, [r7, #28]
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3720      	adds	r7, #32
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007a16:	b580      	push	{r7, lr}
 8007a18:	b088      	sub	sp, #32
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
 8007a1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007a24:	2312      	movs	r3, #18
 8007a26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a28:	2340      	movs	r3, #64	; 0x40
 8007a2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a36:	f107 0308 	add.w	r3, r7, #8
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f7ff ff30 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007a42:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a46:	2112      	movs	r1, #18
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 f9d5 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007a4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a50:	69fb      	ldr	r3, [r7, #28]
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007a5a:	b580      	push	{r7, lr}
 8007a5c:	b088      	sub	sp, #32
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]
 8007a62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007a68:	2318      	movs	r3, #24
 8007a6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007a6c:	2340      	movs	r3, #64	; 0x40
 8007a6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007a70:	2300      	movs	r3, #0
 8007a72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007a74:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007a7a:	f107 0308 	add.w	r3, r7, #8
 8007a7e:	4619      	mov	r1, r3
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f7ff ff0e 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007a86:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a8a:	2118      	movs	r1, #24
 8007a8c:	6878      	ldr	r0, [r7, #4]
 8007a8e:	f000 f9b3 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007a92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a94:	69fb      	ldr	r3, [r7, #28]
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3720      	adds	r7, #32
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}

08007a9e <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007a9e:	b580      	push	{r7, lr}
 8007aa0:	b088      	sub	sp, #32
 8007aa2:	af00      	add	r7, sp, #0
 8007aa4:	6078      	str	r0, [r7, #4]
 8007aa6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007aac:	2319      	movs	r3, #25
 8007aae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ab0:	2340      	movs	r3, #64	; 0x40
 8007ab2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ab8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007abc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007abe:	f107 0308 	add.w	r3, r7, #8
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f7ff feec 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007aca:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ace:	2119      	movs	r1, #25
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f000 f991 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007ad6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ad8:	69fb      	ldr	r3, [r7, #28]
}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3720      	adds	r7, #32
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
	...

08007ae4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b088      	sub	sp, #32
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007aec:	2300      	movs	r3, #0
 8007aee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007af0:	230c      	movs	r3, #12
 8007af2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007af4:	2340      	movs	r3, #64	; 0x40
 8007af6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007af8:	2300      	movs	r3, #0
 8007afa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007afc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b00:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b02:	f107 0308 	add.w	r3, r7, #8
 8007b06:	4619      	mov	r1, r3
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f7ff feca 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007b0e:	4a05      	ldr	r2, [pc, #20]	; (8007b24 <SDMMC_CmdStopTransfer+0x40>)
 8007b10:	210c      	movs	r1, #12
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f970 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007b18:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b1a:	69fb      	ldr	r3, [r7, #28]
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	3720      	adds	r7, #32
 8007b20:	46bd      	mov	sp, r7
 8007b22:	bd80      	pop	{r7, pc}
 8007b24:	05f5e100 	.word	0x05f5e100

08007b28 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b08a      	sub	sp, #40	; 0x28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007b38:	2307      	movs	r3, #7
 8007b3a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b3c:	2340      	movs	r3, #64	; 0x40
 8007b3e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b40:	2300      	movs	r3, #0
 8007b42:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b48:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b4a:	f107 0310 	add.w	r3, r7, #16
 8007b4e:	4619      	mov	r1, r3
 8007b50:	68f8      	ldr	r0, [r7, #12]
 8007b52:	f7ff fea6 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b5a:	2107      	movs	r1, #7
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 f94b 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007b62:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3728      	adds	r7, #40	; 0x28
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b088      	sub	sp, #32
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b82:	2300      	movs	r3, #0
 8007b84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b8a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b8c:	f107 0308 	add.w	r3, r7, #8
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7ff fe85 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f000 fb65 	bl	8008268 <SDMMC_GetCmdError>
 8007b9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ba0:	69fb      	ldr	r3, [r7, #28]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3720      	adds	r7, #32
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b088      	sub	sp, #32
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007bb2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8007bb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007bb8:	2308      	movs	r3, #8
 8007bba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bbc:	2340      	movs	r3, #64	; 0x40
 8007bbe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bc8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bca:	f107 0308 	add.w	r3, r7, #8
 8007bce:	4619      	mov	r1, r3
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7ff fe66 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 faf8 	bl	80081cc <SDMMC_GetCmdResp7>
 8007bdc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bde:	69fb      	ldr	r3, [r7, #28]
}
 8007be0:	4618      	mov	r0, r3
 8007be2:	3720      	adds	r7, #32
 8007be4:	46bd      	mov	sp, r7
 8007be6:	bd80      	pop	{r7, pc}

08007be8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b088      	sub	sp, #32
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007bf6:	2337      	movs	r3, #55	; 0x37
 8007bf8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bfa:	2340      	movs	r3, #64	; 0x40
 8007bfc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c02:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c06:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c08:	f107 0308 	add.w	r3, r7, #8
 8007c0c:	4619      	mov	r1, r3
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f7ff fe47 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c18:	2137      	movs	r1, #55	; 0x37
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f8ec 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007c20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c22:	69fb      	ldr	r3, [r7, #28]
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3720      	adds	r7, #32
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b088      	sub	sp, #32
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007c36:	683b      	ldr	r3, [r7, #0]
 8007c38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007c3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007c42:	2329      	movs	r3, #41	; 0x29
 8007c44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c46:	2340      	movs	r3, #64	; 0x40
 8007c48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c54:	f107 0308 	add.w	r3, r7, #8
 8007c58:	4619      	mov	r1, r3
 8007c5a:	6878      	ldr	r0, [r7, #4]
 8007c5c:	f7ff fe21 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007c60:	6878      	ldr	r0, [r7, #4]
 8007c62:	f000 f9ff 	bl	8008064 <SDMMC_GetCmdResp3>
 8007c66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c68:	69fb      	ldr	r3, [r7, #28]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3720      	adds	r7, #32
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007c72:	b580      	push	{r7, lr}
 8007c74:	b088      	sub	sp, #32
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	6078      	str	r0, [r7, #4]
 8007c7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007c80:	2306      	movs	r3, #6
 8007c82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c84:	2340      	movs	r3, #64	; 0x40
 8007c86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c92:	f107 0308 	add.w	r3, r7, #8
 8007c96:	4619      	mov	r1, r3
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f7ff fe02 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ca2:	2106      	movs	r1, #6
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f000 f8a7 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007caa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007cac:	69fb      	ldr	r3, [r7, #28]
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3720      	adds	r7, #32
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007cb6:	b580      	push	{r7, lr}
 8007cb8:	b088      	sub	sp, #32
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007cc2:	2333      	movs	r3, #51	; 0x33
 8007cc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007cc6:	2340      	movs	r3, #64	; 0x40
 8007cc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007cd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007cd4:	f107 0308 	add.w	r3, r7, #8
 8007cd8:	4619      	mov	r1, r3
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f7ff fde1 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007ce0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ce4:	2133      	movs	r1, #51	; 0x33
 8007ce6:	6878      	ldr	r0, [r7, #4]
 8007ce8:	f000 f886 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007cee:	69fb      	ldr	r3, [r7, #28]
}
 8007cf0:	4618      	mov	r0, r3
 8007cf2:	3720      	adds	r7, #32
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007d00:	2300      	movs	r3, #0
 8007d02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007d04:	2302      	movs	r3, #2
 8007d06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007d08:	23c0      	movs	r3, #192	; 0xc0
 8007d0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d14:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d16:	f107 0308 	add.w	r3, r7, #8
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f7ff fdc0 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007d22:	6878      	ldr	r0, [r7, #4]
 8007d24:	f000 f956 	bl	8007fd4 <SDMMC_GetCmdResp2>
 8007d28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d2a:	69fb      	ldr	r3, [r7, #28]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	3720      	adds	r7, #32
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd80      	pop	{r7, pc}

08007d34 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b088      	sub	sp, #32
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007d42:	2309      	movs	r3, #9
 8007d44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007d46:	23c0      	movs	r3, #192	; 0xc0
 8007d48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d54:	f107 0308 	add.w	r3, r7, #8
 8007d58:	4619      	mov	r1, r3
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f7ff fda1 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f000 f937 	bl	8007fd4 <SDMMC_GetCmdResp2>
 8007d66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d68:	69fb      	ldr	r3, [r7, #28]
}
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	3720      	adds	r7, #32
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b088      	sub	sp, #32
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
 8007d7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007d80:	2303      	movs	r3, #3
 8007d82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d84:	2340      	movs	r3, #64	; 0x40
 8007d86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d8c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d92:	f107 0308 	add.w	r3, r7, #8
 8007d96:	4619      	mov	r1, r3
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	f7ff fd82 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007d9e:	683a      	ldr	r2, [r7, #0]
 8007da0:	2103      	movs	r1, #3
 8007da2:	6878      	ldr	r0, [r7, #4]
 8007da4:	f000 f99c 	bl	80080e0 <SDMMC_GetCmdResp6>
 8007da8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007daa:	69fb      	ldr	r3, [r7, #28]
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	3720      	adds	r7, #32
 8007db0:	46bd      	mov	sp, r7
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007db4:	b580      	push	{r7, lr}
 8007db6:	b088      	sub	sp, #32
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007dc2:	230d      	movs	r3, #13
 8007dc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007dc6:	2340      	movs	r3, #64	; 0x40
 8007dc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007dd4:	f107 0308 	add.w	r3, r7, #8
 8007dd8:	4619      	mov	r1, r3
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f7ff fd61 	bl	80078a2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007de0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007de4:	210d      	movs	r1, #13
 8007de6:	6878      	ldr	r0, [r7, #4]
 8007de8:	f000 f806 	bl	8007df8 <SDMMC_GetCmdResp1>
 8007dec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007dee:	69fb      	ldr	r3, [r7, #28]
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3720      	adds	r7, #32
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	60f8      	str	r0, [r7, #12]
 8007e00:	460b      	mov	r3, r1
 8007e02:	607a      	str	r2, [r7, #4]
 8007e04:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007e06:	4b70      	ldr	r3, [pc, #448]	; (8007fc8 <SDMMC_GetCmdResp1+0x1d0>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a70      	ldr	r2, [pc, #448]	; (8007fcc <SDMMC_GetCmdResp1+0x1d4>)
 8007e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e10:	0a5a      	lsrs	r2, r3, #9
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	fb02 f303 	mul.w	r3, r2, r3
 8007e18:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	1e5a      	subs	r2, r3, #1
 8007e1e:	61fa      	str	r2, [r7, #28]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d102      	bne.n	8007e2a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e24:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e28:	e0c9      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e2e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d0ef      	beq.n	8007e1a <SDMMC_GetCmdResp1+0x22>
 8007e3a:	69bb      	ldr	r3, [r7, #24]
 8007e3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1ea      	bne.n	8007e1a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e48:	f003 0304 	and.w	r3, r3, #4
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d004      	beq.n	8007e5a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2204      	movs	r2, #4
 8007e54:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e56:	2304      	movs	r3, #4
 8007e58:	e0b1      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e5e:	f003 0301 	and.w	r3, r3, #1
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d004      	beq.n	8007e70 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2201      	movs	r2, #1
 8007e6a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e6c:	2301      	movs	r3, #1
 8007e6e:	e0a6      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	22c5      	movs	r2, #197	; 0xc5
 8007e74:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f7ff fd3d 	bl	80078f6 <SDIO_GetCommandResponse>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	461a      	mov	r2, r3
 8007e80:	7afb      	ldrb	r3, [r7, #11]
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d001      	beq.n	8007e8a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e099      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f7ff fd3f 	bl	8007910 <SDIO_GetResponse>
 8007e92:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007e94:	697a      	ldr	r2, [r7, #20]
 8007e96:	4b4e      	ldr	r3, [pc, #312]	; (8007fd0 <SDMMC_GetCmdResp1+0x1d8>)
 8007e98:	4013      	ands	r3, r2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d101      	bne.n	8007ea2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	e08d      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	da02      	bge.n	8007eae <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007ea8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007eac:	e087      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d001      	beq.n	8007ebc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007eb8:	2340      	movs	r3, #64	; 0x40
 8007eba:	e080      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007ec6:	2380      	movs	r3, #128	; 0x80
 8007ec8:	e079      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d002      	beq.n	8007eda <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007ed4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007ed8:	e071      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d002      	beq.n	8007eea <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007ee4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ee8:	e069      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d002      	beq.n	8007efa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007ef4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ef8:	e061      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007efa:	697b      	ldr	r3, [r7, #20]
 8007efc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d002      	beq.n	8007f0a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007f04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f08:	e059      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d002      	beq.n	8007f1a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007f14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f18:	e051      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d002      	beq.n	8007f2a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007f24:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007f28:	e049      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007f2a:	697b      	ldr	r3, [r7, #20]
 8007f2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d002      	beq.n	8007f3a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007f34:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007f38:	e041      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d002      	beq.n	8007f4a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007f44:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f48:	e039      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d002      	beq.n	8007f5a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007f54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007f58:	e031      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d002      	beq.n	8007f6a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007f64:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007f68:	e029      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d002      	beq.n	8007f7a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007f74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007f78:	e021      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007f7a:	697b      	ldr	r3, [r7, #20]
 8007f7c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d002      	beq.n	8007f8a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007f84:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f88:	e019      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007f94:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007f98:	e011      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d002      	beq.n	8007faa <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007fa4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007fa8:	e009      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f003 0308 	and.w	r3, r3, #8
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007fb4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007fb8:	e001      	b.n	8007fbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007fba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3720      	adds	r7, #32
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}
 8007fc6:	bf00      	nop
 8007fc8:	20000004 	.word	0x20000004
 8007fcc:	10624dd3 	.word	0x10624dd3
 8007fd0:	fdffe008 	.word	0xfdffe008

08007fd4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b085      	sub	sp, #20
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007fdc:	4b1f      	ldr	r3, [pc, #124]	; (800805c <SDMMC_GetCmdResp2+0x88>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a1f      	ldr	r2, [pc, #124]	; (8008060 <SDMMC_GetCmdResp2+0x8c>)
 8007fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8007fe6:	0a5b      	lsrs	r3, r3, #9
 8007fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007fec:	fb02 f303 	mul.w	r3, r2, r3
 8007ff0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	1e5a      	subs	r2, r3, #1
 8007ff6:	60fa      	str	r2, [r7, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d102      	bne.n	8008002 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ffc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008000:	e026      	b.n	8008050 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008006:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800800e:	2b00      	cmp	r3, #0
 8008010:	d0ef      	beq.n	8007ff2 <SDMMC_GetCmdResp2+0x1e>
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1ea      	bne.n	8007ff2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008020:	f003 0304 	and.w	r3, r3, #4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d004      	beq.n	8008032 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2204      	movs	r2, #4
 800802c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800802e:	2304      	movs	r3, #4
 8008030:	e00e      	b.n	8008050 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008036:	f003 0301 	and.w	r3, r3, #1
 800803a:	2b00      	cmp	r3, #0
 800803c:	d004      	beq.n	8008048 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2201      	movs	r2, #1
 8008042:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008044:	2301      	movs	r3, #1
 8008046:	e003      	b.n	8008050 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	22c5      	movs	r2, #197	; 0xc5
 800804c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800804e:	2300      	movs	r3, #0
}
 8008050:	4618      	mov	r0, r3
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	20000004 	.word	0x20000004
 8008060:	10624dd3 	.word	0x10624dd3

08008064 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800806c:	4b1a      	ldr	r3, [pc, #104]	; (80080d8 <SDMMC_GetCmdResp3+0x74>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a1a      	ldr	r2, [pc, #104]	; (80080dc <SDMMC_GetCmdResp3+0x78>)
 8008072:	fba2 2303 	umull	r2, r3, r2, r3
 8008076:	0a5b      	lsrs	r3, r3, #9
 8008078:	f241 3288 	movw	r2, #5000	; 0x1388
 800807c:	fb02 f303 	mul.w	r3, r2, r3
 8008080:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	1e5a      	subs	r2, r3, #1
 8008086:	60fa      	str	r2, [r7, #12]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d102      	bne.n	8008092 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800808c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008090:	e01b      	b.n	80080ca <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008096:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d0ef      	beq.n	8008082 <SDMMC_GetCmdResp3+0x1e>
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d1ea      	bne.n	8008082 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b0:	f003 0304 	and.w	r3, r3, #4
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d004      	beq.n	80080c2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2204      	movs	r2, #4
 80080bc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80080be:	2304      	movs	r3, #4
 80080c0:	e003      	b.n	80080ca <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	22c5      	movs	r2, #197	; 0xc5
 80080c6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80080c8:	2300      	movs	r3, #0
}
 80080ca:	4618      	mov	r0, r3
 80080cc:	3714      	adds	r7, #20
 80080ce:	46bd      	mov	sp, r7
 80080d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d4:	4770      	bx	lr
 80080d6:	bf00      	nop
 80080d8:	20000004 	.word	0x20000004
 80080dc:	10624dd3 	.word	0x10624dd3

080080e0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80080e0:	b580      	push	{r7, lr}
 80080e2:	b088      	sub	sp, #32
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	60f8      	str	r0, [r7, #12]
 80080e8:	460b      	mov	r3, r1
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80080ee:	4b35      	ldr	r3, [pc, #212]	; (80081c4 <SDMMC_GetCmdResp6+0xe4>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a35      	ldr	r2, [pc, #212]	; (80081c8 <SDMMC_GetCmdResp6+0xe8>)
 80080f4:	fba2 2303 	umull	r2, r3, r2, r3
 80080f8:	0a5b      	lsrs	r3, r3, #9
 80080fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80080fe:	fb02 f303 	mul.w	r3, r2, r3
 8008102:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008104:	69fb      	ldr	r3, [r7, #28]
 8008106:	1e5a      	subs	r2, r3, #1
 8008108:	61fa      	str	r2, [r7, #28]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d102      	bne.n	8008114 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800810e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008112:	e052      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008118:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800811a:	69bb      	ldr	r3, [r7, #24]
 800811c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008120:	2b00      	cmp	r3, #0
 8008122:	d0ef      	beq.n	8008104 <SDMMC_GetCmdResp6+0x24>
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800812a:	2b00      	cmp	r3, #0
 800812c:	d1ea      	bne.n	8008104 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008132:	f003 0304 	and.w	r3, r3, #4
 8008136:	2b00      	cmp	r3, #0
 8008138:	d004      	beq.n	8008144 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2204      	movs	r2, #4
 800813e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008140:	2304      	movs	r3, #4
 8008142:	e03a      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008148:	f003 0301 	and.w	r3, r3, #1
 800814c:	2b00      	cmp	r3, #0
 800814e:	d004      	beq.n	800815a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2201      	movs	r2, #1
 8008154:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008156:	2301      	movs	r3, #1
 8008158:	e02f      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800815a:	68f8      	ldr	r0, [r7, #12]
 800815c:	f7ff fbcb 	bl	80078f6 <SDIO_GetCommandResponse>
 8008160:	4603      	mov	r3, r0
 8008162:	461a      	mov	r2, r3
 8008164:	7afb      	ldrb	r3, [r7, #11]
 8008166:	4293      	cmp	r3, r2
 8008168:	d001      	beq.n	800816e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800816a:	2301      	movs	r3, #1
 800816c:	e025      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	22c5      	movs	r2, #197	; 0xc5
 8008172:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008174:	2100      	movs	r1, #0
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f7ff fbca 	bl	8007910 <SDIO_GetResponse>
 800817c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800817e:	697b      	ldr	r3, [r7, #20]
 8008180:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8008184:	2b00      	cmp	r3, #0
 8008186:	d106      	bne.n	8008196 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	0c1b      	lsrs	r3, r3, #16
 800818c:	b29a      	uxth	r2, r3
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008192:	2300      	movs	r3, #0
 8008194:	e011      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800819c:	2b00      	cmp	r3, #0
 800819e:	d002      	beq.n	80081a6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80081a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80081a4:	e009      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80081a6:	697b      	ldr	r3, [r7, #20]
 80081a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80081b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081b4:	e001      	b.n	80081ba <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80081b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80081ba:	4618      	mov	r0, r3
 80081bc:	3720      	adds	r7, #32
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}
 80081c2:	bf00      	nop
 80081c4:	20000004 	.word	0x20000004
 80081c8:	10624dd3 	.word	0x10624dd3

080081cc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80081d4:	4b22      	ldr	r3, [pc, #136]	; (8008260 <SDMMC_GetCmdResp7+0x94>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a22      	ldr	r2, [pc, #136]	; (8008264 <SDMMC_GetCmdResp7+0x98>)
 80081da:	fba2 2303 	umull	r2, r3, r2, r3
 80081de:	0a5b      	lsrs	r3, r3, #9
 80081e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80081e4:	fb02 f303 	mul.w	r3, r2, r3
 80081e8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	1e5a      	subs	r2, r3, #1
 80081ee:	60fa      	str	r2, [r7, #12]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d102      	bne.n	80081fa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80081f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80081f8:	e02c      	b.n	8008254 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081fe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008206:	2b00      	cmp	r3, #0
 8008208:	d0ef      	beq.n	80081ea <SDMMC_GetCmdResp7+0x1e>
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008210:	2b00      	cmp	r3, #0
 8008212:	d1ea      	bne.n	80081ea <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008218:	f003 0304 	and.w	r3, r3, #4
 800821c:	2b00      	cmp	r3, #0
 800821e:	d004      	beq.n	800822a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2204      	movs	r2, #4
 8008224:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008226:	2304      	movs	r3, #4
 8008228:	e014      	b.n	8008254 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b00      	cmp	r3, #0
 8008234:	d004      	beq.n	8008240 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800823c:	2301      	movs	r3, #1
 800823e:	e009      	b.n	8008254 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008248:	2b00      	cmp	r3, #0
 800824a:	d002      	beq.n	8008252 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2240      	movs	r2, #64	; 0x40
 8008250:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008252:	2300      	movs	r3, #0
  
}
 8008254:	4618      	mov	r0, r3
 8008256:	3714      	adds	r7, #20
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr
 8008260:	20000004 	.word	0x20000004
 8008264:	10624dd3 	.word	0x10624dd3

08008268 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008268:	b480      	push	{r7}
 800826a:	b085      	sub	sp, #20
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008270:	4b11      	ldr	r3, [pc, #68]	; (80082b8 <SDMMC_GetCmdError+0x50>)
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a11      	ldr	r2, [pc, #68]	; (80082bc <SDMMC_GetCmdError+0x54>)
 8008276:	fba2 2303 	umull	r2, r3, r2, r3
 800827a:	0a5b      	lsrs	r3, r3, #9
 800827c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008280:	fb02 f303 	mul.w	r3, r2, r3
 8008284:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	1e5a      	subs	r2, r3, #1
 800828a:	60fa      	str	r2, [r7, #12]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d102      	bne.n	8008296 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008290:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008294:	e009      	b.n	80082aa <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800829a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d0f1      	beq.n	8008286 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	22c5      	movs	r2, #197	; 0xc5
 80082a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80082a8:	2300      	movs	r3, #0
}
 80082aa:	4618      	mov	r0, r3
 80082ac:	3714      	adds	r7, #20
 80082ae:	46bd      	mov	sp, r7
 80082b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	20000004 	.word	0x20000004
 80082bc:	10624dd3 	.word	0x10624dd3

080082c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80082c4:	4904      	ldr	r1, [pc, #16]	; (80082d8 <MX_FATFS_Init+0x18>)
 80082c6:	4805      	ldr	r0, [pc, #20]	; (80082dc <MX_FATFS_Init+0x1c>)
 80082c8:	f002 ffe4 	bl	800b294 <FATFS_LinkDriver>
 80082cc:	4603      	mov	r3, r0
 80082ce:	461a      	mov	r2, r3
 80082d0:	4b03      	ldr	r3, [pc, #12]	; (80082e0 <MX_FATFS_Init+0x20>)
 80082d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80082d4:	bf00      	nop
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	20000b54 	.word	0x20000b54
 80082dc:	0800bce4 	.word	0x0800bce4
 80082e0:	20000b50 	.word	0x20000b50

080082e4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80082e4:	b480      	push	{r7}
 80082e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80082e8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80082ea:	4618      	mov	r0, r3
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80082fa:	2300      	movs	r3, #0
 80082fc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80082fe:	f000 f8ac 	bl	800845a <BSP_SD_IsDetected>
 8008302:	4603      	mov	r3, r0
 8008304:	2b01      	cmp	r3, #1
 8008306:	d001      	beq.n	800830c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8008308:	2301      	movs	r3, #1
 800830a:	e012      	b.n	8008332 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800830c:	480b      	ldr	r0, [pc, #44]	; (800833c <BSP_SD_Init+0x48>)
 800830e:	f7fc fecd 	bl	80050ac <HAL_SD_Init>
 8008312:	4603      	mov	r3, r0
 8008314:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008316:	79fb      	ldrb	r3, [r7, #7]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d109      	bne.n	8008330 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800831c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008320:	4806      	ldr	r0, [pc, #24]	; (800833c <BSP_SD_Init+0x48>)
 8008322:	f7fd fe27 	bl	8005f74 <HAL_SD_ConfigWideBusOperation>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d001      	beq.n	8008330 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008330:	79fb      	ldrb	r3, [r7, #7]
}
 8008332:	4618      	mov	r0, r3
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	20000194 	.word	0x20000194

08008340 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b088      	sub	sp, #32
 8008344:	af02      	add	r7, sp, #8
 8008346:	60f8      	str	r0, [r7, #12]
 8008348:	60b9      	str	r1, [r7, #8]
 800834a:	607a      	str	r2, [r7, #4]
 800834c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800834e:	2300      	movs	r3, #0
 8008350:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	9300      	str	r3, [sp, #0]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	68f9      	ldr	r1, [r7, #12]
 800835c:	4806      	ldr	r0, [pc, #24]	; (8008378 <BSP_SD_ReadBlocks+0x38>)
 800835e:	f7fc ff55 	bl	800520c <HAL_SD_ReadBlocks>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d001      	beq.n	800836c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800836c:	7dfb      	ldrb	r3, [r7, #23]
}
 800836e:	4618      	mov	r0, r3
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	20000194 	.word	0x20000194

0800837c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b088      	sub	sp, #32
 8008380:	af02      	add	r7, sp, #8
 8008382:	60f8      	str	r0, [r7, #12]
 8008384:	60b9      	str	r1, [r7, #8]
 8008386:	607a      	str	r2, [r7, #4]
 8008388:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800838a:	2300      	movs	r3, #0
 800838c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	9300      	str	r3, [sp, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	68ba      	ldr	r2, [r7, #8]
 8008396:	68f9      	ldr	r1, [r7, #12]
 8008398:	4806      	ldr	r0, [pc, #24]	; (80083b4 <BSP_SD_WriteBlocks+0x38>)
 800839a:	f7fd f915 	bl	80055c8 <HAL_SD_WriteBlocks>
 800839e:	4603      	mov	r3, r0
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d001      	beq.n	80083a8 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 80083a4:	2301      	movs	r3, #1
 80083a6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	20000194 	.word	0x20000194

080083b8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80083bc:	4805      	ldr	r0, [pc, #20]	; (80083d4 <BSP_SD_GetCardState+0x1c>)
 80083be:	f7fd fe73 	bl	80060a8 <HAL_SD_GetCardState>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b04      	cmp	r3, #4
 80083c6:	bf14      	ite	ne
 80083c8:	2301      	movne	r3, #1
 80083ca:	2300      	moveq	r3, #0
 80083cc:	b2db      	uxtb	r3, r3
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	20000194 	.word	0x20000194

080083d8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80083d8:	b580      	push	{r7, lr}
 80083da:	b082      	sub	sp, #8
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 80083e0:	6879      	ldr	r1, [r7, #4]
 80083e2:	4803      	ldr	r0, [pc, #12]	; (80083f0 <BSP_SD_GetCardInfo+0x18>)
 80083e4:	f7fd fd9a 	bl	8005f1c <HAL_SD_GetCardInfo>
}
 80083e8:	bf00      	nop
 80083ea:	3708      	adds	r7, #8
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}
 80083f0:	20000194 	.word	0x20000194

080083f4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80083f4:	b580      	push	{r7, lr}
 80083f6:	b082      	sub	sp, #8
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80083fc:	f000 f818 	bl	8008430 <BSP_SD_AbortCallback>
}
 8008400:	bf00      	nop
 8008402:	3708      	adds	r7, #8
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8008410:	f000 f815 	bl	800843e <BSP_SD_WriteCpltCallback>
}
 8008414:	bf00      	nop
 8008416:	3708      	adds	r7, #8
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b082      	sub	sp, #8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8008424:	f000 f812 	bl	800844c <BSP_SD_ReadCpltCallback>
}
 8008428:	bf00      	nop
 800842a:	3708      	adds	r7, #8
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}

08008430 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008430:	b480      	push	{r7}
 8008432:	af00      	add	r7, sp, #0

}
 8008434:	bf00      	nop
 8008436:	46bd      	mov	sp, r7
 8008438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843c:	4770      	bx	lr

0800843e <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800843e:	b480      	push	{r7}
 8008440:	af00      	add	r7, sp, #0

}
 8008442:	bf00      	nop
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800844c:	b480      	push	{r7}
 800844e:	af00      	add	r7, sp, #0

}
 8008450:	bf00      	nop
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr

0800845a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800845a:	b580      	push	{r7, lr}
 800845c:	b082      	sub	sp, #8
 800845e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008460:	2301      	movs	r3, #1
 8008462:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8008464:	f000 f80c 	bl	8008480 <BSP_PlatformIsDetected>
 8008468:	4603      	mov	r3, r0
 800846a:	2b00      	cmp	r3, #0
 800846c:	d101      	bne.n	8008472 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800846e:	2300      	movs	r3, #0
 8008470:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	b2db      	uxtb	r3, r3
}
 8008476:	4618      	mov	r0, r3
 8008478:	3708      	adds	r7, #8
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
	...

08008480 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8008486:	2301      	movs	r3, #1
 8008488:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800848a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800848e:	4806      	ldr	r0, [pc, #24]	; (80084a8 <BSP_PlatformIsDetected+0x28>)
 8008490:	f7fa f9be 	bl	8002810 <HAL_GPIO_ReadPin>
 8008494:	4603      	mov	r3, r0
 8008496:	2b00      	cmp	r3, #0
 8008498:	d001      	beq.n	800849e <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800849a:	2300      	movs	r3, #0
 800849c:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800849e:	79fb      	ldrb	r3, [r7, #7]
}
 80084a0:	4618      	mov	r0, r3
 80084a2:	3708      	adds	r7, #8
 80084a4:	46bd      	mov	sp, r7
 80084a6:	bd80      	pop	{r7, pc}
 80084a8:	40020400 	.word	0x40020400

080084ac <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	b082      	sub	sp, #8
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	4603      	mov	r3, r0
 80084b4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80084b6:	4b0b      	ldr	r3, [pc, #44]	; (80084e4 <SD_CheckStatus+0x38>)
 80084b8:	2201      	movs	r2, #1
 80084ba:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80084bc:	f7ff ff7c 	bl	80083b8 <BSP_SD_GetCardState>
 80084c0:	4603      	mov	r3, r0
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d107      	bne.n	80084d6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80084c6:	4b07      	ldr	r3, [pc, #28]	; (80084e4 <SD_CheckStatus+0x38>)
 80084c8:	781b      	ldrb	r3, [r3, #0]
 80084ca:	b2db      	uxtb	r3, r3
 80084cc:	f023 0301 	bic.w	r3, r3, #1
 80084d0:	b2da      	uxtb	r2, r3
 80084d2:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <SD_CheckStatus+0x38>)
 80084d4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80084d6:	4b03      	ldr	r3, [pc, #12]	; (80084e4 <SD_CheckStatus+0x38>)
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	b2db      	uxtb	r3, r3
}
 80084dc:	4618      	mov	r0, r3
 80084de:	3708      	adds	r7, #8
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}
 80084e4:	2000000d 	.word	0x2000000d

080084e8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b082      	sub	sp, #8
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	4603      	mov	r3, r0
 80084f0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80084f2:	4b0b      	ldr	r3, [pc, #44]	; (8008520 <SD_initialize+0x38>)
 80084f4:	2201      	movs	r2, #1
 80084f6:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80084f8:	f7ff fefc 	bl	80082f4 <BSP_SD_Init>
 80084fc:	4603      	mov	r3, r0
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d107      	bne.n	8008512 <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8008502:	79fb      	ldrb	r3, [r7, #7]
 8008504:	4618      	mov	r0, r3
 8008506:	f7ff ffd1 	bl	80084ac <SD_CheckStatus>
 800850a:	4603      	mov	r3, r0
 800850c:	461a      	mov	r2, r3
 800850e:	4b04      	ldr	r3, [pc, #16]	; (8008520 <SD_initialize+0x38>)
 8008510:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008512:	4b03      	ldr	r3, [pc, #12]	; (8008520 <SD_initialize+0x38>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	b2db      	uxtb	r3, r3
}
 8008518:	4618      	mov	r0, r3
 800851a:	3708      	adds	r7, #8
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}
 8008520:	2000000d 	.word	0x2000000d

08008524 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b082      	sub	sp, #8
 8008528:	af00      	add	r7, sp, #0
 800852a:	4603      	mov	r3, r0
 800852c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800852e:	79fb      	ldrb	r3, [r7, #7]
 8008530:	4618      	mov	r0, r3
 8008532:	f7ff ffbb 	bl	80084ac <SD_CheckStatus>
 8008536:	4603      	mov	r3, r0
}
 8008538:	4618      	mov	r0, r3
 800853a:	3708      	adds	r7, #8
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008540:	b580      	push	{r7, lr}
 8008542:	b086      	sub	sp, #24
 8008544:	af00      	add	r7, sp, #0
 8008546:	60b9      	str	r1, [r7, #8]
 8008548:	607a      	str	r2, [r7, #4]
 800854a:	603b      	str	r3, [r7, #0]
 800854c:	4603      	mov	r3, r0
 800854e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008550:	2301      	movs	r3, #1
 8008552:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008554:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008558:	683a      	ldr	r2, [r7, #0]
 800855a:	6879      	ldr	r1, [r7, #4]
 800855c:	68b8      	ldr	r0, [r7, #8]
 800855e:	f7ff feef 	bl	8008340 <BSP_SD_ReadBlocks>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d107      	bne.n	8008578 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008568:	bf00      	nop
 800856a:	f7ff ff25 	bl	80083b8 <BSP_SD_GetCardState>
 800856e:	4603      	mov	r3, r0
 8008570:	2b00      	cmp	r3, #0
 8008572:	d1fa      	bne.n	800856a <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008578:	7dfb      	ldrb	r3, [r7, #23]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3718      	adds	r7, #24
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}

08008582 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008582:	b580      	push	{r7, lr}
 8008584:	b086      	sub	sp, #24
 8008586:	af00      	add	r7, sp, #0
 8008588:	60b9      	str	r1, [r7, #8]
 800858a:	607a      	str	r2, [r7, #4]
 800858c:	603b      	str	r3, [r7, #0]
 800858e:	4603      	mov	r3, r0
 8008590:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008592:	2301      	movs	r3, #1
 8008594:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800859a:	683a      	ldr	r2, [r7, #0]
 800859c:	6879      	ldr	r1, [r7, #4]
 800859e:	68b8      	ldr	r0, [r7, #8]
 80085a0:	f7ff feec 	bl	800837c <BSP_SD_WriteBlocks>
 80085a4:	4603      	mov	r3, r0
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d107      	bne.n	80085ba <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80085aa:	bf00      	nop
 80085ac:	f7ff ff04 	bl	80083b8 <BSP_SD_GetCardState>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d1fa      	bne.n	80085ac <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80085b6:	2300      	movs	r3, #0
 80085b8:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80085ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3718      	adds	r7, #24
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}

080085c4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08c      	sub	sp, #48	; 0x30
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	4603      	mov	r3, r0
 80085cc:	603a      	str	r2, [r7, #0]
 80085ce:	71fb      	strb	r3, [r7, #7]
 80085d0:	460b      	mov	r3, r1
 80085d2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80085d4:	2301      	movs	r3, #1
 80085d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80085da:	4b25      	ldr	r3, [pc, #148]	; (8008670 <SD_ioctl+0xac>)
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	b2db      	uxtb	r3, r3
 80085e0:	f003 0301 	and.w	r3, r3, #1
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d001      	beq.n	80085ec <SD_ioctl+0x28>
 80085e8:	2303      	movs	r3, #3
 80085ea:	e03c      	b.n	8008666 <SD_ioctl+0xa2>

  switch (cmd)
 80085ec:	79bb      	ldrb	r3, [r7, #6]
 80085ee:	2b03      	cmp	r3, #3
 80085f0:	d834      	bhi.n	800865c <SD_ioctl+0x98>
 80085f2:	a201      	add	r2, pc, #4	; (adr r2, 80085f8 <SD_ioctl+0x34>)
 80085f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085f8:	08008609 	.word	0x08008609
 80085fc:	08008611 	.word	0x08008611
 8008600:	08008629 	.word	0x08008629
 8008604:	08008643 	.word	0x08008643
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008608:	2300      	movs	r3, #0
 800860a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800860e:	e028      	b.n	8008662 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008610:	f107 030c 	add.w	r3, r7, #12
 8008614:	4618      	mov	r0, r3
 8008616:	f7ff fedf 	bl	80083d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800861a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800861c:	683b      	ldr	r3, [r7, #0]
 800861e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008620:	2300      	movs	r3, #0
 8008622:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008626:	e01c      	b.n	8008662 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008628:	f107 030c 	add.w	r3, r7, #12
 800862c:	4618      	mov	r0, r3
 800862e:	f7ff fed3 	bl	80083d8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008634:	b29a      	uxth	r2, r3
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800863a:	2300      	movs	r3, #0
 800863c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008640:	e00f      	b.n	8008662 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008642:	f107 030c 	add.w	r3, r7, #12
 8008646:	4618      	mov	r0, r3
 8008648:	f7ff fec6 	bl	80083d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800864c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800864e:	0a5a      	lsrs	r2, r3, #9
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008654:	2300      	movs	r3, #0
 8008656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800865a:	e002      	b.n	8008662 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800865c:	2304      	movs	r3, #4
 800865e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008662:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008666:	4618      	mov	r0, r3
 8008668:	3730      	adds	r7, #48	; 0x30
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}
 800866e:	bf00      	nop
 8008670:	2000000d 	.word	0x2000000d

08008674 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008674:	b580      	push	{r7, lr}
 8008676:	b084      	sub	sp, #16
 8008678:	af00      	add	r7, sp, #0
 800867a:	4603      	mov	r3, r0
 800867c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800867e:	79fb      	ldrb	r3, [r7, #7]
 8008680:	4a08      	ldr	r2, [pc, #32]	; (80086a4 <disk_status+0x30>)
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	4413      	add	r3, r2
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	79fa      	ldrb	r2, [r7, #7]
 800868c:	4905      	ldr	r1, [pc, #20]	; (80086a4 <disk_status+0x30>)
 800868e:	440a      	add	r2, r1
 8008690:	7a12      	ldrb	r2, [r2, #8]
 8008692:	4610      	mov	r0, r2
 8008694:	4798      	blx	r3
 8008696:	4603      	mov	r3, r0
 8008698:	73fb      	strb	r3, [r7, #15]
  return stat;
 800869a:	7bfb      	ldrb	r3, [r7, #15]
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}
 80086a4:	20000db0 	.word	0x20000db0

080086a8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	4603      	mov	r3, r0
 80086b0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80086b2:	2300      	movs	r3, #0
 80086b4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80086b6:	79fb      	ldrb	r3, [r7, #7]
 80086b8:	4a0d      	ldr	r2, [pc, #52]	; (80086f0 <disk_initialize+0x48>)
 80086ba:	5cd3      	ldrb	r3, [r2, r3]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d111      	bne.n	80086e4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80086c0:	79fb      	ldrb	r3, [r7, #7]
 80086c2:	4a0b      	ldr	r2, [pc, #44]	; (80086f0 <disk_initialize+0x48>)
 80086c4:	2101      	movs	r1, #1
 80086c6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	4a09      	ldr	r2, [pc, #36]	; (80086f0 <disk_initialize+0x48>)
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	4413      	add	r3, r2
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	79fa      	ldrb	r2, [r7, #7]
 80086d6:	4906      	ldr	r1, [pc, #24]	; (80086f0 <disk_initialize+0x48>)
 80086d8:	440a      	add	r2, r1
 80086da:	7a12      	ldrb	r2, [r2, #8]
 80086dc:	4610      	mov	r0, r2
 80086de:	4798      	blx	r3
 80086e0:	4603      	mov	r3, r0
 80086e2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3710      	adds	r7, #16
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	bf00      	nop
 80086f0:	20000db0 	.word	0x20000db0

080086f4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80086f4:	b590      	push	{r4, r7, lr}
 80086f6:	b087      	sub	sp, #28
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60b9      	str	r1, [r7, #8]
 80086fc:	607a      	str	r2, [r7, #4]
 80086fe:	603b      	str	r3, [r7, #0]
 8008700:	4603      	mov	r3, r0
 8008702:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008704:	7bfb      	ldrb	r3, [r7, #15]
 8008706:	4a0a      	ldr	r2, [pc, #40]	; (8008730 <disk_read+0x3c>)
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	685b      	ldr	r3, [r3, #4]
 800870e:	689c      	ldr	r4, [r3, #8]
 8008710:	7bfb      	ldrb	r3, [r7, #15]
 8008712:	4a07      	ldr	r2, [pc, #28]	; (8008730 <disk_read+0x3c>)
 8008714:	4413      	add	r3, r2
 8008716:	7a18      	ldrb	r0, [r3, #8]
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	68b9      	ldr	r1, [r7, #8]
 800871e:	47a0      	blx	r4
 8008720:	4603      	mov	r3, r0
 8008722:	75fb      	strb	r3, [r7, #23]
  return res;
 8008724:	7dfb      	ldrb	r3, [r7, #23]
}
 8008726:	4618      	mov	r0, r3
 8008728:	371c      	adds	r7, #28
 800872a:	46bd      	mov	sp, r7
 800872c:	bd90      	pop	{r4, r7, pc}
 800872e:	bf00      	nop
 8008730:	20000db0 	.word	0x20000db0

08008734 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008734:	b590      	push	{r4, r7, lr}
 8008736:	b087      	sub	sp, #28
 8008738:	af00      	add	r7, sp, #0
 800873a:	60b9      	str	r1, [r7, #8]
 800873c:	607a      	str	r2, [r7, #4]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	4603      	mov	r3, r0
 8008742:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008744:	7bfb      	ldrb	r3, [r7, #15]
 8008746:	4a0a      	ldr	r2, [pc, #40]	; (8008770 <disk_write+0x3c>)
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	68dc      	ldr	r4, [r3, #12]
 8008750:	7bfb      	ldrb	r3, [r7, #15]
 8008752:	4a07      	ldr	r2, [pc, #28]	; (8008770 <disk_write+0x3c>)
 8008754:	4413      	add	r3, r2
 8008756:	7a18      	ldrb	r0, [r3, #8]
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	687a      	ldr	r2, [r7, #4]
 800875c:	68b9      	ldr	r1, [r7, #8]
 800875e:	47a0      	blx	r4
 8008760:	4603      	mov	r3, r0
 8008762:	75fb      	strb	r3, [r7, #23]
  return res;
 8008764:	7dfb      	ldrb	r3, [r7, #23]
}
 8008766:	4618      	mov	r0, r3
 8008768:	371c      	adds	r7, #28
 800876a:	46bd      	mov	sp, r7
 800876c:	bd90      	pop	{r4, r7, pc}
 800876e:	bf00      	nop
 8008770:	20000db0 	.word	0x20000db0

08008774 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b084      	sub	sp, #16
 8008778:	af00      	add	r7, sp, #0
 800877a:	4603      	mov	r3, r0
 800877c:	603a      	str	r2, [r7, #0]
 800877e:	71fb      	strb	r3, [r7, #7]
 8008780:	460b      	mov	r3, r1
 8008782:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008784:	79fb      	ldrb	r3, [r7, #7]
 8008786:	4a09      	ldr	r2, [pc, #36]	; (80087ac <disk_ioctl+0x38>)
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	685b      	ldr	r3, [r3, #4]
 800878e:	691b      	ldr	r3, [r3, #16]
 8008790:	79fa      	ldrb	r2, [r7, #7]
 8008792:	4906      	ldr	r1, [pc, #24]	; (80087ac <disk_ioctl+0x38>)
 8008794:	440a      	add	r2, r1
 8008796:	7a10      	ldrb	r0, [r2, #8]
 8008798:	79b9      	ldrb	r1, [r7, #6]
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	4798      	blx	r3
 800879e:	4603      	mov	r3, r0
 80087a0:	73fb      	strb	r3, [r7, #15]
  return res;
 80087a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80087a4:	4618      	mov	r0, r3
 80087a6:	3710      	adds	r7, #16
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}
 80087ac:	20000db0 	.word	0x20000db0

080087b0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80087b0:	b480      	push	{r7}
 80087b2:	b085      	sub	sp, #20
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	3301      	adds	r3, #1
 80087bc:	781b      	ldrb	r3, [r3, #0]
 80087be:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80087c0:	89fb      	ldrh	r3, [r7, #14]
 80087c2:	021b      	lsls	r3, r3, #8
 80087c4:	b21a      	sxth	r2, r3
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	b21b      	sxth	r3, r3
 80087cc:	4313      	orrs	r3, r2
 80087ce:	b21b      	sxth	r3, r3
 80087d0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80087d2:	89fb      	ldrh	r3, [r7, #14]
}
 80087d4:	4618      	mov	r0, r3
 80087d6:	3714      	adds	r7, #20
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80087e0:	b480      	push	{r7}
 80087e2:	b085      	sub	sp, #20
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	3303      	adds	r3, #3
 80087ec:	781b      	ldrb	r3, [r3, #0]
 80087ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	021b      	lsls	r3, r3, #8
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	3202      	adds	r2, #2
 80087f8:	7812      	ldrb	r2, [r2, #0]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	021b      	lsls	r3, r3, #8
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	3201      	adds	r2, #1
 8008806:	7812      	ldrb	r2, [r2, #0]
 8008808:	4313      	orrs	r3, r2
 800880a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	021b      	lsls	r3, r3, #8
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	7812      	ldrb	r2, [r2, #0]
 8008814:	4313      	orrs	r3, r2
 8008816:	60fb      	str	r3, [r7, #12]
	return rv;
 8008818:	68fb      	ldr	r3, [r7, #12]
}
 800881a:	4618      	mov	r0, r3
 800881c:	3714      	adds	r7, #20
 800881e:	46bd      	mov	sp, r7
 8008820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008824:	4770      	bx	lr

08008826 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008826:	b480      	push	{r7}
 8008828:	b083      	sub	sp, #12
 800882a:	af00      	add	r7, sp, #0
 800882c:	6078      	str	r0, [r7, #4]
 800882e:	460b      	mov	r3, r1
 8008830:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	1c5a      	adds	r2, r3, #1
 8008836:	607a      	str	r2, [r7, #4]
 8008838:	887a      	ldrh	r2, [r7, #2]
 800883a:	b2d2      	uxtb	r2, r2
 800883c:	701a      	strb	r2, [r3, #0]
 800883e:	887b      	ldrh	r3, [r7, #2]
 8008840:	0a1b      	lsrs	r3, r3, #8
 8008842:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	1c5a      	adds	r2, r3, #1
 8008848:	607a      	str	r2, [r7, #4]
 800884a:	887a      	ldrh	r2, [r7, #2]
 800884c:	b2d2      	uxtb	r2, r2
 800884e:	701a      	strb	r2, [r3, #0]
}
 8008850:	bf00      	nop
 8008852:	370c      	adds	r7, #12
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800885c:	b480      	push	{r7}
 800885e:	b083      	sub	sp, #12
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	1c5a      	adds	r2, r3, #1
 800886a:	607a      	str	r2, [r7, #4]
 800886c:	683a      	ldr	r2, [r7, #0]
 800886e:	b2d2      	uxtb	r2, r2
 8008870:	701a      	strb	r2, [r3, #0]
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	0a1b      	lsrs	r3, r3, #8
 8008876:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	1c5a      	adds	r2, r3, #1
 800887c:	607a      	str	r2, [r7, #4]
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	b2d2      	uxtb	r2, r2
 8008882:	701a      	strb	r2, [r3, #0]
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	0a1b      	lsrs	r3, r3, #8
 8008888:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	1c5a      	adds	r2, r3, #1
 800888e:	607a      	str	r2, [r7, #4]
 8008890:	683a      	ldr	r2, [r7, #0]
 8008892:	b2d2      	uxtb	r2, r2
 8008894:	701a      	strb	r2, [r3, #0]
 8008896:	683b      	ldr	r3, [r7, #0]
 8008898:	0a1b      	lsrs	r3, r3, #8
 800889a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	1c5a      	adds	r2, r3, #1
 80088a0:	607a      	str	r2, [r7, #4]
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	b2d2      	uxtb	r2, r2
 80088a6:	701a      	strb	r2, [r3, #0]
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80088b4:	b480      	push	{r7}
 80088b6:	b087      	sub	sp, #28
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00d      	beq.n	80088ea <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	1c53      	adds	r3, r2, #1
 80088d2:	613b      	str	r3, [r7, #16]
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	1c59      	adds	r1, r3, #1
 80088d8:	6179      	str	r1, [r7, #20]
 80088da:	7812      	ldrb	r2, [r2, #0]
 80088dc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	3b01      	subs	r3, #1
 80088e2:	607b      	str	r3, [r7, #4]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1f1      	bne.n	80088ce <mem_cpy+0x1a>
	}
}
 80088ea:	bf00      	nop
 80088ec:	371c      	adds	r7, #28
 80088ee:	46bd      	mov	sp, r7
 80088f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f4:	4770      	bx	lr

080088f6 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80088f6:	b480      	push	{r7}
 80088f8:	b087      	sub	sp, #28
 80088fa:	af00      	add	r7, sp, #0
 80088fc:	60f8      	str	r0, [r7, #12]
 80088fe:	60b9      	str	r1, [r7, #8]
 8008900:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	1c5a      	adds	r2, r3, #1
 800890a:	617a      	str	r2, [r7, #20]
 800890c:	68ba      	ldr	r2, [r7, #8]
 800890e:	b2d2      	uxtb	r2, r2
 8008910:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	3b01      	subs	r3, #1
 8008916:	607b      	str	r3, [r7, #4]
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d1f3      	bne.n	8008906 <mem_set+0x10>
}
 800891e:	bf00      	nop
 8008920:	bf00      	nop
 8008922:	371c      	adds	r7, #28
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800892c:	b480      	push	{r7}
 800892e:	b089      	sub	sp, #36	; 0x24
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	60b9      	str	r1, [r7, #8]
 8008936:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	61fb      	str	r3, [r7, #28]
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	1c5a      	adds	r2, r3, #1
 8008948:	61fa      	str	r2, [r7, #28]
 800894a:	781b      	ldrb	r3, [r3, #0]
 800894c:	4619      	mov	r1, r3
 800894e:	69bb      	ldr	r3, [r7, #24]
 8008950:	1c5a      	adds	r2, r3, #1
 8008952:	61ba      	str	r2, [r7, #24]
 8008954:	781b      	ldrb	r3, [r3, #0]
 8008956:	1acb      	subs	r3, r1, r3
 8008958:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	3b01      	subs	r3, #1
 800895e:	607b      	str	r3, [r7, #4]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d002      	beq.n	800896c <mem_cmp+0x40>
 8008966:	697b      	ldr	r3, [r7, #20]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d0eb      	beq.n	8008944 <mem_cmp+0x18>

	return r;
 800896c:	697b      	ldr	r3, [r7, #20]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3724      	adds	r7, #36	; 0x24
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008984:	e002      	b.n	800898c <chk_chr+0x12>
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	3301      	adds	r3, #1
 800898a:	607b      	str	r3, [r7, #4]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	781b      	ldrb	r3, [r3, #0]
 8008990:	2b00      	cmp	r3, #0
 8008992:	d005      	beq.n	80089a0 <chk_chr+0x26>
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	781b      	ldrb	r3, [r3, #0]
 8008998:	461a      	mov	r2, r3
 800899a:	683b      	ldr	r3, [r7, #0]
 800899c:	4293      	cmp	r3, r2
 800899e:	d1f2      	bne.n	8008986 <chk_chr+0xc>
	return *str;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	781b      	ldrb	r3, [r3, #0]
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	370c      	adds	r7, #12
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80089ba:	2300      	movs	r3, #0
 80089bc:	60bb      	str	r3, [r7, #8]
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	60fb      	str	r3, [r7, #12]
 80089c2:	e029      	b.n	8008a18 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80089c4:	4a27      	ldr	r2, [pc, #156]	; (8008a64 <chk_lock+0xb4>)
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	011b      	lsls	r3, r3, #4
 80089ca:	4413      	add	r3, r2
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d01d      	beq.n	8008a0e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80089d2:	4a24      	ldr	r2, [pc, #144]	; (8008a64 <chk_lock+0xb4>)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	011b      	lsls	r3, r3, #4
 80089d8:	4413      	add	r3, r2
 80089da:	681a      	ldr	r2, [r3, #0]
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d116      	bne.n	8008a12 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80089e4:	4a1f      	ldr	r2, [pc, #124]	; (8008a64 <chk_lock+0xb4>)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	011b      	lsls	r3, r3, #4
 80089ea:	4413      	add	r3, r2
 80089ec:	3304      	adds	r3, #4
 80089ee:	681a      	ldr	r2, [r3, #0]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d10c      	bne.n	8008a12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80089f8:	4a1a      	ldr	r2, [pc, #104]	; (8008a64 <chk_lock+0xb4>)
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	011b      	lsls	r3, r3, #4
 80089fe:	4413      	add	r3, r2
 8008a00:	3308      	adds	r3, #8
 8008a02:	681a      	ldr	r2, [r3, #0]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008a08:	429a      	cmp	r2, r3
 8008a0a:	d102      	bne.n	8008a12 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008a0c:	e007      	b.n	8008a1e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	3301      	adds	r3, #1
 8008a16:	60fb      	str	r3, [r7, #12]
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	2b01      	cmp	r3, #1
 8008a1c:	d9d2      	bls.n	80089c4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2b02      	cmp	r3, #2
 8008a22:	d109      	bne.n	8008a38 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d102      	bne.n	8008a30 <chk_lock+0x80>
 8008a2a:	683b      	ldr	r3, [r7, #0]
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d101      	bne.n	8008a34 <chk_lock+0x84>
 8008a30:	2300      	movs	r3, #0
 8008a32:	e010      	b.n	8008a56 <chk_lock+0xa6>
 8008a34:	2312      	movs	r3, #18
 8008a36:	e00e      	b.n	8008a56 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d108      	bne.n	8008a50 <chk_lock+0xa0>
 8008a3e:	4a09      	ldr	r2, [pc, #36]	; (8008a64 <chk_lock+0xb4>)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	011b      	lsls	r3, r3, #4
 8008a44:	4413      	add	r3, r2
 8008a46:	330c      	adds	r3, #12
 8008a48:	881b      	ldrh	r3, [r3, #0]
 8008a4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a4e:	d101      	bne.n	8008a54 <chk_lock+0xa4>
 8008a50:	2310      	movs	r3, #16
 8008a52:	e000      	b.n	8008a56 <chk_lock+0xa6>
 8008a54:	2300      	movs	r3, #0
}
 8008a56:	4618      	mov	r0, r3
 8008a58:	3714      	adds	r7, #20
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a60:	4770      	bx	lr
 8008a62:	bf00      	nop
 8008a64:	20000d90 	.word	0x20000d90

08008a68 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008a68:	b480      	push	{r7}
 8008a6a:	b083      	sub	sp, #12
 8008a6c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008a6e:	2300      	movs	r3, #0
 8008a70:	607b      	str	r3, [r7, #4]
 8008a72:	e002      	b.n	8008a7a <enq_lock+0x12>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	3301      	adds	r3, #1
 8008a78:	607b      	str	r3, [r7, #4]
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d806      	bhi.n	8008a8e <enq_lock+0x26>
 8008a80:	4a09      	ldr	r2, [pc, #36]	; (8008aa8 <enq_lock+0x40>)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	011b      	lsls	r3, r3, #4
 8008a86:	4413      	add	r3, r2
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1f2      	bne.n	8008a74 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2b02      	cmp	r3, #2
 8008a92:	bf14      	ite	ne
 8008a94:	2301      	movne	r3, #1
 8008a96:	2300      	moveq	r3, #0
 8008a98:	b2db      	uxtb	r3, r3
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	370c      	adds	r7, #12
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	20000d90 	.word	0x20000d90

08008aac <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b085      	sub	sp, #20
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	60fb      	str	r3, [r7, #12]
 8008aba:	e01f      	b.n	8008afc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008abc:	4a41      	ldr	r2, [pc, #260]	; (8008bc4 <inc_lock+0x118>)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	011b      	lsls	r3, r3, #4
 8008ac2:	4413      	add	r3, r2
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	429a      	cmp	r2, r3
 8008acc:	d113      	bne.n	8008af6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008ace:	4a3d      	ldr	r2, [pc, #244]	; (8008bc4 <inc_lock+0x118>)
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	011b      	lsls	r3, r3, #4
 8008ad4:	4413      	add	r3, r2
 8008ad6:	3304      	adds	r3, #4
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d109      	bne.n	8008af6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008ae2:	4a38      	ldr	r2, [pc, #224]	; (8008bc4 <inc_lock+0x118>)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	011b      	lsls	r3, r3, #4
 8008ae8:	4413      	add	r3, r2
 8008aea:	3308      	adds	r3, #8
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d006      	beq.n	8008b04 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	3301      	adds	r3, #1
 8008afa:	60fb      	str	r3, [r7, #12]
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2b01      	cmp	r3, #1
 8008b00:	d9dc      	bls.n	8008abc <inc_lock+0x10>
 8008b02:	e000      	b.n	8008b06 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008b04:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d132      	bne.n	8008b72 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	60fb      	str	r3, [r7, #12]
 8008b10:	e002      	b.n	8008b18 <inc_lock+0x6c>
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	3301      	adds	r3, #1
 8008b16:	60fb      	str	r3, [r7, #12]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	2b01      	cmp	r3, #1
 8008b1c:	d806      	bhi.n	8008b2c <inc_lock+0x80>
 8008b1e:	4a29      	ldr	r2, [pc, #164]	; (8008bc4 <inc_lock+0x118>)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	011b      	lsls	r3, r3, #4
 8008b24:	4413      	add	r3, r2
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d1f2      	bne.n	8008b12 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d101      	bne.n	8008b36 <inc_lock+0x8a>
 8008b32:	2300      	movs	r3, #0
 8008b34:	e040      	b.n	8008bb8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	4922      	ldr	r1, [pc, #136]	; (8008bc4 <inc_lock+0x118>)
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	440b      	add	r3, r1
 8008b42:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	689a      	ldr	r2, [r3, #8]
 8008b48:	491e      	ldr	r1, [pc, #120]	; (8008bc4 <inc_lock+0x118>)
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	011b      	lsls	r3, r3, #4
 8008b4e:	440b      	add	r3, r1
 8008b50:	3304      	adds	r3, #4
 8008b52:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	695a      	ldr	r2, [r3, #20]
 8008b58:	491a      	ldr	r1, [pc, #104]	; (8008bc4 <inc_lock+0x118>)
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	011b      	lsls	r3, r3, #4
 8008b5e:	440b      	add	r3, r1
 8008b60:	3308      	adds	r3, #8
 8008b62:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008b64:	4a17      	ldr	r2, [pc, #92]	; (8008bc4 <inc_lock+0x118>)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	011b      	lsls	r3, r3, #4
 8008b6a:	4413      	add	r3, r2
 8008b6c:	330c      	adds	r3, #12
 8008b6e:	2200      	movs	r2, #0
 8008b70:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d009      	beq.n	8008b8c <inc_lock+0xe0>
 8008b78:	4a12      	ldr	r2, [pc, #72]	; (8008bc4 <inc_lock+0x118>)
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	011b      	lsls	r3, r3, #4
 8008b7e:	4413      	add	r3, r2
 8008b80:	330c      	adds	r3, #12
 8008b82:	881b      	ldrh	r3, [r3, #0]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d001      	beq.n	8008b8c <inc_lock+0xe0>
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e015      	b.n	8008bb8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d108      	bne.n	8008ba4 <inc_lock+0xf8>
 8008b92:	4a0c      	ldr	r2, [pc, #48]	; (8008bc4 <inc_lock+0x118>)
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	011b      	lsls	r3, r3, #4
 8008b98:	4413      	add	r3, r2
 8008b9a:	330c      	adds	r3, #12
 8008b9c:	881b      	ldrh	r3, [r3, #0]
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	b29a      	uxth	r2, r3
 8008ba2:	e001      	b.n	8008ba8 <inc_lock+0xfc>
 8008ba4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008ba8:	4906      	ldr	r1, [pc, #24]	; (8008bc4 <inc_lock+0x118>)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	011b      	lsls	r3, r3, #4
 8008bae:	440b      	add	r3, r1
 8008bb0:	330c      	adds	r3, #12
 8008bb2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	3301      	adds	r3, #1
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3714      	adds	r7, #20
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc2:	4770      	bx	lr
 8008bc4:	20000d90 	.word	0x20000d90

08008bc8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008bc8:	b480      	push	{r7}
 8008bca:	b085      	sub	sp, #20
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	607b      	str	r3, [r7, #4]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2b01      	cmp	r3, #1
 8008bda:	d825      	bhi.n	8008c28 <dec_lock+0x60>
		n = Files[i].ctr;
 8008bdc:	4a17      	ldr	r2, [pc, #92]	; (8008c3c <dec_lock+0x74>)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	011b      	lsls	r3, r3, #4
 8008be2:	4413      	add	r3, r2
 8008be4:	330c      	adds	r3, #12
 8008be6:	881b      	ldrh	r3, [r3, #0]
 8008be8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008bea:	89fb      	ldrh	r3, [r7, #14]
 8008bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bf0:	d101      	bne.n	8008bf6 <dec_lock+0x2e>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008bf6:	89fb      	ldrh	r3, [r7, #14]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d002      	beq.n	8008c02 <dec_lock+0x3a>
 8008bfc:	89fb      	ldrh	r3, [r7, #14]
 8008bfe:	3b01      	subs	r3, #1
 8008c00:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008c02:	4a0e      	ldr	r2, [pc, #56]	; (8008c3c <dec_lock+0x74>)
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	011b      	lsls	r3, r3, #4
 8008c08:	4413      	add	r3, r2
 8008c0a:	330c      	adds	r3, #12
 8008c0c:	89fa      	ldrh	r2, [r7, #14]
 8008c0e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008c10:	89fb      	ldrh	r3, [r7, #14]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d105      	bne.n	8008c22 <dec_lock+0x5a>
 8008c16:	4a09      	ldr	r2, [pc, #36]	; (8008c3c <dec_lock+0x74>)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	011b      	lsls	r3, r3, #4
 8008c1c:	4413      	add	r3, r2
 8008c1e:	2200      	movs	r2, #0
 8008c20:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008c22:	2300      	movs	r3, #0
 8008c24:	737b      	strb	r3, [r7, #13]
 8008c26:	e001      	b.n	8008c2c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008c28:	2302      	movs	r3, #2
 8008c2a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008c2c:	7b7b      	ldrb	r3, [r7, #13]
}
 8008c2e:	4618      	mov	r0, r3
 8008c30:	3714      	adds	r7, #20
 8008c32:	46bd      	mov	sp, r7
 8008c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop
 8008c3c:	20000d90 	.word	0x20000d90

08008c40 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008c48:	2300      	movs	r3, #0
 8008c4a:	60fb      	str	r3, [r7, #12]
 8008c4c:	e010      	b.n	8008c70 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008c4e:	4a0d      	ldr	r2, [pc, #52]	; (8008c84 <clear_lock+0x44>)
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	011b      	lsls	r3, r3, #4
 8008c54:	4413      	add	r3, r2
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	687a      	ldr	r2, [r7, #4]
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d105      	bne.n	8008c6a <clear_lock+0x2a>
 8008c5e:	4a09      	ldr	r2, [pc, #36]	; (8008c84 <clear_lock+0x44>)
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	011b      	lsls	r3, r3, #4
 8008c64:	4413      	add	r3, r2
 8008c66:	2200      	movs	r2, #0
 8008c68:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	3301      	adds	r3, #1
 8008c6e:	60fb      	str	r3, [r7, #12]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2b01      	cmp	r3, #1
 8008c74:	d9eb      	bls.n	8008c4e <clear_lock+0xe>
	}
}
 8008c76:	bf00      	nop
 8008c78:	bf00      	nop
 8008c7a:	3714      	adds	r7, #20
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c82:	4770      	bx	lr
 8008c84:	20000d90 	.word	0x20000d90

08008c88 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008c90:	2300      	movs	r3, #0
 8008c92:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	78db      	ldrb	r3, [r3, #3]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d034      	beq.n	8008d06 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ca0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	7858      	ldrb	r0, [r3, #1]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008cac:	2301      	movs	r3, #1
 8008cae:	697a      	ldr	r2, [r7, #20]
 8008cb0:	f7ff fd40 	bl	8008734 <disk_write>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d002      	beq.n	8008cc0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008cba:	2301      	movs	r3, #1
 8008cbc:	73fb      	strb	r3, [r7, #15]
 8008cbe:	e022      	b.n	8008d06 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	6a1b      	ldr	r3, [r3, #32]
 8008cca:	697a      	ldr	r2, [r7, #20]
 8008ccc:	1ad2      	subs	r2, r2, r3
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	699b      	ldr	r3, [r3, #24]
 8008cd2:	429a      	cmp	r2, r3
 8008cd4:	d217      	bcs.n	8008d06 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	789b      	ldrb	r3, [r3, #2]
 8008cda:	613b      	str	r3, [r7, #16]
 8008cdc:	e010      	b.n	8008d00 <sync_window+0x78>
					wsect += fs->fsize;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	699b      	ldr	r3, [r3, #24]
 8008ce2:	697a      	ldr	r2, [r7, #20]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	7858      	ldrb	r0, [r3, #1]
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	697a      	ldr	r2, [r7, #20]
 8008cf6:	f7ff fd1d 	bl	8008734 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	613b      	str	r3, [r7, #16]
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	d8eb      	bhi.n	8008cde <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3718      	adds	r7, #24
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b084      	sub	sp, #16
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	429a      	cmp	r2, r3
 8008d26:	d01b      	beq.n	8008d60 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f7ff ffad 	bl	8008c88 <sync_window>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008d32:	7bfb      	ldrb	r3, [r7, #15]
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d113      	bne.n	8008d60 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	7858      	ldrb	r0, [r3, #1]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008d42:	2301      	movs	r3, #1
 8008d44:	683a      	ldr	r2, [r7, #0]
 8008d46:	f7ff fcd5 	bl	80086f4 <disk_read>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d004      	beq.n	8008d5a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008d50:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008d54:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008d56:	2301      	movs	r3, #1
 8008d58:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	683a      	ldr	r2, [r7, #0]
 8008d5e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	3710      	adds	r7, #16
 8008d66:	46bd      	mov	sp, r7
 8008d68:	bd80      	pop	{r7, pc}
	...

08008d6c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008d74:	6878      	ldr	r0, [r7, #4]
 8008d76:	f7ff ff87 	bl	8008c88 <sync_window>
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008d7e:	7bfb      	ldrb	r3, [r7, #15]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d158      	bne.n	8008e36 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	2b03      	cmp	r3, #3
 8008d8a:	d148      	bne.n	8008e1e <sync_fs+0xb2>
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	791b      	ldrb	r3, [r3, #4]
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	d144      	bne.n	8008e1e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	3330      	adds	r3, #48	; 0x30
 8008d98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d9c:	2100      	movs	r1, #0
 8008d9e:	4618      	mov	r0, r3
 8008da0:	f7ff fda9 	bl	80088f6 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	3330      	adds	r3, #48	; 0x30
 8008da8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008dac:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008db0:	4618      	mov	r0, r3
 8008db2:	f7ff fd38 	bl	8008826 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	3330      	adds	r3, #48	; 0x30
 8008dba:	4921      	ldr	r1, [pc, #132]	; (8008e40 <sync_fs+0xd4>)
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7ff fd4d 	bl	800885c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	3330      	adds	r3, #48	; 0x30
 8008dc6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008dca:	491e      	ldr	r1, [pc, #120]	; (8008e44 <sync_fs+0xd8>)
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f7ff fd45 	bl	800885c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	3330      	adds	r3, #48	; 0x30
 8008dd6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	4619      	mov	r1, r3
 8008de0:	4610      	mov	r0, r2
 8008de2:	f7ff fd3b 	bl	800885c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	3330      	adds	r3, #48	; 0x30
 8008dea:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	4619      	mov	r1, r3
 8008df4:	4610      	mov	r0, r2
 8008df6:	f7ff fd31 	bl	800885c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	69db      	ldr	r3, [r3, #28]
 8008dfe:	1c5a      	adds	r2, r3, #1
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	7858      	ldrb	r0, [r3, #1]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e12:	2301      	movs	r3, #1
 8008e14:	f7ff fc8e 	bl	8008734 <disk_write>
			fs->fsi_flag = 0;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	785b      	ldrb	r3, [r3, #1]
 8008e22:	2200      	movs	r2, #0
 8008e24:	2100      	movs	r1, #0
 8008e26:	4618      	mov	r0, r3
 8008e28:	f7ff fca4 	bl	8008774 <disk_ioctl>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d001      	beq.n	8008e36 <sync_fs+0xca>
 8008e32:	2301      	movs	r3, #1
 8008e34:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3710      	adds	r7, #16
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}
 8008e40:	41615252 	.word	0x41615252
 8008e44:	61417272 	.word	0x61417272

08008e48 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008e52:	683b      	ldr	r3, [r7, #0]
 8008e54:	3b02      	subs	r3, #2
 8008e56:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	695b      	ldr	r3, [r3, #20]
 8008e5c:	3b02      	subs	r3, #2
 8008e5e:	683a      	ldr	r2, [r7, #0]
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d301      	bcc.n	8008e68 <clust2sect+0x20>
 8008e64:	2300      	movs	r3, #0
 8008e66:	e008      	b.n	8008e7a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	895b      	ldrh	r3, [r3, #10]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	fb03 f202 	mul.w	r2, r3, r2
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e78:	4413      	add	r3, r2
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	370c      	adds	r7, #12
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr

08008e86 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b086      	sub	sp, #24
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b01      	cmp	r3, #1
 8008e9a:	d904      	bls.n	8008ea6 <get_fat+0x20>
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	695b      	ldr	r3, [r3, #20]
 8008ea0:	683a      	ldr	r2, [r7, #0]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d302      	bcc.n	8008eac <get_fat+0x26>
		val = 1;	/* Internal error */
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	617b      	str	r3, [r7, #20]
 8008eaa:	e08f      	b.n	8008fcc <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008eac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008eb0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008eb2:	693b      	ldr	r3, [r7, #16]
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	2b03      	cmp	r3, #3
 8008eb8:	d062      	beq.n	8008f80 <get_fat+0xfa>
 8008eba:	2b03      	cmp	r3, #3
 8008ebc:	dc7c      	bgt.n	8008fb8 <get_fat+0x132>
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d002      	beq.n	8008ec8 <get_fat+0x42>
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d042      	beq.n	8008f4c <get_fat+0xc6>
 8008ec6:	e077      	b.n	8008fb8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	60fb      	str	r3, [r7, #12]
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	085b      	lsrs	r3, r3, #1
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	4413      	add	r3, r2
 8008ed4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	6a1a      	ldr	r2, [r3, #32]
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	0a5b      	lsrs	r3, r3, #9
 8008ede:	4413      	add	r3, r2
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6938      	ldr	r0, [r7, #16]
 8008ee4:	f7ff ff14 	bl	8008d10 <move_window>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d167      	bne.n	8008fbe <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	1c5a      	adds	r2, r3, #1
 8008ef2:	60fa      	str	r2, [r7, #12]
 8008ef4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	4413      	add	r3, r2
 8008efc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008f00:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6a1a      	ldr	r2, [r3, #32]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	0a5b      	lsrs	r3, r3, #9
 8008f0a:	4413      	add	r3, r2
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	6938      	ldr	r0, [r7, #16]
 8008f10:	f7ff fefe 	bl	8008d10 <move_window>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d153      	bne.n	8008fc2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f20:	693a      	ldr	r2, [r7, #16]
 8008f22:	4413      	add	r3, r2
 8008f24:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008f28:	021b      	lsls	r3, r3, #8
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	4313      	orrs	r3, r2
 8008f30:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	f003 0301 	and.w	r3, r3, #1
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d002      	beq.n	8008f42 <get_fat+0xbc>
 8008f3c:	68bb      	ldr	r3, [r7, #8]
 8008f3e:	091b      	lsrs	r3, r3, #4
 8008f40:	e002      	b.n	8008f48 <get_fat+0xc2>
 8008f42:	68bb      	ldr	r3, [r7, #8]
 8008f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f48:	617b      	str	r3, [r7, #20]
			break;
 8008f4a:	e03f      	b.n	8008fcc <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	6a1a      	ldr	r2, [r3, #32]
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	0a1b      	lsrs	r3, r3, #8
 8008f54:	4413      	add	r3, r2
 8008f56:	4619      	mov	r1, r3
 8008f58:	6938      	ldr	r0, [r7, #16]
 8008f5a:	f7ff fed9 	bl	8008d10 <move_window>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d130      	bne.n	8008fc6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008f64:	693b      	ldr	r3, [r7, #16]
 8008f66:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	005b      	lsls	r3, r3, #1
 8008f6e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008f72:	4413      	add	r3, r2
 8008f74:	4618      	mov	r0, r3
 8008f76:	f7ff fc1b 	bl	80087b0 <ld_word>
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	617b      	str	r3, [r7, #20]
			break;
 8008f7e:	e025      	b.n	8008fcc <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008f80:	693b      	ldr	r3, [r7, #16]
 8008f82:	6a1a      	ldr	r2, [r3, #32]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	09db      	lsrs	r3, r3, #7
 8008f88:	4413      	add	r3, r2
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	6938      	ldr	r0, [r7, #16]
 8008f8e:	f7ff febf 	bl	8008d10 <move_window>
 8008f92:	4603      	mov	r3, r0
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d118      	bne.n	8008fca <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008f98:	693b      	ldr	r3, [r7, #16]
 8008f9a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008fa6:	4413      	add	r3, r2
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f7ff fc19 	bl	80087e0 <ld_dword>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008fb4:	617b      	str	r3, [r7, #20]
			break;
 8008fb6:	e009      	b.n	8008fcc <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008fb8:	2301      	movs	r3, #1
 8008fba:	617b      	str	r3, [r7, #20]
 8008fbc:	e006      	b.n	8008fcc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008fbe:	bf00      	nop
 8008fc0:	e004      	b.n	8008fcc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008fc2:	bf00      	nop
 8008fc4:	e002      	b.n	8008fcc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008fc6:	bf00      	nop
 8008fc8:	e000      	b.n	8008fcc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008fca:	bf00      	nop
		}
	}

	return val;
 8008fcc:	697b      	ldr	r3, [r7, #20]
}
 8008fce:	4618      	mov	r0, r3
 8008fd0:	3718      	adds	r7, #24
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}

08008fd6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008fd6:	b590      	push	{r4, r7, lr}
 8008fd8:	b089      	sub	sp, #36	; 0x24
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	60f8      	str	r0, [r7, #12]
 8008fde:	60b9      	str	r1, [r7, #8]
 8008fe0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008fe2:	2302      	movs	r3, #2
 8008fe4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	f240 80d2 	bls.w	8009192 <put_fat+0x1bc>
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	695b      	ldr	r3, [r3, #20]
 8008ff2:	68ba      	ldr	r2, [r7, #8]
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	f080 80cc 	bcs.w	8009192 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	781b      	ldrb	r3, [r3, #0]
 8008ffe:	2b03      	cmp	r3, #3
 8009000:	f000 8096 	beq.w	8009130 <put_fat+0x15a>
 8009004:	2b03      	cmp	r3, #3
 8009006:	f300 80cd 	bgt.w	80091a4 <put_fat+0x1ce>
 800900a:	2b01      	cmp	r3, #1
 800900c:	d002      	beq.n	8009014 <put_fat+0x3e>
 800900e:	2b02      	cmp	r3, #2
 8009010:	d06e      	beq.n	80090f0 <put_fat+0x11a>
 8009012:	e0c7      	b.n	80091a4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	61bb      	str	r3, [r7, #24]
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	085b      	lsrs	r3, r3, #1
 800901c:	69ba      	ldr	r2, [r7, #24]
 800901e:	4413      	add	r3, r2
 8009020:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6a1a      	ldr	r2, [r3, #32]
 8009026:	69bb      	ldr	r3, [r7, #24]
 8009028:	0a5b      	lsrs	r3, r3, #9
 800902a:	4413      	add	r3, r2
 800902c:	4619      	mov	r1, r3
 800902e:	68f8      	ldr	r0, [r7, #12]
 8009030:	f7ff fe6e 	bl	8008d10 <move_window>
 8009034:	4603      	mov	r3, r0
 8009036:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009038:	7ffb      	ldrb	r3, [r7, #31]
 800903a:	2b00      	cmp	r3, #0
 800903c:	f040 80ab 	bne.w	8009196 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	1c59      	adds	r1, r3, #1
 800904a:	61b9      	str	r1, [r7, #24]
 800904c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009050:	4413      	add	r3, r2
 8009052:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	f003 0301 	and.w	r3, r3, #1
 800905a:	2b00      	cmp	r3, #0
 800905c:	d00d      	beq.n	800907a <put_fat+0xa4>
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	b25b      	sxtb	r3, r3
 8009064:	f003 030f 	and.w	r3, r3, #15
 8009068:	b25a      	sxtb	r2, r3
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	b2db      	uxtb	r3, r3
 800906e:	011b      	lsls	r3, r3, #4
 8009070:	b25b      	sxtb	r3, r3
 8009072:	4313      	orrs	r3, r2
 8009074:	b25b      	sxtb	r3, r3
 8009076:	b2db      	uxtb	r3, r3
 8009078:	e001      	b.n	800907e <put_fat+0xa8>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	b2db      	uxtb	r3, r3
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2201      	movs	r2, #1
 8009086:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6a1a      	ldr	r2, [r3, #32]
 800908c:	69bb      	ldr	r3, [r7, #24]
 800908e:	0a5b      	lsrs	r3, r3, #9
 8009090:	4413      	add	r3, r2
 8009092:	4619      	mov	r1, r3
 8009094:	68f8      	ldr	r0, [r7, #12]
 8009096:	f7ff fe3b 	bl	8008d10 <move_window>
 800909a:	4603      	mov	r3, r0
 800909c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800909e:	7ffb      	ldrb	r3, [r7, #31]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d17a      	bne.n	800919a <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090b0:	4413      	add	r3, r2
 80090b2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80090b4:	68bb      	ldr	r3, [r7, #8]
 80090b6:	f003 0301 	and.w	r3, r3, #1
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d003      	beq.n	80090c6 <put_fat+0xf0>
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	091b      	lsrs	r3, r3, #4
 80090c2:	b2db      	uxtb	r3, r3
 80090c4:	e00e      	b.n	80090e4 <put_fat+0x10e>
 80090c6:	697b      	ldr	r3, [r7, #20]
 80090c8:	781b      	ldrb	r3, [r3, #0]
 80090ca:	b25b      	sxtb	r3, r3
 80090cc:	f023 030f 	bic.w	r3, r3, #15
 80090d0:	b25a      	sxtb	r2, r3
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	0a1b      	lsrs	r3, r3, #8
 80090d6:	b25b      	sxtb	r3, r3
 80090d8:	f003 030f 	and.w	r3, r3, #15
 80090dc:	b25b      	sxtb	r3, r3
 80090de:	4313      	orrs	r3, r2
 80090e0:	b25b      	sxtb	r3, r3
 80090e2:	b2db      	uxtb	r3, r3
 80090e4:	697a      	ldr	r2, [r7, #20]
 80090e6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2201      	movs	r2, #1
 80090ec:	70da      	strb	r2, [r3, #3]
			break;
 80090ee:	e059      	b.n	80091a4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	6a1a      	ldr	r2, [r3, #32]
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	0a1b      	lsrs	r3, r3, #8
 80090f8:	4413      	add	r3, r2
 80090fa:	4619      	mov	r1, r3
 80090fc:	68f8      	ldr	r0, [r7, #12]
 80090fe:	f7ff fe07 	bl	8008d10 <move_window>
 8009102:	4603      	mov	r3, r0
 8009104:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009106:	7ffb      	ldrb	r3, [r7, #31]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d148      	bne.n	800919e <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	005b      	lsls	r3, r3, #1
 8009116:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800911a:	4413      	add	r3, r2
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	b292      	uxth	r2, r2
 8009120:	4611      	mov	r1, r2
 8009122:	4618      	mov	r0, r3
 8009124:	f7ff fb7f 	bl	8008826 <st_word>
			fs->wflag = 1;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	2201      	movs	r2, #1
 800912c:	70da      	strb	r2, [r3, #3]
			break;
 800912e:	e039      	b.n	80091a4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6a1a      	ldr	r2, [r3, #32]
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	09db      	lsrs	r3, r3, #7
 8009138:	4413      	add	r3, r2
 800913a:	4619      	mov	r1, r3
 800913c:	68f8      	ldr	r0, [r7, #12]
 800913e:	f7ff fde7 	bl	8008d10 <move_window>
 8009142:	4603      	mov	r3, r0
 8009144:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009146:	7ffb      	ldrb	r3, [r7, #31]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d12a      	bne.n	80091a2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009160:	4413      	add	r3, r2
 8009162:	4618      	mov	r0, r3
 8009164:	f7ff fb3c 	bl	80087e0 <ld_dword>
 8009168:	4603      	mov	r3, r0
 800916a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800916e:	4323      	orrs	r3, r4
 8009170:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	009b      	lsls	r3, r3, #2
 800917c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8009180:	4413      	add	r3, r2
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4618      	mov	r0, r3
 8009186:	f7ff fb69 	bl	800885c <st_dword>
			fs->wflag = 1;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	2201      	movs	r2, #1
 800918e:	70da      	strb	r2, [r3, #3]
			break;
 8009190:	e008      	b.n	80091a4 <put_fat+0x1ce>
		}
	}
 8009192:	bf00      	nop
 8009194:	e006      	b.n	80091a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8009196:	bf00      	nop
 8009198:	e004      	b.n	80091a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800919a:	bf00      	nop
 800919c:	e002      	b.n	80091a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800919e:	bf00      	nop
 80091a0:	e000      	b.n	80091a4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80091a2:	bf00      	nop
	return res;
 80091a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3724      	adds	r7, #36	; 0x24
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd90      	pop	{r4, r7, pc}

080091ae <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b088      	sub	sp, #32
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	60f8      	str	r0, [r7, #12]
 80091b6:	60b9      	str	r1, [r7, #8]
 80091b8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80091ba:	2300      	movs	r3, #0
 80091bc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d904      	bls.n	80091d4 <remove_chain+0x26>
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	695b      	ldr	r3, [r3, #20]
 80091ce:	68ba      	ldr	r2, [r7, #8]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d301      	bcc.n	80091d8 <remove_chain+0x2a>
 80091d4:	2302      	movs	r3, #2
 80091d6:	e04b      	b.n	8009270 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d00c      	beq.n	80091f8 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80091de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091e2:	6879      	ldr	r1, [r7, #4]
 80091e4:	69b8      	ldr	r0, [r7, #24]
 80091e6:	f7ff fef6 	bl	8008fd6 <put_fat>
 80091ea:	4603      	mov	r3, r0
 80091ec:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80091ee:	7ffb      	ldrb	r3, [r7, #31]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <remove_chain+0x4a>
 80091f4:	7ffb      	ldrb	r3, [r7, #31]
 80091f6:	e03b      	b.n	8009270 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80091f8:	68b9      	ldr	r1, [r7, #8]
 80091fa:	68f8      	ldr	r0, [r7, #12]
 80091fc:	f7ff fe43 	bl	8008e86 <get_fat>
 8009200:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009202:	697b      	ldr	r3, [r7, #20]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d031      	beq.n	800926c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d101      	bne.n	8009212 <remove_chain+0x64>
 800920e:	2302      	movs	r3, #2
 8009210:	e02e      	b.n	8009270 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009218:	d101      	bne.n	800921e <remove_chain+0x70>
 800921a:	2301      	movs	r3, #1
 800921c:	e028      	b.n	8009270 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800921e:	2200      	movs	r2, #0
 8009220:	68b9      	ldr	r1, [r7, #8]
 8009222:	69b8      	ldr	r0, [r7, #24]
 8009224:	f7ff fed7 	bl	8008fd6 <put_fat>
 8009228:	4603      	mov	r3, r0
 800922a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800922c:	7ffb      	ldrb	r3, [r7, #31]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <remove_chain+0x88>
 8009232:	7ffb      	ldrb	r3, [r7, #31]
 8009234:	e01c      	b.n	8009270 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	691a      	ldr	r2, [r3, #16]
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	695b      	ldr	r3, [r3, #20]
 800923e:	3b02      	subs	r3, #2
 8009240:	429a      	cmp	r2, r3
 8009242:	d20b      	bcs.n	800925c <remove_chain+0xae>
			fs->free_clst++;
 8009244:	69bb      	ldr	r3, [r7, #24]
 8009246:	691b      	ldr	r3, [r3, #16]
 8009248:	1c5a      	adds	r2, r3, #1
 800924a:	69bb      	ldr	r3, [r7, #24]
 800924c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	791b      	ldrb	r3, [r3, #4]
 8009252:	f043 0301 	orr.w	r3, r3, #1
 8009256:	b2da      	uxtb	r2, r3
 8009258:	69bb      	ldr	r3, [r7, #24]
 800925a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009260:	69bb      	ldr	r3, [r7, #24]
 8009262:	695b      	ldr	r3, [r3, #20]
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	429a      	cmp	r2, r3
 8009268:	d3c6      	bcc.n	80091f8 <remove_chain+0x4a>
 800926a:	e000      	b.n	800926e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800926c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3720      	adds	r7, #32
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b088      	sub	sp, #32
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
 8009280:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009288:	683b      	ldr	r3, [r7, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d10d      	bne.n	80092aa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	68db      	ldr	r3, [r3, #12]
 8009292:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009294:	69bb      	ldr	r3, [r7, #24]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d004      	beq.n	80092a4 <create_chain+0x2c>
 800929a:	693b      	ldr	r3, [r7, #16]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	69ba      	ldr	r2, [r7, #24]
 80092a0:	429a      	cmp	r2, r3
 80092a2:	d31b      	bcc.n	80092dc <create_chain+0x64>
 80092a4:	2301      	movs	r3, #1
 80092a6:	61bb      	str	r3, [r7, #24]
 80092a8:	e018      	b.n	80092dc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80092aa:	6839      	ldr	r1, [r7, #0]
 80092ac:	6878      	ldr	r0, [r7, #4]
 80092ae:	f7ff fdea 	bl	8008e86 <get_fat>
 80092b2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d801      	bhi.n	80092be <create_chain+0x46>
 80092ba:	2301      	movs	r3, #1
 80092bc:	e070      	b.n	80093a0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092c4:	d101      	bne.n	80092ca <create_chain+0x52>
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	e06a      	b.n	80093a0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	695b      	ldr	r3, [r3, #20]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d201      	bcs.n	80092d8 <create_chain+0x60>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	e063      	b.n	80093a0 <create_chain+0x128>
		scl = clst;
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80092dc:	69bb      	ldr	r3, [r7, #24]
 80092de:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	3301      	adds	r3, #1
 80092e4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80092e6:	693b      	ldr	r3, [r7, #16]
 80092e8:	695b      	ldr	r3, [r3, #20]
 80092ea:	69fa      	ldr	r2, [r7, #28]
 80092ec:	429a      	cmp	r2, r3
 80092ee:	d307      	bcc.n	8009300 <create_chain+0x88>
				ncl = 2;
 80092f0:	2302      	movs	r3, #2
 80092f2:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80092f4:	69fa      	ldr	r2, [r7, #28]
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	d901      	bls.n	8009300 <create_chain+0x88>
 80092fc:	2300      	movs	r3, #0
 80092fe:	e04f      	b.n	80093a0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009300:	69f9      	ldr	r1, [r7, #28]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f7ff fdbf 	bl	8008e86 <get_fat>
 8009308:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00e      	beq.n	800932e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2b01      	cmp	r3, #1
 8009314:	d003      	beq.n	800931e <create_chain+0xa6>
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800931c:	d101      	bne.n	8009322 <create_chain+0xaa>
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	e03e      	b.n	80093a0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009322:	69fa      	ldr	r2, [r7, #28]
 8009324:	69bb      	ldr	r3, [r7, #24]
 8009326:	429a      	cmp	r2, r3
 8009328:	d1da      	bne.n	80092e0 <create_chain+0x68>
 800932a:	2300      	movs	r3, #0
 800932c:	e038      	b.n	80093a0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800932e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009330:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009334:	69f9      	ldr	r1, [r7, #28]
 8009336:	6938      	ldr	r0, [r7, #16]
 8009338:	f7ff fe4d 	bl	8008fd6 <put_fat>
 800933c:	4603      	mov	r3, r0
 800933e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009340:	7dfb      	ldrb	r3, [r7, #23]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d109      	bne.n	800935a <create_chain+0xe2>
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d006      	beq.n	800935a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800934c:	69fa      	ldr	r2, [r7, #28]
 800934e:	6839      	ldr	r1, [r7, #0]
 8009350:	6938      	ldr	r0, [r7, #16]
 8009352:	f7ff fe40 	bl	8008fd6 <put_fat>
 8009356:	4603      	mov	r3, r0
 8009358:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800935a:	7dfb      	ldrb	r3, [r7, #23]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d116      	bne.n	800938e <create_chain+0x116>
		fs->last_clst = ncl;
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	69fa      	ldr	r2, [r7, #28]
 8009364:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	691a      	ldr	r2, [r3, #16]
 800936a:	693b      	ldr	r3, [r7, #16]
 800936c:	695b      	ldr	r3, [r3, #20]
 800936e:	3b02      	subs	r3, #2
 8009370:	429a      	cmp	r2, r3
 8009372:	d804      	bhi.n	800937e <create_chain+0x106>
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	691b      	ldr	r3, [r3, #16]
 8009378:	1e5a      	subs	r2, r3, #1
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	791b      	ldrb	r3, [r3, #4]
 8009382:	f043 0301 	orr.w	r3, r3, #1
 8009386:	b2da      	uxtb	r2, r3
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	711a      	strb	r2, [r3, #4]
 800938c:	e007      	b.n	800939e <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800938e:	7dfb      	ldrb	r3, [r7, #23]
 8009390:	2b01      	cmp	r3, #1
 8009392:	d102      	bne.n	800939a <create_chain+0x122>
 8009394:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009398:	e000      	b.n	800939c <create_chain+0x124>
 800939a:	2301      	movs	r3, #1
 800939c:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800939e:	69fb      	ldr	r3, [r7, #28]
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3720      	adds	r7, #32
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80093a8:	b480      	push	{r7}
 80093aa:	b087      	sub	sp, #28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
 80093b0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093bc:	3304      	adds	r3, #4
 80093be:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	0a5b      	lsrs	r3, r3, #9
 80093c4:	68fa      	ldr	r2, [r7, #12]
 80093c6:	8952      	ldrh	r2, [r2, #10]
 80093c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80093cc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80093ce:	693b      	ldr	r3, [r7, #16]
 80093d0:	1d1a      	adds	r2, r3, #4
 80093d2:	613a      	str	r2, [r7, #16]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d101      	bne.n	80093e2 <clmt_clust+0x3a>
 80093de:	2300      	movs	r3, #0
 80093e0:	e010      	b.n	8009404 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80093e2:	697a      	ldr	r2, [r7, #20]
 80093e4:	68bb      	ldr	r3, [r7, #8]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d307      	bcc.n	80093fa <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	1ad3      	subs	r3, r2, r3
 80093f0:	617b      	str	r3, [r7, #20]
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	3304      	adds	r3, #4
 80093f6:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80093f8:	e7e9      	b.n	80093ce <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80093fa:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80093fc:	693b      	ldr	r3, [r7, #16]
 80093fe:	681a      	ldr	r2, [r3, #0]
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	4413      	add	r3, r2
}
 8009404:	4618      	mov	r0, r3
 8009406:	371c      	adds	r7, #28
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	b086      	sub	sp, #24
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009420:	683b      	ldr	r3, [r7, #0]
 8009422:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009426:	d204      	bcs.n	8009432 <dir_sdi+0x22>
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	f003 031f 	and.w	r3, r3, #31
 800942e:	2b00      	cmp	r3, #0
 8009430:	d001      	beq.n	8009436 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009432:	2302      	movs	r3, #2
 8009434:	e063      	b.n	80094fe <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	683a      	ldr	r2, [r7, #0]
 800943a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009442:	697b      	ldr	r3, [r7, #20]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d106      	bne.n	8009456 <dir_sdi+0x46>
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	2b02      	cmp	r3, #2
 800944e:	d902      	bls.n	8009456 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009454:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d10c      	bne.n	8009476 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	095b      	lsrs	r3, r3, #5
 8009460:	693a      	ldr	r2, [r7, #16]
 8009462:	8912      	ldrh	r2, [r2, #8]
 8009464:	4293      	cmp	r3, r2
 8009466:	d301      	bcc.n	800946c <dir_sdi+0x5c>
 8009468:	2302      	movs	r3, #2
 800946a:	e048      	b.n	80094fe <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800946c:	693b      	ldr	r3, [r7, #16]
 800946e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	61da      	str	r2, [r3, #28]
 8009474:	e029      	b.n	80094ca <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	895b      	ldrh	r3, [r3, #10]
 800947a:	025b      	lsls	r3, r3, #9
 800947c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800947e:	e019      	b.n	80094b4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6979      	ldr	r1, [r7, #20]
 8009484:	4618      	mov	r0, r3
 8009486:	f7ff fcfe 	bl	8008e86 <get_fat>
 800948a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009492:	d101      	bne.n	8009498 <dir_sdi+0x88>
 8009494:	2301      	movs	r3, #1
 8009496:	e032      	b.n	80094fe <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	2b01      	cmp	r3, #1
 800949c:	d904      	bls.n	80094a8 <dir_sdi+0x98>
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	695b      	ldr	r3, [r3, #20]
 80094a2:	697a      	ldr	r2, [r7, #20]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d301      	bcc.n	80094ac <dir_sdi+0x9c>
 80094a8:	2302      	movs	r3, #2
 80094aa:	e028      	b.n	80094fe <dir_sdi+0xee>
			ofs -= csz;
 80094ac:	683a      	ldr	r2, [r7, #0]
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	1ad3      	subs	r3, r2, r3
 80094b2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80094b4:	683a      	ldr	r2, [r7, #0]
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	429a      	cmp	r2, r3
 80094ba:	d2e1      	bcs.n	8009480 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80094bc:	6979      	ldr	r1, [r7, #20]
 80094be:	6938      	ldr	r0, [r7, #16]
 80094c0:	f7ff fcc2 	bl	8008e48 <clust2sect>
 80094c4:	4602      	mov	r2, r0
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	69db      	ldr	r3, [r3, #28]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d101      	bne.n	80094dc <dir_sdi+0xcc>
 80094d8:	2302      	movs	r3, #2
 80094da:	e010      	b.n	80094fe <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	69da      	ldr	r2, [r3, #28]
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	0a5b      	lsrs	r3, r3, #9
 80094e4:	441a      	add	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80094ea:	693b      	ldr	r3, [r7, #16]
 80094ec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094f6:	441a      	add	r2, r3
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80094fc:	2300      	movs	r3, #0
}
 80094fe:	4618      	mov	r0, r3
 8009500:	3718      	adds	r7, #24
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b086      	sub	sp, #24
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
 800950e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	695b      	ldr	r3, [r3, #20]
 800951a:	3320      	adds	r3, #32
 800951c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	69db      	ldr	r3, [r3, #28]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d003      	beq.n	800952e <dir_next+0x28>
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800952c:	d301      	bcc.n	8009532 <dir_next+0x2c>
 800952e:	2304      	movs	r3, #4
 8009530:	e0aa      	b.n	8009688 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009538:	2b00      	cmp	r3, #0
 800953a:	f040 8098 	bne.w	800966e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	69db      	ldr	r3, [r3, #28]
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	699b      	ldr	r3, [r3, #24]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10b      	bne.n	8009568 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	095b      	lsrs	r3, r3, #5
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	8912      	ldrh	r2, [r2, #8]
 8009558:	4293      	cmp	r3, r2
 800955a:	f0c0 8088 	bcc.w	800966e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2200      	movs	r2, #0
 8009562:	61da      	str	r2, [r3, #28]
 8009564:	2304      	movs	r3, #4
 8009566:	e08f      	b.n	8009688 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	0a5b      	lsrs	r3, r3, #9
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	8952      	ldrh	r2, [r2, #10]
 8009570:	3a01      	subs	r2, #1
 8009572:	4013      	ands	r3, r2
 8009574:	2b00      	cmp	r3, #0
 8009576:	d17a      	bne.n	800966e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	699b      	ldr	r3, [r3, #24]
 800957e:	4619      	mov	r1, r3
 8009580:	4610      	mov	r0, r2
 8009582:	f7ff fc80 	bl	8008e86 <get_fat>
 8009586:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009588:	697b      	ldr	r3, [r7, #20]
 800958a:	2b01      	cmp	r3, #1
 800958c:	d801      	bhi.n	8009592 <dir_next+0x8c>
 800958e:	2302      	movs	r3, #2
 8009590:	e07a      	b.n	8009688 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009598:	d101      	bne.n	800959e <dir_next+0x98>
 800959a:	2301      	movs	r3, #1
 800959c:	e074      	b.n	8009688 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	695b      	ldr	r3, [r3, #20]
 80095a2:	697a      	ldr	r2, [r7, #20]
 80095a4:	429a      	cmp	r2, r3
 80095a6:	d358      	bcc.n	800965a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d104      	bne.n	80095b8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2200      	movs	r2, #0
 80095b2:	61da      	str	r2, [r3, #28]
 80095b4:	2304      	movs	r3, #4
 80095b6:	e067      	b.n	8009688 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	699b      	ldr	r3, [r3, #24]
 80095be:	4619      	mov	r1, r3
 80095c0:	4610      	mov	r0, r2
 80095c2:	f7ff fe59 	bl	8009278 <create_chain>
 80095c6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d101      	bne.n	80095d2 <dir_next+0xcc>
 80095ce:	2307      	movs	r3, #7
 80095d0:	e05a      	b.n	8009688 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d101      	bne.n	80095dc <dir_next+0xd6>
 80095d8:	2302      	movs	r3, #2
 80095da:	e055      	b.n	8009688 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80095e2:	d101      	bne.n	80095e8 <dir_next+0xe2>
 80095e4:	2301      	movs	r3, #1
 80095e6:	e04f      	b.n	8009688 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff fb4d 	bl	8008c88 <sync_window>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d001      	beq.n	80095f8 <dir_next+0xf2>
 80095f4:	2301      	movs	r3, #1
 80095f6:	e047      	b.n	8009688 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	3330      	adds	r3, #48	; 0x30
 80095fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009600:	2100      	movs	r1, #0
 8009602:	4618      	mov	r0, r3
 8009604:	f7ff f977 	bl	80088f6 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009608:	2300      	movs	r3, #0
 800960a:	613b      	str	r3, [r7, #16]
 800960c:	6979      	ldr	r1, [r7, #20]
 800960e:	68f8      	ldr	r0, [r7, #12]
 8009610:	f7ff fc1a 	bl	8008e48 <clust2sect>
 8009614:	4602      	mov	r2, r0
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	62da      	str	r2, [r3, #44]	; 0x2c
 800961a:	e012      	b.n	8009642 <dir_next+0x13c>
						fs->wflag = 1;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	2201      	movs	r2, #1
 8009620:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009622:	68f8      	ldr	r0, [r7, #12]
 8009624:	f7ff fb30 	bl	8008c88 <sync_window>
 8009628:	4603      	mov	r3, r0
 800962a:	2b00      	cmp	r3, #0
 800962c:	d001      	beq.n	8009632 <dir_next+0x12c>
 800962e:	2301      	movs	r3, #1
 8009630:	e02a      	b.n	8009688 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	3301      	adds	r3, #1
 8009636:	613b      	str	r3, [r7, #16]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963c:	1c5a      	adds	r2, r3, #1
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	62da      	str	r2, [r3, #44]	; 0x2c
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	895b      	ldrh	r3, [r3, #10]
 8009646:	461a      	mov	r2, r3
 8009648:	693b      	ldr	r3, [r7, #16]
 800964a:	4293      	cmp	r3, r2
 800964c:	d3e6      	bcc.n	800961c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009652:	693b      	ldr	r3, [r7, #16]
 8009654:	1ad2      	subs	r2, r2, r3
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	697a      	ldr	r2, [r7, #20]
 800965e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009660:	6979      	ldr	r1, [r7, #20]
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f7ff fbf0 	bl	8008e48 <clust2sect>
 8009668:	4602      	mov	r2, r0
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	68ba      	ldr	r2, [r7, #8]
 8009672:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800967a:	68bb      	ldr	r3, [r7, #8]
 800967c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009680:	441a      	add	r2, r3
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3718      	adds	r7, #24
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80096a0:	2100      	movs	r1, #0
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f7ff feb4 	bl	8009410 <dir_sdi>
 80096a8:	4603      	mov	r3, r0
 80096aa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80096ac:	7dfb      	ldrb	r3, [r7, #23]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d12b      	bne.n	800970a <dir_alloc+0x7a>
		n = 0;
 80096b2:	2300      	movs	r3, #0
 80096b4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	69db      	ldr	r3, [r3, #28]
 80096ba:	4619      	mov	r1, r3
 80096bc:	68f8      	ldr	r0, [r7, #12]
 80096be:	f7ff fb27 	bl	8008d10 <move_window>
 80096c2:	4603      	mov	r3, r0
 80096c4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80096c6:	7dfb      	ldrb	r3, [r7, #23]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d11d      	bne.n	8009708 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	6a1b      	ldr	r3, [r3, #32]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	2be5      	cmp	r3, #229	; 0xe5
 80096d4:	d004      	beq.n	80096e0 <dir_alloc+0x50>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a1b      	ldr	r3, [r3, #32]
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d107      	bne.n	80096f0 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	3301      	adds	r3, #1
 80096e4:	613b      	str	r3, [r7, #16]
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d102      	bne.n	80096f4 <dir_alloc+0x64>
 80096ee:	e00c      	b.n	800970a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80096f0:	2300      	movs	r3, #0
 80096f2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80096f4:	2101      	movs	r1, #1
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f7ff ff05 	bl	8009506 <dir_next>
 80096fc:	4603      	mov	r3, r0
 80096fe:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009700:	7dfb      	ldrb	r3, [r7, #23]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d0d7      	beq.n	80096b6 <dir_alloc+0x26>
 8009706:	e000      	b.n	800970a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009708:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800970a:	7dfb      	ldrb	r3, [r7, #23]
 800970c:	2b04      	cmp	r3, #4
 800970e:	d101      	bne.n	8009714 <dir_alloc+0x84>
 8009710:	2307      	movs	r3, #7
 8009712:	75fb      	strb	r3, [r7, #23]
	return res;
 8009714:	7dfb      	ldrb	r3, [r7, #23]
}
 8009716:	4618      	mov	r0, r3
 8009718:	3718      	adds	r7, #24
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
 8009726:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	331a      	adds	r3, #26
 800972c:	4618      	mov	r0, r3
 800972e:	f7ff f83f 	bl	80087b0 <ld_word>
 8009732:	4603      	mov	r3, r0
 8009734:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	781b      	ldrb	r3, [r3, #0]
 800973a:	2b03      	cmp	r3, #3
 800973c:	d109      	bne.n	8009752 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	3314      	adds	r3, #20
 8009742:	4618      	mov	r0, r3
 8009744:	f7ff f834 	bl	80087b0 <ld_word>
 8009748:	4603      	mov	r3, r0
 800974a:	041b      	lsls	r3, r3, #16
 800974c:	68fa      	ldr	r2, [r7, #12]
 800974e:	4313      	orrs	r3, r2
 8009750:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009752:	68fb      	ldr	r3, [r7, #12]
}
 8009754:	4618      	mov	r0, r3
 8009756:	3710      	adds	r7, #16
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}

0800975c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b084      	sub	sp, #16
 8009760:	af00      	add	r7, sp, #0
 8009762:	60f8      	str	r0, [r7, #12]
 8009764:	60b9      	str	r1, [r7, #8]
 8009766:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	331a      	adds	r3, #26
 800976c:	687a      	ldr	r2, [r7, #4]
 800976e:	b292      	uxth	r2, r2
 8009770:	4611      	mov	r1, r2
 8009772:	4618      	mov	r0, r3
 8009774:	f7ff f857 	bl	8008826 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	781b      	ldrb	r3, [r3, #0]
 800977c:	2b03      	cmp	r3, #3
 800977e:	d109      	bne.n	8009794 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009780:	68bb      	ldr	r3, [r7, #8]
 8009782:	f103 0214 	add.w	r2, r3, #20
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	0c1b      	lsrs	r3, r3, #16
 800978a:	b29b      	uxth	r3, r3
 800978c:	4619      	mov	r1, r3
 800978e:	4610      	mov	r0, r2
 8009790:	f7ff f849 	bl	8008826 <st_word>
	}
}
 8009794:	bf00      	nop
 8009796:	3710      	adds	r7, #16
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}

0800979c <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
 80097a4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80097a6:	2304      	movs	r3, #4
 80097a8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 80097b0:	e03c      	b.n	800982c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	69db      	ldr	r3, [r3, #28]
 80097b6:	4619      	mov	r1, r3
 80097b8:	6938      	ldr	r0, [r7, #16]
 80097ba:	f7ff faa9 	bl	8008d10 <move_window>
 80097be:	4603      	mov	r3, r0
 80097c0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80097c2:	7dfb      	ldrb	r3, [r7, #23]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d136      	bne.n	8009836 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a1b      	ldr	r3, [r3, #32]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 80097d0:	7bfb      	ldrb	r3, [r7, #15]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d102      	bne.n	80097dc <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 80097d6:	2304      	movs	r3, #4
 80097d8:	75fb      	strb	r3, [r7, #23]
 80097da:	e031      	b.n	8009840 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6a1b      	ldr	r3, [r3, #32]
 80097e0:	330b      	adds	r3, #11
 80097e2:	781b      	ldrb	r3, [r3, #0]
 80097e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80097e8:	73bb      	strb	r3, [r7, #14]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	7bba      	ldrb	r2, [r7, #14]
 80097ee:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 80097f0:	7bfb      	ldrb	r3, [r7, #15]
 80097f2:	2be5      	cmp	r3, #229	; 0xe5
 80097f4:	d011      	beq.n	800981a <dir_read+0x7e>
 80097f6:	7bfb      	ldrb	r3, [r7, #15]
 80097f8:	2b2e      	cmp	r3, #46	; 0x2e
 80097fa:	d00e      	beq.n	800981a <dir_read+0x7e>
 80097fc:	7bbb      	ldrb	r3, [r7, #14]
 80097fe:	2b0f      	cmp	r3, #15
 8009800:	d00b      	beq.n	800981a <dir_read+0x7e>
 8009802:	7bbb      	ldrb	r3, [r7, #14]
 8009804:	f023 0320 	bic.w	r3, r3, #32
 8009808:	2b08      	cmp	r3, #8
 800980a:	bf0c      	ite	eq
 800980c:	2301      	moveq	r3, #1
 800980e:	2300      	movne	r3, #0
 8009810:	b2db      	uxtb	r3, r3
 8009812:	461a      	mov	r2, r3
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	4293      	cmp	r3, r2
 8009818:	d00f      	beq.n	800983a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800981a:	2100      	movs	r1, #0
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7ff fe72 	bl	8009506 <dir_next>
 8009822:	4603      	mov	r3, r0
 8009824:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009826:	7dfb      	ldrb	r3, [r7, #23]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d108      	bne.n	800983e <dir_read+0xa2>
	while (dp->sect) {
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	69db      	ldr	r3, [r3, #28]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d1be      	bne.n	80097b2 <dir_read+0x16>
 8009834:	e004      	b.n	8009840 <dir_read+0xa4>
		if (res != FR_OK) break;
 8009836:	bf00      	nop
 8009838:	e002      	b.n	8009840 <dir_read+0xa4>
				break;
 800983a:	bf00      	nop
 800983c:	e000      	b.n	8009840 <dir_read+0xa4>
		if (res != FR_OK) break;
 800983e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009840:	7dfb      	ldrb	r3, [r7, #23]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d002      	beq.n	800984c <dir_read+0xb0>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	61da      	str	r2, [r3, #28]
	return res;
 800984c:	7dfb      	ldrb	r3, [r7, #23]
}
 800984e:	4618      	mov	r0, r3
 8009850:	3718      	adds	r7, #24
 8009852:	46bd      	mov	sp, r7
 8009854:	bd80      	pop	{r7, pc}

08009856 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009856:	b580      	push	{r7, lr}
 8009858:	b086      	sub	sp, #24
 800985a:	af00      	add	r7, sp, #0
 800985c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009864:	2100      	movs	r1, #0
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f7ff fdd2 	bl	8009410 <dir_sdi>
 800986c:	4603      	mov	r3, r0
 800986e:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009870:	7dfb      	ldrb	r3, [r7, #23]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d001      	beq.n	800987a <dir_find+0x24>
 8009876:	7dfb      	ldrb	r3, [r7, #23]
 8009878:	e03e      	b.n	80098f8 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	69db      	ldr	r3, [r3, #28]
 800987e:	4619      	mov	r1, r3
 8009880:	6938      	ldr	r0, [r7, #16]
 8009882:	f7ff fa45 	bl	8008d10 <move_window>
 8009886:	4603      	mov	r3, r0
 8009888:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800988a:	7dfb      	ldrb	r3, [r7, #23]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d12f      	bne.n	80098f0 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6a1b      	ldr	r3, [r3, #32]
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009898:	7bfb      	ldrb	r3, [r7, #15]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d102      	bne.n	80098a4 <dir_find+0x4e>
 800989e:	2304      	movs	r3, #4
 80098a0:	75fb      	strb	r3, [r7, #23]
 80098a2:	e028      	b.n	80098f6 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a1b      	ldr	r3, [r3, #32]
 80098a8:	330b      	adds	r3, #11
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80098b0:	b2da      	uxtb	r2, r3
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a1b      	ldr	r3, [r3, #32]
 80098ba:	330b      	adds	r3, #11
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	f003 0308 	and.w	r3, r3, #8
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d10a      	bne.n	80098dc <dir_find+0x86>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a18      	ldr	r0, [r3, #32]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	3324      	adds	r3, #36	; 0x24
 80098ce:	220b      	movs	r2, #11
 80098d0:	4619      	mov	r1, r3
 80098d2:	f7ff f82b 	bl	800892c <mem_cmp>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d00b      	beq.n	80098f4 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80098dc:	2100      	movs	r1, #0
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f7ff fe11 	bl	8009506 <dir_next>
 80098e4:	4603      	mov	r3, r0
 80098e6:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80098e8:	7dfb      	ldrb	r3, [r7, #23]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d0c5      	beq.n	800987a <dir_find+0x24>
 80098ee:	e002      	b.n	80098f6 <dir_find+0xa0>
		if (res != FR_OK) break;
 80098f0:	bf00      	nop
 80098f2:	e000      	b.n	80098f6 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80098f4:	bf00      	nop

	return res;
 80098f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80098f8:	4618      	mov	r0, r3
 80098fa:	3718      	adds	r7, #24
 80098fc:	46bd      	mov	sp, r7
 80098fe:	bd80      	pop	{r7, pc}

08009900 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b084      	sub	sp, #16
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800990e:	2101      	movs	r1, #1
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f7ff febd 	bl	8009690 <dir_alloc>
 8009916:	4603      	mov	r3, r0
 8009918:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800991a:	7bfb      	ldrb	r3, [r7, #15]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d11c      	bne.n	800995a <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	69db      	ldr	r3, [r3, #28]
 8009924:	4619      	mov	r1, r3
 8009926:	68b8      	ldr	r0, [r7, #8]
 8009928:	f7ff f9f2 	bl	8008d10 <move_window>
 800992c:	4603      	mov	r3, r0
 800992e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009930:	7bfb      	ldrb	r3, [r7, #15]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d111      	bne.n	800995a <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	6a1b      	ldr	r3, [r3, #32]
 800993a:	2220      	movs	r2, #32
 800993c:	2100      	movs	r1, #0
 800993e:	4618      	mov	r0, r3
 8009940:	f7fe ffd9 	bl	80088f6 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6a18      	ldr	r0, [r3, #32]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3324      	adds	r3, #36	; 0x24
 800994c:	220b      	movs	r2, #11
 800994e:	4619      	mov	r1, r3
 8009950:	f7fe ffb0 	bl	80088b4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	2201      	movs	r2, #1
 8009958:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800995a:	7bfb      	ldrb	r3, [r7, #15]
}
 800995c:	4618      	mov	r0, r3
 800995e:	3710      	adds	r7, #16
 8009960:	46bd      	mov	sp, r7
 8009962:	bd80      	pop	{r7, pc}

08009964 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b084      	sub	sp, #16
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	4619      	mov	r1, r3
 8009978:	68f8      	ldr	r0, [r7, #12]
 800997a:	f7ff f9c9 	bl	8008d10 <move_window>
 800997e:	4603      	mov	r3, r0
 8009980:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8009982:	7afb      	ldrb	r3, [r7, #11]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d106      	bne.n	8009996 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6a1b      	ldr	r3, [r3, #32]
 800998c:	22e5      	movs	r2, #229	; 0xe5
 800998e:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	2201      	movs	r2, #1
 8009994:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8009996:	7afb      	ldrb	r3, [r7, #11]
}
 8009998:	4618      	mov	r0, r3
 800999a:	3710      	adds	r7, #16
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
 80099a8:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80099aa:	683b      	ldr	r3, [r7, #0]
 80099ac:	2200      	movs	r2, #0
 80099ae:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	69db      	ldr	r3, [r3, #28]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d04e      	beq.n	8009a56 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80099b8:	2300      	movs	r3, #0
 80099ba:	613b      	str	r3, [r7, #16]
 80099bc:	693b      	ldr	r3, [r7, #16]
 80099be:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80099c0:	e021      	b.n	8009a06 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a1a      	ldr	r2, [r3, #32]
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	1c59      	adds	r1, r3, #1
 80099ca:	6179      	str	r1, [r7, #20]
 80099cc:	4413      	add	r3, r2
 80099ce:	781b      	ldrb	r3, [r3, #0]
 80099d0:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80099d2:	7bfb      	ldrb	r3, [r7, #15]
 80099d4:	2b20      	cmp	r3, #32
 80099d6:	d100      	bne.n	80099da <get_fileinfo+0x3a>
 80099d8:	e015      	b.n	8009a06 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80099da:	7bfb      	ldrb	r3, [r7, #15]
 80099dc:	2b05      	cmp	r3, #5
 80099de:	d101      	bne.n	80099e4 <get_fileinfo+0x44>
 80099e0:	23e5      	movs	r3, #229	; 0xe5
 80099e2:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 80099e4:	697b      	ldr	r3, [r7, #20]
 80099e6:	2b09      	cmp	r3, #9
 80099e8:	d106      	bne.n	80099f8 <get_fileinfo+0x58>
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	1c5a      	adds	r2, r3, #1
 80099ee:	613a      	str	r2, [r7, #16]
 80099f0:	683a      	ldr	r2, [r7, #0]
 80099f2:	4413      	add	r3, r2
 80099f4:	222e      	movs	r2, #46	; 0x2e
 80099f6:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	1c5a      	adds	r2, r3, #1
 80099fc:	613a      	str	r2, [r7, #16]
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	4413      	add	r3, r2
 8009a02:	7bfa      	ldrb	r2, [r7, #15]
 8009a04:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	2b0a      	cmp	r3, #10
 8009a0a:	d9da      	bls.n	80099c2 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8009a0c:	683a      	ldr	r2, [r7, #0]
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	4413      	add	r3, r2
 8009a12:	3309      	adds	r3, #9
 8009a14:	2200      	movs	r2, #0
 8009a16:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	6a1b      	ldr	r3, [r3, #32]
 8009a1c:	7ada      	ldrb	r2, [r3, #11]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	6a1b      	ldr	r3, [r3, #32]
 8009a26:	331c      	adds	r3, #28
 8009a28:	4618      	mov	r0, r3
 8009a2a:	f7fe fed9 	bl	80087e0 <ld_dword>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6a1b      	ldr	r3, [r3, #32]
 8009a38:	3316      	adds	r3, #22
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f7fe fed0 	bl	80087e0 <ld_dword>
 8009a40:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	b29a      	uxth	r2, r3
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	80da      	strh	r2, [r3, #6]
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	0c1b      	lsrs	r3, r3, #16
 8009a4e:	b29a      	uxth	r2, r3
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	809a      	strh	r2, [r3, #4]
 8009a54:	e000      	b.n	8009a58 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8009a56:	bf00      	nop
}
 8009a58:	3718      	adds	r7, #24
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
	...

08009a60 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b088      	sub	sp, #32
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]
 8009a68:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8009a6a:	683b      	ldr	r3, [r7, #0]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	60fb      	str	r3, [r7, #12]
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3324      	adds	r3, #36	; 0x24
 8009a74:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8009a76:	220b      	movs	r2, #11
 8009a78:	2120      	movs	r1, #32
 8009a7a:	68b8      	ldr	r0, [r7, #8]
 8009a7c:	f7fe ff3b 	bl	80088f6 <mem_set>
	si = i = 0; ni = 8;
 8009a80:	2300      	movs	r3, #0
 8009a82:	613b      	str	r3, [r7, #16]
 8009a84:	693b      	ldr	r3, [r7, #16]
 8009a86:	61fb      	str	r3, [r7, #28]
 8009a88:	2308      	movs	r3, #8
 8009a8a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009a8c:	69fb      	ldr	r3, [r7, #28]
 8009a8e:	1c5a      	adds	r2, r3, #1
 8009a90:	61fa      	str	r2, [r7, #28]
 8009a92:	68fa      	ldr	r2, [r7, #12]
 8009a94:	4413      	add	r3, r2
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009a9a:	7efb      	ldrb	r3, [r7, #27]
 8009a9c:	2b20      	cmp	r3, #32
 8009a9e:	d94e      	bls.n	8009b3e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009aa0:	7efb      	ldrb	r3, [r7, #27]
 8009aa2:	2b2f      	cmp	r3, #47	; 0x2f
 8009aa4:	d006      	beq.n	8009ab4 <create_name+0x54>
 8009aa6:	7efb      	ldrb	r3, [r7, #27]
 8009aa8:	2b5c      	cmp	r3, #92	; 0x5c
 8009aaa:	d110      	bne.n	8009ace <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009aac:	e002      	b.n	8009ab4 <create_name+0x54>
 8009aae:	69fb      	ldr	r3, [r7, #28]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	61fb      	str	r3, [r7, #28]
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	69fb      	ldr	r3, [r7, #28]
 8009ab8:	4413      	add	r3, r2
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	2b2f      	cmp	r3, #47	; 0x2f
 8009abe:	d0f6      	beq.n	8009aae <create_name+0x4e>
 8009ac0:	68fa      	ldr	r2, [r7, #12]
 8009ac2:	69fb      	ldr	r3, [r7, #28]
 8009ac4:	4413      	add	r3, r2
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	2b5c      	cmp	r3, #92	; 0x5c
 8009aca:	d0f0      	beq.n	8009aae <create_name+0x4e>
			break;
 8009acc:	e038      	b.n	8009b40 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009ace:	7efb      	ldrb	r3, [r7, #27]
 8009ad0:	2b2e      	cmp	r3, #46	; 0x2e
 8009ad2:	d003      	beq.n	8009adc <create_name+0x7c>
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d30c      	bcc.n	8009af6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	2b0b      	cmp	r3, #11
 8009ae0:	d002      	beq.n	8009ae8 <create_name+0x88>
 8009ae2:	7efb      	ldrb	r3, [r7, #27]
 8009ae4:	2b2e      	cmp	r3, #46	; 0x2e
 8009ae6:	d001      	beq.n	8009aec <create_name+0x8c>
 8009ae8:	2306      	movs	r3, #6
 8009aea:	e044      	b.n	8009b76 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009aec:	2308      	movs	r3, #8
 8009aee:	613b      	str	r3, [r7, #16]
 8009af0:	230b      	movs	r3, #11
 8009af2:	617b      	str	r3, [r7, #20]
			continue;
 8009af4:	e022      	b.n	8009b3c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009af6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	da04      	bge.n	8009b08 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009afe:	7efb      	ldrb	r3, [r7, #27]
 8009b00:	3b80      	subs	r3, #128	; 0x80
 8009b02:	4a1f      	ldr	r2, [pc, #124]	; (8009b80 <create_name+0x120>)
 8009b04:	5cd3      	ldrb	r3, [r2, r3]
 8009b06:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009b08:	7efb      	ldrb	r3, [r7, #27]
 8009b0a:	4619      	mov	r1, r3
 8009b0c:	481d      	ldr	r0, [pc, #116]	; (8009b84 <create_name+0x124>)
 8009b0e:	f7fe ff34 	bl	800897a <chk_chr>
 8009b12:	4603      	mov	r3, r0
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d001      	beq.n	8009b1c <create_name+0xbc>
 8009b18:	2306      	movs	r3, #6
 8009b1a:	e02c      	b.n	8009b76 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009b1c:	7efb      	ldrb	r3, [r7, #27]
 8009b1e:	2b60      	cmp	r3, #96	; 0x60
 8009b20:	d905      	bls.n	8009b2e <create_name+0xce>
 8009b22:	7efb      	ldrb	r3, [r7, #27]
 8009b24:	2b7a      	cmp	r3, #122	; 0x7a
 8009b26:	d802      	bhi.n	8009b2e <create_name+0xce>
 8009b28:	7efb      	ldrb	r3, [r7, #27]
 8009b2a:	3b20      	subs	r3, #32
 8009b2c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	1c5a      	adds	r2, r3, #1
 8009b32:	613a      	str	r2, [r7, #16]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	4413      	add	r3, r2
 8009b38:	7efa      	ldrb	r2, [r7, #27]
 8009b3a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009b3c:	e7a6      	b.n	8009a8c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009b3e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009b40:	68fa      	ldr	r2, [r7, #12]
 8009b42:	69fb      	ldr	r3, [r7, #28]
 8009b44:	441a      	add	r2, r3
 8009b46:	683b      	ldr	r3, [r7, #0]
 8009b48:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8009b4a:	693b      	ldr	r3, [r7, #16]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d101      	bne.n	8009b54 <create_name+0xf4>
 8009b50:	2306      	movs	r3, #6
 8009b52:	e010      	b.n	8009b76 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009b54:	68bb      	ldr	r3, [r7, #8]
 8009b56:	781b      	ldrb	r3, [r3, #0]
 8009b58:	2be5      	cmp	r3, #229	; 0xe5
 8009b5a:	d102      	bne.n	8009b62 <create_name+0x102>
 8009b5c:	68bb      	ldr	r3, [r7, #8]
 8009b5e:	2205      	movs	r2, #5
 8009b60:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009b62:	7efb      	ldrb	r3, [r7, #27]
 8009b64:	2b20      	cmp	r3, #32
 8009b66:	d801      	bhi.n	8009b6c <create_name+0x10c>
 8009b68:	2204      	movs	r2, #4
 8009b6a:	e000      	b.n	8009b6e <create_name+0x10e>
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	330b      	adds	r3, #11
 8009b72:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009b74:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8009b76:	4618      	mov	r0, r3
 8009b78:	3720      	adds	r7, #32
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	bd80      	pop	{r7, pc}
 8009b7e:	bf00      	nop
 8009b80:	0800bcf8 	.word	0x0800bcf8
 8009b84:	0800bc80 	.word	0x0800bc80

08009b88 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009b88:	b580      	push	{r7, lr}
 8009b8a:	b086      	sub	sp, #24
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	6078      	str	r0, [r7, #4]
 8009b90:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009b96:	693b      	ldr	r3, [r7, #16]
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009b9c:	e002      	b.n	8009ba4 <follow_path+0x1c>
 8009b9e:	683b      	ldr	r3, [r7, #0]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	603b      	str	r3, [r7, #0]
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	2b2f      	cmp	r3, #47	; 0x2f
 8009baa:	d0f8      	beq.n	8009b9e <follow_path+0x16>
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	2b5c      	cmp	r3, #92	; 0x5c
 8009bb2:	d0f4      	beq.n	8009b9e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009bb4:	693b      	ldr	r3, [r7, #16]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	2b1f      	cmp	r3, #31
 8009bc0:	d80a      	bhi.n	8009bd8 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2280      	movs	r2, #128	; 0x80
 8009bc6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009bca:	2100      	movs	r1, #0
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7ff fc1f 	bl	8009410 <dir_sdi>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	75fb      	strb	r3, [r7, #23]
 8009bd6:	e043      	b.n	8009c60 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009bd8:	463b      	mov	r3, r7
 8009bda:	4619      	mov	r1, r3
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f7ff ff3f 	bl	8009a60 <create_name>
 8009be2:	4603      	mov	r3, r0
 8009be4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009be6:	7dfb      	ldrb	r3, [r7, #23]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d134      	bne.n	8009c56 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f7ff fe32 	bl	8009856 <dir_find>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009bfc:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009bfe:	7dfb      	ldrb	r3, [r7, #23]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d00a      	beq.n	8009c1a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009c04:	7dfb      	ldrb	r3, [r7, #23]
 8009c06:	2b04      	cmp	r3, #4
 8009c08:	d127      	bne.n	8009c5a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009c0a:	7afb      	ldrb	r3, [r7, #11]
 8009c0c:	f003 0304 	and.w	r3, r3, #4
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d122      	bne.n	8009c5a <follow_path+0xd2>
 8009c14:	2305      	movs	r3, #5
 8009c16:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009c18:	e01f      	b.n	8009c5a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009c1a:	7afb      	ldrb	r3, [r7, #11]
 8009c1c:	f003 0304 	and.w	r3, r3, #4
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d11c      	bne.n	8009c5e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009c24:	693b      	ldr	r3, [r7, #16]
 8009c26:	799b      	ldrb	r3, [r3, #6]
 8009c28:	f003 0310 	and.w	r3, r3, #16
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d102      	bne.n	8009c36 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009c30:	2305      	movs	r3, #5
 8009c32:	75fb      	strb	r3, [r7, #23]
 8009c34:	e014      	b.n	8009c60 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	695b      	ldr	r3, [r3, #20]
 8009c40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c44:	4413      	add	r3, r2
 8009c46:	4619      	mov	r1, r3
 8009c48:	68f8      	ldr	r0, [r7, #12]
 8009c4a:	f7ff fd68 	bl	800971e <ld_clust>
 8009c4e:	4602      	mov	r2, r0
 8009c50:	693b      	ldr	r3, [r7, #16]
 8009c52:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009c54:	e7c0      	b.n	8009bd8 <follow_path+0x50>
			if (res != FR_OK) break;
 8009c56:	bf00      	nop
 8009c58:	e002      	b.n	8009c60 <follow_path+0xd8>
				break;
 8009c5a:	bf00      	nop
 8009c5c:	e000      	b.n	8009c60 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009c5e:	bf00      	nop
			}
		}
	}

	return res;
 8009c60:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}

08009c6a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009c6a:	b480      	push	{r7}
 8009c6c:	b087      	sub	sp, #28
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009c72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c76:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d031      	beq.n	8009ce4 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	617b      	str	r3, [r7, #20]
 8009c86:	e002      	b.n	8009c8e <get_ldnumber+0x24>
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	3301      	adds	r3, #1
 8009c8c:	617b      	str	r3, [r7, #20]
 8009c8e:	697b      	ldr	r3, [r7, #20]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	2b20      	cmp	r3, #32
 8009c94:	d903      	bls.n	8009c9e <get_ldnumber+0x34>
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	2b3a      	cmp	r3, #58	; 0x3a
 8009c9c:	d1f4      	bne.n	8009c88 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	2b3a      	cmp	r3, #58	; 0x3a
 8009ca4:	d11c      	bne.n	8009ce0 <get_ldnumber+0x76>
			tp = *path;
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	1c5a      	adds	r2, r3, #1
 8009cb0:	60fa      	str	r2, [r7, #12]
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	3b30      	subs	r3, #48	; 0x30
 8009cb6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009cb8:	68bb      	ldr	r3, [r7, #8]
 8009cba:	2b09      	cmp	r3, #9
 8009cbc:	d80e      	bhi.n	8009cdc <get_ldnumber+0x72>
 8009cbe:	68fa      	ldr	r2, [r7, #12]
 8009cc0:	697b      	ldr	r3, [r7, #20]
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d10a      	bne.n	8009cdc <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d107      	bne.n	8009cdc <get_ldnumber+0x72>
					vol = (int)i;
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009cd0:	697b      	ldr	r3, [r7, #20]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	617b      	str	r3, [r7, #20]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	697a      	ldr	r2, [r7, #20]
 8009cda:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	e002      	b.n	8009ce6 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009ce4:	693b      	ldr	r3, [r7, #16]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	371c      	adds	r7, #28
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr
	...

08009cf4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b082      	sub	sp, #8
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2200      	movs	r2, #0
 8009d02:	70da      	strb	r2, [r3, #3]
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d0a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009d0c:	6839      	ldr	r1, [r7, #0]
 8009d0e:	6878      	ldr	r0, [r7, #4]
 8009d10:	f7fe fffe 	bl	8008d10 <move_window>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d001      	beq.n	8009d1e <check_fs+0x2a>
 8009d1a:	2304      	movs	r3, #4
 8009d1c:	e038      	b.n	8009d90 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	3330      	adds	r3, #48	; 0x30
 8009d22:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009d26:	4618      	mov	r0, r3
 8009d28:	f7fe fd42 	bl	80087b0 <ld_word>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	461a      	mov	r2, r3
 8009d30:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009d34:	429a      	cmp	r2, r3
 8009d36:	d001      	beq.n	8009d3c <check_fs+0x48>
 8009d38:	2303      	movs	r3, #3
 8009d3a:	e029      	b.n	8009d90 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009d42:	2be9      	cmp	r3, #233	; 0xe9
 8009d44:	d009      	beq.n	8009d5a <check_fs+0x66>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009d4c:	2beb      	cmp	r3, #235	; 0xeb
 8009d4e:	d11e      	bne.n	8009d8e <check_fs+0x9a>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8009d56:	2b90      	cmp	r3, #144	; 0x90
 8009d58:	d119      	bne.n	8009d8e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	3330      	adds	r3, #48	; 0x30
 8009d5e:	3336      	adds	r3, #54	; 0x36
 8009d60:	4618      	mov	r0, r3
 8009d62:	f7fe fd3d 	bl	80087e0 <ld_dword>
 8009d66:	4603      	mov	r3, r0
 8009d68:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009d6c:	4a0a      	ldr	r2, [pc, #40]	; (8009d98 <check_fs+0xa4>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d101      	bne.n	8009d76 <check_fs+0x82>
 8009d72:	2300      	movs	r3, #0
 8009d74:	e00c      	b.n	8009d90 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	3330      	adds	r3, #48	; 0x30
 8009d7a:	3352      	adds	r3, #82	; 0x52
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	f7fe fd2f 	bl	80087e0 <ld_dword>
 8009d82:	4603      	mov	r3, r0
 8009d84:	4a05      	ldr	r2, [pc, #20]	; (8009d9c <check_fs+0xa8>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d101      	bne.n	8009d8e <check_fs+0x9a>
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e000      	b.n	8009d90 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009d8e:	2302      	movs	r3, #2
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3708      	adds	r7, #8
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	00544146 	.word	0x00544146
 8009d9c:	33544146 	.word	0x33544146

08009da0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b096      	sub	sp, #88	; 0x58
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	60f8      	str	r0, [r7, #12]
 8009da8:	60b9      	str	r1, [r7, #8]
 8009daa:	4613      	mov	r3, r2
 8009dac:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	2200      	movs	r2, #0
 8009db2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f7ff ff58 	bl	8009c6a <get_ldnumber>
 8009dba:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009dbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	da01      	bge.n	8009dc6 <find_volume+0x26>
 8009dc2:	230b      	movs	r3, #11
 8009dc4:	e22d      	b.n	800a222 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009dc6:	4aa1      	ldr	r2, [pc, #644]	; (800a04c <find_volume+0x2ac>)
 8009dc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009dca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009dce:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d101      	bne.n	8009dda <find_volume+0x3a>
 8009dd6:	230c      	movs	r3, #12
 8009dd8:	e223      	b.n	800a222 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009dda:	68bb      	ldr	r3, [r7, #8]
 8009ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009dde:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009de0:	79fb      	ldrb	r3, [r7, #7]
 8009de2:	f023 0301 	bic.w	r3, r3, #1
 8009de6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d01a      	beq.n	8009e26 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009df2:	785b      	ldrb	r3, [r3, #1]
 8009df4:	4618      	mov	r0, r3
 8009df6:	f7fe fc3d 	bl	8008674 <disk_status>
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009e00:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e04:	f003 0301 	and.w	r3, r3, #1
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10c      	bne.n	8009e26 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009e0c:	79fb      	ldrb	r3, [r7, #7]
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d007      	beq.n	8009e22 <find_volume+0x82>
 8009e12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e16:	f003 0304 	and.w	r3, r3, #4
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d001      	beq.n	8009e22 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009e1e:	230a      	movs	r3, #10
 8009e20:	e1ff      	b.n	800a222 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009e22:	2300      	movs	r3, #0
 8009e24:	e1fd      	b.n	800a222 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009e26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e28:	2200      	movs	r2, #0
 8009e2a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009e2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e32:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e36:	785b      	ldrb	r3, [r3, #1]
 8009e38:	4618      	mov	r0, r3
 8009e3a:	f7fe fc35 	bl	80086a8 <disk_initialize>
 8009e3e:	4603      	mov	r3, r0
 8009e40:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009e44:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e48:	f003 0301 	and.w	r3, r3, #1
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d001      	beq.n	8009e54 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009e50:	2303      	movs	r3, #3
 8009e52:	e1e6      	b.n	800a222 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009e54:	79fb      	ldrb	r3, [r7, #7]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d007      	beq.n	8009e6a <find_volume+0xca>
 8009e5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e5e:	f003 0304 	and.w	r3, r3, #4
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009e66:	230a      	movs	r3, #10
 8009e68:	e1db      	b.n	800a222 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009e6e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009e70:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e72:	f7ff ff3f 	bl	8009cf4 <check_fs>
 8009e76:	4603      	mov	r3, r0
 8009e78:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009e7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009e80:	2b02      	cmp	r3, #2
 8009e82:	d149      	bne.n	8009f18 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009e84:	2300      	movs	r3, #0
 8009e86:	643b      	str	r3, [r7, #64]	; 0x40
 8009e88:	e01e      	b.n	8009ec8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e8c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009e90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009e92:	011b      	lsls	r3, r3, #4
 8009e94:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009e98:	4413      	add	r3, r2
 8009e9a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e9e:	3304      	adds	r3, #4
 8009ea0:	781b      	ldrb	r3, [r3, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d006      	beq.n	8009eb4 <find_volume+0x114>
 8009ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea8:	3308      	adds	r3, #8
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f7fe fc98 	bl	80087e0 <ld_dword>
 8009eb0:	4602      	mov	r2, r0
 8009eb2:	e000      	b.n	8009eb6 <find_volume+0x116>
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	3358      	adds	r3, #88	; 0x58
 8009ebc:	443b      	add	r3, r7
 8009ebe:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009ec2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ec4:	3301      	adds	r3, #1
 8009ec6:	643b      	str	r3, [r7, #64]	; 0x40
 8009ec8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eca:	2b03      	cmp	r3, #3
 8009ecc:	d9dd      	bls.n	8009e8a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009ece:	2300      	movs	r3, #0
 8009ed0:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009ed2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d002      	beq.n	8009ede <find_volume+0x13e>
 8009ed8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eda:	3b01      	subs	r3, #1
 8009edc:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	3358      	adds	r3, #88	; 0x58
 8009ee4:	443b      	add	r3, r7
 8009ee6:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009eea:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009eec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d005      	beq.n	8009efe <find_volume+0x15e>
 8009ef2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009ef4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009ef6:	f7ff fefd 	bl	8009cf4 <check_fs>
 8009efa:	4603      	mov	r3, r0
 8009efc:	e000      	b.n	8009f00 <find_volume+0x160>
 8009efe:	2303      	movs	r3, #3
 8009f00:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009f04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d905      	bls.n	8009f18 <find_volume+0x178>
 8009f0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f0e:	3301      	adds	r3, #1
 8009f10:	643b      	str	r3, [r7, #64]	; 0x40
 8009f12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009f14:	2b03      	cmp	r3, #3
 8009f16:	d9e2      	bls.n	8009ede <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009f18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009f1c:	2b04      	cmp	r3, #4
 8009f1e:	d101      	bne.n	8009f24 <find_volume+0x184>
 8009f20:	2301      	movs	r3, #1
 8009f22:	e17e      	b.n	800a222 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009f24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d901      	bls.n	8009f30 <find_volume+0x190>
 8009f2c:	230d      	movs	r3, #13
 8009f2e:	e178      	b.n	800a222 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f32:	3330      	adds	r3, #48	; 0x30
 8009f34:	330b      	adds	r3, #11
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7fe fc3a 	bl	80087b0 <ld_word>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f42:	d001      	beq.n	8009f48 <find_volume+0x1a8>
 8009f44:	230d      	movs	r3, #13
 8009f46:	e16c      	b.n	800a222 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f4a:	3330      	adds	r3, #48	; 0x30
 8009f4c:	3316      	adds	r3, #22
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f7fe fc2e 	bl	80087b0 <ld_word>
 8009f54:	4603      	mov	r3, r0
 8009f56:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009f58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d106      	bne.n	8009f6c <find_volume+0x1cc>
 8009f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f60:	3330      	adds	r3, #48	; 0x30
 8009f62:	3324      	adds	r3, #36	; 0x24
 8009f64:	4618      	mov	r0, r3
 8009f66:	f7fe fc3b 	bl	80087e0 <ld_dword>
 8009f6a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f6e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009f70:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f74:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8009f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f7a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f7e:	789b      	ldrb	r3, [r3, #2]
 8009f80:	2b01      	cmp	r3, #1
 8009f82:	d005      	beq.n	8009f90 <find_volume+0x1f0>
 8009f84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f86:	789b      	ldrb	r3, [r3, #2]
 8009f88:	2b02      	cmp	r3, #2
 8009f8a:	d001      	beq.n	8009f90 <find_volume+0x1f0>
 8009f8c:	230d      	movs	r3, #13
 8009f8e:	e148      	b.n	800a222 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f92:	789b      	ldrb	r3, [r3, #2]
 8009f94:	461a      	mov	r2, r3
 8009f96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009f98:	fb02 f303 	mul.w	r3, r2, r3
 8009f9c:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009f9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009fa4:	b29a      	uxth	r2, r3
 8009fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fac:	895b      	ldrh	r3, [r3, #10]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d008      	beq.n	8009fc4 <find_volume+0x224>
 8009fb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fb4:	895b      	ldrh	r3, [r3, #10]
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fba:	895b      	ldrh	r3, [r3, #10]
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	4013      	ands	r3, r2
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d001      	beq.n	8009fc8 <find_volume+0x228>
 8009fc4:	230d      	movs	r3, #13
 8009fc6:	e12c      	b.n	800a222 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fca:	3330      	adds	r3, #48	; 0x30
 8009fcc:	3311      	adds	r3, #17
 8009fce:	4618      	mov	r0, r3
 8009fd0:	f7fe fbee 	bl	80087b0 <ld_word>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	461a      	mov	r2, r3
 8009fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fda:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009fdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fde:	891b      	ldrh	r3, [r3, #8]
 8009fe0:	f003 030f 	and.w	r3, r3, #15
 8009fe4:	b29b      	uxth	r3, r3
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d001      	beq.n	8009fee <find_volume+0x24e>
 8009fea:	230d      	movs	r3, #13
 8009fec:	e119      	b.n	800a222 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ff0:	3330      	adds	r3, #48	; 0x30
 8009ff2:	3313      	adds	r3, #19
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7fe fbdb 	bl	80087b0 <ld_word>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a000:	2b00      	cmp	r3, #0
 800a002:	d106      	bne.n	800a012 <find_volume+0x272>
 800a004:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a006:	3330      	adds	r3, #48	; 0x30
 800a008:	3320      	adds	r3, #32
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7fe fbe8 	bl	80087e0 <ld_dword>
 800a010:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a012:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a014:	3330      	adds	r3, #48	; 0x30
 800a016:	330e      	adds	r3, #14
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fe fbc9 	bl	80087b0 <ld_word>
 800a01e:	4603      	mov	r3, r0
 800a020:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a022:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800a024:	2b00      	cmp	r3, #0
 800a026:	d101      	bne.n	800a02c <find_volume+0x28c>
 800a028:	230d      	movs	r3, #13
 800a02a:	e0fa      	b.n	800a222 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a02c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a02e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a030:	4413      	add	r3, r2
 800a032:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a034:	8912      	ldrh	r2, [r2, #8]
 800a036:	0912      	lsrs	r2, r2, #4
 800a038:	b292      	uxth	r2, r2
 800a03a:	4413      	add	r3, r2
 800a03c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a03e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a040:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a042:	429a      	cmp	r2, r3
 800a044:	d204      	bcs.n	800a050 <find_volume+0x2b0>
 800a046:	230d      	movs	r3, #13
 800a048:	e0eb      	b.n	800a222 <find_volume+0x482>
 800a04a:	bf00      	nop
 800a04c:	20000d88 	.word	0x20000d88
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a050:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a054:	1ad3      	subs	r3, r2, r3
 800a056:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a058:	8952      	ldrh	r2, [r2, #10]
 800a05a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a05e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a062:	2b00      	cmp	r3, #0
 800a064:	d101      	bne.n	800a06a <find_volume+0x2ca>
 800a066:	230d      	movs	r3, #13
 800a068:	e0db      	b.n	800a222 <find_volume+0x482>
		fmt = FS_FAT32;
 800a06a:	2303      	movs	r3, #3
 800a06c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a072:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800a076:	4293      	cmp	r3, r2
 800a078:	d802      	bhi.n	800a080 <find_volume+0x2e0>
 800a07a:	2302      	movs	r3, #2
 800a07c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a082:	f640 72f5 	movw	r2, #4085	; 0xff5
 800a086:	4293      	cmp	r3, r2
 800a088:	d802      	bhi.n	800a090 <find_volume+0x2f0>
 800a08a:	2301      	movs	r3, #1
 800a08c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a092:	1c9a      	adds	r2, r3, #2
 800a094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a096:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a09a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a09c:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a09e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800a0a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a0a2:	441a      	add	r2, r3
 800a0a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0a6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a0a8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a0aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ac:	441a      	add	r2, r3
 800a0ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0b0:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800a0b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a0b6:	2b03      	cmp	r3, #3
 800a0b8:	d11e      	bne.n	800a0f8 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a0ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0bc:	3330      	adds	r3, #48	; 0x30
 800a0be:	332a      	adds	r3, #42	; 0x2a
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7fe fb75 	bl	80087b0 <ld_word>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d001      	beq.n	800a0d0 <find_volume+0x330>
 800a0cc:	230d      	movs	r3, #13
 800a0ce:	e0a8      	b.n	800a222 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a0d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0d2:	891b      	ldrh	r3, [r3, #8]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d001      	beq.n	800a0dc <find_volume+0x33c>
 800a0d8:	230d      	movs	r3, #13
 800a0da:	e0a2      	b.n	800a222 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a0dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0de:	3330      	adds	r3, #48	; 0x30
 800a0e0:	332c      	adds	r3, #44	; 0x2c
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7fe fb7c 	bl	80087e0 <ld_dword>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ec:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a0ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0f0:	695b      	ldr	r3, [r3, #20]
 800a0f2:	009b      	lsls	r3, r3, #2
 800a0f4:	647b      	str	r3, [r7, #68]	; 0x44
 800a0f6:	e01f      	b.n	800a138 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a0f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0fa:	891b      	ldrh	r3, [r3, #8]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d101      	bne.n	800a104 <find_volume+0x364>
 800a100:	230d      	movs	r3, #13
 800a102:	e08e      	b.n	800a222 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a106:	6a1a      	ldr	r2, [r3, #32]
 800a108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a10a:	441a      	add	r2, r3
 800a10c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a10e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a110:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a114:	2b02      	cmp	r3, #2
 800a116:	d103      	bne.n	800a120 <find_volume+0x380>
 800a118:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a11a:	695b      	ldr	r3, [r3, #20]
 800a11c:	005b      	lsls	r3, r3, #1
 800a11e:	e00a      	b.n	800a136 <find_volume+0x396>
 800a120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a122:	695a      	ldr	r2, [r3, #20]
 800a124:	4613      	mov	r3, r2
 800a126:	005b      	lsls	r3, r3, #1
 800a128:	4413      	add	r3, r2
 800a12a:	085a      	lsrs	r2, r3, #1
 800a12c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a12e:	695b      	ldr	r3, [r3, #20]
 800a130:	f003 0301 	and.w	r3, r3, #1
 800a134:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a136:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13a:	699a      	ldr	r2, [r3, #24]
 800a13c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a13e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800a142:	0a5b      	lsrs	r3, r3, #9
 800a144:	429a      	cmp	r2, r3
 800a146:	d201      	bcs.n	800a14c <find_volume+0x3ac>
 800a148:	230d      	movs	r3, #13
 800a14a:	e06a      	b.n	800a222 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a14c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a14e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a152:	611a      	str	r2, [r3, #16]
 800a154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a156:	691a      	ldr	r2, [r3, #16]
 800a158:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a15e:	2280      	movs	r2, #128	; 0x80
 800a160:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a162:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a166:	2b03      	cmp	r3, #3
 800a168:	d149      	bne.n	800a1fe <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a16a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a16c:	3330      	adds	r3, #48	; 0x30
 800a16e:	3330      	adds	r3, #48	; 0x30
 800a170:	4618      	mov	r0, r3
 800a172:	f7fe fb1d 	bl	80087b0 <ld_word>
 800a176:	4603      	mov	r3, r0
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d140      	bne.n	800a1fe <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a17c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a17e:	3301      	adds	r3, #1
 800a180:	4619      	mov	r1, r3
 800a182:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a184:	f7fe fdc4 	bl	8008d10 <move_window>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d137      	bne.n	800a1fe <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a18e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a190:	2200      	movs	r2, #0
 800a192:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a196:	3330      	adds	r3, #48	; 0x30
 800a198:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a19c:	4618      	mov	r0, r3
 800a19e:	f7fe fb07 	bl	80087b0 <ld_word>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d127      	bne.n	800a1fe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a1ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1b0:	3330      	adds	r3, #48	; 0x30
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	f7fe fb14 	bl	80087e0 <ld_dword>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	4a1c      	ldr	r2, [pc, #112]	; (800a22c <find_volume+0x48c>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d11e      	bne.n	800a1fe <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a1c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1c2:	3330      	adds	r3, #48	; 0x30
 800a1c4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7fe fb09 	bl	80087e0 <ld_dword>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	4a17      	ldr	r2, [pc, #92]	; (800a230 <find_volume+0x490>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d113      	bne.n	800a1fe <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a1d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1d8:	3330      	adds	r3, #48	; 0x30
 800a1da:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f7fe fafe 	bl	80087e0 <ld_dword>
 800a1e4:	4602      	mov	r2, r0
 800a1e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1e8:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a1ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1ec:	3330      	adds	r3, #48	; 0x30
 800a1ee:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	f7fe faf4 	bl	80087e0 <ld_dword>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a1fc:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a1fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a200:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800a204:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a206:	4b0b      	ldr	r3, [pc, #44]	; (800a234 <find_volume+0x494>)
 800a208:	881b      	ldrh	r3, [r3, #0]
 800a20a:	3301      	adds	r3, #1
 800a20c:	b29a      	uxth	r2, r3
 800a20e:	4b09      	ldr	r3, [pc, #36]	; (800a234 <find_volume+0x494>)
 800a210:	801a      	strh	r2, [r3, #0]
 800a212:	4b08      	ldr	r3, [pc, #32]	; (800a234 <find_volume+0x494>)
 800a214:	881a      	ldrh	r2, [r3, #0]
 800a216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a218:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a21a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a21c:	f7fe fd10 	bl	8008c40 <clear_lock>
#endif
	return FR_OK;
 800a220:	2300      	movs	r3, #0
}
 800a222:	4618      	mov	r0, r3
 800a224:	3758      	adds	r7, #88	; 0x58
 800a226:	46bd      	mov	sp, r7
 800a228:	bd80      	pop	{r7, pc}
 800a22a:	bf00      	nop
 800a22c:	41615252 	.word	0x41615252
 800a230:	61417272 	.word	0x61417272
 800a234:	20000d8c 	.word	0x20000d8c

0800a238 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a242:	2309      	movs	r3, #9
 800a244:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d01c      	beq.n	800a286 <validate+0x4e>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d018      	beq.n	800a286 <validate+0x4e>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d013      	beq.n	800a286 <validate+0x4e>
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	889a      	ldrh	r2, [r3, #4]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	88db      	ldrh	r3, [r3, #6]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d10c      	bne.n	800a286 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	785b      	ldrb	r3, [r3, #1]
 800a272:	4618      	mov	r0, r3
 800a274:	f7fe f9fe 	bl	8008674 <disk_status>
 800a278:	4603      	mov	r3, r0
 800a27a:	f003 0301 	and.w	r3, r3, #1
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d101      	bne.n	800a286 <validate+0x4e>
			res = FR_OK;
 800a282:	2300      	movs	r3, #0
 800a284:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a286:	7bfb      	ldrb	r3, [r7, #15]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d102      	bne.n	800a292 <validate+0x5a>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	e000      	b.n	800a294 <validate+0x5c>
 800a292:	2300      	movs	r3, #0
 800a294:	683a      	ldr	r2, [r7, #0]
 800a296:	6013      	str	r3, [r2, #0]
	return res;
 800a298:	7bfb      	ldrb	r3, [r7, #15]
}
 800a29a:	4618      	mov	r0, r3
 800a29c:	3710      	adds	r7, #16
 800a29e:	46bd      	mov	sp, r7
 800a2a0:	bd80      	pop	{r7, pc}
	...

0800a2a4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b088      	sub	sp, #32
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a2b6:	f107 0310 	add.w	r3, r7, #16
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7ff fcd5 	bl	8009c6a <get_ldnumber>
 800a2c0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a2c2:	69fb      	ldr	r3, [r7, #28]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	da01      	bge.n	800a2cc <f_mount+0x28>
 800a2c8:	230b      	movs	r3, #11
 800a2ca:	e02b      	b.n	800a324 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a2cc:	4a17      	ldr	r2, [pc, #92]	; (800a32c <f_mount+0x88>)
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a2d4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a2d6:	69bb      	ldr	r3, [r7, #24]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d005      	beq.n	800a2e8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a2dc:	69b8      	ldr	r0, [r7, #24]
 800a2de:	f7fe fcaf 	bl	8008c40 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a2e2:	69bb      	ldr	r3, [r7, #24]
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d002      	beq.n	800a2f4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	490d      	ldr	r1, [pc, #52]	; (800a32c <f_mount+0x88>)
 800a2f8:	69fb      	ldr	r3, [r7, #28]
 800a2fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2b00      	cmp	r3, #0
 800a302:	d002      	beq.n	800a30a <f_mount+0x66>
 800a304:	79fb      	ldrb	r3, [r7, #7]
 800a306:	2b01      	cmp	r3, #1
 800a308:	d001      	beq.n	800a30e <f_mount+0x6a>
 800a30a:	2300      	movs	r3, #0
 800a30c:	e00a      	b.n	800a324 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a30e:	f107 010c 	add.w	r1, r7, #12
 800a312:	f107 0308 	add.w	r3, r7, #8
 800a316:	2200      	movs	r2, #0
 800a318:	4618      	mov	r0, r3
 800a31a:	f7ff fd41 	bl	8009da0 <find_volume>
 800a31e:	4603      	mov	r3, r0
 800a320:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a322:	7dfb      	ldrb	r3, [r7, #23]
}
 800a324:	4618      	mov	r0, r3
 800a326:	3720      	adds	r7, #32
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	20000d88 	.word	0x20000d88

0800a330 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b098      	sub	sp, #96	; 0x60
 800a334:	af00      	add	r7, sp, #0
 800a336:	60f8      	str	r0, [r7, #12]
 800a338:	60b9      	str	r1, [r7, #8]
 800a33a:	4613      	mov	r3, r2
 800a33c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <f_open+0x18>
 800a344:	2309      	movs	r3, #9
 800a346:	e1ad      	b.n	800a6a4 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a348:	79fb      	ldrb	r3, [r7, #7]
 800a34a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a34e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a350:	79fa      	ldrb	r2, [r7, #7]
 800a352:	f107 0110 	add.w	r1, r7, #16
 800a356:	f107 0308 	add.w	r3, r7, #8
 800a35a:	4618      	mov	r0, r3
 800a35c:	f7ff fd20 	bl	8009da0 <find_volume>
 800a360:	4603      	mov	r3, r0
 800a362:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800a366:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	f040 8191 	bne.w	800a692 <f_open+0x362>
		dj.obj.fs = fs;
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a374:	68ba      	ldr	r2, [r7, #8]
 800a376:	f107 0314 	add.w	r3, r7, #20
 800a37a:	4611      	mov	r1, r2
 800a37c:	4618      	mov	r0, r3
 800a37e:	f7ff fc03 	bl	8009b88 <follow_path>
 800a382:	4603      	mov	r3, r0
 800a384:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a388:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d11a      	bne.n	800a3c6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a390:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a394:	b25b      	sxtb	r3, r3
 800a396:	2b00      	cmp	r3, #0
 800a398:	da03      	bge.n	800a3a2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800a39a:	2306      	movs	r3, #6
 800a39c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a3a0:	e011      	b.n	800a3c6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a3a2:	79fb      	ldrb	r3, [r7, #7]
 800a3a4:	f023 0301 	bic.w	r3, r3, #1
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	bf14      	ite	ne
 800a3ac:	2301      	movne	r3, #1
 800a3ae:	2300      	moveq	r3, #0
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	f107 0314 	add.w	r3, r7, #20
 800a3b8:	4611      	mov	r1, r2
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7fe faf8 	bl	80089b0 <chk_lock>
 800a3c0:	4603      	mov	r3, r0
 800a3c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a3c6:	79fb      	ldrb	r3, [r7, #7]
 800a3c8:	f003 031c 	and.w	r3, r3, #28
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d07f      	beq.n	800a4d0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a3d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d017      	beq.n	800a408 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a3d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a3dc:	2b04      	cmp	r3, #4
 800a3de:	d10e      	bne.n	800a3fe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a3e0:	f7fe fb42 	bl	8008a68 <enq_lock>
 800a3e4:	4603      	mov	r3, r0
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d006      	beq.n	800a3f8 <f_open+0xc8>
 800a3ea:	f107 0314 	add.w	r3, r7, #20
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7ff fa86 	bl	8009900 <dir_register>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	e000      	b.n	800a3fa <f_open+0xca>
 800a3f8:	2312      	movs	r3, #18
 800a3fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a3fe:	79fb      	ldrb	r3, [r7, #7]
 800a400:	f043 0308 	orr.w	r3, r3, #8
 800a404:	71fb      	strb	r3, [r7, #7]
 800a406:	e010      	b.n	800a42a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a408:	7ebb      	ldrb	r3, [r7, #26]
 800a40a:	f003 0311 	and.w	r3, r3, #17
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d003      	beq.n	800a41a <f_open+0xea>
					res = FR_DENIED;
 800a412:	2307      	movs	r3, #7
 800a414:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a418:	e007      	b.n	800a42a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a41a:	79fb      	ldrb	r3, [r7, #7]
 800a41c:	f003 0304 	and.w	r3, r3, #4
 800a420:	2b00      	cmp	r3, #0
 800a422:	d002      	beq.n	800a42a <f_open+0xfa>
 800a424:	2308      	movs	r3, #8
 800a426:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a42a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d168      	bne.n	800a504 <f_open+0x1d4>
 800a432:	79fb      	ldrb	r3, [r7, #7]
 800a434:	f003 0308 	and.w	r3, r3, #8
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d063      	beq.n	800a504 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a43c:	f7fd ff52 	bl	80082e4 <get_fattime>
 800a440:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a444:	330e      	adds	r3, #14
 800a446:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a448:	4618      	mov	r0, r3
 800a44a:	f7fe fa07 	bl	800885c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a44e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a450:	3316      	adds	r3, #22
 800a452:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a454:	4618      	mov	r0, r3
 800a456:	f7fe fa01 	bl	800885c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a45a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a45c:	330b      	adds	r3, #11
 800a45e:	2220      	movs	r2, #32
 800a460:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a466:	4611      	mov	r1, r2
 800a468:	4618      	mov	r0, r3
 800a46a:	f7ff f958 	bl	800971e <ld_clust>
 800a46e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a470:	693b      	ldr	r3, [r7, #16]
 800a472:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a474:	2200      	movs	r2, #0
 800a476:	4618      	mov	r0, r3
 800a478:	f7ff f970 	bl	800975c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a47c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a47e:	331c      	adds	r3, #28
 800a480:	2100      	movs	r1, #0
 800a482:	4618      	mov	r0, r3
 800a484:	f7fe f9ea 	bl	800885c <st_dword>
					fs->wflag = 1;
 800a488:	693b      	ldr	r3, [r7, #16]
 800a48a:	2201      	movs	r2, #1
 800a48c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a48e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a490:	2b00      	cmp	r3, #0
 800a492:	d037      	beq.n	800a504 <f_open+0x1d4>
						dw = fs->winsect;
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a498:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a49a:	f107 0314 	add.w	r3, r7, #20
 800a49e:	2200      	movs	r2, #0
 800a4a0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fe fe83 	bl	80091ae <remove_chain>
 800a4a8:	4603      	mov	r3, r0
 800a4aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800a4ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d126      	bne.n	800a504 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a4b6:	693b      	ldr	r3, [r7, #16]
 800a4b8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a4ba:	4618      	mov	r0, r3
 800a4bc:	f7fe fc28 	bl	8008d10 <move_window>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a4ca:	3a01      	subs	r2, #1
 800a4cc:	60da      	str	r2, [r3, #12]
 800a4ce:	e019      	b.n	800a504 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a4d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d115      	bne.n	800a504 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a4d8:	7ebb      	ldrb	r3, [r7, #26]
 800a4da:	f003 0310 	and.w	r3, r3, #16
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d003      	beq.n	800a4ea <f_open+0x1ba>
					res = FR_NO_FILE;
 800a4e2:	2304      	movs	r3, #4
 800a4e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a4e8:	e00c      	b.n	800a504 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a4ea:	79fb      	ldrb	r3, [r7, #7]
 800a4ec:	f003 0302 	and.w	r3, r3, #2
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d007      	beq.n	800a504 <f_open+0x1d4>
 800a4f4:	7ebb      	ldrb	r3, [r7, #26]
 800a4f6:	f003 0301 	and.w	r3, r3, #1
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d002      	beq.n	800a504 <f_open+0x1d4>
						res = FR_DENIED;
 800a4fe:	2307      	movs	r3, #7
 800a500:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a504:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d128      	bne.n	800a55e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a50c:	79fb      	ldrb	r3, [r7, #7]
 800a50e:	f003 0308 	and.w	r3, r3, #8
 800a512:	2b00      	cmp	r3, #0
 800a514:	d003      	beq.n	800a51e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a516:	79fb      	ldrb	r3, [r7, #7]
 800a518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a51c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a526:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a52c:	79fb      	ldrb	r3, [r7, #7]
 800a52e:	f023 0301 	bic.w	r3, r3, #1
 800a532:	2b00      	cmp	r3, #0
 800a534:	bf14      	ite	ne
 800a536:	2301      	movne	r3, #1
 800a538:	2300      	moveq	r3, #0
 800a53a:	b2db      	uxtb	r3, r3
 800a53c:	461a      	mov	r2, r3
 800a53e:	f107 0314 	add.w	r3, r7, #20
 800a542:	4611      	mov	r1, r2
 800a544:	4618      	mov	r0, r3
 800a546:	f7fe fab1 	bl	8008aac <inc_lock>
 800a54a:	4602      	mov	r2, r0
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	691b      	ldr	r3, [r3, #16]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d102      	bne.n	800a55e <f_open+0x22e>
 800a558:	2302      	movs	r3, #2
 800a55a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a55e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a562:	2b00      	cmp	r3, #0
 800a564:	f040 8095 	bne.w	800a692 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a568:	693b      	ldr	r3, [r7, #16]
 800a56a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a56c:	4611      	mov	r1, r2
 800a56e:	4618      	mov	r0, r3
 800a570:	f7ff f8d5 	bl	800971e <ld_clust>
 800a574:	4602      	mov	r2, r0
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a57a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a57c:	331c      	adds	r3, #28
 800a57e:	4618      	mov	r0, r3
 800a580:	f7fe f92e 	bl	80087e0 <ld_dword>
 800a584:	4602      	mov	r2, r0
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2200      	movs	r2, #0
 800a58e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a590:	693a      	ldr	r2, [r7, #16]
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a596:	693b      	ldr	r3, [r7, #16]
 800a598:	88da      	ldrh	r2, [r3, #6]
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	79fa      	ldrb	r2, [r7, #7]
 800a5a2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	2200      	movs	r2, #0
 800a5ae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	3330      	adds	r3, #48	; 0x30
 800a5ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5be:	2100      	movs	r1, #0
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	f7fe f998 	bl	80088f6 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a5c6:	79fb      	ldrb	r3, [r7, #7]
 800a5c8:	f003 0320 	and.w	r3, r3, #32
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d060      	beq.n	800a692 <f_open+0x362>
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d05c      	beq.n	800a692 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	68da      	ldr	r2, [r3, #12]
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	895b      	ldrh	r3, [r3, #10]
 800a5e4:	025b      	lsls	r3, r3, #9
 800a5e6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	689b      	ldr	r3, [r3, #8]
 800a5ec:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	68db      	ldr	r3, [r3, #12]
 800a5f2:	657b      	str	r3, [r7, #84]	; 0x54
 800a5f4:	e016      	b.n	800a624 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7fe fc43 	bl	8008e86 <get_fat>
 800a600:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a602:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a604:	2b01      	cmp	r3, #1
 800a606:	d802      	bhi.n	800a60e <f_open+0x2de>
 800a608:	2302      	movs	r3, #2
 800a60a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a60e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a610:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a614:	d102      	bne.n	800a61c <f_open+0x2ec>
 800a616:	2301      	movs	r3, #1
 800a618:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a61c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a61e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a620:	1ad3      	subs	r3, r2, r3
 800a622:	657b      	str	r3, [r7, #84]	; 0x54
 800a624:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d103      	bne.n	800a634 <f_open+0x304>
 800a62c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a62e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a630:	429a      	cmp	r2, r3
 800a632:	d8e0      	bhi.n	800a5f6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a638:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a63a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d127      	bne.n	800a692 <f_open+0x362>
 800a642:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d022      	beq.n	800a692 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a64c:	693b      	ldr	r3, [r7, #16]
 800a64e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a650:	4618      	mov	r0, r3
 800a652:	f7fe fbf9 	bl	8008e48 <clust2sect>
 800a656:	6478      	str	r0, [r7, #68]	; 0x44
 800a658:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d103      	bne.n	800a666 <f_open+0x336>
						res = FR_INT_ERR;
 800a65e:	2302      	movs	r3, #2
 800a660:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a664:	e015      	b.n	800a692 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a666:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a668:	0a5a      	lsrs	r2, r3, #9
 800a66a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a66c:	441a      	add	r2, r3
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	7858      	ldrb	r0, [r3, #1]
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	6a1a      	ldr	r2, [r3, #32]
 800a680:	2301      	movs	r3, #1
 800a682:	f7fe f837 	bl	80086f4 <disk_read>
 800a686:	4603      	mov	r3, r0
 800a688:	2b00      	cmp	r3, #0
 800a68a:	d002      	beq.n	800a692 <f_open+0x362>
 800a68c:	2301      	movs	r3, #1
 800a68e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a692:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a696:	2b00      	cmp	r3, #0
 800a698:	d002      	beq.n	800a6a0 <f_open+0x370>
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	2200      	movs	r2, #0
 800a69e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a6a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3760      	adds	r7, #96	; 0x60
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b08c      	sub	sp, #48	; 0x30
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	60f8      	str	r0, [r7, #12]
 800a6b4:	60b9      	str	r1, [r7, #8]
 800a6b6:	607a      	str	r2, [r7, #4]
 800a6b8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a6ba:	68bb      	ldr	r3, [r7, #8]
 800a6bc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	f107 0210 	add.w	r2, r7, #16
 800a6ca:	4611      	mov	r1, r2
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7ff fdb3 	bl	800a238 <validate>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a6d8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d107      	bne.n	800a6f0 <f_write+0x44>
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	7d5b      	ldrb	r3, [r3, #21]
 800a6e4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a6e8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <f_write+0x4a>
 800a6f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a6f4:	e14b      	b.n	800a98e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	7d1b      	ldrb	r3, [r3, #20]
 800a6fa:	f003 0302 	and.w	r3, r3, #2
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d101      	bne.n	800a706 <f_write+0x5a>
 800a702:	2307      	movs	r3, #7
 800a704:	e143      	b.n	800a98e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	699a      	ldr	r2, [r3, #24]
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	441a      	add	r2, r3
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	699b      	ldr	r3, [r3, #24]
 800a712:	429a      	cmp	r2, r3
 800a714:	f080 812d 	bcs.w	800a972 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	699b      	ldr	r3, [r3, #24]
 800a71c:	43db      	mvns	r3, r3
 800a71e:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a720:	e127      	b.n	800a972 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	f040 80e3 	bne.w	800a8f6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	699b      	ldr	r3, [r3, #24]
 800a734:	0a5b      	lsrs	r3, r3, #9
 800a736:	693a      	ldr	r2, [r7, #16]
 800a738:	8952      	ldrh	r2, [r2, #10]
 800a73a:	3a01      	subs	r2, #1
 800a73c:	4013      	ands	r3, r2
 800a73e:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a740:	69bb      	ldr	r3, [r7, #24]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d143      	bne.n	800a7ce <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10c      	bne.n	800a768 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a756:	2b00      	cmp	r3, #0
 800a758:	d11a      	bne.n	800a790 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	2100      	movs	r1, #0
 800a75e:	4618      	mov	r0, r3
 800a760:	f7fe fd8a 	bl	8009278 <create_chain>
 800a764:	62b8      	str	r0, [r7, #40]	; 0x28
 800a766:	e013      	b.n	800a790 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d007      	beq.n	800a780 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	699b      	ldr	r3, [r3, #24]
 800a774:	4619      	mov	r1, r3
 800a776:	68f8      	ldr	r0, [r7, #12]
 800a778:	f7fe fe16 	bl	80093a8 <clmt_clust>
 800a77c:	62b8      	str	r0, [r7, #40]	; 0x28
 800a77e:	e007      	b.n	800a790 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	69db      	ldr	r3, [r3, #28]
 800a786:	4619      	mov	r1, r3
 800a788:	4610      	mov	r0, r2
 800a78a:	f7fe fd75 	bl	8009278 <create_chain>
 800a78e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a792:	2b00      	cmp	r3, #0
 800a794:	f000 80f2 	beq.w	800a97c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a79a:	2b01      	cmp	r3, #1
 800a79c:	d104      	bne.n	800a7a8 <f_write+0xfc>
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2202      	movs	r2, #2
 800a7a2:	755a      	strb	r2, [r3, #21]
 800a7a4:	2302      	movs	r3, #2
 800a7a6:	e0f2      	b.n	800a98e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a7a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7ae:	d104      	bne.n	800a7ba <f_write+0x10e>
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2201      	movs	r2, #1
 800a7b4:	755a      	strb	r2, [r3, #21]
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	e0e9      	b.n	800a98e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7be:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	689b      	ldr	r3, [r3, #8]
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d102      	bne.n	800a7ce <f_write+0x122>
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7cc:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	7d1b      	ldrb	r3, [r3, #20]
 800a7d2:	b25b      	sxtb	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	da18      	bge.n	800a80a <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a7d8:	693b      	ldr	r3, [r7, #16]
 800a7da:	7858      	ldrb	r0, [r3, #1]
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	6a1a      	ldr	r2, [r3, #32]
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	f7fd ffa4 	bl	8008734 <disk_write>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d004      	beq.n	800a7fc <f_write+0x150>
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	755a      	strb	r2, [r3, #21]
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e0c8      	b.n	800a98e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	7d1b      	ldrb	r3, [r3, #20]
 800a800:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a804:	b2da      	uxtb	r2, r3
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	69db      	ldr	r3, [r3, #28]
 800a810:	4619      	mov	r1, r3
 800a812:	4610      	mov	r0, r2
 800a814:	f7fe fb18 	bl	8008e48 <clust2sect>
 800a818:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a81a:	697b      	ldr	r3, [r7, #20]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d104      	bne.n	800a82a <f_write+0x17e>
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2202      	movs	r2, #2
 800a824:	755a      	strb	r2, [r3, #21]
 800a826:	2302      	movs	r3, #2
 800a828:	e0b1      	b.n	800a98e <f_write+0x2e2>
			sect += csect;
 800a82a:	697a      	ldr	r2, [r7, #20]
 800a82c:	69bb      	ldr	r3, [r7, #24]
 800a82e:	4413      	add	r3, r2
 800a830:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	0a5b      	lsrs	r3, r3, #9
 800a836:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a838:	6a3b      	ldr	r3, [r7, #32]
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d03c      	beq.n	800a8b8 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a83e:	69ba      	ldr	r2, [r7, #24]
 800a840:	6a3b      	ldr	r3, [r7, #32]
 800a842:	4413      	add	r3, r2
 800a844:	693a      	ldr	r2, [r7, #16]
 800a846:	8952      	ldrh	r2, [r2, #10]
 800a848:	4293      	cmp	r3, r2
 800a84a:	d905      	bls.n	800a858 <f_write+0x1ac>
					cc = fs->csize - csect;
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	895b      	ldrh	r3, [r3, #10]
 800a850:	461a      	mov	r2, r3
 800a852:	69bb      	ldr	r3, [r7, #24]
 800a854:	1ad3      	subs	r3, r2, r3
 800a856:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a858:	693b      	ldr	r3, [r7, #16]
 800a85a:	7858      	ldrb	r0, [r3, #1]
 800a85c:	6a3b      	ldr	r3, [r7, #32]
 800a85e:	697a      	ldr	r2, [r7, #20]
 800a860:	69f9      	ldr	r1, [r7, #28]
 800a862:	f7fd ff67 	bl	8008734 <disk_write>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d004      	beq.n	800a876 <f_write+0x1ca>
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2201      	movs	r2, #1
 800a870:	755a      	strb	r2, [r3, #21]
 800a872:	2301      	movs	r3, #1
 800a874:	e08b      	b.n	800a98e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6a1a      	ldr	r2, [r3, #32]
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	1ad3      	subs	r3, r2, r3
 800a87e:	6a3a      	ldr	r2, [r7, #32]
 800a880:	429a      	cmp	r2, r3
 800a882:	d915      	bls.n	800a8b0 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	6a1a      	ldr	r2, [r3, #32]
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	1ad3      	subs	r3, r2, r3
 800a892:	025b      	lsls	r3, r3, #9
 800a894:	69fa      	ldr	r2, [r7, #28]
 800a896:	4413      	add	r3, r2
 800a898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a89c:	4619      	mov	r1, r3
 800a89e:	f7fe f809 	bl	80088b4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	7d1b      	ldrb	r3, [r3, #20]
 800a8a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8aa:	b2da      	uxtb	r2, r3
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a8b0:	6a3b      	ldr	r3, [r7, #32]
 800a8b2:	025b      	lsls	r3, r3, #9
 800a8b4:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a8b6:	e03f      	b.n	800a938 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6a1b      	ldr	r3, [r3, #32]
 800a8bc:	697a      	ldr	r2, [r7, #20]
 800a8be:	429a      	cmp	r2, r3
 800a8c0:	d016      	beq.n	800a8f0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	699a      	ldr	r2, [r3, #24]
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d210      	bcs.n	800a8f0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a8ce:	693b      	ldr	r3, [r7, #16]
 800a8d0:	7858      	ldrb	r0, [r3, #1]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a8d8:	2301      	movs	r3, #1
 800a8da:	697a      	ldr	r2, [r7, #20]
 800a8dc:	f7fd ff0a 	bl	80086f4 <disk_read>
 800a8e0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d004      	beq.n	800a8f0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	755a      	strb	r2, [r3, #21]
 800a8ec:	2301      	movs	r3, #1
 800a8ee:	e04e      	b.n	800a98e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	699b      	ldr	r3, [r3, #24]
 800a8fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a8fe:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a902:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a904:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d901      	bls.n	800a910 <f_write+0x264>
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	699b      	ldr	r3, [r3, #24]
 800a91a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a91e:	4413      	add	r3, r2
 800a920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a922:	69f9      	ldr	r1, [r7, #28]
 800a924:	4618      	mov	r0, r3
 800a926:	f7fd ffc5 	bl	80088b4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	7d1b      	ldrb	r3, [r3, #20]
 800a92e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a932:	b2da      	uxtb	r2, r3
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a938:	69fa      	ldr	r2, [r7, #28]
 800a93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93c:	4413      	add	r3, r2
 800a93e:	61fb      	str	r3, [r7, #28]
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	699a      	ldr	r2, [r3, #24]
 800a944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a946:	441a      	add	r2, r3
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	619a      	str	r2, [r3, #24]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	68da      	ldr	r2, [r3, #12]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	699b      	ldr	r3, [r3, #24]
 800a954:	429a      	cmp	r2, r3
 800a956:	bf38      	it	cc
 800a958:	461a      	movcc	r2, r3
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	60da      	str	r2, [r3, #12]
 800a95e:	683b      	ldr	r3, [r7, #0]
 800a960:	681a      	ldr	r2, [r3, #0]
 800a962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a964:	441a      	add	r2, r3
 800a966:	683b      	ldr	r3, [r7, #0]
 800a968:	601a      	str	r2, [r3, #0]
 800a96a:	687a      	ldr	r2, [r7, #4]
 800a96c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a96e:	1ad3      	subs	r3, r2, r3
 800a970:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	2b00      	cmp	r3, #0
 800a976:	f47f aed4 	bne.w	800a722 <f_write+0x76>
 800a97a:	e000      	b.n	800a97e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a97c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	7d1b      	ldrb	r3, [r3, #20]
 800a982:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a986:	b2da      	uxtb	r2, r3
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a98c:	2300      	movs	r3, #0
}
 800a98e:	4618      	mov	r0, r3
 800a990:	3730      	adds	r7, #48	; 0x30
 800a992:	46bd      	mov	sp, r7
 800a994:	bd80      	pop	{r7, pc}

0800a996 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a996:	b580      	push	{r7, lr}
 800a998:	b086      	sub	sp, #24
 800a99a:	af00      	add	r7, sp, #0
 800a99c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	f107 0208 	add.w	r2, r7, #8
 800a9a4:	4611      	mov	r1, r2
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7ff fc46 	bl	800a238 <validate>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a9b0:	7dfb      	ldrb	r3, [r7, #23]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d168      	bne.n	800aa88 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	7d1b      	ldrb	r3, [r3, #20]
 800a9ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d062      	beq.n	800aa88 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	7d1b      	ldrb	r3, [r3, #20]
 800a9c6:	b25b      	sxtb	r3, r3
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	da15      	bge.n	800a9f8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	7858      	ldrb	r0, [r3, #1]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6a1a      	ldr	r2, [r3, #32]
 800a9da:	2301      	movs	r3, #1
 800a9dc:	f7fd feaa 	bl	8008734 <disk_write>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d001      	beq.n	800a9ea <f_sync+0x54>
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	e04f      	b.n	800aa8a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	7d1b      	ldrb	r3, [r3, #20]
 800a9ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a9f2:	b2da      	uxtb	r2, r3
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a9f8:	f7fd fc74 	bl	80082e4 <get_fattime>
 800a9fc:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a9fe:	68ba      	ldr	r2, [r7, #8]
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa04:	4619      	mov	r1, r3
 800aa06:	4610      	mov	r0, r2
 800aa08:	f7fe f982 	bl	8008d10 <move_window>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800aa10:	7dfb      	ldrb	r3, [r7, #23]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d138      	bne.n	800aa88 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa1a:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	330b      	adds	r3, #11
 800aa20:	781a      	ldrb	r2, [r3, #0]
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	330b      	adds	r3, #11
 800aa26:	f042 0220 	orr.w	r2, r2, #32
 800aa2a:	b2d2      	uxtb	r2, r2
 800aa2c:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6818      	ldr	r0, [r3, #0]
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	689b      	ldr	r3, [r3, #8]
 800aa36:	461a      	mov	r2, r3
 800aa38:	68f9      	ldr	r1, [r7, #12]
 800aa3a:	f7fe fe8f 	bl	800975c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	f103 021c 	add.w	r2, r3, #28
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	4619      	mov	r1, r3
 800aa4a:	4610      	mov	r0, r2
 800aa4c:	f7fd ff06 	bl	800885c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	3316      	adds	r3, #22
 800aa54:	6939      	ldr	r1, [r7, #16]
 800aa56:	4618      	mov	r0, r3
 800aa58:	f7fd ff00 	bl	800885c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	3312      	adds	r3, #18
 800aa60:	2100      	movs	r1, #0
 800aa62:	4618      	mov	r0, r3
 800aa64:	f7fd fedf 	bl	8008826 <st_word>
					fs->wflag = 1;
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	4618      	mov	r0, r3
 800aa72:	f7fe f97b 	bl	8008d6c <sync_fs>
 800aa76:	4603      	mov	r3, r0
 800aa78:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	7d1b      	ldrb	r3, [r3, #20]
 800aa7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aa82:	b2da      	uxtb	r2, r3
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800aa88:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa8a:	4618      	mov	r0, r3
 800aa8c:	3718      	adds	r7, #24
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bd80      	pop	{r7, pc}

0800aa92 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800aa92:	b580      	push	{r7, lr}
 800aa94:	b084      	sub	sp, #16
 800aa96:	af00      	add	r7, sp, #0
 800aa98:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f7ff ff7b 	bl	800a996 <f_sync>
 800aaa0:	4603      	mov	r3, r0
 800aaa2:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800aaa4:	7bfb      	ldrb	r3, [r7, #15]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d118      	bne.n	800aadc <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	f107 0208 	add.w	r2, r7, #8
 800aab0:	4611      	mov	r1, r2
 800aab2:	4618      	mov	r0, r3
 800aab4:	f7ff fbc0 	bl	800a238 <validate>
 800aab8:	4603      	mov	r3, r0
 800aaba:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aabc:	7bfb      	ldrb	r3, [r7, #15]
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d10c      	bne.n	800aadc <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	691b      	ldr	r3, [r3, #16]
 800aac6:	4618      	mov	r0, r3
 800aac8:	f7fe f87e 	bl	8008bc8 <dec_lock>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d102      	bne.n	800aadc <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2200      	movs	r2, #0
 800aada:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800aadc:	7bfb      	ldrb	r3, [r7, #15]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b090      	sub	sp, #64	; 0x40
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	f107 0208 	add.w	r2, r7, #8
 800aaf6:	4611      	mov	r1, r2
 800aaf8:	4618      	mov	r0, r3
 800aafa:	f7ff fb9d 	bl	800a238 <validate>
 800aafe:	4603      	mov	r3, r0
 800ab00:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ab04:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d103      	bne.n	800ab14 <f_lseek+0x2e>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	7d5b      	ldrb	r3, [r3, #21]
 800ab10:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ab14:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d002      	beq.n	800ab22 <f_lseek+0x3c>
 800ab1c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800ab20:	e1e6      	b.n	800aef0 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f000 80d1 	beq.w	800acce <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab32:	d15a      	bne.n	800abea <f_lseek+0x104>
			tbl = fp->cltbl;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab38:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ab3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3c:	1d1a      	adds	r2, r3, #4
 800ab3e:	627a      	str	r2, [r7, #36]	; 0x24
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	617b      	str	r3, [r7, #20]
 800ab44:	2302      	movs	r3, #2
 800ab46:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	689b      	ldr	r3, [r3, #8]
 800ab4c:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800ab4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d03a      	beq.n	800abca <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ab54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab56:	613b      	str	r3, [r7, #16]
 800ab58:	2300      	movs	r3, #0
 800ab5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab5e:	3302      	adds	r3, #2
 800ab60:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800ab62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab64:	60fb      	str	r3, [r7, #12]
 800ab66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab68:	3301      	adds	r3, #1
 800ab6a:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ab70:	4618      	mov	r0, r3
 800ab72:	f7fe f988 	bl	8008e86 <get_fat>
 800ab76:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ab78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab7a:	2b01      	cmp	r3, #1
 800ab7c:	d804      	bhi.n	800ab88 <f_lseek+0xa2>
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	2202      	movs	r2, #2
 800ab82:	755a      	strb	r2, [r3, #21]
 800ab84:	2302      	movs	r3, #2
 800ab86:	e1b3      	b.n	800aef0 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ab88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab8e:	d104      	bne.n	800ab9a <f_lseek+0xb4>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2201      	movs	r2, #1
 800ab94:	755a      	strb	r2, [r3, #21]
 800ab96:	2301      	movs	r3, #1
 800ab98:	e1aa      	b.n	800aef0 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	3301      	adds	r3, #1
 800ab9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d0de      	beq.n	800ab62 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800aba4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d809      	bhi.n	800abc0 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800abac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abae:	1d1a      	adds	r2, r3, #4
 800abb0:	627a      	str	r2, [r7, #36]	; 0x24
 800abb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abb4:	601a      	str	r2, [r3, #0]
 800abb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb8:	1d1a      	adds	r2, r3, #4
 800abba:	627a      	str	r2, [r7, #36]	; 0x24
 800abbc:	693a      	ldr	r2, [r7, #16]
 800abbe:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	695b      	ldr	r3, [r3, #20]
 800abc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d3c4      	bcc.n	800ab54 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abd0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800abd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	429a      	cmp	r2, r3
 800abd8:	d803      	bhi.n	800abe2 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800abda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abdc:	2200      	movs	r2, #0
 800abde:	601a      	str	r2, [r3, #0]
 800abe0:	e184      	b.n	800aeec <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800abe2:	2311      	movs	r3, #17
 800abe4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800abe8:	e180      	b.n	800aeec <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	683a      	ldr	r2, [r7, #0]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d902      	bls.n	800abfa <f_lseek+0x114>
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	68db      	ldr	r3, [r3, #12]
 800abf8:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800ac00:	683b      	ldr	r3, [r7, #0]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	f000 8172 	beq.w	800aeec <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ac08:	683b      	ldr	r3, [r7, #0]
 800ac0a:	3b01      	subs	r3, #1
 800ac0c:	4619      	mov	r1, r3
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f7fe fbca 	bl	80093a8 <clmt_clust>
 800ac14:	4602      	mov	r2, r0
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ac1a:	68ba      	ldr	r2, [r7, #8]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	69db      	ldr	r3, [r3, #28]
 800ac20:	4619      	mov	r1, r3
 800ac22:	4610      	mov	r0, r2
 800ac24:	f7fe f910 	bl	8008e48 <clust2sect>
 800ac28:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d104      	bne.n	800ac3a <f_lseek+0x154>
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2202      	movs	r2, #2
 800ac34:	755a      	strb	r2, [r3, #21]
 800ac36:	2302      	movs	r3, #2
 800ac38:	e15a      	b.n	800aef0 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	3b01      	subs	r3, #1
 800ac3e:	0a5b      	lsrs	r3, r3, #9
 800ac40:	68ba      	ldr	r2, [r7, #8]
 800ac42:	8952      	ldrh	r2, [r2, #10]
 800ac44:	3a01      	subs	r2, #1
 800ac46:	4013      	ands	r3, r2
 800ac48:	69ba      	ldr	r2, [r7, #24]
 800ac4a:	4413      	add	r3, r2
 800ac4c:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	f000 8148 	beq.w	800aeec <f_lseek+0x406>
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	6a1b      	ldr	r3, [r3, #32]
 800ac60:	69ba      	ldr	r2, [r7, #24]
 800ac62:	429a      	cmp	r2, r3
 800ac64:	f000 8142 	beq.w	800aeec <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	7d1b      	ldrb	r3, [r3, #20]
 800ac6c:	b25b      	sxtb	r3, r3
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	da18      	bge.n	800aca4 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	7858      	ldrb	r0, [r3, #1]
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6a1a      	ldr	r2, [r3, #32]
 800ac80:	2301      	movs	r3, #1
 800ac82:	f7fd fd57 	bl	8008734 <disk_write>
 800ac86:	4603      	mov	r3, r0
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d004      	beq.n	800ac96 <f_lseek+0x1b0>
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	2201      	movs	r2, #1
 800ac90:	755a      	strb	r2, [r3, #21]
 800ac92:	2301      	movs	r3, #1
 800ac94:	e12c      	b.n	800aef0 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	7d1b      	ldrb	r3, [r3, #20]
 800ac9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ac9e:	b2da      	uxtb	r2, r3
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800aca4:	68bb      	ldr	r3, [r7, #8]
 800aca6:	7858      	ldrb	r0, [r3, #1]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800acae:	2301      	movs	r3, #1
 800acb0:	69ba      	ldr	r2, [r7, #24]
 800acb2:	f7fd fd1f 	bl	80086f4 <disk_read>
 800acb6:	4603      	mov	r3, r0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d004      	beq.n	800acc6 <f_lseek+0x1e0>
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	755a      	strb	r2, [r3, #21]
 800acc2:	2301      	movs	r3, #1
 800acc4:	e114      	b.n	800aef0 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	69ba      	ldr	r2, [r7, #24]
 800acca:	621a      	str	r2, [r3, #32]
 800accc:	e10e      	b.n	800aeec <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	68db      	ldr	r3, [r3, #12]
 800acd2:	683a      	ldr	r2, [r7, #0]
 800acd4:	429a      	cmp	r2, r3
 800acd6:	d908      	bls.n	800acea <f_lseek+0x204>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	7d1b      	ldrb	r3, [r3, #20]
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d102      	bne.n	800acea <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	68db      	ldr	r3, [r3, #12]
 800ace8:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	699b      	ldr	r3, [r3, #24]
 800acee:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800acf0:	2300      	movs	r3, #0
 800acf2:	637b      	str	r3, [r7, #52]	; 0x34
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800acf8:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800acfa:	683b      	ldr	r3, [r7, #0]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	f000 80a7 	beq.w	800ae50 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	895b      	ldrh	r3, [r3, #10]
 800ad06:	025b      	lsls	r3, r3, #9
 800ad08:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ad0a:	6a3b      	ldr	r3, [r7, #32]
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d01b      	beq.n	800ad48 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	1e5a      	subs	r2, r3, #1
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	fbb2 f2f3 	udiv	r2, r2, r3
 800ad1a:	6a3b      	ldr	r3, [r7, #32]
 800ad1c:	1e59      	subs	r1, r3, #1
 800ad1e:	69fb      	ldr	r3, [r7, #28]
 800ad20:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ad24:	429a      	cmp	r2, r3
 800ad26:	d30f      	bcc.n	800ad48 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ad28:	6a3b      	ldr	r3, [r7, #32]
 800ad2a:	1e5a      	subs	r2, r3, #1
 800ad2c:	69fb      	ldr	r3, [r7, #28]
 800ad2e:	425b      	negs	r3, r3
 800ad30:	401a      	ands	r2, r3
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	699b      	ldr	r3, [r3, #24]
 800ad3a:	683a      	ldr	r2, [r7, #0]
 800ad3c:	1ad3      	subs	r3, r2, r3
 800ad3e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	69db      	ldr	r3, [r3, #28]
 800ad44:	63bb      	str	r3, [r7, #56]	; 0x38
 800ad46:	e022      	b.n	800ad8e <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ad4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d119      	bne.n	800ad88 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2100      	movs	r1, #0
 800ad58:	4618      	mov	r0, r3
 800ad5a:	f7fe fa8d 	bl	8009278 <create_chain>
 800ad5e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad62:	2b01      	cmp	r3, #1
 800ad64:	d104      	bne.n	800ad70 <f_lseek+0x28a>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2202      	movs	r2, #2
 800ad6a:	755a      	strb	r2, [r3, #21]
 800ad6c:	2302      	movs	r3, #2
 800ad6e:	e0bf      	b.n	800aef0 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad76:	d104      	bne.n	800ad82 <f_lseek+0x29c>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	755a      	strb	r2, [r3, #21]
 800ad7e:	2301      	movs	r3, #1
 800ad80:	e0b6      	b.n	800aef0 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad86:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ad8c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ad8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d05d      	beq.n	800ae50 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ad94:	e03a      	b.n	800ae0c <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ad96:	683a      	ldr	r2, [r7, #0]
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	1ad3      	subs	r3, r2, r3
 800ad9c:	603b      	str	r3, [r7, #0]
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	699a      	ldr	r2, [r3, #24]
 800ada2:	69fb      	ldr	r3, [r7, #28]
 800ada4:	441a      	add	r2, r3
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	7d1b      	ldrb	r3, [r3, #20]
 800adae:	f003 0302 	and.w	r3, r3, #2
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d00b      	beq.n	800adce <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800adba:	4618      	mov	r0, r3
 800adbc:	f7fe fa5c 	bl	8009278 <create_chain>
 800adc0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800adc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d108      	bne.n	800adda <f_lseek+0x2f4>
							ofs = 0; break;
 800adc8:	2300      	movs	r3, #0
 800adca:	603b      	str	r3, [r7, #0]
 800adcc:	e022      	b.n	800ae14 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800add2:	4618      	mov	r0, r3
 800add4:	f7fe f857 	bl	8008e86 <get_fat>
 800add8:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800adda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800addc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ade0:	d104      	bne.n	800adec <f_lseek+0x306>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2201      	movs	r2, #1
 800ade6:	755a      	strb	r2, [r3, #21]
 800ade8:	2301      	movs	r3, #1
 800adea:	e081      	b.n	800aef0 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800adec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800adee:	2b01      	cmp	r3, #1
 800adf0:	d904      	bls.n	800adfc <f_lseek+0x316>
 800adf2:	68bb      	ldr	r3, [r7, #8]
 800adf4:	695b      	ldr	r3, [r3, #20]
 800adf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adf8:	429a      	cmp	r2, r3
 800adfa:	d304      	bcc.n	800ae06 <f_lseek+0x320>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2202      	movs	r2, #2
 800ae00:	755a      	strb	r2, [r3, #21]
 800ae02:	2302      	movs	r3, #2
 800ae04:	e074      	b.n	800aef0 <f_lseek+0x40a>
					fp->clust = clst;
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ae0a:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800ae0c:	683a      	ldr	r2, [r7, #0]
 800ae0e:	69fb      	ldr	r3, [r7, #28]
 800ae10:	429a      	cmp	r2, r3
 800ae12:	d8c0      	bhi.n	800ad96 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	699a      	ldr	r2, [r3, #24]
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	441a      	add	r2, r3
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800ae20:	683b      	ldr	r3, [r7, #0]
 800ae22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d012      	beq.n	800ae50 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ae2e:	4618      	mov	r0, r3
 800ae30:	f7fe f80a 	bl	8008e48 <clust2sect>
 800ae34:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ae36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d104      	bne.n	800ae46 <f_lseek+0x360>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2202      	movs	r2, #2
 800ae40:	755a      	strb	r2, [r3, #21]
 800ae42:	2302      	movs	r3, #2
 800ae44:	e054      	b.n	800aef0 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ae46:	683b      	ldr	r3, [r7, #0]
 800ae48:	0a5b      	lsrs	r3, r3, #9
 800ae4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae4c:	4413      	add	r3, r2
 800ae4e:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	699a      	ldr	r2, [r3, #24]
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	68db      	ldr	r3, [r3, #12]
 800ae58:	429a      	cmp	r2, r3
 800ae5a:	d90a      	bls.n	800ae72 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	699a      	ldr	r2, [r3, #24]
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	7d1b      	ldrb	r3, [r3, #20]
 800ae68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae6c:	b2da      	uxtb	r2, r3
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	699b      	ldr	r3, [r3, #24]
 800ae76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	d036      	beq.n	800aeec <f_lseek+0x406>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6a1b      	ldr	r3, [r3, #32]
 800ae82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ae84:	429a      	cmp	r2, r3
 800ae86:	d031      	beq.n	800aeec <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	7d1b      	ldrb	r3, [r3, #20]
 800ae8c:	b25b      	sxtb	r3, r3
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	da18      	bge.n	800aec4 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ae92:	68bb      	ldr	r3, [r7, #8]
 800ae94:	7858      	ldrb	r0, [r3, #1]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6a1a      	ldr	r2, [r3, #32]
 800aea0:	2301      	movs	r3, #1
 800aea2:	f7fd fc47 	bl	8008734 <disk_write>
 800aea6:	4603      	mov	r3, r0
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d004      	beq.n	800aeb6 <f_lseek+0x3d0>
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	755a      	strb	r2, [r3, #21]
 800aeb2:	2301      	movs	r3, #1
 800aeb4:	e01c      	b.n	800aef0 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	7d1b      	ldrb	r3, [r3, #20]
 800aeba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aebe:	b2da      	uxtb	r2, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800aec4:	68bb      	ldr	r3, [r7, #8]
 800aec6:	7858      	ldrb	r0, [r3, #1]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800aece:	2301      	movs	r3, #1
 800aed0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aed2:	f7fd fc0f 	bl	80086f4 <disk_read>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d004      	beq.n	800aee6 <f_lseek+0x400>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2201      	movs	r2, #1
 800aee0:	755a      	strb	r2, [r3, #21]
 800aee2:	2301      	movs	r3, #1
 800aee4:	e004      	b.n	800aef0 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800aeea:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800aeec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800aef0:	4618      	mov	r0, r3
 800aef2:	3740      	adds	r7, #64	; 0x40
 800aef4:	46bd      	mov	sp, r7
 800aef6:	bd80      	pop	{r7, pc}

0800aef8 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b086      	sub	sp, #24
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
 800af00:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2b00      	cmp	r3, #0
 800af06:	d101      	bne.n	800af0c <f_opendir+0x14>
 800af08:	2309      	movs	r3, #9
 800af0a:	e064      	b.n	800afd6 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800af10:	f107 010c 	add.w	r1, r7, #12
 800af14:	463b      	mov	r3, r7
 800af16:	2200      	movs	r2, #0
 800af18:	4618      	mov	r0, r3
 800af1a:	f7fe ff41 	bl	8009da0 <find_volume>
 800af1e:	4603      	mov	r3, r0
 800af20:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800af22:	7dfb      	ldrb	r3, [r7, #23]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d14f      	bne.n	800afc8 <f_opendir+0xd0>
		obj->fs = fs;
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	693b      	ldr	r3, [r7, #16]
 800af2c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	4619      	mov	r1, r3
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f7fe fe28 	bl	8009b88 <follow_path>
 800af38:	4603      	mov	r3, r0
 800af3a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800af3c:	7dfb      	ldrb	r3, [r7, #23]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d13d      	bne.n	800afbe <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800af48:	b25b      	sxtb	r3, r3
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	db12      	blt.n	800af74 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	799b      	ldrb	r3, [r3, #6]
 800af52:	f003 0310 	and.w	r3, r3, #16
 800af56:	2b00      	cmp	r3, #0
 800af58:	d00a      	beq.n	800af70 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800af5a:	68fa      	ldr	r2, [r7, #12]
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	6a1b      	ldr	r3, [r3, #32]
 800af60:	4619      	mov	r1, r3
 800af62:	4610      	mov	r0, r2
 800af64:	f7fe fbdb 	bl	800971e <ld_clust>
 800af68:	4602      	mov	r2, r0
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	609a      	str	r2, [r3, #8]
 800af6e:	e001      	b.n	800af74 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800af70:	2305      	movs	r3, #5
 800af72:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800af74:	7dfb      	ldrb	r3, [r7, #23]
 800af76:	2b00      	cmp	r3, #0
 800af78:	d121      	bne.n	800afbe <f_opendir+0xc6>
				obj->id = fs->id;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	88da      	ldrh	r2, [r3, #6]
 800af7e:	693b      	ldr	r3, [r7, #16]
 800af80:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800af82:	2100      	movs	r1, #0
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f7fe fa43 	bl	8009410 <dir_sdi>
 800af8a:	4603      	mov	r3, r0
 800af8c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800af8e:	7dfb      	ldrb	r3, [r7, #23]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d114      	bne.n	800afbe <f_opendir+0xc6>
					if (obj->sclust) {
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	689b      	ldr	r3, [r3, #8]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d00d      	beq.n	800afb8 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800af9c:	2100      	movs	r1, #0
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f7fd fd84 	bl	8008aac <inc_lock>
 800afa4:	4602      	mov	r2, r0
 800afa6:	693b      	ldr	r3, [r7, #16]
 800afa8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800afaa:	693b      	ldr	r3, [r7, #16]
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d105      	bne.n	800afbe <f_opendir+0xc6>
 800afb2:	2312      	movs	r3, #18
 800afb4:	75fb      	strb	r3, [r7, #23]
 800afb6:	e002      	b.n	800afbe <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	2200      	movs	r2, #0
 800afbc:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800afbe:	7dfb      	ldrb	r3, [r7, #23]
 800afc0:	2b04      	cmp	r3, #4
 800afc2:	d101      	bne.n	800afc8 <f_opendir+0xd0>
 800afc4:	2305      	movs	r3, #5
 800afc6:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800afc8:	7dfb      	ldrb	r3, [r7, #23]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d002      	beq.n	800afd4 <f_opendir+0xdc>
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	2200      	movs	r2, #0
 800afd2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800afd4:	7dfb      	ldrb	r3, [r7, #23]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3718      	adds	r7, #24
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}

0800afde <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800afde:	b580      	push	{r7, lr}
 800afe0:	b084      	sub	sp, #16
 800afe2:	af00      	add	r7, sp, #0
 800afe4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	f107 0208 	add.w	r2, r7, #8
 800afec:	4611      	mov	r1, r2
 800afee:	4618      	mov	r0, r3
 800aff0:	f7ff f922 	bl	800a238 <validate>
 800aff4:	4603      	mov	r3, r0
 800aff6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	2b00      	cmp	r3, #0
 800affc:	d110      	bne.n	800b020 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	691b      	ldr	r3, [r3, #16]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d006      	beq.n	800b014 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	691b      	ldr	r3, [r3, #16]
 800b00a:	4618      	mov	r0, r3
 800b00c:	f7fd fddc 	bl	8008bc8 <dec_lock>
 800b010:	4603      	mov	r3, r0
 800b012:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 800b014:	7bfb      	ldrb	r3, [r7, #15]
 800b016:	2b00      	cmp	r3, #0
 800b018:	d102      	bne.n	800b020 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2200      	movs	r2, #0
 800b01e:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 800b020:	7bfb      	ldrb	r3, [r7, #15]
}
 800b022:	4618      	mov	r0, r3
 800b024:	3710      	adds	r7, #16
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800b02a:	b580      	push	{r7, lr}
 800b02c:	b084      	sub	sp, #16
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
 800b032:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	f107 0208 	add.w	r2, r7, #8
 800b03a:	4611      	mov	r1, r2
 800b03c:	4618      	mov	r0, r3
 800b03e:	f7ff f8fb 	bl	800a238 <validate>
 800b042:	4603      	mov	r3, r0
 800b044:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b046:	7bfb      	ldrb	r3, [r7, #15]
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d126      	bne.n	800b09a <f_readdir+0x70>
		if (!fno) {
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d106      	bne.n	800b060 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800b052:	2100      	movs	r1, #0
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f7fe f9db 	bl	8009410 <dir_sdi>
 800b05a:	4603      	mov	r3, r0
 800b05c:	73fb      	strb	r3, [r7, #15]
 800b05e:	e01c      	b.n	800b09a <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800b060:	2100      	movs	r1, #0
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f7fe fb9a 	bl	800979c <dir_read>
 800b068:	4603      	mov	r3, r0
 800b06a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800b06c:	7bfb      	ldrb	r3, [r7, #15]
 800b06e:	2b04      	cmp	r3, #4
 800b070:	d101      	bne.n	800b076 <f_readdir+0x4c>
 800b072:	2300      	movs	r3, #0
 800b074:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800b076:	7bfb      	ldrb	r3, [r7, #15]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d10e      	bne.n	800b09a <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800b07c:	6839      	ldr	r1, [r7, #0]
 800b07e:	6878      	ldr	r0, [r7, #4]
 800b080:	f7fe fc8e 	bl	80099a0 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800b084:	2100      	movs	r1, #0
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f7fe fa3d 	bl	8009506 <dir_next>
 800b08c:	4603      	mov	r3, r0
 800b08e:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	2b04      	cmp	r3, #4
 800b094:	d101      	bne.n	800b09a <f_readdir+0x70>
 800b096:	2300      	movs	r3, #0
 800b098:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800b09a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b09c:	4618      	mov	r0, r3
 800b09e:	3710      	adds	r7, #16
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	b09e      	sub	sp, #120	; 0x78
 800b0a8:	af00      	add	r7, sp, #0
 800b0aa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	673b      	str	r3, [r7, #112]	; 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800b0b0:	f107 010c 	add.w	r1, r7, #12
 800b0b4:	1d3b      	adds	r3, r7, #4
 800b0b6:	2202      	movs	r2, #2
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7fe fe71 	bl	8009da0 <find_volume>
 800b0be:	4603      	mov	r3, r0
 800b0c0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
	dj.obj.fs = fs;
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	643b      	str	r3, [r7, #64]	; 0x40
	if (res == FR_OK) {
 800b0c8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	f040 808e 	bne.w	800b1ee <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800b0d2:	687a      	ldr	r2, [r7, #4]
 800b0d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b0d8:	4611      	mov	r1, r2
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7fe fd54 	bl	8009b88 <follow_path>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800b0e6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d108      	bne.n	800b100 <f_unlink+0x5c>
 800b0ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b0f2:	2102      	movs	r1, #2
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7fd fc5b 	bl	80089b0 <chk_lock>
 800b0fa:	4603      	mov	r3, r0
 800b0fc:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800b100:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b104:	2b00      	cmp	r3, #0
 800b106:	d172      	bne.n	800b1ee <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800b108:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800b10c:	b25b      	sxtb	r3, r3
 800b10e:	2b00      	cmp	r3, #0
 800b110:	da03      	bge.n	800b11a <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800b112:	2306      	movs	r3, #6
 800b114:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800b118:	e008      	b.n	800b12c <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800b11a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800b11e:	f003 0301 	and.w	r3, r3, #1
 800b122:	2b00      	cmp	r3, #0
 800b124:	d002      	beq.n	800b12c <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800b126:	2307      	movs	r3, #7
 800b128:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				}
			}
			if (res == FR_OK) {
 800b12c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b130:	2b00      	cmp	r3, #0
 800b132:	d134      	bne.n	800b19e <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b138:	4611      	mov	r1, r2
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7fe faef 	bl	800971e <ld_clust>
 800b140:	6738      	str	r0, [r7, #112]	; 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800b142:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800b146:	f003 0310 	and.w	r3, r3, #16
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d027      	beq.n	800b19e <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800b152:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b154:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800b156:	f107 0310 	add.w	r3, r7, #16
 800b15a:	2100      	movs	r1, #0
 800b15c:	4618      	mov	r0, r3
 800b15e:	f7fe f957 	bl	8009410 <dir_sdi>
 800b162:	4603      	mov	r3, r0
 800b164:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						if (res == FR_OK) {
 800b168:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	d116      	bne.n	800b19e <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800b170:	f107 0310 	add.w	r3, r7, #16
 800b174:	2100      	movs	r1, #0
 800b176:	4618      	mov	r0, r3
 800b178:	f7fe fb10 	bl	800979c <dir_read>
 800b17c:	4603      	mov	r3, r0
 800b17e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800b182:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b186:	2b00      	cmp	r3, #0
 800b188:	d102      	bne.n	800b190 <f_unlink+0xec>
 800b18a:	2307      	movs	r3, #7
 800b18c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800b190:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b194:	2b04      	cmp	r3, #4
 800b196:	d102      	bne.n	800b19e <f_unlink+0xfa>
 800b198:	2300      	movs	r3, #0
 800b19a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800b19e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d123      	bne.n	800b1ee <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800b1a6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	f7fe fbda 	bl	8009964 <dir_remove>
 800b1b0:	4603      	mov	r3, r0
 800b1b2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800b1b6:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d10c      	bne.n	800b1d8 <f_unlink+0x134>
 800b1be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d009      	beq.n	800b1d8 <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800b1c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	6f39      	ldr	r1, [r7, #112]	; 0x70
 800b1cc:	4618      	mov	r0, r3
 800b1ce:	f7fd ffee 	bl	80091ae <remove_chain>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800b1d8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d106      	bne.n	800b1ee <f_unlink+0x14a>
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	f7fd fdc2 	bl	8008d6c <sync_fs>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b1ee:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3778      	adds	r7, #120	; 0x78
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
	...

0800b1fc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b087      	sub	sp, #28
 800b200:	af00      	add	r7, sp, #0
 800b202:	60f8      	str	r0, [r7, #12]
 800b204:	60b9      	str	r1, [r7, #8]
 800b206:	4613      	mov	r3, r2
 800b208:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b20a:	2301      	movs	r3, #1
 800b20c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b20e:	2300      	movs	r3, #0
 800b210:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b212:	4b1f      	ldr	r3, [pc, #124]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b214:	7a5b      	ldrb	r3, [r3, #9]
 800b216:	b2db      	uxtb	r3, r3
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d131      	bne.n	800b280 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b21c:	4b1c      	ldr	r3, [pc, #112]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b21e:	7a5b      	ldrb	r3, [r3, #9]
 800b220:	b2db      	uxtb	r3, r3
 800b222:	461a      	mov	r2, r3
 800b224:	4b1a      	ldr	r3, [pc, #104]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b226:	2100      	movs	r1, #0
 800b228:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b22a:	4b19      	ldr	r3, [pc, #100]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b22c:	7a5b      	ldrb	r3, [r3, #9]
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	4a17      	ldr	r2, [pc, #92]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b232:	009b      	lsls	r3, r3, #2
 800b234:	4413      	add	r3, r2
 800b236:	68fa      	ldr	r2, [r7, #12]
 800b238:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b23a:	4b15      	ldr	r3, [pc, #84]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b23c:	7a5b      	ldrb	r3, [r3, #9]
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	461a      	mov	r2, r3
 800b242:	4b13      	ldr	r3, [pc, #76]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b244:	4413      	add	r3, r2
 800b246:	79fa      	ldrb	r2, [r7, #7]
 800b248:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b24a:	4b11      	ldr	r3, [pc, #68]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b24c:	7a5b      	ldrb	r3, [r3, #9]
 800b24e:	b2db      	uxtb	r3, r3
 800b250:	1c5a      	adds	r2, r3, #1
 800b252:	b2d1      	uxtb	r1, r2
 800b254:	4a0e      	ldr	r2, [pc, #56]	; (800b290 <FATFS_LinkDriverEx+0x94>)
 800b256:	7251      	strb	r1, [r2, #9]
 800b258:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b25a:	7dbb      	ldrb	r3, [r7, #22]
 800b25c:	3330      	adds	r3, #48	; 0x30
 800b25e:	b2da      	uxtb	r2, r3
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b264:	68bb      	ldr	r3, [r7, #8]
 800b266:	3301      	adds	r3, #1
 800b268:	223a      	movs	r2, #58	; 0x3a
 800b26a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	3302      	adds	r3, #2
 800b270:	222f      	movs	r2, #47	; 0x2f
 800b272:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	3303      	adds	r3, #3
 800b278:	2200      	movs	r2, #0
 800b27a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b27c:	2300      	movs	r3, #0
 800b27e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b280:	7dfb      	ldrb	r3, [r7, #23]
}
 800b282:	4618      	mov	r0, r3
 800b284:	371c      	adds	r7, #28
 800b286:	46bd      	mov	sp, r7
 800b288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b28c:	4770      	bx	lr
 800b28e:	bf00      	nop
 800b290:	20000db0 	.word	0x20000db0

0800b294 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b082      	sub	sp, #8
 800b298:	af00      	add	r7, sp, #0
 800b29a:	6078      	str	r0, [r7, #4]
 800b29c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b29e:	2200      	movs	r2, #0
 800b2a0:	6839      	ldr	r1, [r7, #0]
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f7ff ffaa 	bl	800b1fc <FATFS_LinkDriverEx>
 800b2a8:	4603      	mov	r3, r0
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3708      	adds	r7, #8
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
	...

0800b2b4 <__errno>:
 800b2b4:	4b01      	ldr	r3, [pc, #4]	; (800b2bc <__errno+0x8>)
 800b2b6:	6818      	ldr	r0, [r3, #0]
 800b2b8:	4770      	bx	lr
 800b2ba:	bf00      	nop
 800b2bc:	20000010 	.word	0x20000010

0800b2c0 <exit>:
 800b2c0:	b508      	push	{r3, lr}
 800b2c2:	4b07      	ldr	r3, [pc, #28]	; (800b2e0 <exit+0x20>)
 800b2c4:	4604      	mov	r4, r0
 800b2c6:	b113      	cbz	r3, 800b2ce <exit+0xe>
 800b2c8:	2100      	movs	r1, #0
 800b2ca:	f3af 8000 	nop.w
 800b2ce:	4b05      	ldr	r3, [pc, #20]	; (800b2e4 <exit+0x24>)
 800b2d0:	6818      	ldr	r0, [r3, #0]
 800b2d2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800b2d4:	b103      	cbz	r3, 800b2d8 <exit+0x18>
 800b2d6:	4798      	blx	r3
 800b2d8:	4620      	mov	r0, r4
 800b2da:	f7f6 fac3 	bl	8001864 <_exit>
 800b2de:	bf00      	nop
 800b2e0:	00000000 	.word	0x00000000
 800b2e4:	0800bd78 	.word	0x0800bd78

0800b2e8 <__libc_init_array>:
 800b2e8:	b570      	push	{r4, r5, r6, lr}
 800b2ea:	4d0d      	ldr	r5, [pc, #52]	; (800b320 <__libc_init_array+0x38>)
 800b2ec:	4c0d      	ldr	r4, [pc, #52]	; (800b324 <__libc_init_array+0x3c>)
 800b2ee:	1b64      	subs	r4, r4, r5
 800b2f0:	10a4      	asrs	r4, r4, #2
 800b2f2:	2600      	movs	r6, #0
 800b2f4:	42a6      	cmp	r6, r4
 800b2f6:	d109      	bne.n	800b30c <__libc_init_array+0x24>
 800b2f8:	4d0b      	ldr	r5, [pc, #44]	; (800b328 <__libc_init_array+0x40>)
 800b2fa:	4c0c      	ldr	r4, [pc, #48]	; (800b32c <__libc_init_array+0x44>)
 800b2fc:	f000 fc9e 	bl	800bc3c <_init>
 800b300:	1b64      	subs	r4, r4, r5
 800b302:	10a4      	asrs	r4, r4, #2
 800b304:	2600      	movs	r6, #0
 800b306:	42a6      	cmp	r6, r4
 800b308:	d105      	bne.n	800b316 <__libc_init_array+0x2e>
 800b30a:	bd70      	pop	{r4, r5, r6, pc}
 800b30c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b310:	4798      	blx	r3
 800b312:	3601      	adds	r6, #1
 800b314:	e7ee      	b.n	800b2f4 <__libc_init_array+0xc>
 800b316:	f855 3b04 	ldr.w	r3, [r5], #4
 800b31a:	4798      	blx	r3
 800b31c:	3601      	adds	r6, #1
 800b31e:	e7f2      	b.n	800b306 <__libc_init_array+0x1e>
 800b320:	0800bdb8 	.word	0x0800bdb8
 800b324:	0800bdb8 	.word	0x0800bdb8
 800b328:	0800bdb8 	.word	0x0800bdb8
 800b32c:	0800bdbc 	.word	0x0800bdbc

0800b330 <malloc>:
 800b330:	4b02      	ldr	r3, [pc, #8]	; (800b33c <malloc+0xc>)
 800b332:	4601      	mov	r1, r0
 800b334:	6818      	ldr	r0, [r3, #0]
 800b336:	f000 b87f 	b.w	800b438 <_malloc_r>
 800b33a:	bf00      	nop
 800b33c:	20000010 	.word	0x20000010

0800b340 <free>:
 800b340:	4b02      	ldr	r3, [pc, #8]	; (800b34c <free+0xc>)
 800b342:	4601      	mov	r1, r0
 800b344:	6818      	ldr	r0, [r3, #0]
 800b346:	f000 b80b 	b.w	800b360 <_free_r>
 800b34a:	bf00      	nop
 800b34c:	20000010 	.word	0x20000010

0800b350 <memset>:
 800b350:	4402      	add	r2, r0
 800b352:	4603      	mov	r3, r0
 800b354:	4293      	cmp	r3, r2
 800b356:	d100      	bne.n	800b35a <memset+0xa>
 800b358:	4770      	bx	lr
 800b35a:	f803 1b01 	strb.w	r1, [r3], #1
 800b35e:	e7f9      	b.n	800b354 <memset+0x4>

0800b360 <_free_r>:
 800b360:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b362:	2900      	cmp	r1, #0
 800b364:	d044      	beq.n	800b3f0 <_free_r+0x90>
 800b366:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b36a:	9001      	str	r0, [sp, #4]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	f1a1 0404 	sub.w	r4, r1, #4
 800b372:	bfb8      	it	lt
 800b374:	18e4      	addlt	r4, r4, r3
 800b376:	f000 f903 	bl	800b580 <__malloc_lock>
 800b37a:	4a1e      	ldr	r2, [pc, #120]	; (800b3f4 <_free_r+0x94>)
 800b37c:	9801      	ldr	r0, [sp, #4]
 800b37e:	6813      	ldr	r3, [r2, #0]
 800b380:	b933      	cbnz	r3, 800b390 <_free_r+0x30>
 800b382:	6063      	str	r3, [r4, #4]
 800b384:	6014      	str	r4, [r2, #0]
 800b386:	b003      	add	sp, #12
 800b388:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b38c:	f000 b8fe 	b.w	800b58c <__malloc_unlock>
 800b390:	42a3      	cmp	r3, r4
 800b392:	d908      	bls.n	800b3a6 <_free_r+0x46>
 800b394:	6825      	ldr	r5, [r4, #0]
 800b396:	1961      	adds	r1, r4, r5
 800b398:	428b      	cmp	r3, r1
 800b39a:	bf01      	itttt	eq
 800b39c:	6819      	ldreq	r1, [r3, #0]
 800b39e:	685b      	ldreq	r3, [r3, #4]
 800b3a0:	1949      	addeq	r1, r1, r5
 800b3a2:	6021      	streq	r1, [r4, #0]
 800b3a4:	e7ed      	b.n	800b382 <_free_r+0x22>
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	685b      	ldr	r3, [r3, #4]
 800b3aa:	b10b      	cbz	r3, 800b3b0 <_free_r+0x50>
 800b3ac:	42a3      	cmp	r3, r4
 800b3ae:	d9fa      	bls.n	800b3a6 <_free_r+0x46>
 800b3b0:	6811      	ldr	r1, [r2, #0]
 800b3b2:	1855      	adds	r5, r2, r1
 800b3b4:	42a5      	cmp	r5, r4
 800b3b6:	d10b      	bne.n	800b3d0 <_free_r+0x70>
 800b3b8:	6824      	ldr	r4, [r4, #0]
 800b3ba:	4421      	add	r1, r4
 800b3bc:	1854      	adds	r4, r2, r1
 800b3be:	42a3      	cmp	r3, r4
 800b3c0:	6011      	str	r1, [r2, #0]
 800b3c2:	d1e0      	bne.n	800b386 <_free_r+0x26>
 800b3c4:	681c      	ldr	r4, [r3, #0]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	6053      	str	r3, [r2, #4]
 800b3ca:	4421      	add	r1, r4
 800b3cc:	6011      	str	r1, [r2, #0]
 800b3ce:	e7da      	b.n	800b386 <_free_r+0x26>
 800b3d0:	d902      	bls.n	800b3d8 <_free_r+0x78>
 800b3d2:	230c      	movs	r3, #12
 800b3d4:	6003      	str	r3, [r0, #0]
 800b3d6:	e7d6      	b.n	800b386 <_free_r+0x26>
 800b3d8:	6825      	ldr	r5, [r4, #0]
 800b3da:	1961      	adds	r1, r4, r5
 800b3dc:	428b      	cmp	r3, r1
 800b3de:	bf04      	itt	eq
 800b3e0:	6819      	ldreq	r1, [r3, #0]
 800b3e2:	685b      	ldreq	r3, [r3, #4]
 800b3e4:	6063      	str	r3, [r4, #4]
 800b3e6:	bf04      	itt	eq
 800b3e8:	1949      	addeq	r1, r1, r5
 800b3ea:	6021      	streq	r1, [r4, #0]
 800b3ec:	6054      	str	r4, [r2, #4]
 800b3ee:	e7ca      	b.n	800b386 <_free_r+0x26>
 800b3f0:	b003      	add	sp, #12
 800b3f2:	bd30      	pop	{r4, r5, pc}
 800b3f4:	20000dbc 	.word	0x20000dbc

0800b3f8 <sbrk_aligned>:
 800b3f8:	b570      	push	{r4, r5, r6, lr}
 800b3fa:	4e0e      	ldr	r6, [pc, #56]	; (800b434 <sbrk_aligned+0x3c>)
 800b3fc:	460c      	mov	r4, r1
 800b3fe:	6831      	ldr	r1, [r6, #0]
 800b400:	4605      	mov	r5, r0
 800b402:	b911      	cbnz	r1, 800b40a <sbrk_aligned+0x12>
 800b404:	f000 f88c 	bl	800b520 <_sbrk_r>
 800b408:	6030      	str	r0, [r6, #0]
 800b40a:	4621      	mov	r1, r4
 800b40c:	4628      	mov	r0, r5
 800b40e:	f000 f887 	bl	800b520 <_sbrk_r>
 800b412:	1c43      	adds	r3, r0, #1
 800b414:	d00a      	beq.n	800b42c <sbrk_aligned+0x34>
 800b416:	1cc4      	adds	r4, r0, #3
 800b418:	f024 0403 	bic.w	r4, r4, #3
 800b41c:	42a0      	cmp	r0, r4
 800b41e:	d007      	beq.n	800b430 <sbrk_aligned+0x38>
 800b420:	1a21      	subs	r1, r4, r0
 800b422:	4628      	mov	r0, r5
 800b424:	f000 f87c 	bl	800b520 <_sbrk_r>
 800b428:	3001      	adds	r0, #1
 800b42a:	d101      	bne.n	800b430 <sbrk_aligned+0x38>
 800b42c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b430:	4620      	mov	r0, r4
 800b432:	bd70      	pop	{r4, r5, r6, pc}
 800b434:	20000dc0 	.word	0x20000dc0

0800b438 <_malloc_r>:
 800b438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b43c:	1ccd      	adds	r5, r1, #3
 800b43e:	f025 0503 	bic.w	r5, r5, #3
 800b442:	3508      	adds	r5, #8
 800b444:	2d0c      	cmp	r5, #12
 800b446:	bf38      	it	cc
 800b448:	250c      	movcc	r5, #12
 800b44a:	2d00      	cmp	r5, #0
 800b44c:	4607      	mov	r7, r0
 800b44e:	db01      	blt.n	800b454 <_malloc_r+0x1c>
 800b450:	42a9      	cmp	r1, r5
 800b452:	d905      	bls.n	800b460 <_malloc_r+0x28>
 800b454:	230c      	movs	r3, #12
 800b456:	603b      	str	r3, [r7, #0]
 800b458:	2600      	movs	r6, #0
 800b45a:	4630      	mov	r0, r6
 800b45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b460:	4e2e      	ldr	r6, [pc, #184]	; (800b51c <_malloc_r+0xe4>)
 800b462:	f000 f88d 	bl	800b580 <__malloc_lock>
 800b466:	6833      	ldr	r3, [r6, #0]
 800b468:	461c      	mov	r4, r3
 800b46a:	bb34      	cbnz	r4, 800b4ba <_malloc_r+0x82>
 800b46c:	4629      	mov	r1, r5
 800b46e:	4638      	mov	r0, r7
 800b470:	f7ff ffc2 	bl	800b3f8 <sbrk_aligned>
 800b474:	1c43      	adds	r3, r0, #1
 800b476:	4604      	mov	r4, r0
 800b478:	d14d      	bne.n	800b516 <_malloc_r+0xde>
 800b47a:	6834      	ldr	r4, [r6, #0]
 800b47c:	4626      	mov	r6, r4
 800b47e:	2e00      	cmp	r6, #0
 800b480:	d140      	bne.n	800b504 <_malloc_r+0xcc>
 800b482:	6823      	ldr	r3, [r4, #0]
 800b484:	4631      	mov	r1, r6
 800b486:	4638      	mov	r0, r7
 800b488:	eb04 0803 	add.w	r8, r4, r3
 800b48c:	f000 f848 	bl	800b520 <_sbrk_r>
 800b490:	4580      	cmp	r8, r0
 800b492:	d13a      	bne.n	800b50a <_malloc_r+0xd2>
 800b494:	6821      	ldr	r1, [r4, #0]
 800b496:	3503      	adds	r5, #3
 800b498:	1a6d      	subs	r5, r5, r1
 800b49a:	f025 0503 	bic.w	r5, r5, #3
 800b49e:	3508      	adds	r5, #8
 800b4a0:	2d0c      	cmp	r5, #12
 800b4a2:	bf38      	it	cc
 800b4a4:	250c      	movcc	r5, #12
 800b4a6:	4629      	mov	r1, r5
 800b4a8:	4638      	mov	r0, r7
 800b4aa:	f7ff ffa5 	bl	800b3f8 <sbrk_aligned>
 800b4ae:	3001      	adds	r0, #1
 800b4b0:	d02b      	beq.n	800b50a <_malloc_r+0xd2>
 800b4b2:	6823      	ldr	r3, [r4, #0]
 800b4b4:	442b      	add	r3, r5
 800b4b6:	6023      	str	r3, [r4, #0]
 800b4b8:	e00e      	b.n	800b4d8 <_malloc_r+0xa0>
 800b4ba:	6822      	ldr	r2, [r4, #0]
 800b4bc:	1b52      	subs	r2, r2, r5
 800b4be:	d41e      	bmi.n	800b4fe <_malloc_r+0xc6>
 800b4c0:	2a0b      	cmp	r2, #11
 800b4c2:	d916      	bls.n	800b4f2 <_malloc_r+0xba>
 800b4c4:	1961      	adds	r1, r4, r5
 800b4c6:	42a3      	cmp	r3, r4
 800b4c8:	6025      	str	r5, [r4, #0]
 800b4ca:	bf18      	it	ne
 800b4cc:	6059      	strne	r1, [r3, #4]
 800b4ce:	6863      	ldr	r3, [r4, #4]
 800b4d0:	bf08      	it	eq
 800b4d2:	6031      	streq	r1, [r6, #0]
 800b4d4:	5162      	str	r2, [r4, r5]
 800b4d6:	604b      	str	r3, [r1, #4]
 800b4d8:	4638      	mov	r0, r7
 800b4da:	f104 060b 	add.w	r6, r4, #11
 800b4de:	f000 f855 	bl	800b58c <__malloc_unlock>
 800b4e2:	f026 0607 	bic.w	r6, r6, #7
 800b4e6:	1d23      	adds	r3, r4, #4
 800b4e8:	1af2      	subs	r2, r6, r3
 800b4ea:	d0b6      	beq.n	800b45a <_malloc_r+0x22>
 800b4ec:	1b9b      	subs	r3, r3, r6
 800b4ee:	50a3      	str	r3, [r4, r2]
 800b4f0:	e7b3      	b.n	800b45a <_malloc_r+0x22>
 800b4f2:	6862      	ldr	r2, [r4, #4]
 800b4f4:	42a3      	cmp	r3, r4
 800b4f6:	bf0c      	ite	eq
 800b4f8:	6032      	streq	r2, [r6, #0]
 800b4fa:	605a      	strne	r2, [r3, #4]
 800b4fc:	e7ec      	b.n	800b4d8 <_malloc_r+0xa0>
 800b4fe:	4623      	mov	r3, r4
 800b500:	6864      	ldr	r4, [r4, #4]
 800b502:	e7b2      	b.n	800b46a <_malloc_r+0x32>
 800b504:	4634      	mov	r4, r6
 800b506:	6876      	ldr	r6, [r6, #4]
 800b508:	e7b9      	b.n	800b47e <_malloc_r+0x46>
 800b50a:	230c      	movs	r3, #12
 800b50c:	603b      	str	r3, [r7, #0]
 800b50e:	4638      	mov	r0, r7
 800b510:	f000 f83c 	bl	800b58c <__malloc_unlock>
 800b514:	e7a1      	b.n	800b45a <_malloc_r+0x22>
 800b516:	6025      	str	r5, [r4, #0]
 800b518:	e7de      	b.n	800b4d8 <_malloc_r+0xa0>
 800b51a:	bf00      	nop
 800b51c:	20000dbc 	.word	0x20000dbc

0800b520 <_sbrk_r>:
 800b520:	b538      	push	{r3, r4, r5, lr}
 800b522:	4d06      	ldr	r5, [pc, #24]	; (800b53c <_sbrk_r+0x1c>)
 800b524:	2300      	movs	r3, #0
 800b526:	4604      	mov	r4, r0
 800b528:	4608      	mov	r0, r1
 800b52a:	602b      	str	r3, [r5, #0]
 800b52c:	f7f6 f9a4 	bl	8001878 <_sbrk>
 800b530:	1c43      	adds	r3, r0, #1
 800b532:	d102      	bne.n	800b53a <_sbrk_r+0x1a>
 800b534:	682b      	ldr	r3, [r5, #0]
 800b536:	b103      	cbz	r3, 800b53a <_sbrk_r+0x1a>
 800b538:	6023      	str	r3, [r4, #0]
 800b53a:	bd38      	pop	{r3, r4, r5, pc}
 800b53c:	20000dc4 	.word	0x20000dc4

0800b540 <siprintf>:
 800b540:	b40e      	push	{r1, r2, r3}
 800b542:	b500      	push	{lr}
 800b544:	b09c      	sub	sp, #112	; 0x70
 800b546:	ab1d      	add	r3, sp, #116	; 0x74
 800b548:	9002      	str	r0, [sp, #8]
 800b54a:	9006      	str	r0, [sp, #24]
 800b54c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b550:	4809      	ldr	r0, [pc, #36]	; (800b578 <siprintf+0x38>)
 800b552:	9107      	str	r1, [sp, #28]
 800b554:	9104      	str	r1, [sp, #16]
 800b556:	4909      	ldr	r1, [pc, #36]	; (800b57c <siprintf+0x3c>)
 800b558:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55c:	9105      	str	r1, [sp, #20]
 800b55e:	6800      	ldr	r0, [r0, #0]
 800b560:	9301      	str	r3, [sp, #4]
 800b562:	a902      	add	r1, sp, #8
 800b564:	f000 f874 	bl	800b650 <_svfiprintf_r>
 800b568:	9b02      	ldr	r3, [sp, #8]
 800b56a:	2200      	movs	r2, #0
 800b56c:	701a      	strb	r2, [r3, #0]
 800b56e:	b01c      	add	sp, #112	; 0x70
 800b570:	f85d eb04 	ldr.w	lr, [sp], #4
 800b574:	b003      	add	sp, #12
 800b576:	4770      	bx	lr
 800b578:	20000010 	.word	0x20000010
 800b57c:	ffff0208 	.word	0xffff0208

0800b580 <__malloc_lock>:
 800b580:	4801      	ldr	r0, [pc, #4]	; (800b588 <__malloc_lock+0x8>)
 800b582:	f000 baf9 	b.w	800bb78 <__retarget_lock_acquire_recursive>
 800b586:	bf00      	nop
 800b588:	20000dc8 	.word	0x20000dc8

0800b58c <__malloc_unlock>:
 800b58c:	4801      	ldr	r0, [pc, #4]	; (800b594 <__malloc_unlock+0x8>)
 800b58e:	f000 baf4 	b.w	800bb7a <__retarget_lock_release_recursive>
 800b592:	bf00      	nop
 800b594:	20000dc8 	.word	0x20000dc8

0800b598 <__ssputs_r>:
 800b598:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b59c:	688e      	ldr	r6, [r1, #8]
 800b59e:	429e      	cmp	r6, r3
 800b5a0:	4682      	mov	sl, r0
 800b5a2:	460c      	mov	r4, r1
 800b5a4:	4690      	mov	r8, r2
 800b5a6:	461f      	mov	r7, r3
 800b5a8:	d838      	bhi.n	800b61c <__ssputs_r+0x84>
 800b5aa:	898a      	ldrh	r2, [r1, #12]
 800b5ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b5b0:	d032      	beq.n	800b618 <__ssputs_r+0x80>
 800b5b2:	6825      	ldr	r5, [r4, #0]
 800b5b4:	6909      	ldr	r1, [r1, #16]
 800b5b6:	eba5 0901 	sub.w	r9, r5, r1
 800b5ba:	6965      	ldr	r5, [r4, #20]
 800b5bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b5c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b5c4:	3301      	adds	r3, #1
 800b5c6:	444b      	add	r3, r9
 800b5c8:	106d      	asrs	r5, r5, #1
 800b5ca:	429d      	cmp	r5, r3
 800b5cc:	bf38      	it	cc
 800b5ce:	461d      	movcc	r5, r3
 800b5d0:	0553      	lsls	r3, r2, #21
 800b5d2:	d531      	bpl.n	800b638 <__ssputs_r+0xa0>
 800b5d4:	4629      	mov	r1, r5
 800b5d6:	f7ff ff2f 	bl	800b438 <_malloc_r>
 800b5da:	4606      	mov	r6, r0
 800b5dc:	b950      	cbnz	r0, 800b5f4 <__ssputs_r+0x5c>
 800b5de:	230c      	movs	r3, #12
 800b5e0:	f8ca 3000 	str.w	r3, [sl]
 800b5e4:	89a3      	ldrh	r3, [r4, #12]
 800b5e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b5ea:	81a3      	strh	r3, [r4, #12]
 800b5ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b5f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5f4:	6921      	ldr	r1, [r4, #16]
 800b5f6:	464a      	mov	r2, r9
 800b5f8:	f000 fac0 	bl	800bb7c <memcpy>
 800b5fc:	89a3      	ldrh	r3, [r4, #12]
 800b5fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b602:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b606:	81a3      	strh	r3, [r4, #12]
 800b608:	6126      	str	r6, [r4, #16]
 800b60a:	6165      	str	r5, [r4, #20]
 800b60c:	444e      	add	r6, r9
 800b60e:	eba5 0509 	sub.w	r5, r5, r9
 800b612:	6026      	str	r6, [r4, #0]
 800b614:	60a5      	str	r5, [r4, #8]
 800b616:	463e      	mov	r6, r7
 800b618:	42be      	cmp	r6, r7
 800b61a:	d900      	bls.n	800b61e <__ssputs_r+0x86>
 800b61c:	463e      	mov	r6, r7
 800b61e:	6820      	ldr	r0, [r4, #0]
 800b620:	4632      	mov	r2, r6
 800b622:	4641      	mov	r1, r8
 800b624:	f000 fab8 	bl	800bb98 <memmove>
 800b628:	68a3      	ldr	r3, [r4, #8]
 800b62a:	1b9b      	subs	r3, r3, r6
 800b62c:	60a3      	str	r3, [r4, #8]
 800b62e:	6823      	ldr	r3, [r4, #0]
 800b630:	4433      	add	r3, r6
 800b632:	6023      	str	r3, [r4, #0]
 800b634:	2000      	movs	r0, #0
 800b636:	e7db      	b.n	800b5f0 <__ssputs_r+0x58>
 800b638:	462a      	mov	r2, r5
 800b63a:	f000 fac7 	bl	800bbcc <_realloc_r>
 800b63e:	4606      	mov	r6, r0
 800b640:	2800      	cmp	r0, #0
 800b642:	d1e1      	bne.n	800b608 <__ssputs_r+0x70>
 800b644:	6921      	ldr	r1, [r4, #16]
 800b646:	4650      	mov	r0, sl
 800b648:	f7ff fe8a 	bl	800b360 <_free_r>
 800b64c:	e7c7      	b.n	800b5de <__ssputs_r+0x46>
	...

0800b650 <_svfiprintf_r>:
 800b650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b654:	4698      	mov	r8, r3
 800b656:	898b      	ldrh	r3, [r1, #12]
 800b658:	061b      	lsls	r3, r3, #24
 800b65a:	b09d      	sub	sp, #116	; 0x74
 800b65c:	4607      	mov	r7, r0
 800b65e:	460d      	mov	r5, r1
 800b660:	4614      	mov	r4, r2
 800b662:	d50e      	bpl.n	800b682 <_svfiprintf_r+0x32>
 800b664:	690b      	ldr	r3, [r1, #16]
 800b666:	b963      	cbnz	r3, 800b682 <_svfiprintf_r+0x32>
 800b668:	2140      	movs	r1, #64	; 0x40
 800b66a:	f7ff fee5 	bl	800b438 <_malloc_r>
 800b66e:	6028      	str	r0, [r5, #0]
 800b670:	6128      	str	r0, [r5, #16]
 800b672:	b920      	cbnz	r0, 800b67e <_svfiprintf_r+0x2e>
 800b674:	230c      	movs	r3, #12
 800b676:	603b      	str	r3, [r7, #0]
 800b678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b67c:	e0d1      	b.n	800b822 <_svfiprintf_r+0x1d2>
 800b67e:	2340      	movs	r3, #64	; 0x40
 800b680:	616b      	str	r3, [r5, #20]
 800b682:	2300      	movs	r3, #0
 800b684:	9309      	str	r3, [sp, #36]	; 0x24
 800b686:	2320      	movs	r3, #32
 800b688:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b68c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b690:	2330      	movs	r3, #48	; 0x30
 800b692:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b83c <_svfiprintf_r+0x1ec>
 800b696:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b69a:	f04f 0901 	mov.w	r9, #1
 800b69e:	4623      	mov	r3, r4
 800b6a0:	469a      	mov	sl, r3
 800b6a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6a6:	b10a      	cbz	r2, 800b6ac <_svfiprintf_r+0x5c>
 800b6a8:	2a25      	cmp	r2, #37	; 0x25
 800b6aa:	d1f9      	bne.n	800b6a0 <_svfiprintf_r+0x50>
 800b6ac:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b0:	d00b      	beq.n	800b6ca <_svfiprintf_r+0x7a>
 800b6b2:	465b      	mov	r3, fp
 800b6b4:	4622      	mov	r2, r4
 800b6b6:	4629      	mov	r1, r5
 800b6b8:	4638      	mov	r0, r7
 800b6ba:	f7ff ff6d 	bl	800b598 <__ssputs_r>
 800b6be:	3001      	adds	r0, #1
 800b6c0:	f000 80aa 	beq.w	800b818 <_svfiprintf_r+0x1c8>
 800b6c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b6c6:	445a      	add	r2, fp
 800b6c8:	9209      	str	r2, [sp, #36]	; 0x24
 800b6ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	f000 80a2 	beq.w	800b818 <_svfiprintf_r+0x1c8>
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b6da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6de:	f10a 0a01 	add.w	sl, sl, #1
 800b6e2:	9304      	str	r3, [sp, #16]
 800b6e4:	9307      	str	r3, [sp, #28]
 800b6e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b6ea:	931a      	str	r3, [sp, #104]	; 0x68
 800b6ec:	4654      	mov	r4, sl
 800b6ee:	2205      	movs	r2, #5
 800b6f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f4:	4851      	ldr	r0, [pc, #324]	; (800b83c <_svfiprintf_r+0x1ec>)
 800b6f6:	f7f4 fd9b 	bl	8000230 <memchr>
 800b6fa:	9a04      	ldr	r2, [sp, #16]
 800b6fc:	b9d8      	cbnz	r0, 800b736 <_svfiprintf_r+0xe6>
 800b6fe:	06d0      	lsls	r0, r2, #27
 800b700:	bf44      	itt	mi
 800b702:	2320      	movmi	r3, #32
 800b704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b708:	0711      	lsls	r1, r2, #28
 800b70a:	bf44      	itt	mi
 800b70c:	232b      	movmi	r3, #43	; 0x2b
 800b70e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b712:	f89a 3000 	ldrb.w	r3, [sl]
 800b716:	2b2a      	cmp	r3, #42	; 0x2a
 800b718:	d015      	beq.n	800b746 <_svfiprintf_r+0xf6>
 800b71a:	9a07      	ldr	r2, [sp, #28]
 800b71c:	4654      	mov	r4, sl
 800b71e:	2000      	movs	r0, #0
 800b720:	f04f 0c0a 	mov.w	ip, #10
 800b724:	4621      	mov	r1, r4
 800b726:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72a:	3b30      	subs	r3, #48	; 0x30
 800b72c:	2b09      	cmp	r3, #9
 800b72e:	d94e      	bls.n	800b7ce <_svfiprintf_r+0x17e>
 800b730:	b1b0      	cbz	r0, 800b760 <_svfiprintf_r+0x110>
 800b732:	9207      	str	r2, [sp, #28]
 800b734:	e014      	b.n	800b760 <_svfiprintf_r+0x110>
 800b736:	eba0 0308 	sub.w	r3, r0, r8
 800b73a:	fa09 f303 	lsl.w	r3, r9, r3
 800b73e:	4313      	orrs	r3, r2
 800b740:	9304      	str	r3, [sp, #16]
 800b742:	46a2      	mov	sl, r4
 800b744:	e7d2      	b.n	800b6ec <_svfiprintf_r+0x9c>
 800b746:	9b03      	ldr	r3, [sp, #12]
 800b748:	1d19      	adds	r1, r3, #4
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	9103      	str	r1, [sp, #12]
 800b74e:	2b00      	cmp	r3, #0
 800b750:	bfbb      	ittet	lt
 800b752:	425b      	neglt	r3, r3
 800b754:	f042 0202 	orrlt.w	r2, r2, #2
 800b758:	9307      	strge	r3, [sp, #28]
 800b75a:	9307      	strlt	r3, [sp, #28]
 800b75c:	bfb8      	it	lt
 800b75e:	9204      	strlt	r2, [sp, #16]
 800b760:	7823      	ldrb	r3, [r4, #0]
 800b762:	2b2e      	cmp	r3, #46	; 0x2e
 800b764:	d10c      	bne.n	800b780 <_svfiprintf_r+0x130>
 800b766:	7863      	ldrb	r3, [r4, #1]
 800b768:	2b2a      	cmp	r3, #42	; 0x2a
 800b76a:	d135      	bne.n	800b7d8 <_svfiprintf_r+0x188>
 800b76c:	9b03      	ldr	r3, [sp, #12]
 800b76e:	1d1a      	adds	r2, r3, #4
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	9203      	str	r2, [sp, #12]
 800b774:	2b00      	cmp	r3, #0
 800b776:	bfb8      	it	lt
 800b778:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b77c:	3402      	adds	r4, #2
 800b77e:	9305      	str	r3, [sp, #20]
 800b780:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b84c <_svfiprintf_r+0x1fc>
 800b784:	7821      	ldrb	r1, [r4, #0]
 800b786:	2203      	movs	r2, #3
 800b788:	4650      	mov	r0, sl
 800b78a:	f7f4 fd51 	bl	8000230 <memchr>
 800b78e:	b140      	cbz	r0, 800b7a2 <_svfiprintf_r+0x152>
 800b790:	2340      	movs	r3, #64	; 0x40
 800b792:	eba0 000a 	sub.w	r0, r0, sl
 800b796:	fa03 f000 	lsl.w	r0, r3, r0
 800b79a:	9b04      	ldr	r3, [sp, #16]
 800b79c:	4303      	orrs	r3, r0
 800b79e:	3401      	adds	r4, #1
 800b7a0:	9304      	str	r3, [sp, #16]
 800b7a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a6:	4826      	ldr	r0, [pc, #152]	; (800b840 <_svfiprintf_r+0x1f0>)
 800b7a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b7ac:	2206      	movs	r2, #6
 800b7ae:	f7f4 fd3f 	bl	8000230 <memchr>
 800b7b2:	2800      	cmp	r0, #0
 800b7b4:	d038      	beq.n	800b828 <_svfiprintf_r+0x1d8>
 800b7b6:	4b23      	ldr	r3, [pc, #140]	; (800b844 <_svfiprintf_r+0x1f4>)
 800b7b8:	bb1b      	cbnz	r3, 800b802 <_svfiprintf_r+0x1b2>
 800b7ba:	9b03      	ldr	r3, [sp, #12]
 800b7bc:	3307      	adds	r3, #7
 800b7be:	f023 0307 	bic.w	r3, r3, #7
 800b7c2:	3308      	adds	r3, #8
 800b7c4:	9303      	str	r3, [sp, #12]
 800b7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c8:	4433      	add	r3, r6
 800b7ca:	9309      	str	r3, [sp, #36]	; 0x24
 800b7cc:	e767      	b.n	800b69e <_svfiprintf_r+0x4e>
 800b7ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7d2:	460c      	mov	r4, r1
 800b7d4:	2001      	movs	r0, #1
 800b7d6:	e7a5      	b.n	800b724 <_svfiprintf_r+0xd4>
 800b7d8:	2300      	movs	r3, #0
 800b7da:	3401      	adds	r4, #1
 800b7dc:	9305      	str	r3, [sp, #20]
 800b7de:	4619      	mov	r1, r3
 800b7e0:	f04f 0c0a 	mov.w	ip, #10
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7ea:	3a30      	subs	r2, #48	; 0x30
 800b7ec:	2a09      	cmp	r2, #9
 800b7ee:	d903      	bls.n	800b7f8 <_svfiprintf_r+0x1a8>
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d0c5      	beq.n	800b780 <_svfiprintf_r+0x130>
 800b7f4:	9105      	str	r1, [sp, #20]
 800b7f6:	e7c3      	b.n	800b780 <_svfiprintf_r+0x130>
 800b7f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	2301      	movs	r3, #1
 800b800:	e7f0      	b.n	800b7e4 <_svfiprintf_r+0x194>
 800b802:	ab03      	add	r3, sp, #12
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	462a      	mov	r2, r5
 800b808:	4b0f      	ldr	r3, [pc, #60]	; (800b848 <_svfiprintf_r+0x1f8>)
 800b80a:	a904      	add	r1, sp, #16
 800b80c:	4638      	mov	r0, r7
 800b80e:	f3af 8000 	nop.w
 800b812:	1c42      	adds	r2, r0, #1
 800b814:	4606      	mov	r6, r0
 800b816:	d1d6      	bne.n	800b7c6 <_svfiprintf_r+0x176>
 800b818:	89ab      	ldrh	r3, [r5, #12]
 800b81a:	065b      	lsls	r3, r3, #25
 800b81c:	f53f af2c 	bmi.w	800b678 <_svfiprintf_r+0x28>
 800b820:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b822:	b01d      	add	sp, #116	; 0x74
 800b824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b828:	ab03      	add	r3, sp, #12
 800b82a:	9300      	str	r3, [sp, #0]
 800b82c:	462a      	mov	r2, r5
 800b82e:	4b06      	ldr	r3, [pc, #24]	; (800b848 <_svfiprintf_r+0x1f8>)
 800b830:	a904      	add	r1, sp, #16
 800b832:	4638      	mov	r0, r7
 800b834:	f000 f87a 	bl	800b92c <_printf_i>
 800b838:	e7eb      	b.n	800b812 <_svfiprintf_r+0x1c2>
 800b83a:	bf00      	nop
 800b83c:	0800bd7c 	.word	0x0800bd7c
 800b840:	0800bd86 	.word	0x0800bd86
 800b844:	00000000 	.word	0x00000000
 800b848:	0800b599 	.word	0x0800b599
 800b84c:	0800bd82 	.word	0x0800bd82

0800b850 <_printf_common>:
 800b850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b854:	4616      	mov	r6, r2
 800b856:	4699      	mov	r9, r3
 800b858:	688a      	ldr	r2, [r1, #8]
 800b85a:	690b      	ldr	r3, [r1, #16]
 800b85c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b860:	4293      	cmp	r3, r2
 800b862:	bfb8      	it	lt
 800b864:	4613      	movlt	r3, r2
 800b866:	6033      	str	r3, [r6, #0]
 800b868:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b86c:	4607      	mov	r7, r0
 800b86e:	460c      	mov	r4, r1
 800b870:	b10a      	cbz	r2, 800b876 <_printf_common+0x26>
 800b872:	3301      	adds	r3, #1
 800b874:	6033      	str	r3, [r6, #0]
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	0699      	lsls	r1, r3, #26
 800b87a:	bf42      	ittt	mi
 800b87c:	6833      	ldrmi	r3, [r6, #0]
 800b87e:	3302      	addmi	r3, #2
 800b880:	6033      	strmi	r3, [r6, #0]
 800b882:	6825      	ldr	r5, [r4, #0]
 800b884:	f015 0506 	ands.w	r5, r5, #6
 800b888:	d106      	bne.n	800b898 <_printf_common+0x48>
 800b88a:	f104 0a19 	add.w	sl, r4, #25
 800b88e:	68e3      	ldr	r3, [r4, #12]
 800b890:	6832      	ldr	r2, [r6, #0]
 800b892:	1a9b      	subs	r3, r3, r2
 800b894:	42ab      	cmp	r3, r5
 800b896:	dc26      	bgt.n	800b8e6 <_printf_common+0x96>
 800b898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b89c:	1e13      	subs	r3, r2, #0
 800b89e:	6822      	ldr	r2, [r4, #0]
 800b8a0:	bf18      	it	ne
 800b8a2:	2301      	movne	r3, #1
 800b8a4:	0692      	lsls	r2, r2, #26
 800b8a6:	d42b      	bmi.n	800b900 <_printf_common+0xb0>
 800b8a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b8ac:	4649      	mov	r1, r9
 800b8ae:	4638      	mov	r0, r7
 800b8b0:	47c0      	blx	r8
 800b8b2:	3001      	adds	r0, #1
 800b8b4:	d01e      	beq.n	800b8f4 <_printf_common+0xa4>
 800b8b6:	6823      	ldr	r3, [r4, #0]
 800b8b8:	68e5      	ldr	r5, [r4, #12]
 800b8ba:	6832      	ldr	r2, [r6, #0]
 800b8bc:	f003 0306 	and.w	r3, r3, #6
 800b8c0:	2b04      	cmp	r3, #4
 800b8c2:	bf08      	it	eq
 800b8c4:	1aad      	subeq	r5, r5, r2
 800b8c6:	68a3      	ldr	r3, [r4, #8]
 800b8c8:	6922      	ldr	r2, [r4, #16]
 800b8ca:	bf0c      	ite	eq
 800b8cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8d0:	2500      	movne	r5, #0
 800b8d2:	4293      	cmp	r3, r2
 800b8d4:	bfc4      	itt	gt
 800b8d6:	1a9b      	subgt	r3, r3, r2
 800b8d8:	18ed      	addgt	r5, r5, r3
 800b8da:	2600      	movs	r6, #0
 800b8dc:	341a      	adds	r4, #26
 800b8de:	42b5      	cmp	r5, r6
 800b8e0:	d11a      	bne.n	800b918 <_printf_common+0xc8>
 800b8e2:	2000      	movs	r0, #0
 800b8e4:	e008      	b.n	800b8f8 <_printf_common+0xa8>
 800b8e6:	2301      	movs	r3, #1
 800b8e8:	4652      	mov	r2, sl
 800b8ea:	4649      	mov	r1, r9
 800b8ec:	4638      	mov	r0, r7
 800b8ee:	47c0      	blx	r8
 800b8f0:	3001      	adds	r0, #1
 800b8f2:	d103      	bne.n	800b8fc <_printf_common+0xac>
 800b8f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8fc:	3501      	adds	r5, #1
 800b8fe:	e7c6      	b.n	800b88e <_printf_common+0x3e>
 800b900:	18e1      	adds	r1, r4, r3
 800b902:	1c5a      	adds	r2, r3, #1
 800b904:	2030      	movs	r0, #48	; 0x30
 800b906:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b90a:	4422      	add	r2, r4
 800b90c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b910:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b914:	3302      	adds	r3, #2
 800b916:	e7c7      	b.n	800b8a8 <_printf_common+0x58>
 800b918:	2301      	movs	r3, #1
 800b91a:	4622      	mov	r2, r4
 800b91c:	4649      	mov	r1, r9
 800b91e:	4638      	mov	r0, r7
 800b920:	47c0      	blx	r8
 800b922:	3001      	adds	r0, #1
 800b924:	d0e6      	beq.n	800b8f4 <_printf_common+0xa4>
 800b926:	3601      	adds	r6, #1
 800b928:	e7d9      	b.n	800b8de <_printf_common+0x8e>
	...

0800b92c <_printf_i>:
 800b92c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b930:	7e0f      	ldrb	r7, [r1, #24]
 800b932:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b934:	2f78      	cmp	r7, #120	; 0x78
 800b936:	4691      	mov	r9, r2
 800b938:	4680      	mov	r8, r0
 800b93a:	460c      	mov	r4, r1
 800b93c:	469a      	mov	sl, r3
 800b93e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b942:	d807      	bhi.n	800b954 <_printf_i+0x28>
 800b944:	2f62      	cmp	r7, #98	; 0x62
 800b946:	d80a      	bhi.n	800b95e <_printf_i+0x32>
 800b948:	2f00      	cmp	r7, #0
 800b94a:	f000 80d8 	beq.w	800bafe <_printf_i+0x1d2>
 800b94e:	2f58      	cmp	r7, #88	; 0x58
 800b950:	f000 80a3 	beq.w	800ba9a <_printf_i+0x16e>
 800b954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b958:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b95c:	e03a      	b.n	800b9d4 <_printf_i+0xa8>
 800b95e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b962:	2b15      	cmp	r3, #21
 800b964:	d8f6      	bhi.n	800b954 <_printf_i+0x28>
 800b966:	a101      	add	r1, pc, #4	; (adr r1, 800b96c <_printf_i+0x40>)
 800b968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b96c:	0800b9c5 	.word	0x0800b9c5
 800b970:	0800b9d9 	.word	0x0800b9d9
 800b974:	0800b955 	.word	0x0800b955
 800b978:	0800b955 	.word	0x0800b955
 800b97c:	0800b955 	.word	0x0800b955
 800b980:	0800b955 	.word	0x0800b955
 800b984:	0800b9d9 	.word	0x0800b9d9
 800b988:	0800b955 	.word	0x0800b955
 800b98c:	0800b955 	.word	0x0800b955
 800b990:	0800b955 	.word	0x0800b955
 800b994:	0800b955 	.word	0x0800b955
 800b998:	0800bae5 	.word	0x0800bae5
 800b99c:	0800ba09 	.word	0x0800ba09
 800b9a0:	0800bac7 	.word	0x0800bac7
 800b9a4:	0800b955 	.word	0x0800b955
 800b9a8:	0800b955 	.word	0x0800b955
 800b9ac:	0800bb07 	.word	0x0800bb07
 800b9b0:	0800b955 	.word	0x0800b955
 800b9b4:	0800ba09 	.word	0x0800ba09
 800b9b8:	0800b955 	.word	0x0800b955
 800b9bc:	0800b955 	.word	0x0800b955
 800b9c0:	0800bacf 	.word	0x0800bacf
 800b9c4:	682b      	ldr	r3, [r5, #0]
 800b9c6:	1d1a      	adds	r2, r3, #4
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	602a      	str	r2, [r5, #0]
 800b9cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b9d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9d4:	2301      	movs	r3, #1
 800b9d6:	e0a3      	b.n	800bb20 <_printf_i+0x1f4>
 800b9d8:	6820      	ldr	r0, [r4, #0]
 800b9da:	6829      	ldr	r1, [r5, #0]
 800b9dc:	0606      	lsls	r6, r0, #24
 800b9de:	f101 0304 	add.w	r3, r1, #4
 800b9e2:	d50a      	bpl.n	800b9fa <_printf_i+0xce>
 800b9e4:	680e      	ldr	r6, [r1, #0]
 800b9e6:	602b      	str	r3, [r5, #0]
 800b9e8:	2e00      	cmp	r6, #0
 800b9ea:	da03      	bge.n	800b9f4 <_printf_i+0xc8>
 800b9ec:	232d      	movs	r3, #45	; 0x2d
 800b9ee:	4276      	negs	r6, r6
 800b9f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9f4:	485e      	ldr	r0, [pc, #376]	; (800bb70 <_printf_i+0x244>)
 800b9f6:	230a      	movs	r3, #10
 800b9f8:	e019      	b.n	800ba2e <_printf_i+0x102>
 800b9fa:	680e      	ldr	r6, [r1, #0]
 800b9fc:	602b      	str	r3, [r5, #0]
 800b9fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ba02:	bf18      	it	ne
 800ba04:	b236      	sxthne	r6, r6
 800ba06:	e7ef      	b.n	800b9e8 <_printf_i+0xbc>
 800ba08:	682b      	ldr	r3, [r5, #0]
 800ba0a:	6820      	ldr	r0, [r4, #0]
 800ba0c:	1d19      	adds	r1, r3, #4
 800ba0e:	6029      	str	r1, [r5, #0]
 800ba10:	0601      	lsls	r1, r0, #24
 800ba12:	d501      	bpl.n	800ba18 <_printf_i+0xec>
 800ba14:	681e      	ldr	r6, [r3, #0]
 800ba16:	e002      	b.n	800ba1e <_printf_i+0xf2>
 800ba18:	0646      	lsls	r6, r0, #25
 800ba1a:	d5fb      	bpl.n	800ba14 <_printf_i+0xe8>
 800ba1c:	881e      	ldrh	r6, [r3, #0]
 800ba1e:	4854      	ldr	r0, [pc, #336]	; (800bb70 <_printf_i+0x244>)
 800ba20:	2f6f      	cmp	r7, #111	; 0x6f
 800ba22:	bf0c      	ite	eq
 800ba24:	2308      	moveq	r3, #8
 800ba26:	230a      	movne	r3, #10
 800ba28:	2100      	movs	r1, #0
 800ba2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba2e:	6865      	ldr	r5, [r4, #4]
 800ba30:	60a5      	str	r5, [r4, #8]
 800ba32:	2d00      	cmp	r5, #0
 800ba34:	bfa2      	ittt	ge
 800ba36:	6821      	ldrge	r1, [r4, #0]
 800ba38:	f021 0104 	bicge.w	r1, r1, #4
 800ba3c:	6021      	strge	r1, [r4, #0]
 800ba3e:	b90e      	cbnz	r6, 800ba44 <_printf_i+0x118>
 800ba40:	2d00      	cmp	r5, #0
 800ba42:	d04d      	beq.n	800bae0 <_printf_i+0x1b4>
 800ba44:	4615      	mov	r5, r2
 800ba46:	fbb6 f1f3 	udiv	r1, r6, r3
 800ba4a:	fb03 6711 	mls	r7, r3, r1, r6
 800ba4e:	5dc7      	ldrb	r7, [r0, r7]
 800ba50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ba54:	4637      	mov	r7, r6
 800ba56:	42bb      	cmp	r3, r7
 800ba58:	460e      	mov	r6, r1
 800ba5a:	d9f4      	bls.n	800ba46 <_printf_i+0x11a>
 800ba5c:	2b08      	cmp	r3, #8
 800ba5e:	d10b      	bne.n	800ba78 <_printf_i+0x14c>
 800ba60:	6823      	ldr	r3, [r4, #0]
 800ba62:	07de      	lsls	r6, r3, #31
 800ba64:	d508      	bpl.n	800ba78 <_printf_i+0x14c>
 800ba66:	6923      	ldr	r3, [r4, #16]
 800ba68:	6861      	ldr	r1, [r4, #4]
 800ba6a:	4299      	cmp	r1, r3
 800ba6c:	bfde      	ittt	le
 800ba6e:	2330      	movle	r3, #48	; 0x30
 800ba70:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ba74:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ba78:	1b52      	subs	r2, r2, r5
 800ba7a:	6122      	str	r2, [r4, #16]
 800ba7c:	f8cd a000 	str.w	sl, [sp]
 800ba80:	464b      	mov	r3, r9
 800ba82:	aa03      	add	r2, sp, #12
 800ba84:	4621      	mov	r1, r4
 800ba86:	4640      	mov	r0, r8
 800ba88:	f7ff fee2 	bl	800b850 <_printf_common>
 800ba8c:	3001      	adds	r0, #1
 800ba8e:	d14c      	bne.n	800bb2a <_printf_i+0x1fe>
 800ba90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba94:	b004      	add	sp, #16
 800ba96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba9a:	4835      	ldr	r0, [pc, #212]	; (800bb70 <_printf_i+0x244>)
 800ba9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800baa0:	6829      	ldr	r1, [r5, #0]
 800baa2:	6823      	ldr	r3, [r4, #0]
 800baa4:	f851 6b04 	ldr.w	r6, [r1], #4
 800baa8:	6029      	str	r1, [r5, #0]
 800baaa:	061d      	lsls	r5, r3, #24
 800baac:	d514      	bpl.n	800bad8 <_printf_i+0x1ac>
 800baae:	07df      	lsls	r7, r3, #31
 800bab0:	bf44      	itt	mi
 800bab2:	f043 0320 	orrmi.w	r3, r3, #32
 800bab6:	6023      	strmi	r3, [r4, #0]
 800bab8:	b91e      	cbnz	r6, 800bac2 <_printf_i+0x196>
 800baba:	6823      	ldr	r3, [r4, #0]
 800babc:	f023 0320 	bic.w	r3, r3, #32
 800bac0:	6023      	str	r3, [r4, #0]
 800bac2:	2310      	movs	r3, #16
 800bac4:	e7b0      	b.n	800ba28 <_printf_i+0xfc>
 800bac6:	6823      	ldr	r3, [r4, #0]
 800bac8:	f043 0320 	orr.w	r3, r3, #32
 800bacc:	6023      	str	r3, [r4, #0]
 800bace:	2378      	movs	r3, #120	; 0x78
 800bad0:	4828      	ldr	r0, [pc, #160]	; (800bb74 <_printf_i+0x248>)
 800bad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bad6:	e7e3      	b.n	800baa0 <_printf_i+0x174>
 800bad8:	0659      	lsls	r1, r3, #25
 800bada:	bf48      	it	mi
 800badc:	b2b6      	uxthmi	r6, r6
 800bade:	e7e6      	b.n	800baae <_printf_i+0x182>
 800bae0:	4615      	mov	r5, r2
 800bae2:	e7bb      	b.n	800ba5c <_printf_i+0x130>
 800bae4:	682b      	ldr	r3, [r5, #0]
 800bae6:	6826      	ldr	r6, [r4, #0]
 800bae8:	6961      	ldr	r1, [r4, #20]
 800baea:	1d18      	adds	r0, r3, #4
 800baec:	6028      	str	r0, [r5, #0]
 800baee:	0635      	lsls	r5, r6, #24
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	d501      	bpl.n	800baf8 <_printf_i+0x1cc>
 800baf4:	6019      	str	r1, [r3, #0]
 800baf6:	e002      	b.n	800bafe <_printf_i+0x1d2>
 800baf8:	0670      	lsls	r0, r6, #25
 800bafa:	d5fb      	bpl.n	800baf4 <_printf_i+0x1c8>
 800bafc:	8019      	strh	r1, [r3, #0]
 800bafe:	2300      	movs	r3, #0
 800bb00:	6123      	str	r3, [r4, #16]
 800bb02:	4615      	mov	r5, r2
 800bb04:	e7ba      	b.n	800ba7c <_printf_i+0x150>
 800bb06:	682b      	ldr	r3, [r5, #0]
 800bb08:	1d1a      	adds	r2, r3, #4
 800bb0a:	602a      	str	r2, [r5, #0]
 800bb0c:	681d      	ldr	r5, [r3, #0]
 800bb0e:	6862      	ldr	r2, [r4, #4]
 800bb10:	2100      	movs	r1, #0
 800bb12:	4628      	mov	r0, r5
 800bb14:	f7f4 fb8c 	bl	8000230 <memchr>
 800bb18:	b108      	cbz	r0, 800bb1e <_printf_i+0x1f2>
 800bb1a:	1b40      	subs	r0, r0, r5
 800bb1c:	6060      	str	r0, [r4, #4]
 800bb1e:	6863      	ldr	r3, [r4, #4]
 800bb20:	6123      	str	r3, [r4, #16]
 800bb22:	2300      	movs	r3, #0
 800bb24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb28:	e7a8      	b.n	800ba7c <_printf_i+0x150>
 800bb2a:	6923      	ldr	r3, [r4, #16]
 800bb2c:	462a      	mov	r2, r5
 800bb2e:	4649      	mov	r1, r9
 800bb30:	4640      	mov	r0, r8
 800bb32:	47d0      	blx	sl
 800bb34:	3001      	adds	r0, #1
 800bb36:	d0ab      	beq.n	800ba90 <_printf_i+0x164>
 800bb38:	6823      	ldr	r3, [r4, #0]
 800bb3a:	079b      	lsls	r3, r3, #30
 800bb3c:	d413      	bmi.n	800bb66 <_printf_i+0x23a>
 800bb3e:	68e0      	ldr	r0, [r4, #12]
 800bb40:	9b03      	ldr	r3, [sp, #12]
 800bb42:	4298      	cmp	r0, r3
 800bb44:	bfb8      	it	lt
 800bb46:	4618      	movlt	r0, r3
 800bb48:	e7a4      	b.n	800ba94 <_printf_i+0x168>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	4632      	mov	r2, r6
 800bb4e:	4649      	mov	r1, r9
 800bb50:	4640      	mov	r0, r8
 800bb52:	47d0      	blx	sl
 800bb54:	3001      	adds	r0, #1
 800bb56:	d09b      	beq.n	800ba90 <_printf_i+0x164>
 800bb58:	3501      	adds	r5, #1
 800bb5a:	68e3      	ldr	r3, [r4, #12]
 800bb5c:	9903      	ldr	r1, [sp, #12]
 800bb5e:	1a5b      	subs	r3, r3, r1
 800bb60:	42ab      	cmp	r3, r5
 800bb62:	dcf2      	bgt.n	800bb4a <_printf_i+0x21e>
 800bb64:	e7eb      	b.n	800bb3e <_printf_i+0x212>
 800bb66:	2500      	movs	r5, #0
 800bb68:	f104 0619 	add.w	r6, r4, #25
 800bb6c:	e7f5      	b.n	800bb5a <_printf_i+0x22e>
 800bb6e:	bf00      	nop
 800bb70:	0800bd8d 	.word	0x0800bd8d
 800bb74:	0800bd9e 	.word	0x0800bd9e

0800bb78 <__retarget_lock_acquire_recursive>:
 800bb78:	4770      	bx	lr

0800bb7a <__retarget_lock_release_recursive>:
 800bb7a:	4770      	bx	lr

0800bb7c <memcpy>:
 800bb7c:	440a      	add	r2, r1
 800bb7e:	4291      	cmp	r1, r2
 800bb80:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bb84:	d100      	bne.n	800bb88 <memcpy+0xc>
 800bb86:	4770      	bx	lr
 800bb88:	b510      	push	{r4, lr}
 800bb8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bb8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bb92:	4291      	cmp	r1, r2
 800bb94:	d1f9      	bne.n	800bb8a <memcpy+0xe>
 800bb96:	bd10      	pop	{r4, pc}

0800bb98 <memmove>:
 800bb98:	4288      	cmp	r0, r1
 800bb9a:	b510      	push	{r4, lr}
 800bb9c:	eb01 0402 	add.w	r4, r1, r2
 800bba0:	d902      	bls.n	800bba8 <memmove+0x10>
 800bba2:	4284      	cmp	r4, r0
 800bba4:	4623      	mov	r3, r4
 800bba6:	d807      	bhi.n	800bbb8 <memmove+0x20>
 800bba8:	1e43      	subs	r3, r0, #1
 800bbaa:	42a1      	cmp	r1, r4
 800bbac:	d008      	beq.n	800bbc0 <memmove+0x28>
 800bbae:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bbb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bbb6:	e7f8      	b.n	800bbaa <memmove+0x12>
 800bbb8:	4402      	add	r2, r0
 800bbba:	4601      	mov	r1, r0
 800bbbc:	428a      	cmp	r2, r1
 800bbbe:	d100      	bne.n	800bbc2 <memmove+0x2a>
 800bbc0:	bd10      	pop	{r4, pc}
 800bbc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bbc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bbca:	e7f7      	b.n	800bbbc <memmove+0x24>

0800bbcc <_realloc_r>:
 800bbcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbd0:	4680      	mov	r8, r0
 800bbd2:	4614      	mov	r4, r2
 800bbd4:	460e      	mov	r6, r1
 800bbd6:	b921      	cbnz	r1, 800bbe2 <_realloc_r+0x16>
 800bbd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbdc:	4611      	mov	r1, r2
 800bbde:	f7ff bc2b 	b.w	800b438 <_malloc_r>
 800bbe2:	b92a      	cbnz	r2, 800bbf0 <_realloc_r+0x24>
 800bbe4:	f7ff fbbc 	bl	800b360 <_free_r>
 800bbe8:	4625      	mov	r5, r4
 800bbea:	4628      	mov	r0, r5
 800bbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbf0:	f000 f81b 	bl	800bc2a <_malloc_usable_size_r>
 800bbf4:	4284      	cmp	r4, r0
 800bbf6:	4607      	mov	r7, r0
 800bbf8:	d802      	bhi.n	800bc00 <_realloc_r+0x34>
 800bbfa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bbfe:	d812      	bhi.n	800bc26 <_realloc_r+0x5a>
 800bc00:	4621      	mov	r1, r4
 800bc02:	4640      	mov	r0, r8
 800bc04:	f7ff fc18 	bl	800b438 <_malloc_r>
 800bc08:	4605      	mov	r5, r0
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	d0ed      	beq.n	800bbea <_realloc_r+0x1e>
 800bc0e:	42bc      	cmp	r4, r7
 800bc10:	4622      	mov	r2, r4
 800bc12:	4631      	mov	r1, r6
 800bc14:	bf28      	it	cs
 800bc16:	463a      	movcs	r2, r7
 800bc18:	f7ff ffb0 	bl	800bb7c <memcpy>
 800bc1c:	4631      	mov	r1, r6
 800bc1e:	4640      	mov	r0, r8
 800bc20:	f7ff fb9e 	bl	800b360 <_free_r>
 800bc24:	e7e1      	b.n	800bbea <_realloc_r+0x1e>
 800bc26:	4635      	mov	r5, r6
 800bc28:	e7df      	b.n	800bbea <_realloc_r+0x1e>

0800bc2a <_malloc_usable_size_r>:
 800bc2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bc2e:	1f18      	subs	r0, r3, #4
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	bfbc      	itt	lt
 800bc34:	580b      	ldrlt	r3, [r1, r0]
 800bc36:	18c0      	addlt	r0, r0, r3
 800bc38:	4770      	bx	lr
	...

0800bc3c <_init>:
 800bc3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc3e:	bf00      	nop
 800bc40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc42:	bc08      	pop	{r3}
 800bc44:	469e      	mov	lr, r3
 800bc46:	4770      	bx	lr

0800bc48 <_fini>:
 800bc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc4a:	bf00      	nop
 800bc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bc4e:	bc08      	pop	{r3}
 800bc50:	469e      	mov	lr, r3
 800bc52:	4770      	bx	lr
