m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/ModelSim_10.5se/examples
T_opt
!s110 1719127050
VD5cWHM8m82nTE[HCn>nma0
Z1 04 11 4 work open_risc_v fast 0
=1-c85b76c4451a-6677cc0a-137-5138
Z2 o-quiet -auto_acc_if_foreign -work work +acc
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1719435005
VTg@TToRP2hSA:fNjm1M2;1
04 12 4 work tb_auto_test fast 0
=1-c85b76c4451a-667c7efa-2e0-340c
R2
R3
n@_opt1
R4
T_opt2
!s110 1719126549
VcLGC?n_h0Z0UkG2DL4]?j1
R1
=1-c85b76c4451a-6677ca14-3db-dd0
o-quiet -auto_acc_if_foreign -work work -debugdb
R3
n@_opt2
R4
R0
vdual_ram
Z5 !s110 1719434974
!i10b 1
!s100 E^WgQH>33jVR`MhE=BOTR0
IgAi?^<J04>]DBFQo70eVA0
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 dE:/IC_design/3-stage-riscv-cpu/sim
w1719431767
8E:/IC_design/3-stage-riscv-cpu/rtl/dual_ram.v
FE:/IC_design/3-stage-riscv-cpu/rtl/dual_ram.v
L0 1
Z8 OL;L;10.5;63
r1
!s85 0
31
Z9 !s108 1719434974.000000
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/dual_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/dual_ram.v|
!i113 0
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vexecution
Z11 !s110 1719434972
!i10b 1
!s100 aC5Y9YfhQzgP?^HUP7;VT2
Id=^WhQ;YD<0eLGA8Y92DD1
R6
R7
w1719432391
8E:/IC_design/3-stage-riscv-cpu/rtl/execution.v
FE:/IC_design/3-stage-riscv-cpu/rtl/execution.v
L0 3
R8
r1
!s85 0
31
Z12 !s108 1719434972.000000
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/execution.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/execution.v|
!i113 0
R10
R3
vid_ex
R11
!i10b 1
!s100 mAA9O59HaNRR6`9`9;<Wg0
INIW@VMzL[:N?h98b8N=;W0
R6
R7
w1719160399
8E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v
FE:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v
L0 3
R8
r1
!s85 0
31
R12
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/id_ex.v|
!i113 0
R10
R3
vif_id
R11
!i10b 1
!s100 OJ=5LEb5h4h^1oNR<MnQZ1
Idn?B^>Y25@Q1CmdmL_b]G3
R6
R7
w1719432627
8E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v
FE:/IC_design/3-stage-riscv-cpu/rtl/if_id.v
L0 3
R8
r1
!s85 0
31
R12
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/if_id.v|
!i113 0
R10
R3
vinstruction_decode
R11
!i10b 1
!s100 88J67iJ9n^d3LiYec2>f_1
IKSaREZ^hm;gebDi9HjaEK0
R6
R7
w1719432674
8E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v
FE:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v
L0 3
R8
r1
!s85 0
31
R12
!s107 E:\IC_design\3-stage-riscv-cpu\rtl\defines.v|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_decode.v|
!i113 0
R10
R3
vinstruction_fetch
Z13 !s110 1719434973
!i10b 1
!s100 X`=:2mGdD[F_aGA9mhR0F0
I0L4HPc_`2U4DQ]a<=JGeN3
R6
R7
w1719221765
8E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v
FE:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v
L0 1
R8
r1
!s85 0
31
Z14 !s108 1719434973.000000
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/instruction_fetch.v|
!i113 0
R10
R3
vopen_risc_v
R5
!i10b 1
!s100 WnF@OUV_OYckb9Ehzi5Fk3
I1[d05<og`i_fg0cz]jVAc1
R6
R7
w1719388749
8E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v
FE:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v
L0 1
R8
r1
!s85 0
31
R9
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/open_risc_v.v|
!i113 0
R10
R3
vprogram_counter
R13
!i10b 1
!s100 kg^J35HSzQP[_U^m?P_DG1
IblNhmRN_a1ZKYUn5?[E;X2
R6
R7
w1718893689
8E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v
FE:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v
L0 1
R8
r1
!s85 0
31
R14
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/program_counter.v|
!i113 0
R10
R3
vram
R5
!i10b 1
!s100 J^lOzm7BQQZm<KHdACHf[2
IWThL:]JaUV_045`HQ23;W2
R6
R7
w1719433362
8E:/IC_design/3-stage-riscv-cpu/rtl/ram.v
FE:/IC_design/3-stage-riscv-cpu/rtl/ram.v
L0 1
R8
r1
!s85 0
31
R9
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/ram.v|
!i113 0
R10
R3
vregister_file
R13
!i10b 1
!s100 z[e:RXJ6ab;h6b0E@@TSH3
IGkUKR6:MQgjkVMI0W>?Cc3
R6
R7
w1719433682
8E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v
FE:/IC_design/3-stage-riscv-cpu/rtl/register_file.v
L0 1
R8
r1
!s85 0
31
R14
!s107 E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/rtl/register_file.v|
!i113 0
R10
R3
vtb_add_inst
R13
!i10b 1
!s100 fcg^mFB]bFFPeOE]96=>c3
IjOY_bb<eiVG`Fi>7QYXi20
R6
R7
w1718995194
8E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v
L0 3
R8
r1
!s85 0
31
R14
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_add_inst.v|
!i113 0
R10
R3
vtb_auto_test
R13
!i10b 1
!s100 `F:]Ghf_XDFM14i2<M;Oe1
IjURWN0beSWYYfO6;W89_[2
R6
R7
w1719434909
8E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v
L0 3
R8
r1
!s85 0
31
R14
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_auto_test.v|
!i113 0
R10
R3
vtb_bne_inst
R5
!i10b 1
!s100 3^CeO:;_48NUOOe>T2@G73
IY62Jfc5UZ0Z`:7hCWa3kJ1
R6
R7
w1718999722
8E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v
FE:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v
L0 3
R8
r1
!s85 0
31
R9
!s107 E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|E:/IC_design/3-stage-riscv-cpu/sim/tb_bne_inst.v|
!i113 0
R10
R3
