
H
Command: %s
53*	vivadotcl2 
route_design2default:defaultZ4-113
ö
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2"
Implementation2default:default2
xc7z0452default:defaultZ17-347
ä
0Got license for feature '%s' and/or device '%s'
310*common2"
Implementation2default:default2
xc7z0452default:defaultZ17-349
g
,Running DRC as a precondition to command %s
22*	vivadotcl2 
route_design2default:defaultZ4-22
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
M
DRC finished with %s
79*	vivadotcl2
0 Errors2default:defaultZ4-198
\
BPlease refer to the DRC report (report_drc) for more information.
80*	vivadotclZ4-199
M

Starting %s Task
103*constraints2
Routing2default:defaultZ18-103
p
BMultithreading enabled for route_design using a maximum of %s CPUs97*route2
42default:defaultZ35-254
K

Starting %s Task
103*constraints2
Route2default:defaultZ18-103
g

Phase %s%s
101*constraints2
1 2default:default2#
Build RT Design2default:defaultZ18-101
s

Phase %s%s
101*constraints2
1.1 2default:default2-
Build Netlist & NodeGraph2default:defaultZ18-101
Í
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
thread_result_0[14]2default:default2'
thread_result_0[14]2default:defaultZ35-198
–
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2
ap_rst2default:default2
ap_rst2default:defaultZ35-198
Í
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
thread_result_0[16]2default:default2'
thread_result_0[16]2default:defaultZ35-198
Í
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
thread_result_0[17]2default:default2'
thread_result_0[17]2default:defaultZ35-198
Í
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2'
thread_result_0[28]2default:default2'
thread_result_0[28]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[1]2default:default2(
kernel_u_a_0_rfir[1]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[20]2default:default2)
kernel_u_a_0_rfir[20]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[2]2default:default2(
kernel_u_a_0_rfir[2]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[3]2default:default2(
kernel_u_a_0_rfir[3]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[0]2default:default2(
kernel_u_a_0_rfir[0]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[10]2default:default2)
kernel_u_a_0_rfir[10]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[11]2default:default2)
kernel_u_a_0_rfir[11]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[13]2default:default2)
kernel_u_a_0_rfir[13]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[8]2default:default2(
kernel_u_a_0_rfir[8]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[22]2default:default2)
kernel_u_a_0_rfir[22]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[4]2default:default2(
kernel_u_a_0_rfir[4]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[5]2default:default2(
kernel_u_a_0_rfir[5]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[6]2default:default2(
kernel_u_a_0_rfir[6]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[7]2default:default2(
kernel_u_a_0_rfir[7]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[12]2default:default2)
kernel_u_a_0_rfir[12]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[16]2default:default2)
kernel_u_a_0_rfir[16]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[18]2default:default2)
kernel_u_a_0_rfir[18]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_u_a_0_rfir[9]2default:default2(
kernel_u_a_0_rfir[9]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[17]2default:default2)
kernel_u_a_0_rfir[17]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[10]2default:default22
kernel_u_a_0_current_price[10]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[11]2default:default22
kernel_u_a_0_current_price[11]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[14]2default:default2)
kernel_u_a_0_rfir[14]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[15]2default:default2)
kernel_u_a_0_rfir[15]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[19]2default:default2)
kernel_u_a_0_rfir[19]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[21]2default:default2)
kernel_u_a_0_rfir[21]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[14]2default:default2)
kernel_o_a_0_call[14]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[17]2default:default2)
kernel_o_a_0_call[17]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[9]2default:default2(
kernel_o_a_0_call[9]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[17]2default:default22
kernel_u_a_0_current_price[17]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[20]2default:default22
kernel_u_a_0_current_price[20]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[14]2default:default22
kernel_u_a_0_current_price[14]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[2]2default:default2(
kernel_o_a_0_call[2]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[6]2default:default2(
kernel_o_a_0_call[6]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[7]2default:default2(
kernel_o_a_0_call[7]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[8]2default:default2(
kernel_o_a_0_call[8]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[13]2default:default2)
kernel_o_a_0_call[13]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[20]2default:default2)
kernel_o_a_0_call[20]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[21]2default:default2)
kernel_o_a_0_call[21]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[22]2default:default2)
kernel_o_a_0_call[22]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[31]2default:default2)
kernel_o_a_0_call[31]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[12]2default:default22
kernel_u_a_0_current_price[12]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[19]2default:default22
kernel_u_a_0_current_price[19]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[7]2default:default21
kernel_u_a_0_current_price[7]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[15]2default:default22
kernel_u_a_0_current_price[15]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[21]2default:default22
kernel_u_a_0_current_price[21]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[31]2default:default22
kernel_u_a_0_current_price[31]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[3]2default:default21
kernel_u_a_0_current_price[3]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[1]2default:default21
kernel_u_a_0_current_price[1]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[28]2default:default22
kernel_u_a_0_current_price[28]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[2]2default:default21
kernel_u_a_0_current_price[2]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[8]2default:default21
kernel_u_a_0_current_price[8]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[0]2default:default21
kernel_u_a_0_current_price[0]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[23]2default:default2)
kernel_u_a_0_rfir[23]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[30]2default:default2)
kernel_u_a_0_rfir[30]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[1]2default:default2(
kernel_o_a_0_call[1]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[3]2default:default2(
kernel_o_a_0_call[3]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[4]2default:default2(
kernel_o_a_0_call[4]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[5]2default:default2(
kernel_o_a_0_call[5]2default:defaultZ35-198
Ï
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2(
kernel_o_a_0_call[0]2default:default2(
kernel_o_a_0_call[0]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[10]2default:default2)
kernel_o_a_0_call[10]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[11]2default:default2)
kernel_o_a_0_call[11]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[15]2default:default2)
kernel_o_a_0_call[15]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[12]2default:default2)
kernel_o_a_0_call[12]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[18]2default:default2)
kernel_o_a_0_call[18]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[19]2default:default2)
kernel_o_a_0_call[19]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[23]2default:default2)
kernel_o_a_0_call[23]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[16]2default:default2)
kernel_o_a_0_call[16]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[26]2default:default2)
kernel_o_a_0_call[26]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[27]2default:default2)
kernel_o_a_0_call[27]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[29]2default:default2)
kernel_o_a_0_call[29]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[18]2default:default22
kernel_u_a_0_current_price[18]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[23]2default:default22
kernel_u_a_0_current_price[23]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[27]2default:default22
kernel_u_a_0_current_price[27]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[5]2default:default21
kernel_u_a_0_current_price[5]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[22]2default:default22
kernel_u_a_0_current_price[22]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[4]2default:default21
kernel_u_a_0_current_price[4]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[6]2default:default21
kernel_u_a_0_current_price[6]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_u_a_0_current_price[9]2default:default21
kernel_u_a_0_current_price[9]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[24]2default:default2)
kernel_o_a_0_call[24]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[25]2default:default2)
kernel_o_a_0_call[25]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[28]2default:default2)
kernel_o_a_0_call[28]2default:defaultZ35-198
¸
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route20
kernel_o_a_0_strike_price[8]2default:default20
kernel_o_a_0_strike_price[8]2default:defaultZ35-198
¸
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route20
kernel_o_a_0_strike_price[1]2default:default20
kernel_o_a_0_strike_price[1]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_o_a_0_strike_price[21]2default:default21
kernel_o_a_0_strike_price[21]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_o_a_0_strike_price[12]2default:default21
kernel_o_a_0_strike_price[12]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_o_a_0_strike_price[19]2default:default21
kernel_o_a_0_strike_price[19]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_o_a_0_strike_price[16]2default:default21
kernel_o_a_0_strike_price[16]2default:defaultZ35-198
¸
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route20
kernel_o_a_0_strike_price[2]2default:default20
kernel_o_a_0_strike_price[2]2default:defaultZ35-198
Ä
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route22
kernel_u_a_0_current_price[16]2default:default22
kernel_u_a_0_current_price[16]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[25]2default:default2)
kernel_u_a_0_rfir[25]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[26]2default:default2)
kernel_u_a_0_rfir[26]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[27]2default:default2)
kernel_u_a_0_rfir[27]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_u_a_0_rfir[28]2default:default2)
kernel_u_a_0_rfir[28]2default:defaultZ35-198
Ó
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route2)
kernel_o_a_0_call[30]2default:default2)
kernel_o_a_0_call[30]2default:defaultZ35-198
˛
ÄPort "%s" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "%s". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
89*route21
kernel_o_a_0_strike_price[11]2default:default21
kernel_o_a_0_strike_price[11]2default:defaultZ35-198
‘
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Route 35-1982default:default2
1002default:defaultZ17-14
F
:Phase 1.1 Build Netlist & NodeGraph | Checksum: 158b11d07
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1864.223 ; gain = 201.6482default:default
:
.Phase 1 Build RT Design | Checksum: 109b8ee3c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:40 . Memory (MB): peak = 1864.223 ; gain = 201.6482default:default
m

Phase %s%s
101*constraints2
2 2default:default2)
Router Initialization2default:defaultZ18-101
f

Phase %s%s
101*constraints2
2.1 2default:default2 
Create Timer2default:defaultZ18-101
9
-Phase 2.1 Create Timer | Checksum: 109b8ee3c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:57 ; elapsed = 00:00:41 . Memory (MB): peak = 1864.227 ; gain = 201.6522default:default
i

Phase %s%s
101*constraints2
2.2 2default:default2#
Restore Routing2default:defaultZ18-101
<
0Phase 2.2 Restore Routing | Checksum: 109b8ee3c
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
m

Phase %s%s
101*constraints2
2.3 2default:default2'
Special Net Routing2default:defaultZ18-101
?
3Phase 2.3 Special Net Routing | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
q

Phase %s%s
101*constraints2
2.4 2default:default2+
Local Clock Net Routing2default:defaultZ18-101
C
7Phase 2.4 Local Clock Net Routing | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:00:58 ; elapsed = 00:00:41 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
g

Phase %s%s
101*constraints2
2.5 2default:default2!
Update Timing2default:defaultZ18-101
w

Phase %s%s
101*constraints2
2.5.1 2default:default2/
Update timing with NCN CRPR2default:defaultZ18-101
l

Phase %s%s
101*constraints2
2.5.1.1 2default:default2"
Hold Budgeting2default:defaultZ18-101
>
2Phase 2.5.1.1 Hold Budgeting | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
I
=Phase 2.5.1 Update timing with NCN CRPR | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
9
-Phase 2.5 Update Timing | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=2.09   | TNS=0      | WHS=-0.383 | THS=-77.9  |
2default:defaultZ35-57
c

Phase %s%s
101*constraints2
2.6 2default:default2
	Budgeting2default:defaultZ18-101
5
)Phase 2.6 Budgeting | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
?
3Phase 2 Router Initialization | Checksum: b491017f
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
g

Phase %s%s
101*constraints2
3 2default:default2#
Initial Routing2default:defaultZ18-101
:
.Phase 3 Initial Routing | Checksum: 14decdd32
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:07 ; elapsed = 00:00:44 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
j

Phase %s%s
101*constraints2
4 2default:default2&
Rip-up And Reroute2default:defaultZ18-101
l

Phase %s%s
101*constraints2
4.1 2default:default2&
Global Iteration 02default:defaultZ18-101
k

Phase %s%s
101*constraints2
4.1.1 2default:default2#
Remove Overlaps2default:defaultZ18-101
>
2Phase 4.1.1 Remove Overlaps | Checksum: 12c5e9a85
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:10 ; elapsed = 00:00:45 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
i

Phase %s%s
101*constraints2
4.1.2 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 4.1.2 Update Timing | Checksum: 12c5e9a85
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=2.32   | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
p

Phase %s%s
101*constraints2
4.1.3 2default:default2(
collectNewHoldAndFix2default:defaultZ18-101
C
7Phase 4.1.3 collectNewHoldAndFix | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
?
3Phase 4.1 Global Iteration 0 | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
=
1Phase 4 Rip-up And Reroute | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
e

Phase %s%s
101*constraints2
5 2default:default2!
Delay CleanUp2default:defaultZ18-101
g

Phase %s%s
101*constraints2
5.1 2default:default2!
Update Timing2default:defaultZ18-101
:
.Phase 5.1 Update Timing | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=2.41   | TNS=0      | WHS=N/A    | THS=N/A    |
2default:defaultZ35-57
8
,Phase 5 Delay CleanUp | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:12 ; elapsed = 00:00:46 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
e

Phase %s%s
101*constraints2
6 2default:default2!
Post Hold Fix2default:defaultZ18-101
l

Phase %s%s
101*constraints2
6.1 2default:default2&
Full Hold Analysis2default:defaultZ18-101
i

Phase %s%s
101*constraints2
6.1.1 2default:default2!
Update Timing2default:defaultZ18-101
<
0Phase 6.1.1 Update Timing | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
~
Estimated Timing Summary %s
57*route2J
6| WNS=2.41   | TNS=0      | WHS=0.042  | THS=0      |
2default:defaultZ35-57
?
3Phase 6.1 Full Hold Analysis | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
8
,Phase 6 Post Hold Fix | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
m

Phase %s%s
101*constraints2
7 2default:default2)
Verifying routed nets2default:defaultZ18-101
@
4Phase 7 Verifying routed nets | Checksum: 139c5d806
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:14 ; elapsed = 00:00:47 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
i

Phase %s%s
101*constraints2
8 2default:default2%
Depositing Routes2default:defaultZ18-101
;
/Phase 8 Depositing Routes | Checksum: e7636e44
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:15 ; elapsed = 00:00:47 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
j

Phase %s%s
101*constraints2
9 2default:default2&
Post Router Timing2default:defaultZ18-101
Å
Post Routing Timing Summary %s
20*route2J
6| WNS=2.415  | TNS=0.000  | WHS=0.042  | THS=0.000  |
2default:defaultZ35-20
=
'The design met the timing requirement.
61*routeZ35-61
<
0Phase 9 Post Router Timing | Checksum: e7636e44
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
4
Router Completed Successfully
16*routeZ35-16
3
'Ending Route Task | Checksum: e7636e44
*common
à

%s
*constraints2q
]Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
à

%s
*constraints2q
]Time (s): cpu = 00:01:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1893.629 ; gain = 231.0552default:default
Q
Releasing license: %s
83*common2"
Implementation2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
512default:default2
1082default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
route_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
route_design: 2default:default2
00:01:222default:default2
00:00:502default:default2
1893.6292default:default2
270.0512default:defaultZ17-268
G
Running DRC with %s threads
24*drc2
82default:defaultZ23-27
€
#The results of DRC are in file %s.
168*coretcl2ö
¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread_drc_routed.rpt¿/home/sf306/phd_codebase/FPL2014/FFF/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/impl_1/vivado_activity_thread_drc_routed.rpt2default:default8Z2-168
B
,Running Vector-less Activity Propagation...
51*powerZ33-51
G
3
Finished Running Vector-less Activity Propagation
1*powerZ33-1
˚
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
report_power: 2default:default2
00:00:202default:default2
00:00:082default:default2
1893.6292default:default2
0.0002default:defaultZ17-268
Ä
UpdateTimingParams:%s.
91*timing2P
< Speed grade: -2, Delay Type: min_max, Constraints type: SDC2default:defaultZ38-91
s
CMultithreading enabled for timing update using a maximum of %s CPUs155*timing2
82default:defaultZ38-191
4
Writing XDEF routing.
211*designutilsZ20-211
A
#Writing XDEF routing logical nets.
209*designutilsZ20-209
A
#Writing XDEF routing special nets.
210*designutilsZ20-210
à
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2)
Write XDEF Complete: 2default:default2
00:00:00.722default:default2
00:00:00.742default:default2
1893.6332default:default2
0.0002default:defaultZ17-268


End Record