<?xml version='1.0' encoding='UTF-8'?>
<Project Type="Project" LVVersion="20008000">
	<Property Name="varPersistentID:{0759AB60-F96D-4061-B1F9-213F04947EF2}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/MG Level</Property>
	<Property Name="varPersistentID:{2813A8F5-E2B5-4360-8DCE-387BBFF14C3F}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Button Input Data Type</Property>
	<Property Name="varPersistentID:{31F99A66-6995-4446-B12E-25F3D1F1C0AD}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Partitioning_to_ANN</Property>
	<Property Name="varPersistentID:{612BD203-2DA0-49AC-8052-76F9A45D480A}" Type="Ref">/RECOG/ANN/RTVariables.lvlib/Array of Data</Property>
	<Property Name="varPersistentID:{7C151CEF-3B35-484D-8CB1-244A4DE14247}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Processing_to_Partitioning</Property>
	<Property Name="varPersistentID:{CE81608F-471C-47AD-B133-5DE8BC8E6E4E}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Data Logging</Property>
	<Property Name="varPersistentID:{E6AC4B6B-2221-42C1-970F-B4A002B11DBC}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Classification</Property>
	<Property Name="varPersistentID:{EB5BBED9-50BF-4C3A-B72C-E5CFA0F681B9}" Type="Ref">/RECOG/Pre-processing/RT_Queues.lvlib/Acquisition_to_Sampling</Property>
	<Item Name="My Computer" Type="My Computer">
		<Property Name="server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="server.tcp.port" Type="Int">0</Property>
		<Property Name="server.tcp.serviceName" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.tcp.serviceName.default" Type="Str">My Computer/VI Server</Property>
		<Property Name="server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="specify.custom.address" Type="Bool">false</Property>
		<Item Name="Dependencies" Type="Dependencies"/>
		<Item Name="Build Specifications" Type="Build"/>
	</Item>
	<Item Name="RECOG" Type="Real-Time Industrial Controller Target">
		<Property Name="alias.name" Type="Str">RECOG</Property>
		<Property Name="alias.value" Type="Str">192.168.1.100</Property>
		<Property Name="CCSymbols" Type="Str">VISION_TARGET_TYPE,IC;TARGET_TYPE,RT;OS,Linux;CPU,x64;DeviceCode,77AD;</Property>
		<Property Name="host.ResponsivenessCheckEnabled" Type="Bool">true</Property>
		<Property Name="host.ResponsivenessCheckPingDelay" Type="UInt">5000</Property>
		<Property Name="host.ResponsivenessCheckPingTimeout" Type="UInt">1000</Property>
		<Property Name="host.TargetCPUID" Type="UInt">9</Property>
		<Property Name="host.TargetOSID" Type="UInt">19</Property>
		<Property Name="NI.SortType" Type="Int">3</Property>
		<Property Name="target.cleanupVisa" Type="Bool">false</Property>
		<Property Name="target.FPProtocolGlobals_ControlTimeLimit" Type="Int">300</Property>
		<Property Name="target.getDefault-&gt;WebServer.Port" Type="Int">80</Property>
		<Property Name="target.getDefault-&gt;WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.IOScan.Faults" Type="Str"></Property>
		<Property Name="target.IOScan.NetVarPeriod" Type="UInt">100</Property>
		<Property Name="target.IOScan.NetWatchdogEnabled" Type="Bool">false</Property>
		<Property Name="target.IOScan.Period" Type="UInt">10000</Property>
		<Property Name="target.IOScan.PowerupMode" Type="UInt">0</Property>
		<Property Name="target.IOScan.Priority" Type="UInt">0</Property>
		<Property Name="target.IOScan.ReportModeConflict" Type="Bool">true</Property>
		<Property Name="target.IsRemotePanelSupported" Type="Bool">true</Property>
		<Property Name="target.RTCPULoadMonitoringEnabled" Type="Bool">true</Property>
		<Property Name="target.RTDebugWebServerHTTPPort" Type="Int">8001</Property>
		<Property Name="target.RTTarget.ApplicationPath" Type="Path">/c/ni-rt/startup/startup.rtexe</Property>
		<Property Name="target.RTTarget.EnableFileSharing" Type="Bool">true</Property>
		<Property Name="target.RTTarget.IPAccess" Type="Str">+*</Property>
		<Property Name="target.RTTarget.LaunchAppAtBoot" Type="Bool">false</Property>
		<Property Name="target.RTTarget.VIPath" Type="Path">/c/ni-rt/startup</Property>
		<Property Name="target.server.app.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.control.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.server.tcp.access" Type="Str">+*</Property>
		<Property Name="target.server.tcp.enabled" Type="Bool">false</Property>
		<Property Name="target.server.tcp.paranoid" Type="Bool">true</Property>
		<Property Name="target.server.tcp.port" Type="Int">3363</Property>
		<Property Name="target.server.tcp.serviceName" Type="Str">Main Application Instance/VI Server</Property>
		<Property Name="target.server.tcp.serviceName.default" Type="Str">Main Application Instance/VI Server</Property>
		<Property Name="target.server.vi.access" Type="Str">+*</Property>
		<Property Name="target.server.vi.callsEnabled" Type="Bool">true</Property>
		<Property Name="target.server.vi.propertiesEnabled" Type="Bool">true</Property>
		<Property Name="target.WebServer.Config" Type="Str">Listen 8000

NI.ServerName default
DocumentRoot "$LVSERVER_DOCROOT"
TypesConfig "$LVSERVER_CONFIGROOT/mime.types"
DirectoryIndex index.htm
WorkerLimit 10
InactivityTimeout 60

LoadModulePath "$LVSERVER_MODULEPATHS"
LoadModule LVAuth lvauthmodule
LoadModule LVRFP lvrfpmodule

#
# Pipeline Definition
#

SetConnector netConnector

AddHandler LVAuth
AddHandler LVRFP

AddHandler fileHandler ""

AddOutputFilter chunkFilter


</Property>
		<Property Name="target.WebServer.Enabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogEnabled" Type="Bool">false</Property>
		<Property Name="target.WebServer.LogPath" Type="Path">/c/ni-rt/system/www/www.log</Property>
		<Property Name="target.WebServer.Port" Type="Int">80</Property>
		<Property Name="target.WebServer.RootPath" Type="Path">/c/ni-rt/system/www</Property>
		<Property Name="target.WebServer.TcpAccess" Type="Str">c+*</Property>
		<Property Name="target.WebServer.Timeout" Type="Int">60</Property>
		<Property Name="target.WebServer.ViAccess" Type="Str">+*</Property>
		<Property Name="target.webservices.SecurityAPIKey" Type="Str">PqVr/ifkAQh+lVrdPIykXlFvg12GhhQFR8H9cUhphgg=:pTe9HRlQuMfJxAG6QCGq7UvoUpJzAzWGKy5SbZ+roSU=</Property>
		<Property Name="target.webservices.ValidTimestampWindow" Type="Int">15</Property>
		<Property Name="VisionTarget.SubtypeID" Type="Str">{E0BCA861-7DB8-41AD-85D3-BFDFE943BC4A}</Property>
		<Item Name="ANN" Type="Folder">
			<Item Name="MainANN.vi" Type="VI" URL="../ANN/MainANN.vi"/>
			<Item Name="RTVariables.lvlib" Type="Library" URL="../ANN/RTVariables.lvlib"/>
			<Item Name="Test_ANN.vi" Type="VI" URL="../ANN/Test_ANN.vi"/>
			<Item Name="AccumulatingAnswers.vi" Type="VI" URL="../ANN/AccumulatingAnswers.vi"/>
			<Item Name="Store Training and Testing set.vi" Type="VI" URL="../ANN/Store Training and Testing set.vi"/>
		</Item>
		<Item Name="Communication" Type="Folder">
			<Item Name="Send to ANN Variable.vi" Type="VI" URL="../Communication/Send to ANN Variable.vi"/>
			<Item Name="Send_Classification_Frame.vi" Type="VI" URL="../Communication/Send_Classification_Frame.vi"/>
			<Item Name="SendTrigger.vi" Type="VI" URL="../Communication/SendTrigger.vi"/>
			<Item Name="RT FIFO Initialize.vi" Type="VI" URL="../Communication/RT FIFO Initialize.vi"/>
			<Item Name="FPGA_Communication.vi" Type="VI" URL="../Communication/FPGA_Communication.vi"/>
		</Item>
		<Item Name="Global Variables" Type="Folder">
			<Item Name="Pre-processing" Type="Folder">
				<Property Name="NI.SortType" Type="Int">3</Property>
				<Item Name="Number_of_Windows.vi" Type="VI" URL="../Global Variables/Number_of_Windows.vi"/>
				<Item Name="Training_Status.vi" Type="VI" URL="../Global Variables/Training_Status.vi"/>
				<Item Name="Trial_Flag.vi" Type="VI" URL="../Global Variables/Trial_Flag.vi"/>
				<Item Name="Window_Size.vi" Type="VI" URL="../Global Variables/Window_Size.vi"/>
			</Item>
			<Item Name="Global User_Answer.vi" Type="VI" URL="../Global Variables/Global User_Answer.vi"/>
			<Item Name="Global Correct Answer.vi" Type="VI" URL="../Global Variables/Global Correct Answer.vi"/>
			<Item Name="Global Difficulty Level.vi" Type="VI" URL="../Global Variables/Global Difficulty Level.vi"/>
			<Item Name="Global N-Back Setting.vi" Type="VI" URL="../Global Variables/Global N-Back Setting.vi"/>
			<Item Name="Global Number of Indices.vi" Type="VI" URL="../Global Variables/Global Number of Indices.vi"/>
			<Item Name="Global Label.vi" Type="VI" URL="../Global Variables/Global Label.vi"/>
			<Item Name="Global Send To ANN.vi" Type="VI" URL="../Global Variables/Global Send To ANN.vi"/>
			<Item Name="Time_Trigger.vi" Type="VI" URL="../Global Variables/Time_Trigger.vi"/>
			<Item Name="Global Enable Logging.vi" Type="VI" URL="../Global Variables/Global Enable Logging.vi"/>
			<Item Name="Trainning Done.vi" Type="VI" URL="../Global Variables/Trainning Done.vi"/>
		</Item>
		<Item Name="Pre-processing" Type="Folder">
			<Item Name="Classes" Type="Folder" URL="../Pre-Processing/Classes">
				<Property Name="NI.DISK" Type="Bool">true</Property>
			</Item>
			<Item Name="SubVIs" Type="Folder">
				<Item Name="Assign_Label_and_Answer.vi" Type="VI" URL="../Pre-Processing/SubVIs/Assign_Label_and_Answer.vi"/>
				<Item Name="Data_Balancing.vi" Type="VI" URL="../Pre-Processing/SubVIs/Data_Balancing.vi"/>
				<Item Name="Data_Validation.vi" Type="VI" URL="../Pre-Processing/SubVIs/Data_Validation.vi"/>
				<Item Name="Get_RT_Queue.vi" Type="VI" URL="../Pre-Processing/SubVIs/Get_RT_Queue.vi"/>
				<Item Name="Log_Partitioned.vi" Type="VI" URL="../Pre-Processing/SubVIs/Log_Partitioned.vi"/>
				<Item Name="Log_Processed.vi" Type="VI" URL="../Pre-Processing/SubVIs/Log_Processed.vi"/>
				<Item Name="min_max_normalization.vi" Type="VI" URL="../Pre-Processing/SubVIs/min_max_normalization.vi"/>
				<Item Name="Send_Window.vi" Type="VI" URL="../Pre-Processing/SubVIs/Send_Window.vi"/>
				<Item Name="Shuffle_2D_Array.vi" Type="VI" URL="../Pre-Processing/SubVIs/Shuffle_2D_Array.vi"/>
				<Item Name="Split_and_Send.vi" Type="VI" URL="../Pre-Processing/SubVIs/Split_and_Send.vi"/>
				<Item Name="Window_Assignment.vi" Type="VI" URL="../Pre-Processing/SubVIs/Window_Assignment.vi"/>
				<Item Name="Window_Processing.vi" Type="VI" URL="../Pre-Processing/SubVIs/Window_Processing.vi"/>
				<Item Name="Send_Classification.vi" Type="VI" URL="../Pre-Processing/SubVIs/Send_Classification.vi"/>
			</Item>
			<Item Name="MainPreProcessing.vi" Type="VI" URL="../Pre-Processing/MainPreProcessing.vi"/>
			<Item Name="RT_Queues.lvlib" Type="Library" URL="../Pre-Processing/RT_Queues.lvlib"/>
			<Item Name="Data_Filtering_and_Processing Log.vi" Type="VI" URL="../Pre-Processing/Data_Filtering_and_Processing Log.vi"/>
			<Item Name="Data_Acquisition log.vi" Type="VI" URL="../Pre-Processing/Data_Acquisition log.vi"/>
			<Item Name="Data_Partitioning log.vi" Type="VI" URL="../Pre-Processing/Data_Partitioning log.vi"/>
			<Item Name="Aggregate_Pupil_Data.vi" Type="VI" URL="../Pre-Processing/Aggregate_Pupil_Data.vi"/>
		</Item>
		<Item Name="Memory Game" Type="Folder">
			<Item Name="Circular Array" Type="Folder">
				<Item Name="GenerateSquare.vi" Type="VI" URL="../Memory Game/Circular Array/GenerateSquare.vi"/>
				<Item Name="generateSquare_match.vi" Type="VI" URL="../Memory Game/Circular Array/generateSquare_match.vi"/>
				<Item Name="GetIndexCA.vi" Type="VI" URL="../Memory Game/Circular Array/GetIndexCA.vi"/>
				<Item Name="IncreaseIndexCA.vi" Type="VI" URL="../Memory Game/Circular Array/IncreaseIndexCA.vi"/>
				<Item Name="InitCA.vi" Type="VI" URL="../Memory Game/Circular Array/InitCA.vi"/>
				<Item Name="ReadCA.vi" Type="VI" URL="../Memory Game/Circular Array/ReadCA.vi"/>
				<Item Name="setSquareParameters.vi" Type="VI" URL="../Memory Game/Circular Array/setSquareParameters.vi"/>
			</Item>
			<Item Name="Difficulty Settings" Type="Folder">
				<Item Name="DelayBetweenSquares.vi" Type="VI" URL="../Memory Game/DelayBetweenSquares.vi"/>
			</Item>
			<Item Name="Display" Type="Folder">
				<Item Name="DisplayCross.vi" Type="VI" URL="../Memory Game/Display/DisplayCross.vi"/>
				<Item Name="DisplayGrid.vi" Type="VI" URL="../Memory Game/Display/DisplayGrid.vi"/>
				<Item Name="DisplayScreen.vi" Type="VI" URL="../Memory Game/Display/DisplayScreen.vi"/>
				<Item Name="DisplaySquare.vi" Type="VI" URL="../Memory Game/Display/DisplaySquare.vi"/>
				<Item Name="DisplayText.vi" Type="VI" URL="../Memory Game/Display/DisplayText.vi"/>
				<Item Name="getCrossCoordinates.vi" Type="VI" URL="../Memory Game/Display/getCrossCoordinates.vi"/>
				<Item Name="getSquareCoordinates.vi" Type="VI" URL="../Memory Game/Display/getSquareCoordinates.vi"/>
			</Item>
		</Item>
		<Item Name="Logging" Type="Folder">
			<Item Name="Multi-Element ANN File Write.vi" Type="VI" URL="../Logging/Multi-Element ANN File Write.vi"/>
			<Item Name="Create Log File.vi" Type="VI" URL="../Logging/Create Log File.vi"/>
			<Item Name="DataFilter_Logging.vi" Type="VI" URL="../Logging/DataFilter_Logging.vi"/>
			<Item Name="Delete Zero Rows in Array.vi" Type="VI" URL="../Logging/Delete Zero Rows in Array.vi"/>
			<Item Name="Label_Answer_Window_Logging.vi" Type="VI" URL="../Logging/Label_Answer_Window_Logging.vi"/>
			<Item Name="PartitionBuildArray.vi" Type="VI" URL="../Logging/PartitionBuildArray.vi"/>
			<Item Name="Writing by index.vi" Type="VI" URL="../Logging/Writing by index.vi"/>
			<Item Name="MainLogging.vi" Type="VI" URL="../Logging/MainLogging.vi"/>
			<Item Name="Single-Element Write to file.vi" Type="VI" URL="../Logging/Single-Element Write to file.vi"/>
			<Item Name="MGlogging.vi" Type="VI" URL="../Logging/MGlogging.vi"/>
		</Item>
		<Item Name="Testing" Type="Folder">
			<Item Name="Set Time.vi" Type="VI" URL="../Testing/Set Time.vi"/>
			<Item Name="ET_Testing.vi" Type="VI" URL="../Testing/ET_Testing.vi"/>
			<Item Name="WCET Write To File.vi" Type="VI" URL="../Testing/WCET Write To File.vi"/>
			<Item Name="Statistical Metrics.vi" Type="VI" URL="../Testing/Statistical Metrics.vi"/>
			<Item Name="Test_Panel.vi" Type="VI" URL="../Testing/Test_Panel.vi"/>
		</Item>
		<Item Name="Feedback" Type="Folder">
			<Item Name="Feedback Unit.vi" Type="VI" URL="../Feedback/Feedback Unit.vi"/>
			<Item Name="PID_module.vi" Type="VI" URL="../Feedback/PID_module.vi"/>
		</Item>
		<Item Name="FPGA Target" Type="FPGA Target">
			<Property Name="AutoRun" Type="Bool">false</Property>
			<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
			<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
			<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA</Property>
			<Property Name="NI.LV.FPGA.Version" Type="Int">6</Property>
			<Property Name="NI.SortType" Type="Int">3</Property>
			<Property Name="niFpga_TopLevelVIID" Type="Path">/C/Users/bogru/Plugg/CDT406/Software/ReCog/Recog-system/ANN/FPGA-code.vi</Property>
			<Property Name="Resource Name" Type="Str">RIO0</Property>
			<Property Name="Target Class" Type="Str">IC-3173</Property>
			<Property Name="Top-Level Timing Source" Type="Str">40 MHz Onboard Clock</Property>
			<Property Name="Top-Level Timing Source Is Default" Type="Bool">true</Property>
			<Item Name="Queues and Memory" Type="Folder">
				<Item Name="FIFO Host to FPGA" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">79</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">11</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">8</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
					<Property Name="Requested Number of Elements" Type="UInt">8</Property>
					<Property Name="Type" Type="UInt">1</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
				<Item Name="FIFO FPGA to Host" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">31</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">11</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
					<Property Name="Requested Number of Elements" Type="UInt">1</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
				<Item Name="FIFO WeightsBiases" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">37</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">11</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{DF4778C5-D858-42CA-B7CD-B8318F96E63C}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
					<Property Name="Requested Number of Elements" Type="UInt">25</Property>
					<Property Name="Type" Type="UInt">1</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
				<Item Name="FIFO WeightsBiasesReceive" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">31</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">11</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
					<Property Name="Requested Number of Elements" Type="UInt">25</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
				<Item Name="MemoryWeightsBiasesFPGA" Type="FPGA Memory Block">
					<Property Name="FPGA.PersistentID" Type="Str">{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}</Property>
					<Property Name="fullEmulation" Type="Bool">false</Property>
					<Property Name="Memory Latency" Type="UInt">2</Property>
					<Property Name="Multiple Clock Domains" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.CompileConfigString" Type="Str">Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
					<Property Name="NI.LV.FPGA.MEMORY.ActualNumberOfElements" Type="UInt">25</Property>
					<Property Name="NI.LV.FPGA.MEMORY.DataWidth" Type="UInt">11</Property>
					<Property Name="NI.LV.FPGA.MEMORY.DramIncludeByteEnables" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.MEMORY.DramMaxOutstandingRequests" Type="Int">64</Property>
					<Property Name="NI.LV.FPGA.MEMORY.DramSelection" Type="Str">DramBank</Property>
					<Property Name="NI.LV.FPGA.MEMORY.Init" Type="Bool">false</Property>
					<Property Name="NI.LV.FPGA.MEMORY.InitData" Type="Str"></Property>
					<Property Name="NI.LV.FPGA.MEMORY.InitVIPath" Type="Str"></Property>
					<Property Name="NI.LV.FPGA.MEMORY.InterfaceAArbitration" Type="UInt">1</Property>
					<Property Name="NI.LV.FPGA.MEMORY.InterfaceBArbitration" Type="UInt">1</Property>
					<Property Name="NI.LV.FPGA.MEMORY.InterfaceConfig" Type="UInt">0</Property>
					<Property Name="NI.LV.FPGA.MEMORY.RequestedNumberOfElements" Type="UInt">25</Property>
					<Property Name="NI.LV.FPGA.MEMORY.Type" Type="UInt">2</Property>
					<Property Name="NI.LV.FPGA.ScriptConfigString" Type="Str">Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2Persist Memory ValuesFALSE;</Property>
					<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
					<Property Name="NI.LV.FPGA.Version" Type="Int">10</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
				<Item Name="ButtonDevice Input" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">31</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">2</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">0</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">4</Property>
					<Property Name="Requested Number of Elements" Type="UInt">4</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">1000800000000001000A402104426F6F6C00000100000000000000</Property>
				</Item>
				<Item Name="FIFO UpdatedWeights" Type="FPGA FIFO">
					<Property Name="Actual Number of Elements" Type="UInt">63</Property>
					<Property Name="Arbitration for Read" Type="UInt">1</Property>
					<Property Name="Arbitration for Write" Type="UInt">1</Property>
					<Property Name="Control Logic" Type="UInt">0</Property>
					<Property Name="Data Type" Type="UInt">11</Property>
					<Property Name="Disable on Overflow/Underflow" Type="Bool">false</Property>
					<Property Name="fifo.configuration" Type="Str">"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"</Property>
					<Property Name="fifo.configured" Type="Bool">true</Property>
					<Property Name="fifo.projectItemValid" Type="Bool">true</Property>
					<Property Name="fifo.valid" Type="Bool">true</Property>
					<Property Name="fifo.version" Type="Int">13</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{88280B31-87D4-4886-B81B-14A17F17E4D7}</Property>
					<Property Name="Local" Type="Bool">false</Property>
					<Property Name="Memory Type" Type="UInt">2</Property>
					<Property Name="Number Of Elements Per Read" Type="UInt">1</Property>
					<Property Name="Number Of Elements Per Write" Type="UInt">1</Property>
					<Property Name="Requested Number of Elements" Type="UInt">49</Property>
					<Property Name="Type" Type="UInt">2</Property>
					<Property Name="Type Descriptor" Type="Str">100080000000000100094009000353474C000100000000000000000000</Property>
				</Item>
			</Item>
			<Item Name="ANN VIs" Type="Folder">
				<Item Name="1stHiddenLayerANN.vi" Type="VI" URL="../ANN/1stHiddenLayerANN.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="2ndHiddenLayerANN.vi" Type="VI" URL="../ANN/2ndHiddenLayerANN.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="CostFunction MSE.vi" Type="VI" URL="../ANN/CostFunction MSE.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="dActivationFunction.vi" Type="VI" URL="../ANN/dActivationFunction.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="dMSE_dOut.vi" Type="VI" URL="../ANN/dMSE_dOut.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="dNetOut_dOutH1.vi" Type="VI" URL="../ANN/dNetOut_dOutH1.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="OutputLayer.vi" Type="VI" URL="../ANN/OutputLayer.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="UpdateWeightsHidden1.vi" Type="VI" URL="../ANN/UpdateWeightsHidden1.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="UpdateWeightsHidden2.vi" Type="VI" URL="../ANN/UpdateWeightsHidden2.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
				<Item Name="UpdateWeightsOutputLayer.vi" Type="VI" URL="../ANN/UpdateWeightsOutputLayer.vi">
					<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
					<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				</Item>
			</Item>
			<Item Name="Iso In" Type="Folder">
				<Item Name="Iso In 0" Type="Elemental IO">
					<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/Iso In/Iso In 0</Value>
   </Attribute>
</AttributeSet>
</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{51517AD8-0710-4210-8E64-C15F0E13C3A2}</Property>
				</Item>
				<Item Name="Iso In 1" Type="Elemental IO">
					<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/Iso In/Iso In 1</Value>
   </Attribute>
</AttributeSet>
</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{DD79789D-9C6D-4F25-B558-F92C8DBADF46}</Property>
				</Item>
				<Item Name="Iso In 2" Type="Elemental IO">
					<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/Iso In/Iso In 2</Value>
   </Attribute>
</AttributeSet>
</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{9C7904D3-E89A-4897-9B45-7C95A11B83B5}</Property>
				</Item>
				<Item Name="Iso In 3" Type="Elemental IO">
					<Property Name="eioAttrBag" Type="Xml"><AttributeSet name="">
   <Attribute name="NumberOfSyncRegistersForReadInProject">
   <Value>Auto</Value>
   </Attribute>
   <Attribute name="resource">
   <Value>/Iso In/Iso In 3</Value>
   </Attribute>
</AttributeSet>
</Property>
					<Property Name="FPGA.PersistentID" Type="Str">{9276DEBE-A72D-460F-8536-FB6612EA0845}</Property>
				</Item>
			</Item>
			<Item Name="40 MHz Onboard Clock" Type="FPGA Base Clock">
				<Property Name="FPGA.PersistentID" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk40</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">40000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">40000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">40000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">40 MHz Onboard Clock</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk40</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
				<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
				<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
			</Item>
			<Item Name="100 MHz Clock" Type="FPGA Base Clock">
				<Property Name="FPGA.PersistentID" Type="Str">{7759D999-8285-47E6-9EFD-E429F4A7A3AE}</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig" Type="Str">ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.Accuracy" Type="Dbl">100</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.ClockSignalName" Type="Str">Clk100</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MaxDutyCycle" Type="Dbl">50</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MaxFrequency" Type="Dbl">100000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MinDutyCycle" Type="Dbl">50</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.MinFrequency" Type="Dbl">100000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.NominalFrequency" Type="Dbl">100000000</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.PeakPeriodJitter" Type="Dbl">250</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.ResourceName" Type="Str">100 MHz Clock</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.SupportAndRequireRuntimeEnableDisable" Type="Bool">false</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.TopSignalConnect" Type="Str">Clk100</Property>
				<Property Name="NI.LV.FPGA.BaseTSConfig.VariableFrequency" Type="Bool">false</Property>
				<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
				<Property Name="NI.LV.FPGA.Version" Type="Int">5</Property>
			</Item>
			<Item Name="IC-DRAM-Socket" Type="FPGA Component Level IP">
				<Property Name="NI.LV.CLIP.DeclarationCategory" Type="Str"></Property>
				<Property Name="NI.LV.CLIP.SocketedCLIP" Type="Bool">true</Property>
				<Property Name="NI.LV.CLIP.SocketSelection" Type="Str">IC-DRAM-Socket</Property>
				<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
				<Property Name="NI.SortType" Type="Int">3</Property>
			</Item>
			<Item Name="SRAM" Type="FPGA Component Level IP">
				<Property Name="NI.LV.CLIP.DeclarationCategory" Type="Str"></Property>
				<Property Name="NI.LV.CLIP.SocketedCLIP" Type="Bool">true</Property>
				<Property Name="NI.LV.CLIP.SocketSelection" Type="Str">SRAM</Property>
				<Property Name="NI.LV.FPGA.Valid" Type="Bool">true</Property>
				<Property Name="NI.SortType" Type="Int">3</Property>
			</Item>
			<Item Name="FPGA-code.vi" Type="VI" URL="../ANN/FPGA-code.vi">
				<Property Name="BuildSpec" Type="Str">{BD26DB56-80F0-497E-A686-12612C6DB96F}</Property>
				<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
				<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
				<Property Name="NI.LV.FPGA.InterfaceBitfile" Type="Str">C:\Users\bogru\Plugg\CDT406\Software\ReCog\Recog-system\FPGA Bitfiles\recog_FPGATarget_FPGA-code_DAMpIhrRJnA.lvbitx</Property>
			</Item>
			<Item Name="Global var FPGA.vi" Type="VI" URL="../ANN/Global var FPGA.vi">
				<Property Name="configString.guid" Type="Str">{3020BC3D-5946-4D54-853C-598FB2BD614B}ResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{3FEA3228-AE2C-4BE2-A830-2D7ADDD80189}"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{51517AD8-0710-4210-8E64-C15F0E13C3A2}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=bool{5EDB372F-7A1F-46D1-B31C-B24E23157A8F}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"{6725BB16-9E34-4E82-9F00-737EB8CD7DE5}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{7759D999-8285-47E6-9EFD-E429F4A7A3AE}ResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;{88280B31-87D4-4886-B81B-14A17F17E4D7}"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{9276DEBE-A72D-460F-8536-FB6612EA0845}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=bool{9C7904D3-E89A-4897-9B45-7C95A11B83B5}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=bool{DD79789D-9C6D-4F25-B558-F92C8DBADF46}NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=bool{DF4778C5-D858-42CA-B7CD-B8318F96E63C}"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{ED3B37E9-BD35-4F12-B244-D4DC6A49A17E}"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"{F6F49D86-7DE5-432E-BBA4-95E02D142FDE}Actual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]</Property>
				<Property Name="configString.name" Type="Str">100 MHz ClockResourceName=100 MHz Clock;TopSignalConnect=Clk100;ClockSignalName=Clk100;MinFreq=100000000,000000;MaxFreq=100000000,000000;VariableFreq=0;NomFreq=100000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;40 MHz Onboard ClockResourceName=40 MHz Onboard Clock;TopSignalConnect=Clk40;ClockSignalName=Clk40;MinFreq=40000000,000000;MaxFreq=40000000,000000;VariableFreq=0;NomFreq=40000000,000000;PeakPeriodJitter=250,000000;MinDutyCycle=50,000000;MaxDutyCycle=50,000000;Accuracy=100,000000;RunTime=0;SpreadSpectrum=0;GenericDataHash=D41D8CD98F00B204E9800998ECF8427E;ButtonDevice Input"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Never Arbitrate;ElementsPerWrite=4;Implementation=2;ButtonDevice Input;DataType=1000800000000001000A402104426F6F6C00000100000000000000;DisableOnOverflowUnderflow=FALSE"FIFO FPGA to Host"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO FPGA to Host;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO Host to FPGA"ControlLogic=0;NumberOfElements=79;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=8;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO Host to FPGA;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO UpdatedWeights"ControlLogic=0;NumberOfElements=63;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO UpdatedWeights;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiases"ControlLogic=0;NumberOfElements=37;Type=1;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiases;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"FIFO WeightsBiasesReceive"ControlLogic=0;NumberOfElements=31;Type=2;ReadArbs=Arbitrate if Multiple Requestors Only;ElementsPerRead=1;WriteArbs=Arbitrate if Multiple Requestors Only;ElementsPerWrite=1;Implementation=2;FIFO WeightsBiasesReceive;DataType=100080000000000100094009000353474C000100000000000000000000;DisableOnOverflowUnderflow=FALSE"IC-3173/Clk40/falsefalseFPGA_EXECUTION_MODEFPGA_TARGETFPGA_TARGET_CLASSIC_3173FPGA_TARGET_FAMILYKINTEX7TARGET_TYPEFPGA/[rSeriesConfig.Begin][rSeriesConfig.End]Iso In 0NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 0;0;ReadMethodType=boolIso In 1NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 1;0;ReadMethodType=boolIso In 2NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 2;0;ReadMethodType=boolIso In 3NumberOfSyncRegistersForReadInProject=Auto;resource=/Iso In/Iso In 3;0;ReadMethodType=boolMemoryWeightsBiasesFPGAActual Number of Elements=25;ReadArbs=1;WriteArbs=1;Implementation=2;DataType=100080000000000100094009000353474C000100000000000000000000;InitDataHash=;DRAM Selection=DramBank;DRAM Max Outstanding Requests=64;DRAM Include Byte Enables=FALSE;DRAM Grant Time=50;Interface Configuration=Read A-Write B;Multiple Clock Domains=FALSE;Memory Latency=2</Property>
			</Item>
			<Item Name="Dependencies" Type="Dependencies">
				<Item Name="xsimk430938EFC64F42458762135EEBE48214.dll" Type="Document" URL="../../Simulink_ANN/hdl_prj/hdlsrc/ANN/IP_BlockSimFiles/xsim.dir/HDL_ANN/xsimk430938EFC64F42458762135EEBE48214.dll"/>
			</Item>
			<Item Name="Build Specifications" Type="Build">
				<Item Name="FPGA-code" Type="{F4C5E96F-7410-48A5-BB87-3559BC9B167F}">
					<Property Name="AllowEnableRemoval" Type="Bool">false</Property>
					<Property Name="BuildSpecDecription" Type="Str"></Property>
					<Property Name="BuildSpecName" Type="Str">FPGA-code</Property>
					<Property Name="Comp.BitfileName" Type="Str">recog_FPGATarget_FPGA-code_Tr10VxtkZqY.lvbitx</Property>
					<Property Name="Comp.CustomXilinxParameters" Type="Str"></Property>
					<Property Name="Comp.MaxFanout" Type="Int">-1</Property>
					<Property Name="Comp.RandomSeed" Type="Bool">false</Property>
					<Property Name="Comp.Version.Build" Type="Int">0</Property>
					<Property Name="Comp.Version.Fix" Type="Int">0</Property>
					<Property Name="Comp.Version.Major" Type="Int">1</Property>
					<Property Name="Comp.Version.Minor" Type="Int">0</Property>
					<Property Name="Comp.VersionAutoIncrement" Type="Bool">false</Property>
					<Property Name="Comp.Vivado.EnableMultiThreading" Type="Bool">true</Property>
					<Property Name="Comp.Vivado.OptDirective" Type="Str"></Property>
					<Property Name="Comp.Vivado.PhysOptDirective" Type="Str"></Property>
					<Property Name="Comp.Vivado.PlaceDirective" Type="Str"></Property>
					<Property Name="Comp.Vivado.RouteDirective" Type="Str"></Property>
					<Property Name="Comp.Vivado.RunPowerOpt" Type="Bool">false</Property>
					<Property Name="Comp.Vivado.Strategy" Type="Str">Default</Property>
					<Property Name="Comp.Xilinx.DesignStrategy" Type="Str">balanced</Property>
					<Property Name="Comp.Xilinx.MapEffort" Type="Str">default(noTiming)</Property>
					<Property Name="Comp.Xilinx.ParEffort" Type="Str">standard</Property>
					<Property Name="Comp.Xilinx.SynthEffort" Type="Str">normal</Property>
					<Property Name="Comp.Xilinx.SynthGoal" Type="Str">speed</Property>
					<Property Name="Comp.Xilinx.UseRecommended" Type="Bool">true</Property>
					<Property Name="DefaultBuildSpec" Type="Bool">true</Property>
					<Property Name="DestinationDirectory" Type="Path">FPGA Bitfiles</Property>
					<Property Name="NI.LV.FPGA.LastCompiledBitfilePath" Type="Path">/C/Users/bogru/Plugg/CDT406/Software/ReCog/Recog-system/FPGA Bitfiles/recog_FPGATarget_FPGA-code_DAMpIhrRJnA.lvbitx</Property>
					<Property Name="NI.LV.FPGA.LastCompiledBitfilePathRelativeToProject" Type="Path">FPGA Bitfiles/recog_FPGATarget_FPGA-code_DAMpIhrRJnA.lvbitx</Property>
					<Property Name="ProjectPath" Type="Path">/C/Users/epn17006/Documents/GitHub/Recog-system/Recog.lvproj</Property>
					<Property Name="RelativePath" Type="Bool">true</Property>
					<Property Name="RunWhenLoaded" Type="Bool">false</Property>
					<Property Name="SupportDownload" Type="Bool">true</Property>
					<Property Name="SupportResourceEstimation" Type="Bool">false</Property>
					<Property Name="TargetName" Type="Str">FPGA Target</Property>
					<Property Name="TopLevelVI" Type="Ref">/RECOG/FPGA Target/FPGA-code.vi</Property>
				</Item>
			</Item>
		</Item>
		<Item Name="Main.vi" Type="VI" URL="../Main.vi"/>
		<Item Name="MainANN_NEW.vi" Type="VI" URL="../ANN/MainANN_NEW.vi"/>
		<Item Name="Test_ANN_NEW.vi" Type="VI" URL="../ANN/Test_ANN_NEW.vi"/>
		<Item Name="Dependencies" Type="Dependencies">
			<Item Name="vi.lib" Type="Folder">
				<Item Name="Error Cluster From Error Code.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/error.llb/Error Cluster From Error Code.vi"/>
				<Item Name="Space Constant.vi" Type="VI" URL="/&lt;vilib&gt;/dlg_ctls.llb/Space Constant.vi"/>
				<Item Name="Sort 2D Array.vim" Type="VI" URL="/&lt;vilib&gt;/Array/Sort 2D Array.vim"/>
				<Item Name="Sort 2D Array - Pop Stack.vi" Type="VI" URL="/&lt;vilib&gt;/Array/Sort 2D Array - Pop Stack.vi"/>
				<Item Name="Sort 2D Array - Push Stack.vi" Type="VI" URL="/&lt;vilib&gt;/Array/Sort 2D Array - Push Stack.vi"/>
				<Item Name="Assert Block Data Type.vim" Type="VI" URL="/&lt;vilib&gt;/Utility/TypeAssert/Assert Block Data Type.vim"/>
				<Item Name="NI_AALBase.lvlib" Type="Library" URL="/&lt;vilib&gt;/Analysis/NI_AALBase.lvlib"/>
				<Item Name="Empty Picture" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Empty Picture"/>
				<Item Name="Draw Rectangle.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Draw Rectangle.vi"/>
				<Item Name="Set Pen State.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Set Pen State.vi"/>
				<Item Name="Draw Point.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Draw Point.vi"/>
				<Item Name="Draw Line.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Draw Line.vi"/>
				<Item Name="Draw Text in Rect.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/Draw Text in Rect.vi"/>
				<Item Name="PCT Pad String.vi" Type="VI" URL="/&lt;vilib&gt;/picture/picture.llb/PCT Pad String.vi"/>
				<Item Name="NI_PID_pid.lvlib" Type="Library" URL="/&lt;vilib&gt;/addons/control/pid/NI_PID_pid.lvlib"/>
				<Item Name="High Resolution Relative Seconds.vi" Type="VI" URL="/&lt;vilib&gt;/Utility/High Resolution Relative Seconds.vi"/>
				<Item Name="NI_PID__prctrl compat.lvlib" Type="Library" URL="/&lt;vilib&gt;/addons/control/pid/NI_PID__prctrl compat.lvlib"/>
				<Item Name="lvpidtkt.dll" Type="Document" URL="/&lt;vilib&gt;/addons/control/pid/lvpidtkt.dll"/>
			</Item>
			<Item Name="lvanlys.dll" Type="Document" URL="/&lt;resource&gt;/lvanlys.dll"/>
			<Item Name="NiFpgaLv.dll" Type="Document" URL="NiFpgaLv.dll">
				<Property Name="NI.PreserveRelativePath" Type="Bool">true</Property>
			</Item>
		</Item>
		<Item Name="Build Specifications" Type="Build"/>
	</Item>
</Project>
