Info (10281): Verilog HDL Declaration information at proc_toplevel_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_toplevel_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_toplevel_proc_0_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_toplevel/synthesis/submodules/proc_toplevel_proc_0_0_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at proc_0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/luctins/repo/NIOS-parallel-processing/fpga/de2_115_1proc/proc_0/synthesis/submodules/proc_0_mm_interconnect_0_router.sv Line: 49
