###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81947   # Number of WRITE/WRITEP commands
num_reads_done                 =      1165043   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       907872   # Number of read row buffer hits
num_read_cmds                  =      1165043   # Number of READ/READP commands
num_writes_done                =        81958   # Number of read requests issued
num_write_row_hits             =        51840   # Number of write row buffer hits
num_act_cmds                   =       288832   # Number of ACT commands
num_pre_cmds                   =       288808   # Number of PRE commands
num_ondemand_pres              =       265408   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9411277   # Cyles of rank active rank.0
rank_active_cycles.1           =      9177314   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       588723   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       822686   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1171856   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24403   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11343   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4963   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5110   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5879   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1790   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          930   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          808   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          678   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19268   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           26   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           39   # Write cmd latency (cycles)
write_latency[80-99]           =           52   # Write cmd latency (cycles)
write_latency[100-119]         =          118   # Write cmd latency (cycles)
write_latency[120-139]         =          205   # Write cmd latency (cycles)
write_latency[140-159]         =          327   # Write cmd latency (cycles)
write_latency[160-179]         =          488   # Write cmd latency (cycles)
write_latency[180-199]         =          719   # Write cmd latency (cycles)
write_latency[200-]            =        79956   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       325077   # Read request latency (cycles)
read_latency[40-59]            =       120393   # Read request latency (cycles)
read_latency[60-79]            =       131557   # Read request latency (cycles)
read_latency[80-99]            =        74278   # Read request latency (cycles)
read_latency[100-119]          =        61311   # Read request latency (cycles)
read_latency[120-139]          =        55448   # Read request latency (cycles)
read_latency[140-159]          =        43371   # Read request latency (cycles)
read_latency[160-179]          =        36656   # Read request latency (cycles)
read_latency[180-199]          =        31843   # Read request latency (cycles)
read_latency[200-]             =       285103   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.09079e+08   # Write energy
read_energy                    =  4.69745e+09   # Read energy
act_energy                     =  7.90244e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.82587e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.94889e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87264e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72664e+09   # Active standby energy rank.1
average_read_latency           =      176.261   # Average read request latency (cycles)
average_interarrival           =      8.01902   # Average request interarrival latency (cycles)
total_energy                   =  1.88782e+10   # Total energy (pJ)
average_power                  =      1887.82   # Average power (mW)
average_bandwidth              =      10.6411   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        78118   # Number of WRITE/WRITEP commands
num_reads_done                 =      1177458   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       900864   # Number of read row buffer hits
num_read_cmds                  =      1177459   # Number of READ/READP commands
num_writes_done                =        78126   # Number of read requests issued
num_write_row_hits             =        48446   # Number of write row buffer hits
num_act_cmds                   =       307798   # Number of ACT commands
num_pre_cmds                   =       307771   # Number of PRE commands
num_ondemand_pres              =       283837   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9293370   # Cyles of rank active rank.0
rank_active_cycles.1           =      9271741   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       706630   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       728259   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1179554   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25869   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10981   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4840   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5002   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5770   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1823   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1001   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          805   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          697   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19288   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =           14   # Write cmd latency (cycles)
write_latency[40-59]           =           15   # Write cmd latency (cycles)
write_latency[60-79]           =           34   # Write cmd latency (cycles)
write_latency[80-99]           =           82   # Write cmd latency (cycles)
write_latency[100-119]         =          107   # Write cmd latency (cycles)
write_latency[120-139]         =          211   # Write cmd latency (cycles)
write_latency[140-159]         =          371   # Write cmd latency (cycles)
write_latency[160-179]         =          525   # Write cmd latency (cycles)
write_latency[180-199]         =          807   # Write cmd latency (cycles)
write_latency[200-]            =        75949   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       316504   # Read request latency (cycles)
read_latency[40-59]            =       122636   # Read request latency (cycles)
read_latency[60-79]            =       145717   # Read request latency (cycles)
read_latency[80-99]            =        81355   # Read request latency (cycles)
read_latency[100-119]          =        66490   # Read request latency (cycles)
read_latency[120-139]          =        59959   # Read request latency (cycles)
read_latency[140-159]          =        45668   # Read request latency (cycles)
read_latency[160-179]          =        37620   # Read request latency (cycles)
read_latency[180-199]          =        31701   # Read request latency (cycles)
read_latency[200-]             =       269804   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.89965e+08   # Write energy
read_energy                    =  4.74751e+09   # Read energy
act_energy                     =  8.42135e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.39182e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.49564e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79906e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78557e+09   # Active standby energy rank.1
average_read_latency           =      172.136   # Average read request latency (cycles)
average_interarrival           =      7.96408   # Average request interarrival latency (cycles)
total_energy                   =  1.89576e+10   # Total energy (pJ)
average_power                  =      1895.76   # Average power (mW)
average_bandwidth              =      10.7143   # Average bandwidth
