<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: R600RegisterInfo.cpp Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d1/d3a/R600RegisterInfo_8cpp_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R600RegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d1/d3a/R600RegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600RegisterInfo.cpp - R600 Register Information ------------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief R600 implementation of the TargetRegisterInfo class.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/db0/R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d13/AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d7/d88/R600Defines_8h.html">R600Defines.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d69/R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d14/R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">using namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#ae8ff1d9b3c40c95fe1c2c7f7b55bb3da">   23</a></span>&#160;<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#ae8ff1d9b3c40c95fe1c2c7f7b55bb3da">R600RegisterInfo::R600RegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st)</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;: <a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a>(st)</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  { <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a19c348989d240b91e7552e8603a6f97a">RCW</a>.<a class="code" href="../../d7/d01/structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">RegWeight</a> = 0; <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a19c348989d240b91e7552e8603a6f97a">RCW</a>.<a class="code" href="../../d7/d01/structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">WeightLimit</a> = 0;}</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a720d14e23c9a6ff07e6dd0887749f2f7">   27</a></span>&#160;<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a720d14e23c9a6ff07e6dd0887749f2f7">R600RegisterInfo::getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> Reserved(getNumRegs());</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> *<a class="code" href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>.<a class="code" href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a5c714ee75aa7dfc74269a8a7ef93ff06">getInstrInfo</a>());</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::ZERO);</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::HALF);</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::ONE);</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::ONE_INT);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::NEG_HALF);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::NEG_ONE);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::PV_X);</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::ALU_LITERAL_X);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::ALU_CONST);</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::PREDICATE_BIT);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::PRED_SEL_OFF);</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::PRED_SEL_ZERO);</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::PRED_SEL_ONE);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(AMDGPU::INDIRECT_BASE_ADDR);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">TargetRegisterClass::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = AMDGPU::R600_AddrRegClass.<a class="code" href="../../dc/dbc/namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>(),</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                        E = AMDGPU::R600_AddrRegClass.<a class="code" href="../../dc/dbc/namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    Reserved.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  }</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  TII-&gt;<a class="code" href="../../de/ded/classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">reserveIndirectRegisters</a>(Reserved, MF);</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordflow">return</span> Reserved;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">   57</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">R600RegisterInfo::getHWRegChan</a>(<span class="keywordtype">unsigned</span> reg)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> this-&gt;getEncodingValue(reg) &gt;&gt; <a class="code" href="../../d7/d88/R600Defines_8h.html#af77ca4ce29e2c0065981e6244b808e2d">HW_CHAN_SHIFT</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">   61</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">R600RegisterInfo::getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d7/d88/R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a>(getEncodingValue(Reg));</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#aff489cc37ec86a3f97a4459787915aa6">   65</a></span>&#160;<span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#aff489cc37ec86a3f97a4459787915aa6">R600RegisterInfo::getCFGStructurizerRegClass</a>(</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                                                   <a class="code" href="../../de/d87/classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keywordflow">switch</span>(VT.<a class="code" href="../../de/d87/classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">SimpleTy</a>) {</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a>: <span class="keywordflow">return</span> &amp;AMDGPU::R600_TReg32RegClass;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;}</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a0018e917524d3edb33de1d7f7c47a35b">   73</a></span>&#160;<span class="keyword">const</span> <a class="code" href="../../d7/d01/structllvm_1_1RegClassWeight.html">RegClassWeight</a> &amp;<a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a0018e917524d3edb33de1d7f7c47a35b">R600RegisterInfo::getRegClassWeight</a>(</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a19c348989d240b91e7552e8603a6f97a">RCW</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;}</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">   78</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">R600RegisterInfo::isPhysRegLiveAcrossClauses</a>(<span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(Reg));</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordflow">case</span> AMDGPU::OQAP:</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">case</span> AMDGPU::OQBP:</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">case</span> AMDGPU::AR_X:</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="../../dc/dbc/namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d9d/lib_2Support_2Path_8cpp_source.html#l00251">lib/Support/Path.cpp:251</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="../../d4/d69/R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a222a9de0bc2669d0c33acc386138b496"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const </div><div class="ttdoc">get the HW encoding for a register&#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00057">R600RegisterInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="../../dc/dbc/namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d9d/lib_2Support_2Path_8cpp_source.html#l00243">lib/Support/Path.cpp:243</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="../../d2/db0/R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a5919eff14f47c663b6dcf33f32777b21"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html#a5919eff14f47c663b6dcf33f32777b21">llvm::TargetRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00038">TargetRegisterInfo.h:38</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_afe9c61c3b0d699c9ce89369bfd1c915c"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">llvm::AMDGPURegisterInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00033">AMDGPURegisterInfo.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_aff489cc37ec86a3f97a4459787915aa6"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#aff489cc37ec86a3f97a4459787915aa6">llvm::R600RegisterInfo::getCFGStructurizerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override</div><div class="ttdoc">get the register class of the specified type to use in the CFGStructurizer </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00065">R600RegisterInfo.cpp:65</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html"><div class="ttname"><a href="../../d7/d01/structllvm_1_1RegClassWeight.html">llvm::RegClassWeight</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00208">TargetRegisterInfo.h:208</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="../../d5/d6a/HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d6a/HexagonCopyToCombine_8cpp_source.html#l00114">HexagonCopyToCombine.cpp:114</a></div></div>
<div class="ttc" id="R600Defines_8h_html_af77ca4ce29e2c0065981e6244b808e2d"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#af77ca4ce29e2c0065981e6244b808e2d">HW_CHAN_SHIFT</a></div><div class="ttdeci">#define HW_CHAN_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00057">R600Defines.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="../../d0/d59/classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a27bda7d8e8e4f0337650a892f3c9b46a"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#a27bda7d8e8e4f0337650a892f3c9b46a">llvm::MVT::SimpleTy</a></div><div class="ttdeci">SimpleValueType SimpleTy</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00156">MachineValueType.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00041">MachineValueType.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="R600MachineFunctionInfo_8h_html"><div class="ttname"><a href="../../d4/d14/R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="../../df/deb/structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d44/AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_ae8ff1d9b3c40c95fe1c2c7f7b55bb3da"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#ae8ff1d9b3c40c95fe1c2c7f7b55bb3da">llvm::R600RegisterInfo::R600RegisterInfo</a></div><div class="ttdeci">R600RegisterInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00023">R600RegisterInfo.cpp:23</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="../../de/d87/classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d88/MachineValueType_8h_source.html#l00028">MachineValueType.h:28</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a1cf4ead3ac153d129a2d421fb3d8c1bc"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a1cf4ead3ac153d129a2d421fb3d8c1bc">llvm::R600RegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00061">R600RegisterInfo.cpp:61</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a19c348989d240b91e7552e8603a6f97a"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a19c348989d240b91e7552e8603a6f97a">llvm::R600RegisterInfo::RCW</a></div><div class="ttdeci">RegClassWeight RCW</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/db0/R600RegisterInfo_8h_source.html#l00025">R600RegisterInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d69/R600InstrInfo_8h_source.html#l00032">R600InstrInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a542fe2d12aa79a6c24c78437af4b5501"><div class="ttname"><a href="../../d7/d01/structllvm_1_1RegClassWeight.html#a542fe2d12aa79a6c24c78437af4b5501">llvm::RegClassWeight::WeightLimit</a></div><div class="ttdeci">unsigned WeightLimit</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00210">TargetRegisterInfo.h:210</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="../../d4/d13/AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="structllvm_1_1RegClassWeight_html_a065b781864f9b2dde935b04cf0c6fb76"><div class="ttname"><a href="../../d7/d01/structllvm_1_1RegClassWeight.html#a065b781864f9b2dde935b04cf0c6fb76">llvm::RegClassWeight::RegWeight</a></div><div class="ttdeci">unsigned RegWeight</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00209">TargetRegisterInfo.h:209</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a282bdc42bb882ca7beb29fe5c21da074"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses</a></div><div class="ttdeci">bool isPhysRegLiveAcrossClauses(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00078">R600RegisterInfo.cpp:78</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a60dbe072b2564dd885c0273a1ddae5c5"><div class="ttname"><a href="../../de/ded/classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d1c/R600InstrInfo_8cpp_source.html#l01083">R600InstrInfo.cpp:1083</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00030">AMDGPUSubtarget.h:30</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a0018e917524d3edb33de1d7f7c47a35b"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a0018e917524d3edb33de1d7f7c47a35b">llvm::R600RegisterInfo::getRegClassWeight</a></div><div class="ttdeci">const RegClassWeight &amp; getRegClassWeight(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00073">R600RegisterInfo.cpp:73</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a720d14e23c9a6ff07e6dd0887749f2f7"><div class="ttname"><a href="../../d4/de6/structllvm_1_1R600RegisterInfo.html#a720d14e23c9a6ff07e6dd0887749f2f7">llvm::R600RegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3a/R600RegisterInfo_8cpp_source.html#l00027">R600RegisterInfo.cpp:27</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a5c714ee75aa7dfc74269a8a7ef93ff06"><div class="ttname"><a href="../../dc/ded/classllvm_1_1AMDGPUSubtarget.html#a5c714ee75aa7dfc74269a8a7ef93ff06">llvm::AMDGPUSubtarget::getInstrInfo</a></div><div class="ttdeci">const AMDGPUInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/dde/AMDGPUSubtarget_8h_source.html#l00068">AMDGPUSubtarget.h:68</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a02bc7e1abaae72119abf9ee69086c5fa"><div class="ttname"><a href="../../d7/d88/R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a></div><div class="ttdeci">#define GET_REG_INDEX(reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d88/R600Defines_8h_source.html#l00060">R600Defines.h:60</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_68ef2609279916640dd02c22eb347286.html">lib</a></li><li class="navelem"><a class="el" href="../../dir_ba4b566d55a812089e9c749a99726952.html">Target</a></li><li class="navelem"><a class="el" href="../../dir_c4118bfd7377a5967e68e9b55fbc447f.html">R600</a></li><li class="navelem"><a class="el" href="../../d1/d3a/R600RegisterInfo_8cpp.html">R600RegisterInfo.cpp</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:37:44 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
