<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>simple_threshold</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>1</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>7</Average-caseLatency>
            <Worst-caseLatency>7</Worst-caseLatency>
            <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>5</PipelineInitiationInterval>
            <PipelineDepth>8</PipelineDepth>
            <Interval-min>5</Interval-min>
            <Interval-max>5</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>threshold_src/simpleThreshold.cpp:36</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>182</FF>
            <LUT>234</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>simple_threshold</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>simple_threshold</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>top_bid_TDATA</name>
            <Object>top_bid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>top_bid_TVALID</name>
            <Object>top_bid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>top_bid_TREADY</name>
            <Object>top_bid</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>top_ask_TDATA</name>
            <Object>top_ask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>top_ask_TVALID</name>
            <Object>top_ask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>top_ask_TREADY</name>
            <Object>top_ask</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_time_TDATA</name>
            <Object>incoming_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_time_TVALID</name>
            <Object>incoming_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_time_TREADY</name>
            <Object>incoming_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_meta_TDATA</name>
            <Object>incoming_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_meta_TVALID</name>
            <Object>incoming_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>incoming_meta_TREADY</name>
            <Object>incoming_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_order_TDATA</name>
            <Object>outgoing_order</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_order_TVALID</name>
            <Object>outgoing_order</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_order_TREADY</name>
            <Object>outgoing_order</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_time_TDATA</name>
            <Object>outgoing_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_time_TVALID</name>
            <Object>outgoing_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_time_TREADY</name>
            <Object>outgoing_time</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_meta_TDATA</name>
            <Object>outgoing_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_meta_TVALID</name>
            <Object>outgoing_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>outgoing_meta_TREADY</name>
            <Object>outgoing_meta</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>simple_threshold</ModuleName>
            <BindInstances>icmp_ln60_fu_169_p2 icmp_ln65_fu_179_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>simple_threshold</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.256</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineDepth>8</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>threshold_src/simpleThreshold.cpp:36</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>234</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln60_fu_169_p2" SOURCE="threshold_src/simpleThreshold.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln65_fu_179_p2" SOURCE="threshold_src/simpleThreshold.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln65" VISIBLE="false"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="top_bid" index="0" direction="in" srcType="stream&lt;order, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="top_bid" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="top_ask" index="1" direction="in" srcType="stream&lt;order, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="top_ask" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="incoming_time" index="2" direction="in" srcType="stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="incoming_time" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="incoming_meta" index="3" direction="in" srcType="stream&lt;metadata, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="incoming_meta" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outgoing_order" index="4" direction="out" srcType="stream&lt;order, 0&gt;&amp;" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="outgoing_order" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outgoing_time" index="5" direction="out" srcType="stream&lt;ap_uint&lt;64&gt;, 0&gt;&amp;" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="outgoing_time" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="outgoing_meta" index="6" direction="out" srcType="stream&lt;metadata, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="outgoing_meta" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">top_bid:top_ask:incoming_time:incoming_meta:outgoing_order:outgoing_time:outgoing_meta</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="top_bid" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="96" portPrefix="top_bid_">
            <ports>
                <port>top_bid_TDATA</port>
                <port>top_bid_TREADY</port>
                <port>top_bid_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="top_bid"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="top_ask" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="top_ask_">
            <ports>
                <port>top_ask_TDATA</port>
                <port>top_ask_TREADY</port>
                <port>top_ask_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="top_ask"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="incoming_time" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="64" portPrefix="incoming_time_">
            <ports>
                <port>incoming_time_TDATA</port>
                <port>incoming_time_TREADY</port>
                <port>incoming_time_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="incoming_time"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="incoming_meta" type="axi4stream" busTypeName="axis" mode="slave" direction="in" dataWidth="96" portPrefix="incoming_meta_">
            <ports>
                <port>incoming_meta_TDATA</port>
                <port>incoming_meta_TREADY</port>
                <port>incoming_meta_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="incoming_meta"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outgoing_order" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="64" portPrefix="outgoing_order_">
            <ports>
                <port>outgoing_order_TDATA</port>
                <port>outgoing_order_TREADY</port>
                <port>outgoing_order_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="outgoing_order"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outgoing_time" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="64" portPrefix="outgoing_time_">
            <ports>
                <port>outgoing_time_TDATA</port>
                <port>outgoing_time_TREADY</port>
                <port>outgoing_time_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="outgoing_time"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="outgoing_meta" type="axi4stream" busTypeName="axis" mode="master" direction="out" dataWidth="96" portPrefix="outgoing_meta_">
            <ports>
                <port>outgoing_meta_TDATA</port>
                <port>outgoing_meta_TREADY</port>
                <port>outgoing_meta_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="outgoing_meta"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AXIS">
                <table>
                    <keys size="6">Interface, Direction, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="incoming_meta">in, both, 96, 1, 1</column>
                    <column name="incoming_time">in, both, 64, 1, 1</column>
                    <column name="outgoing_meta">out, both, 96, 1, 1</column>
                    <column name="outgoing_order">out, both, 64, 1, 1</column>
                    <column name="outgoing_time">out, both, 64, 1, 1</column>
                    <column name="top_ask">in, both, 64, 1, 1</column>
                    <column name="top_bid">in, both, 96, 1, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="top_bid">in, stream&lt;order 0&gt;&amp;</column>
                    <column name="top_ask">in, stream&lt;order 0&gt;&amp;</column>
                    <column name="incoming_time">in, stream&lt;ap_uint&lt;64&gt; 0&gt;&amp;</column>
                    <column name="incoming_meta">in, stream&lt;metadata 0&gt;&amp;</column>
                    <column name="outgoing_order">out, stream&lt;order 0&gt;&amp;</column>
                    <column name="outgoing_time">out, stream&lt;ap_uint&lt;64&gt; 0&gt;&amp;</column>
                    <column name="outgoing_meta">out, stream&lt;metadata 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="top_bid">top_bid, interface</column>
                    <column name="top_ask">top_ask, interface</column>
                    <column name="incoming_time">incoming_time, interface</column>
                    <column name="incoming_meta">incoming_meta, interface</column>
                    <column name="outgoing_order">outgoing_order, interface</column>
                    <column name="outgoing_time">outgoing_time, interface</column>
                    <column name="outgoing_meta">outgoing_meta, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:13" status="valid" parentFunction="simple_threshold" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:16" status="valid" parentFunction="simple_threshold" variable="top_bid" isDirective="0" options="axis register both port=top_bid"/>
        <Pragma type="aggregate" location="threshold_src/simpleThreshold.cpp:17" status="invalid" parentFunction="simple_threshold" variable="top_bid" isDirective="0" options="variable=top_bid compact=bit :">
            <Msg msg_id="207-5570" msg_severity="WARNING" msg_body="unexpected pragma argument ':', expects identifier"/>
        </Pragma>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:19" status="valid" parentFunction="simple_threshold" variable="top_ask" isDirective="0" options="axis register both port=top_ask"/>
        <Pragma type="aggregate" location="threshold_src/simpleThreshold.cpp:20" status="valid" parentFunction="simple_threshold" variable="top_ask" isDirective="0" options="variable=top_ask compact=bit"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:22" status="valid" parentFunction="simple_threshold" variable="incoming_time" isDirective="0" options="axis register both port=incoming_time"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:24" status="valid" parentFunction="simple_threshold" variable="incoming_meta" isDirective="0" options="axis register both port=incoming_meta"/>
        <Pragma type="aggregate" location="threshold_src/simpleThreshold.cpp:25" status="valid" parentFunction="simple_threshold" variable="incoming_meta" isDirective="0" options="variable=incoming_meta compact=bit"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:27" status="valid" parentFunction="simple_threshold" variable="outgoing_order" isDirective="0" options="axis register both port=outgoing_order"/>
        <Pragma type="aggregate" location="threshold_src/simpleThreshold.cpp:28" status="valid" parentFunction="simple_threshold" variable="outgoing_order" isDirective="0" options="variable=outgoing_order compact=bit"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:30" status="valid" parentFunction="simple_threshold" variable="outgoing_time" isDirective="0" options="axis register both port=outgoing_time"/>
        <Pragma type="interface" location="threshold_src/simpleThreshold.cpp:32" status="valid" parentFunction="simple_threshold" variable="outgoing_meta" isDirective="0" options="axis register both port=outgoing_meta"/>
        <Pragma type="aggregate" location="threshold_src/simpleThreshold.cpp:33" status="valid" parentFunction="simple_threshold" variable="outgoing_meta" isDirective="0" options="variable=outgoing_meta compact=bit"/>
        <Pragma type="pipeline" location="threshold_src/simpleThreshold.cpp:36" status="valid" parentFunction="simple_threshold" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

