

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 575057, -- Miss = 293958, rate = 0.5112, -- PendHits = 396, rate = 0.0007-- ResFail = 14565, rate = 0.0253
Error Per = 50 || Flushes = 5879 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 440045, -- Miss = 225078, rate = 0.5115, -- PendHits = 313, rate = 0.0007-- ResFail = 22390, rate = 0.0509
Error Per = 50 || Flushes = 4501 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 307741, -- Miss = 138645, rate = 0.4505, -- PendHits = 146, rate = 0.0005-- ResFail = 8203, rate = 0.0267
Error Per = 50 || Flushes = 2772 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 177380, -- Miss = 73583, rate = 0.4148, -- PendHits = 175, rate = 0.0010-- ResFail = 3945, rate = 0.0222
Error Per = 50 || Flushes = 1471 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 54601, -- Miss = 6868, rate = 0.1258, -- PendHits = 77, rate = 0.0014-- ResFail = 392, rate = 0.0072
Error Per = 50 || Flushes = 137 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 0, -- Miss = 0, rate = -nan, -- PendHits = 0, rate = -nan-- ResFail = 0, rate = -nan
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1
self exe links to: /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1
Running md5sum using "md5sum /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1 "
self exe links to: /home/pars/Documents/expSetups/a1/spmv_base_L1D_50__frb53-24-1
Extracting specific PTX file named spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x56437095b37b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/frb53-24-1.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 1272 |E| 714129
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (5 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd6587082c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65870820..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65870818..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65870810..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65870808..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd65870800..

GPGPU-Sim PTX: cudaLaunch for 0x0x56437095b37b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__frb53-24-1.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (5,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 901919
gpu_sim_insn = 5234597
gpu_ipc =       5.8038
gpu_tot_sim_cycle = 901919
gpu_tot_sim_insn = 5234597
gpu_tot_ipc =       5.8038
gpu_tot_issued_cta = 5
gpu_occupancy = 20.7791% 
gpu_tot_occupancy = 20.7791% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.6918
partiton_level_parallism_total  =       0.6918
partiton_level_parallism_util =       1.3901
partiton_level_parallism_util_total  =       1.3901
L2_BW  =      30.2195 GB/Sec
L2_BW_total  =      30.2195 GB/Sec
gpu_total_sim_rate=4347

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 531175, Miss = 250499, Miss_rate = 0.472, Pending_hits = 96, Reservation_fails = 4787
	L1D_cache_core[1]: Access = 409764, Miss = 184298, Miss_rate = 0.450, Pending_hits = 81, Reservation_fails = 4073
	L1D_cache_core[2]: Access = 285158, Miss = 117528, Miss_rate = 0.412, Pending_hits = 80, Reservation_fails = 1753
	L1D_cache_core[3]: Access = 167615, Miss = 64785, Miss_rate = 0.387, Pending_hits = 79, Reservation_fails = 1536
	L1D_cache_core[4]: Access = 54966, Miss = 6869, Miss_rate = 0.125, Pending_hits = 76, Reservation_fails = 391
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1448678
	L1D_total_cache_misses = 623979
	L1D_total_cache_miss_rate = 0.4307
	L1D_total_cache_pending_hits = 412
	L1D_total_cache_reservation_fails = 12540
	L1D_cache_data_port_util = 0.323
	L1D_cache_fill_port_util = 0.244
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 824284
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 537123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 86700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 412
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 117
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1448519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12540
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
8375, 8288, 8172, 7563, 7650, 7621, 7041, 6896, 
gpgpu_n_tot_thrd_icount = 5469536
gpgpu_n_tot_w_icount = 170923
gpgpu_n_stall_shd_mem = 604000
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 623823
gpgpu_n_mem_write_global = 159
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2146203
gpgpu_n_store_insn = 1272
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 549142
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 54858
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:665	W0_Idle:872988	W0_Scoreboard:9178424	W1:650	W2:476	W3:260	W4:471	W5:350	W6:483	W7:304	W8:1761	W9:314	W10:362	W11:205	W12:255	W13:268	W14:362	W15:273	W16:959	W17:366	W18:378	W19:255	W20:304	W21:276	W22:251	W23:309	W24:820	W25:460	W26:293	W27:441	W28:380	W29:538	W30:522	W31:928	W32:156649
single_issue_nums: WS0:46224	WS1:43498	WS2:41990	WS3:39211	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4990584 {8:623823,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6360 {40:159,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24952920 {40:623823,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1272 {8:159,}
maxmflatency = 614 
max_icnt2mem_latency = 161 
maxmrqlatency = 191 
max_icnt2sh_latency = 38 
averagemflatency = 265 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:132187 	258 	510 	2025 	3128 	155 	31 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	483574 	140369 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	622766 	1122 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	560873 	55780 	7005 	319 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	98 	798 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16         5         4         6         5         9        11         8        10        10        10         5         6         9         6 
dram[1]:        16        16         5         5         8         9         9         9        10         7        10         7         6         5         7         7 
dram[2]:        16        16         4         4         9        10         9         9         7         7         7         7         4         6         8        10 
dram[3]:        16        15         6         6         5         4         7         8         7         4         7         7         5         7         7         9 
dram[4]:        12        12         7         6         5         4         8         8         5         3         6         6         5         6         8         9 
dram[5]:        12        12         6         6         5         6         6         8         8         7         6        11         6         5        11         9 
dram[6]:        12        12         7        15         5         6         8         9         7         3        11         9         6         9         5         4 
dram[7]:        12        12        15        13         6         8         5         4         6         6         9        10         7         9         5         5 
dram[8]:        12        12         9         9         6         6         6         6         6         7        10         9         8         8         5         6 
dram[9]:        12        12         5         4         9         6         7         7         5         5        11         7         9         7         4         5 
dram[10]:        12        12         6         8         7         5         5         7         5         5         8         7         7         5         5         6 
dram[11]:        12        12        14        13         5         7         8         6         6         8         9        12         5         6         7         7 
maximum service time to same row:
dram[0]:     13982     14556     50696     60257     27552     27517     89775    108291     34236     46360     23421     35617     41841     22452     47182     47167 
dram[1]:     20901     21794     17885     20701     45854     55450     21138     33334     46098     24657     31917     37988     28402     42518     46788     27594 
dram[2]:     23186     29411     20644     20587     55021     55018     33081     32752     39434     51833     24294     25231     25518     31468     37123     49579 
dram[3]:     34608     37592     20564     16590     55033     55092     22898     53190     98276     19996     34789     41084     33252     65770     25286     26101 
dram[4]:     37556     34442     30903     36193     27332     27009     53140     53084     19922     32480     42316     43341     40745     58798     26126     26082 
dram[5]:     20865     24408     54391     54360     26422     25961     36115     57263     32194     31026     46618     39611     58784     22087     36930     43146 
dram[6]:     24425     21926     54651     73244     35272     34990     57370     30630     47028     30117     39520     25736     36720     37896     43303     44161 
dram[7]:     26305     26010     73195     51167     35751     45776     30519     30448     36363     39383     25654     29573     38029     26210     19306     37163 
dram[8]:     37667     37592     29254     29229     45310     49186     30222     29970     92064     92061     29491     31162     32453     38722     15490     23447 
dram[9]:     37557     48679     29146     29080     61568     61538     35756     35462     16728     16998     37296     32527     22251     43512     26390     23350 
dram[10]:     42950     35252     35747     48200     59659     60010     35216     19787     23871     23623     55731     23422     43283     45419     26730     29479 
dram[11]:     41426     53064     47685     44214     20077     27577     52341     27025     26691     34422     47195     16886     44977     41778     46234     46445 
average row accesses per activate:
dram[0]:  1.242017  1.240066  1.153365  1.162119  1.160246  1.182986  1.191523  1.205047  1.149691  1.161189  1.129450  1.136289  1.159396  1.125413  1.156667  1.156406 
dram[1]:  1.239414  1.225539  1.181077  1.158147  1.179903  1.190938  1.200627  1.201587  1.161812  1.162162  1.143333  1.153322  1.153322  1.146959  1.176768  1.170813 
dram[2]:  1.244147  1.242525  1.161648  1.152174  1.182848  1.181523  1.198728  1.196875  1.148148  1.136066  1.151125  1.143312  1.150250  1.131980  1.179903  1.197044 
dram[3]:  1.262436  1.229402  1.153595  1.173913  1.163880  1.125413  1.173375  1.157812  1.118333  1.122074  1.133956  1.138801  1.158813  1.173913  1.211314  1.199346 
dram[4]:  1.189893  1.193199  1.193772  1.165541  1.136738  1.125201  1.137715  1.130501  1.114516  1.087227  1.148970  1.132921  1.154860  1.138158  1.186795  1.183871 
dram[5]:  1.143526  1.122977  1.166937  1.176568  1.141694  1.111635  1.115326  1.149371  1.108397  1.112977  1.128325  1.140458  1.139028  1.127451  1.187097  1.139647 
dram[6]:  1.113452  1.148693  1.179357  1.206485  1.112149  1.128244  1.137500  1.141104  1.105919  1.101341  1.142857  1.140649  1.150327  1.143975  1.113419  1.112520 
dram[7]:  1.169179  1.165838  1.192953  1.221106  1.124043  1.125948  1.130568  1.128049  1.102256  1.110778  1.140187  1.129284  1.138249  1.148670  1.116694  1.105431 
dram[8]:  1.173693  1.167797  1.186161  1.195364  1.114925  1.151376  1.141985  1.141985  1.121352  1.133226  1.133122  1.132492  1.146605  1.166929  1.123539  1.145516 
dram[9]:  1.176471  1.170813  1.189456  1.165064  1.158059  1.167457  1.168196  1.155251  1.141005  1.144000  1.140600  1.129808  1.155521  1.140867  1.122549  1.123980 
dram[10]:  1.152824  1.175879  1.189015  1.199664  1.164557  1.155172  1.156773  1.174847  1.142165  1.154952  1.127592  1.116242  1.159744  1.141085  1.155887  1.148936 
dram[11]:  1.167480  1.177924  1.214890  1.198374  1.141975  1.139969  1.176013  1.196457  1.143511  1.149461  1.145215  1.135400  1.156550  1.132701  1.156704  1.156607 
average row locality = 138302/119638 = 1.156004
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       739       749       737       724       753       737       759       764       744       741       698       692       691       682       694       695 
dram[1]:       761       739       724       725       728       736       766       757       717       687       686       677       677       679       699       706 
dram[2]:       744       748       733       742       731       729       754       766       681       692       716       718       689       669       728       729 
dram[3]:       736       761       706       702       696       682       758       741       670       670       728       722       664       675       728       734 
dram[4]:       777       772       690       690       690       701       727       745       690       697       725       733       701       692       737       734 
dram[5]:       733       694       720       713       701       707       735       731       725       728       721       747       680       690       736       710 
dram[6]:       687       703       697       707       714       739       728       744       710       739       752       738       704       731       697       702 
dram[7]:       698       703       711       729       734       742       736       740       733       742       732       725       741       734       689       692 
dram[8]:       696       689       720       722       747       753       748       748       730       706       715       718       743       741       673       677 
dram[9]:       700       706       722       727       740       739       764       759       704       715       722       705       743       737       687       689 
dram[10]:       694       702       736       715       736       737       760       766       707       723       707       701       726       736       697       702 
dram[11]:       718       715       718       737       740       733       755       743       749       745       694       696       724       717       716       709 
total dram reads = 138289
bank skew: 777/664 = 1.17
chip skew: 11609/11373 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         4         4         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         4         3         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0         0 
total dram writes = 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1198      1140      1245      1234      1160      1143      1270      1199      1144      1111      1257      1222      1243      1238      1261      1219
dram[1]:       1160      1161      1245      1249      1115      1101      1185      1160      1133      1205      1180      1180      1220      1223      1193      1189
dram[2]:       1216      1138      1257      1178      1150      1138      1153      1090      1261      1263      1171      1139      1273      1284      1208      1175
dram[3]:       1155      1107      1214      1210      1207      1312      1099      1127      1306      1311      1113      1188      1303      1266      1159      1152
dram[4]:       1124      1089      1293      1239      1334      1240      1208      1234      1311      1229      1246      1236      1237      1221      1181      1063
dram[5]:       1121      1200      1157      1219      1213      1156      1234      1246      1124      1166      1235      1110      1184      1162      1070      1203
dram[6]:       1276      1192      1275      1210      1153      1096      1318      1223      1261      1192      1145      1216      1193      1151      1263      1188
dram[7]:       1184      1177      1202      1221      1147      1132      1254      1213      1209      1220      1148      1153      1142      1160      1180      1173
dram[8]:       1238      1204      1312      1263      1181      1170      1200      1144      1280      1298      1193      1110      1199      1156      1238      1228
dram[9]:       1215      1201      1273      1250      1164      1189      1091      1090      1269      1268      1087      1205      1107      1115      1243      1218
dram[10]:       1275      1211      1239      1221      1227      1192      1144      1154      1339      1246      1268      1218      1180      1115      1261      1197
dram[11]:       1192      1197      1212      1176      1168      1153      1184      1207      1167      1141      1228      1241      1117      1134      1137      1185
maximum mf latency per bank:
dram[0]:        416       420       418       397       464       398       396       426       482       484       453       413       492       470       440       480
dram[1]:        453       423       388       464       414       453       485       470       485       448       439       394       429       480       446       403
dram[2]:        426       432       392       417       404       517       431       450       496       437       403       389       407       421       421       395
dram[3]:        455       563       392       471       614       500       452       467       396       428       532       527       580       456       511       556
dram[4]:        457       557       572       497       469       389       553       551       452       484       473       467       433       417       489       584
dram[5]:        403       427       462       395       397       437       453       475       472       452       491       446       515       505       515       517
dram[6]:        446       405       419       412       390       393       403       497       447       458       403       420       513       416       385       499
dram[7]:        409       403       435       441       406       403       489       394       496       478       479       456       391       433       404       453
dram[8]:        420       454       399       399       403       432       482       399       402       398       400       480       440       420       444       407
dram[9]:        425       413       398       433       417       477       389       491       424       413       403       438       399       456       428       469
dram[10]:        411       416       420       402       495       503       506       440       422       440       432       453       445       428       509       469
dram[11]:        466       403       469       466       525       394       472       496       482       460       431       399       502       403       432       561

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281558 n_act=9925 n_pre=9909 n_ref_event=4572360550251980812 n_req=11601 n_rd=11599 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02007
n_activity=772468 dram_eff=0.0601
bk0: 739a 2282938i bk1: 749a 2282733i bk2: 737a 2280834i bk3: 724a 2281660i bk4: 753a 2280111i bk5: 737a 2281730i bk6: 759a 2280838i bk7: 764a 2281251i bk8: 744a 2280180i bk9: 741a 2280665i bk10: 698a 2281719i bk11: 692a 2282068i bk12: 691a 2282633i bk13: 682a 2282433i bk14: 694a 2282836i bk15: 695a 2282745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144815
Row_Buffer_Locality_read = 0.144840
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.173838
Bank_Level_Parallism_Col = 1.396068
Bank_Level_Parallism_Ready = 1.000942
write_to_read_ratio_blp_rw_average = 0.000403
GrpLevelPara = 1.056248 

BW Util details:
bwutil = 0.020073 
total_CMD = 2312941 
util_bw = 46428 
Wasted_Col = 217836 
Wasted_Row = 187712 
Idle = 1860965 

BW Util Bottlenecks: 
RCDc_limit = 229946 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 1636 
rwq = 0 
CCDLc_limit_alone = 1634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 2312941 
n_nop = 2281558 
Read = 11599 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9925 
n_pre = 9909 
n_ref = 4572360550251980812 
n_req = 11601 
total_req = 11607 

Dual Bus Interface Util: 
issued_total_row = 19834 
issued_total_col = 11607 
Row_Bus_Util =  0.008575 
CoL_Bus_Util = 0.005018 
Either_Row_CoL_Bus_Util = 0.013568 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001848 
queue_avg = 0.009620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00961979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2282055 n_act=9736 n_pre=9720 n_ref_event=0 n_req=11466 n_rd=11464 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01984
n_activity=764664 dram_eff=0.06001
bk0: 761a 2282145i bk1: 739a 2282773i bk2: 724a 2282218i bk3: 725a 2281353i bk4: 728a 2282011i bk5: 736a 2282013i bk6: 766a 2280661i bk7: 757a 2281197i bk8: 717a 2281746i bk9: 687a 2283047i bk10: 686a 2282818i bk11: 677a 2283299i bk12: 677a 2283450i bk13: 679a 2283154i bk14: 699a 2282967i bk15: 706a 2282526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.151230
Row_Buffer_Locality_read = 0.151256
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.166832
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.000694
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019840 
total_CMD = 2312941 
util_bw = 45888 
Wasted_Col = 214629 
Wasted_Row = 185384 
Idle = 1867040 

BW Util Bottlenecks: 
RCDc_limit = 226175 
RCDWRc_limit = 22 
WTRc_limit = 24 
RTWc_limit = 46 
CCDLc_limit = 1538 
rwq = 0 
CCDLc_limit_alone = 1534 
WTRc_limit_alone = 24 
RTWc_limit_alone = 42 

Commands details: 
total_CMD = 2312941 
n_nop = 2282055 
Read = 11464 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9736 
n_pre = 9720 
n_ref = 0 
n_req = 11466 
total_req = 11472 

Dual Bus Interface Util: 
issued_total_row = 19456 
issued_total_col = 11472 
Row_Bus_Util =  0.008412 
CoL_Bus_Util = 0.004960 
Either_Row_CoL_Bus_Util = 0.013354 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.001360 
queue_avg = 0.009169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00916885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281727 n_act=9852 n_pre=9836 n_ref_event=0 n_req=11571 n_rd=11569 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.02002
n_activity=770875 dram_eff=0.06007
bk0: 744a 2282979i bk1: 748a 2282830i bk2: 733a 2281371i bk3: 742a 2280177i bk4: 731a 2281941i bk5: 729a 2281941i bk6: 754a 2281381i bk7: 766a 2280647i bk8: 681a 2282771i bk9: 692a 2281889i bk10: 716a 2281710i bk11: 718a 2281341i bk12: 689a 2282672i bk13: 669a 2283234i bk14: 728a 2281830i bk15: 729a 2282305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.148820
Row_Buffer_Locality_read = 0.148846
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.171501
Bank_Level_Parallism_Col = 1.063798
Bank_Level_Parallism_Ready = 1.000859
write_to_read_ratio_blp_rw_average = 0.000382
GrpLevelPara = 1.056917 

BW Util details:
bwutil = 0.020021 
total_CMD = 2312941 
util_bw = 46308 
Wasted_Col = 216596 
Wasted_Row = 186810 
Idle = 1863227 

BW Util Bottlenecks: 
RCDc_limit = 228499 
RCDWRc_limit = 20 
WTRc_limit = 22 
RTWc_limit = 44 
CCDLc_limit = 1584 
rwq = 0 
CCDLc_limit_alone = 1584 
WTRc_limit_alone = 22 
RTWc_limit_alone = 44 

Commands details: 
total_CMD = 2312941 
n_nop = 2281727 
Read = 11569 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9852 
n_pre = 9836 
n_ref = 0 
n_req = 11571 
total_req = 11577 

Dual Bus Interface Util: 
issued_total_row = 19688 
issued_total_col = 11577 
Row_Bus_Util =  0.008512 
CoL_Bus_Util = 0.005005 
Either_Row_CoL_Bus_Util = 0.013495 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001634 
queue_avg = 0.009391 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00939064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2282162 n_act=9740 n_pre=9724 n_ref_event=0 n_req=11375 n_rd=11373 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.01968
n_activity=761130 dram_eff=0.05981
bk0: 736a 2283676i bk1: 761a 2281728i bk2: 706a 2282351i bk3: 702a 2282837i bk4: 696a 2282475i bk5: 682a 2282511i bk6: 758a 2280520i bk7: 741a 2280560i bk8: 670a 2282738i bk9: 670a 2282820i bk10: 728a 2280531i bk11: 722a 2280727i bk12: 664a 2283801i bk13: 675a 2283827i bk14: 728a 2282400i bk15: 734a 2281919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.144000
Row_Buffer_Locality_read = 0.144025
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.181079
Bank_Level_Parallism_Col = 1.065902
Bank_Level_Parallism_Ready = 1.000699
write_to_read_ratio_blp_rw_average = 0.000412
GrpLevelPara = 1.058793 

BW Util details:
bwutil = 0.019682 
total_CMD = 2312941 
util_bw = 45524 
Wasted_Col = 213390 
Wasted_Row = 183121 
Idle = 1870906 

BW Util Bottlenecks: 
RCDc_limit = 225566 
RCDWRc_limit = 24 
WTRc_limit = 0 
RTWc_limit = 36 
CCDLc_limit = 1549 
rwq = 0 
CCDLc_limit_alone = 1547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 34 

Commands details: 
total_CMD = 2312941 
n_nop = 2282162 
Read = 11373 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9740 
n_pre = 9724 
n_ref = 0 
n_req = 11375 
total_req = 11381 

Dual Bus Interface Util: 
issued_total_row = 19464 
issued_total_col = 11381 
Row_Bus_Util =  0.008415 
CoL_Bus_Util = 0.004921 
Either_Row_CoL_Bus_Util = 0.013307 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002144 
queue_avg = 0.010764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.0107642
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281528 n_act=9996 n_pre=9980 n_ref_event=0 n_req=11503 n_rd=11501 n_rd_L2_A=0 n_write=0 n_wr_bk=8 bw_util=0.0199
n_activity=770974 dram_eff=0.05971
bk0: 777a 2279705i bk1: 772a 2279833i bk2: 690a 2283464i bk3: 690a 2282771i bk4: 690a 2282545i bk5: 701a 2281952i bk6: 727a 2280610i bk7: 745a 2279585i bk8: 690a 2281806i bk9: 697a 2280501i bk10: 725a 2281250i bk11: 733a 2280426i bk12: 701a 2282332i bk13: 692a 2282499i bk14: 737a 2281548i bk15: 734a 2281302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131183
Row_Buffer_Locality_read = 0.131206
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.187687
Bank_Level_Parallism_Col = 1.066456
Bank_Level_Parallism_Ready = 1.001468
write_to_read_ratio_blp_rw_average = 0.000230
GrpLevelPara = 1.058548 

BW Util details:
bwutil = 0.019904 
total_CMD = 2312941 
util_bw = 46036 
Wasted_Col = 218930 
Wasted_Row = 186120 
Idle = 1861855 

BW Util Bottlenecks: 
RCDc_limit = 231444 
RCDWRc_limit = 26 
WTRc_limit = 90 
RTWc_limit = 18 
CCDLc_limit = 1535 
rwq = 0 
CCDLc_limit_alone = 1527 
WTRc_limit_alone = 82 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 2312941 
n_nop = 2281528 
Read = 11501 
Write = 0 
L2_Alloc = 0 
L2_WB = 8 
n_act = 9996 
n_pre = 9980 
n_ref = 0 
n_req = 11503 
total_req = 11509 

Dual Bus Interface Util: 
issued_total_row = 19976 
issued_total_col = 11509 
Row_Bus_Util =  0.008637 
CoL_Bus_Util = 0.004976 
Either_Row_CoL_Bus_Util = 0.013581 
Issued_on_Two_Bus_Simul_Util = 0.000031 
issued_two_Eff = 0.002292 
queue_avg = 0.011022 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.0110219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281365 n_act=10088 n_pre=10072 n_ref_event=0 n_req=11473 n_rd=11471 n_rd_L2_A=0 n_write=0 n_wr_bk=7 bw_util=0.01985
n_activity=774297 dram_eff=0.0593
bk0: 733a 2280769i bk1: 694a 2281800i bk2: 720a 2282042i bk3: 713a 2282153i bk4: 701a 2282384i bk5: 707a 2281251i bk6: 735a 2279845i bk7: 731a 2280859i bk8: 725a 2279847i bk9: 728a 2280119i bk10: 721a 2280993i bk11: 747a 2280094i bk12: 680a 2282608i bk13: 690a 2282195i bk14: 736a 2281489i bk15: 710a 2281567i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121154
Row_Buffer_Locality_read = 0.121175
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.185436
Bank_Level_Parallism_Col = 1.065333
Bank_Level_Parallism_Ready = 1.000173
write_to_read_ratio_blp_rw_average = 0.000317
GrpLevelPara = 1.057048 

BW Util details:
bwutil = 0.019850 
total_CMD = 2312941 
util_bw = 45912 
Wasted_Col = 220890 
Wasted_Row = 186554 
Idle = 1859585 

BW Util Bottlenecks: 
RCDc_limit = 233762 
RCDWRc_limit = 27 
WTRc_limit = 36 
RTWc_limit = 18 
CCDLc_limit = 1408 
rwq = 0 
CCDLc_limit_alone = 1406 
WTRc_limit_alone = 34 
RTWc_limit_alone = 18 

Commands details: 
total_CMD = 2312941 
n_nop = 2281365 
Read = 11471 
Write = 0 
L2_Alloc = 0 
L2_WB = 7 
n_act = 10088 
n_pre = 10072 
n_ref = 0 
n_req = 11473 
total_req = 11478 

Dual Bus Interface Util: 
issued_total_row = 20160 
issued_total_col = 11478 
Row_Bus_Util =  0.008716 
CoL_Bus_Util = 0.004963 
Either_Row_CoL_Bus_Util = 0.013652 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.001964 
queue_avg = 0.007664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00766384
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281265 n_act=10125 n_pre=10109 n_ref_event=0 n_req=11492 n_rd=11492 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01987
n_activity=778608 dram_eff=0.05904
bk0: 687a 2281831i bk1: 703a 2282093i bk2: 697a 2283211i bk3: 707a 2283226i bk4: 714a 2280911i bk5: 739a 2280165i bk6: 728a 2280930i bk7: 744a 2280267i bk8: 710a 2280907i bk9: 739a 2279326i bk10: 752a 2280092i bk11: 738a 2280500i bk12: 704a 2281896i bk13: 731a 2280954i bk14: 697a 2281613i bk15: 702a 2281241i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119300
Row_Buffer_Locality_read = 0.119300
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.178933
Bank_Level_Parallism_Col = 1.064644
Bank_Level_Parallism_Ready = 1.000606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056881 

BW Util details:
bwutil = 0.019874 
total_CMD = 2312941 
util_bw = 45968 
Wasted_Col = 221955 
Wasted_Row = 188524 
Idle = 1856494 

BW Util Bottlenecks: 
RCDc_limit = 234845 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1442 
rwq = 0 
CCDLc_limit_alone = 1442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2312941 
n_nop = 2281265 
Read = 11492 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10125 
n_pre = 10109 
n_ref = 0 
n_req = 11492 
total_req = 11492 

Dual Bus Interface Util: 
issued_total_row = 20234 
issued_total_col = 11492 
Row_Bus_Util =  0.008748 
CoL_Bus_Util = 0.004969 
Either_Row_CoL_Bus_Util = 0.013695 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001578 
queue_avg = 0.007485 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00748484
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281100 n_act=10165 n_pre=10149 n_ref_event=0 n_req=11581 n_rd=11581 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.02003
n_activity=771652 dram_eff=0.06003
bk0: 698a 2282819i bk1: 703a 2282842i bk2: 711a 2282969i bk3: 729a 2283041i bk4: 734a 2280432i bk5: 742a 2279893i bk6: 736a 2280390i bk7: 740a 2280071i bk8: 733a 2279700i bk9: 742a 2279118i bk10: 732a 2280713i bk11: 725a 2280762i bk12: 741a 2280256i bk13: 734a 2280858i bk14: 689a 2281909i bk15: 692a 2281263i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122528
Row_Buffer_Locality_read = 0.122528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190937
Bank_Level_Parallism_Col = 1.067529
Bank_Level_Parallism_Ready = 1.000685
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059819 

BW Util details:
bwutil = 0.020028 
total_CMD = 2312941 
util_bw = 46324 
Wasted_Col = 221683 
Wasted_Row = 185851 
Idle = 1859083 

BW Util Bottlenecks: 
RCDc_limit = 235216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1462 
rwq = 0 
CCDLc_limit_alone = 1462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2312941 
n_nop = 2281100 
Read = 11581 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10165 
n_pre = 10149 
n_ref = 0 
n_req = 11581 
total_req = 11581 

Dual Bus Interface Util: 
issued_total_row = 20314 
issued_total_col = 11581 
Row_Bus_Util =  0.008783 
CoL_Bus_Util = 0.005007 
Either_Row_CoL_Bus_Util = 0.013766 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001696 
queue_avg = 0.007721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00772134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281402 n_act=10043 n_pre=10027 n_ref_event=0 n_req=11526 n_rd=11526 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01993
n_activity=767800 dram_eff=0.06005
bk0: 696a 2282945i bk1: 689a 2283516i bk2: 720a 2282356i bk3: 722a 2282491i bk4: 747a 2279457i bk5: 753a 2280114i bk6: 748a 2280060i bk7: 748a 2280031i bk8: 730a 2280391i bk9: 706a 2281660i bk10: 715a 2281345i bk11: 718a 2281091i bk12: 743a 2280247i bk13: 741a 2281057i bk14: 673a 2282639i bk15: 677a 2283346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128926
Row_Buffer_Locality_read = 0.128926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.186020
Bank_Level_Parallism_Col = 1.066373
Bank_Level_Parallism_Ready = 1.001121
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057336 

BW Util details:
bwutil = 0.019933 
total_CMD = 2312941 
util_bw = 46104 
Wasted_Col = 219510 
Wasted_Row = 185139 
Idle = 1862188 

BW Util Bottlenecks: 
RCDc_limit = 232566 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1553 
rwq = 0 
CCDLc_limit_alone = 1553 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2312941 
n_nop = 2281402 
Read = 11526 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10043 
n_pre = 10027 
n_ref = 0 
n_req = 11526 
total_req = 11526 

Dual Bus Interface Util: 
issued_total_row = 20070 
issued_total_col = 11526 
Row_Bus_Util =  0.008677 
CoL_Bus_Util = 0.004983 
Either_Row_CoL_Bus_Util = 0.013636 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001807 
queue_avg = 0.007719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00771918
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281395 n_act=10028 n_pre=10012 n_ref_event=0 n_req=11559 n_rd=11559 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01999
n_activity=765069 dram_eff=0.06043
bk0: 700a 2282925i bk1: 706a 2282587i bk2: 722a 2282382i bk3: 727a 2281611i bk4: 740a 2280736i bk5: 739a 2280934i bk6: 764a 2280171i bk7: 759a 2279984i bk8: 704a 2281881i bk9: 715a 2281615i bk10: 722a 2281331i bk11: 705a 2281812i bk12: 743a 2280734i bk13: 737a 2280356i bk14: 687a 2282224i bk15: 689a 2282211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132710
Row_Buffer_Locality_read = 0.132710
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.183150
Bank_Level_Parallism_Col = 1.066244
Bank_Level_Parallism_Ready = 1.000688
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058131 

BW Util details:
bwutil = 0.019990 
total_CMD = 2312941 
util_bw = 46236 
Wasted_Col = 219288 
Wasted_Row = 185804 
Idle = 1861613 

BW Util Bottlenecks: 
RCDc_limit = 232216 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1599 
rwq = 0 
CCDLc_limit_alone = 1599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2312941 
n_nop = 2281395 
Read = 11559 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10028 
n_pre = 10012 
n_ref = 0 
n_req = 11559 
total_req = 11559 

Dual Bus Interface Util: 
issued_total_row = 20040 
issued_total_col = 11559 
Row_Bus_Util =  0.008664 
CoL_Bus_Util = 0.004998 
Either_Row_CoL_Bus_Util = 0.013639 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.001680 
queue_avg = 0.008236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00823627
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281515 n_act=9982 n_pre=9966 n_ref_event=0 n_req=11545 n_rd=11545 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01997
n_activity=759859 dram_eff=0.06077
bk0: 694a 2282454i bk1: 702a 2282894i bk2: 736a 2281784i bk3: 715a 2282925i bk4: 736a 2280998i bk5: 737a 2280828i bk6: 760a 2279787i bk7: 766a 2280099i bk8: 707a 2281640i bk9: 723a 2281030i bk10: 707a 2281558i bk11: 701a 2281425i bk12: 726a 2281296i bk13: 736a 2280539i bk14: 697a 2282413i bk15: 702a 2281865i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.135730
Row_Buffer_Locality_read = 0.135730
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190068
Bank_Level_Parallism_Col = 1.068065
Bank_Level_Parallism_Ready = 1.001205
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059603 

BW Util details:
bwutil = 0.019966 
total_CMD = 2312941 
util_bw = 46180 
Wasted_Col = 217780 
Wasted_Row = 184587 
Idle = 1864394 

BW Util Bottlenecks: 
RCDc_limit = 230768 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1610 
rwq = 0 
CCDLc_limit_alone = 1610 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2312941 
n_nop = 2281515 
Read = 11545 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 9982 
n_pre = 9966 
n_ref = 0 
n_req = 11545 
total_req = 11545 

Dual Bus Interface Util: 
issued_total_row = 19948 
issued_total_col = 11545 
Row_Bus_Util =  0.008625 
CoL_Bus_Util = 0.004991 
Either_Row_CoL_Bus_Util = 0.013587 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002132 
queue_avg = 0.009157 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00915717
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2312941 n_nop=2281397 n_act=9999 n_pre=9983 n_ref_event=0 n_req=11610 n_rd=11609 n_rd_L2_A=0 n_write=0 n_wr_bk=4 bw_util=0.02008
n_activity=767830 dram_eff=0.0605
bk0: 718a 2281748i bk1: 715a 2282651i bk2: 718a 2283351i bk3: 737a 2282000i bk4: 740a 2280276i bk5: 733a 2280703i bk6: 755a 2280545i bk7: 743a 2281767i bk8: 749a 2279909i bk9: 745a 2280489i bk10: 694a 2282435i bk11: 696a 2282341i bk12: 724a 2281512i bk13: 717a 2281284i bk14: 716a 2281695i bk15: 709a 2281875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.139018
Row_Buffer_Locality_read = 0.139030
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 1.182498
Bank_Level_Parallism_Col = 1.066271
Bank_Level_Parallism_Ready = 1.000941
write_to_read_ratio_blp_rw_average = 0.000201
GrpLevelPara = 1.057985 

BW Util details:
bwutil = 0.020084 
total_CMD = 2312941 
util_bw = 46452 
Wasted_Col = 218840 
Wasted_Row = 185483 
Idle = 1862166 

BW Util Bottlenecks: 
RCDc_limit = 231478 
RCDWRc_limit = 12 
WTRc_limit = 0 
RTWc_limit = 18 
CCDLc_limit = 1656 
rwq = 0 
CCDLc_limit_alone = 1654 
WTRc_limit_alone = 0 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 2312941 
n_nop = 2281397 
Read = 11609 
Write = 0 
L2_Alloc = 0 
L2_WB = 4 
n_act = 9999 
n_pre = 9983 
n_ref = 0 
n_req = 11610 
total_req = 11613 

Dual Bus Interface Util: 
issued_total_row = 19982 
issued_total_col = 11613 
Row_Bus_Util =  0.008639 
CoL_Bus_Util = 0.005021 
Either_Row_CoL_Bus_Util = 0.013638 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.001617 
queue_avg = 0.009042 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00904173

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26879, Miss = 5819, Miss_rate = 0.216, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 25890, Miss = 5788, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 25577, Miss = 5762, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 25456, Miss = 5710, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 26435, Miss = 5780, Miss_rate = 0.219, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 25603, Miss = 5797, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 25571, Miss = 5690, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 25909, Miss = 5691, Miss_rate = 0.220, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26942, Miss = 5741, Miss_rate = 0.213, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 25908, Miss = 5768, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25244, Miss = 5755, Miss_rate = 0.228, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25487, Miss = 5724, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 26591, Miss = 5693, Miss_rate = 0.214, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 25870, Miss = 5807, Miss_rate = 0.224, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 25737, Miss = 5778, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25829, Miss = 5811, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 26861, Miss = 5776, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 25962, Miss = 5758, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 25692, Miss = 5786, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 25946, Miss = 5781, Miss_rate = 0.223, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 27079, Miss = 5771, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 26035, Miss = 5786, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 25729, Miss = 5822, Miss_rate = 0.226, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25750, Miss = 5799, Miss_rate = 0.225, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 623982
L2_total_cache_misses = 138393
L2_total_cache_miss_rate = 0.2218
L2_total_cache_pending_hits = 4
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 485530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 102834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 623823
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 159
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=623982
icnt_total_pkts_simt_to_mem=623982
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 623982
Req_Network_cycles = 901919
Req_Network_injected_packets_per_cycle =       0.6918 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       0.0205
Req_Bank_Level_Parallism =       1.3901
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0011
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0288

Reply_Network_injected_packets_num = 623982
Reply_Network_cycles = 901919
Reply_Network_injected_packets_per_cycle =        0.6918
Reply_Network_conflicts_per_cycle =        0.2473
Reply_Network_conflicts_per_cycle_util =       0.4991
Reply_Bank_Level_Parallism =       1.3961
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0130
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0231
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 4 sec (1204 sec)
gpgpu_simulation_rate = 4347 (inst/sec)
gpgpu_simulation_rate = 749 (cycle/sec)
gpgpu_silicon_slowdown = 1822429x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 1202673.2120 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 53.986538]
Verifying...
	runtime [serial] = 4.042000 ms.
Total element = 1272, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 3 || elements whose %5 < err <= %10 = 1 || elements whose %10 < err = 1087 || total err Element = 1091
	[max error  0.993493, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
