#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0069B9F8 .scope module, "Exemplo0041" "Exemplo0041" 2 23;
 .timescale 0 0;
v006937A0_0 .net "clk", 0 0, v00693748_0; 1 drivers
S_0069B750 .scope module, "CLK1" "clock" 2 26, 2 7, S_0069B9F8;
 .timescale 0 0;
v00693748_0 .var "clk", 0 0;
S_0069B970 .scope module, "Exercicio03" "Exercicio03" 3 28;
 .timescale 0 0;
v005DE7C0_0 .net "clk", 0 0, v005DE768_0; 1 drivers
v005DE818_0 .var "data", 0 0;
RS_005B62A4/0/0 .resolv tri, L_005ADA98, L_005ADBA0, L_005ADCA8, L_005ADDB0;
RS_005B62A4/0/4 .resolv tri, L_005DEC10, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B62A4 .resolv tri, RS_005B62A4/0/0, RS_005B62A4/0/4, C4<zzzzz>, C4<zzzzz>;
v005DE870_0 .net8 "s", 4 0, RS_005B62A4; 5 drivers
S_0069B398 .scope module, "Clock1" "clock" 3 33, 2 7, S_0069B970;
 .timescale 0 0;
v005DE768_0 .var "clk", 0 0;
S_0069B6C8 .scope module, "DECAD" "decadico" 3 35, 3 10, S_0069B970;
 .timescale 0 0;
L_005AFD88/0/0 .functor AND 1, L_005AFDF8, L_005AD938, L_005AFF10, L_005AD9E8;
L_005AFD88/0/4 .functor AND 1, L_005AFED8, C4<1>, C4<1>, C4<1>;
L_005AFD88 .functor AND 1, L_005AFD88/0/0, L_005AFD88/0/4, C4<1>, C4<1>;
L_005AFDF8 .functor NOT 1, L_005AD8E0, C4<0>, C4<0>, C4<0>;
L_005AFF10 .functor NOT 1, L_005AD990, C4<0>, C4<0>, C4<0>;
L_005AFED8 .functor NOT 1, L_005ADA40, C4<0>, C4<0>, C4<0>;
L_005B0060 .functor OR 1, L_005AFD88, L_005B00D0, C4<0>, C4<0>;
L_005B00D0 .functor NOT 1, v005DE818_0, C4<0>, C4<0>, C4<0>;
v005DE240_0 .net *"_s1", 0 0, L_005AD8E0; 1 drivers
v005DE298_0 .net *"_s11", 0 0, L_005AD9E8; 1 drivers
v005DE2F0_0 .net *"_s13", 0 0, L_005ADA40; 1 drivers
v005DE348_0 .net *"_s14", 0 0, L_005AFED8; 1 drivers
v005DE3A0_0 .net *"_s16", 0 0, L_005B00D0; 1 drivers
v005DE3F8_0 .net *"_s2", 0 0, L_005AFDF8; 1 drivers
v005DE450_0 .net *"_s5", 0 0, L_005AD938; 1 drivers
v005DE4A8_0 .net *"_s7", 0 0, L_005AD990; 1 drivers
v005DE500_0 .net *"_s8", 0 0, L_005AFF10; 1 drivers
v005DE558_0 .net "a", 0 0, L_005AFD88; 1 drivers
v005DE5B0_0 .net "b", 0 0, L_005B0060; 1 drivers
v005DE608_0 .alias "clk", 0 0, v005DE7C0_0;
v005DE660_0 .net "data", 0 0, v005DE818_0; 1 drivers
RS_005B628C/0/0 .resolv tri, L_005ADAF0, L_005ADBF8, L_005ADD00, L_005ADE08;
RS_005B628C/0/4 .resolv tri, L_005DEC68, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005B628C .resolv tri, RS_005B628C/0/0, RS_005B628C/0/4, C4<zzzzz>, C4<zzzzz>;
v005DE6B8_0 .net8 "qnot", 4 0, RS_005B628C; 5 drivers
v005DE710_0 .alias "s", 4 0, v005DE870_0;
L_005AD8E0 .part RS_005B628C, 0, 1;
L_005AD938 .part RS_005B628C, 1, 1;
L_005AD990 .part RS_005B628C, 2, 1;
L_005AD9E8 .part RS_005B628C, 3, 1;
L_005ADA40 .part RS_005B628C, 4, 1;
L_005ADA98 .part/pv v005DE190_0, 4, 1, 5;
L_005ADAF0 .part/pv v005DE1E8_0, 0, 1, 5;
L_005ADB48 .part RS_005B62A4, 1, 1;
L_005ADBA0 .part/pv v005DDFD8_0, 3, 1, 5;
L_005ADBF8 .part/pv v005DE030_0, 1, 1, 5;
L_005ADC50 .part RS_005B62A4, 2, 1;
L_005ADCA8 .part/pv v005DDE20_0, 2, 1, 5;
L_005ADD00 .part/pv v005DDE78_0, 2, 1, 5;
L_005ADD58 .part RS_005B62A4, 3, 1;
L_005ADDB0 .part/pv v005DDC68_0, 1, 1, 5;
L_005ADE08 .part/pv v005DDCC0_0, 3, 1, 5;
L_005ADE60 .part RS_005B62A4, 4, 1;
L_005DEC10 .part/pv v0069EAD0_0, 0, 1, 5;
L_005DEC68 .part/pv v00692BE0_0, 4, 1, 5;
S_0069B420 .scope module, "JK0" "jkff" 3 19, 4 78, S_0069B6C8;
 .timescale 0 0;
v005DE088_0 .net "clk", 0 0, L_005ADB48; 1 drivers
v005DE0E0_0 .alias "j", 0 0, v005DE660_0;
v005DE138_0 .alias "k", 0 0, v005DE660_0;
v005DE190_0 .var "q", 0 0;
v005DE1E8_0 .var "qnot", 0 0;
E_005A28F8 .event posedge, v005DE088_0;
S_0069B4A8 .scope module, "JK1" "jkff" 3 20, 4 78, S_0069B6C8;
 .timescale 0 0;
v005DDED0_0 .net "clk", 0 0, L_005ADC50; 1 drivers
v005DDF28_0 .alias "j", 0 0, v005DE660_0;
v005DDF80_0 .alias "k", 0 0, v005DE660_0;
v005DDFD8_0 .var "q", 0 0;
v005DE030_0 .var "qnot", 0 0;
E_005A28B8 .event posedge, v005DDED0_0;
S_0069B530 .scope module, "JK2" "jkff" 3 21, 4 78, S_0069B6C8;
 .timescale 0 0;
v005DDD18_0 .net "clk", 0 0, L_005ADD58; 1 drivers
v005DDD70_0 .alias "j", 0 0, v005DE660_0;
v005DDDC8_0 .alias "k", 0 0, v005DE660_0;
v005DDE20_0 .var "q", 0 0;
v005DDE78_0 .var "qnot", 0 0;
E_005A2878 .event posedge, v005DDD18_0;
S_0069B5B8 .scope module, "JK3" "jkff" 3 22, 4 78, S_0069B6C8;
 .timescale 0 0;
v00692C38_0 .net "clk", 0 0, L_005ADE60; 1 drivers
v00692C90_0 .alias "j", 0 0, v005DE660_0;
v005DDC10_0 .alias "k", 0 0, v005DE660_0;
v005DDC68_0 .var "q", 0 0;
v005DDCC0_0 .var "qnot", 0 0;
E_005A2858 .event posedge, v00692C38_0;
S_0069B640 .scope module, "JK4" "jkff" 3 23, 4 78, S_0069B6C8;
 .timescale 0 0;
v006937F8_0 .alias "clk", 0 0, v005DE7C0_0;
v0069EA20_0 .alias "j", 0 0, v005DE660_0;
v0069EA78_0 .alias "k", 0 0, v005DE660_0;
v0069EAD0_0 .var "q", 0 0;
v00692BE0_0 .var "qnot", 0 0;
E_005A2358 .event posedge, v006937F8_0;
S_0069B8E8 .scope module, "dff" "dff" 4 9;
 .timescale 0 0;
v005DE8C8_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DE920_0 .net "d", 0 0, C4<z>; 0 drivers
v005DE978_0 .var "q", 0 0;
v005DE9D0_0 .var "qnot", 0 0;
E_005A2938 .event posedge, v005DE8C8_0;
S_0069B860 .scope module, "srff" "srff" 4 51;
 .timescale 0 0;
v005DEA28_0 .net "clk", 0 0, C4<z>; 0 drivers
v005DEA80_0 .var "q", 0 0;
v005DEAD8_0 .var "qnot", 0 0;
v005DEB30_0 .net "r", 0 0, C4<z>; 0 drivers
v005DEB88_0 .net "s", 0 0, C4<z>; 0 drivers
E_005A2978 .event posedge, v005DEA28_0;
S_0069B7D8 .scope module, "tff" "tff" 4 22;
 .timescale 0 0;
v005AD6D0_0 .net "clear", 0 0, C4<z>; 0 drivers
v005AD728_0 .net "clk", 0 0, C4<z>; 0 drivers
v005AD780_0 .net "preset", 0 0, C4<z>; 0 drivers
v005AD7D8_0 .var "q", 0 0;
v005AD830_0 .var "qnot", 0 0;
v005AD888_0 .net "t", 0 0, C4<z>; 0 drivers
E_005A29B8 .event posedge, v005AD728_0;
    .scope S_0069B750;
T_0 ;
    %set/v v00693748_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0069B750;
T_1 ;
    %delay 12, 0;
    %load/v 8, v00693748_0, 1;
    %inv 8, 1;
    %set/v v00693748_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0069B9F8;
T_2 ;
    %vpi_call 2 29 "$dumpfile", "clock.vcd";
    %vpi_call 2 30 "$dumpvars";
    %delay 120, 0;
    %vpi_call 2 32 "$finish";
    %end;
    .thread T_2;
    .scope S_0069B398;
T_3 ;
    %set/v v005DE768_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0069B398;
T_4 ;
    %delay 12, 0;
    %load/v 8, v005DE768_0, 1;
    %inv 8, 1;
    %set/v v005DE768_0, 8, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0069B420;
T_5 ;
    %wait E_005A28F8;
    %load/v 8, v005DE0E0_0, 1;
    %load/v 9, v005DE138_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE190_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE1E8_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005DE0E0_0, 1;
    %inv 8, 1;
    %load/v 9, v005DE138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE190_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE1E8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005DE0E0_0, 1;
    %load/v 9, v005DE138_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005DE190_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE190_0, 0, 8;
    %load/v 8, v005DE1E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE1E8_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0069B4A8;
T_6 ;
    %wait E_005A28B8;
    %load/v 8, v005DDF28_0, 1;
    %load/v 9, v005DDF80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDFD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE030_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005DDF28_0, 1;
    %inv 8, 1;
    %load/v 9, v005DDF80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDFD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE030_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005DDF28_0, 1;
    %load/v 9, v005DDF80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005DDFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDFD8_0, 0, 8;
    %load/v 8, v005DE030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE030_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0069B530;
T_7 ;
    %wait E_005A2878;
    %load/v 8, v005DDD70_0, 1;
    %load/v 9, v005DDDC8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE78_0, 0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005DDD70_0, 1;
    %inv 8, 1;
    %load/v 9, v005DDDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE78_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005DDD70_0, 1;
    %load/v 9, v005DDDC8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v005DDE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE20_0, 0, 8;
    %load/v 8, v005DDE78_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDE78_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0069B5B8;
T_8 ;
    %wait E_005A2858;
    %load/v 8, v00692C90_0, 1;
    %load/v 9, v005DDC10_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDC68_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDCC0_0, 0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v00692C90_0, 1;
    %inv 8, 1;
    %load/v 9, v005DDC10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDC68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDCC0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v00692C90_0, 1;
    %load/v 9, v005DDC10_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v005DDC68_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDC68_0, 0, 8;
    %load/v 8, v005DDCC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DDCC0_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0069B640;
T_9 ;
    %wait E_005A2358;
    %load/v 8, v0069EA20_0, 1;
    %load/v 9, v0069EA78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0069EAD0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00692BE0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0069EA20_0, 1;
    %inv 8, 1;
    %load/v 9, v0069EA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0069EAD0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00692BE0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v0069EA20_0, 1;
    %load/v 9, v0069EA78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v0069EAD0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0069EAD0_0, 0, 8;
    %load/v 8, v00692BE0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00692BE0_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0069B970;
T_10 ;
    %delay 1, 0;
    %set/v v005DE818_0, 1, 1;
    %vpi_call 3 41 "$display", "Exercicio03 - Roger Rubens Machado - 430533\012";
    %vpi_call 3 42 "$display", "Data Clock Saida";
    %vpi_call 3 43 "$monitor", "%1b  %1b  %4b", v005DE818_0, v005DE7C0_0, v005DE870_0;
    %delay 100, 0;
    %vpi_call 3 45 "$finish";
    %end;
    .thread T_10;
    .scope S_0069B8E8;
T_11 ;
    %wait E_005A2938;
    %load/v 8, v005DE920_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE978_0, 0, 8;
    %load/v 8, v005DE978_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DE9D0_0, 0, 8;
    %jmp T_11;
    .thread T_11;
    .scope S_0069B860;
T_12 ;
    %wait E_005A2978;
    %load/v 8, v005DEB88_0, 1;
    %load/v 9, v005DEB30_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEA80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEAD8_0, 0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005DEB88_0, 1;
    %inv 8, 1;
    %load/v 9, v005DEB30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEA80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEAD8_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005DEB88_0, 1;
    %load/v 9, v005DEB30_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEA80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005DEAD8_0, 0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0069B7D8;
T_13 ;
    %wait E_005A29B8;
    %load/v 8, v005AD6D0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD7D8_0, 0, 0;
    %load/v 8, v005AD7D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD830_0, 0, 8;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005AD780_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD7D8_0, 0, 1;
    %load/v 8, v005AD7D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD830_0, 0, 8;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005AD888_0, 1;
    %jmp/0xz  T_13.4, 8;
    %load/v 8, v005AD7D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD7D8_0, 0, 8;
    %load/v 8, v005AD7D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005AD830_0, 0, 8;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./clock.v";
    "C:\Users\Roger Rubens\Documents\Ciência da Computação\Arquitetura de Computadores I\2° semestre\Guia 09\Exercicio03.v";
    "./flipflops.v";
