#include <pru_rpmsg.h>
#include <pru_virtio_ids.h>
#include <rsc_types.h>
#include <string.h>

#include <am335x/pru_cfg.h>
#include <am335x/pru_ctrl.h>
#include <am335x/pru_intc.h>

volatile register uint32_t __R30; /* output register for PRU */
volatile register uint32_t __R31; /* input/interrupt register for PRU */

#include "control.h"
#include "edma.h"

struct pru_rpmsg_transport rpmsg_transport;
char rpmsg_payload[RPMSG_BUF_SIZE];
uint16_t rpmsg_src, rpmsg_dst, rpmsg_len;

void sleep();
void setRow(uint32_t row);
void testPix();
void toggleClock();
void setPix(pixel_t *pixel);
void latchRows();

// Set in resourceTable.rpmsg_vdev.status when the kernel is ready.
#define VIRTIO_CONFIG_S_DRIVER_OK ((uint32_t)1 << 2)

// Sizes of the virtqueues (expressed in number of buffers supported,
// and must be power of 2)
#define PRU_RPMSG_VQ0_SIZE 16
#define PRU_RPMSG_VQ1_SIZE 16

// The feature bitmap for virtio rpmsg
#define VIRTIO_RPMSG_F_NS 0 // name service notifications

// This firmware supports name service notifications as one of its features.
#define RPMSG_PRU_C0_FEATURES (1 << VIRTIO_RPMSG_F_NS)

// sysevt 16 == pr1_pru_mst_intr[0]_intr_req
#define SYSEVT_PRU_TO_ARM 16

// sysevt 17 == pr1_pru_mst_intr[1]_intr_req
#define SYSEVT_ARM_TO_PRU 17

// sysevt 18 == pr1_pru_mst_intr[2]_intr_req
#define SYSEVT_PRU_TO_EDMA 18

// sysevt 63 == tpcc_int_pend_po1
#define SYSEVT_EDMA_TO_PRU 63

// sysevt 62 == tpcc_errint_pend_po1
#define SYSEVT_EDMA_CTRL_ERROR_TO_PRU 62

// sysevt 61 == tptc_errint_pend_po1
#define SYSEVT_EDMA_CHAN_ERROR_TO_PRU 61

// Chanel 2 is the first (of 8) PRU interrupt output channels.
#define HOST_INTERRUPT_CHANNEL_PRU_TO_ARM 2

// Channel 0 is the first (of 2) PRU interrupt input channels.
#define HOST_INTERRUPT_CHANNEL_ARM_TO_PRU 0

// Chanel 9 is the last (of 8) PRU interrupt output channels,
// a.k.a. pr1_host[7] maps to DMA channel 0 (see TRM 11.3.20).
#define HOST_INTERRUPT_CHANNEL_PRU_TO_EDMA 9

// Channel 1 is the second (of 2) PRU interrupt input channels.
#define HOST_INTERRUPT_CHANNEL_EDMA_TO_PRU 1

// Interrupt inputs set bits 30 and 31 in register R31.
#define PRU_R31_INTERRUPT_FROM_ARM ((uint32_t)1 << 30)  // Fixed, equals channel 0
#define PRU_R31_INTERRUPT_FROM_EDMA ((uint32_t)1 << 31) // Fixed, equals channel 1

// (From the internet!)
#define offsetof(st, m) ((uint32_t) & (((st *)0)->m))

// Mapping sysevts to a channel. Each pair contains a sysevt, channel.
struct ch_map pru_intc_map[] = {
    // Interrupts to and from the ARM (virtio).
    {SYSEVT_PRU_TO_ARM, HOST_INTERRUPT_CHANNEL_PRU_TO_ARM},
    {SYSEVT_ARM_TO_PRU, HOST_INTERRUPT_CHANNEL_ARM_TO_PRU},

    // Interrupts to and from the EDMA.
    {SYSEVT_EDMA_TO_PRU, HOST_INTERRUPT_CHANNEL_EDMA_TO_PRU},
    {SYSEVT_PRU_TO_EDMA, HOST_INTERRUPT_CHANNEL_PRU_TO_EDMA},

    // Error interrupts from EDMA on ARM->PRU channel.
    {SYSEVT_EDMA_CTRL_ERROR_TO_PRU, HOST_INTERRUPT_CHANNEL_ARM_TO_PRU},
    {SYSEVT_EDMA_CHAN_ERROR_TO_PRU, HOST_INTERRUPT_CHANNEL_ARM_TO_PRU},
};

/* Definition for unused interrupts */
#define HOST_UNUSED 255

struct my_resource_table {
  struct resource_table base;

  uint32_t offset[4]; /* Should match 'num' in actual definition */

  struct fw_rsc_carveout framebufs;
  struct fw_rsc_carveout controls;

  struct fw_rsc_vdev rpmsg_vdev;
  struct fw_rsc_vdev_vring rpmsg_vring0;
  struct fw_rsc_vdev_vring rpmsg_vring1;

  struct fw_rsc_custom pru_ints;
};

#pragma DATA_SECTION(resourceTable, ".resource_table")
#pragma RETAIN(resourceTable)
struct my_resource_table resourceTable = {
    {
        1,    /* Resource table version: only version 1 is supported by the current
                 driver */
        4,    /* number of entries in the table */
        0, 0, /* reserved, must be zero */
    },
    /* offsets to entries */
    {
        offsetof(struct my_resource_table, framebufs),
        offsetof(struct my_resource_table, controls),
        offsetof(struct my_resource_table, rpmsg_vdev),
        offsetof(struct my_resource_table, pru_ints),
    },
    /* carveout 1 */
    {
        (uint32_t)TYPE_CARVEOUT,       /* type */
        (uint32_t)0,                   /* da */
        (uint32_t)0,                   /* pa */
        (uint32_t)FRAMEBUF_TOTAL_SIZE, /* len */
        (uint32_t)0,                   /* flags */
        (uint32_t)0,                   /* reserved */
        "framebufs",
    },
    /* carveout 2 */
    {
        (uint32_t)TYPE_CARVEOUT,       /* type */
        (uint32_t)0,                   /* da */
        (uint32_t)0,                   /* pa */
        (uint32_t)CONTROLS_TOTAL_SIZE, /* len */
        (uint32_t)0,                   /* flags */
        (uint32_t)0,                   /* reserved */
        "controls",
    },

    /* rpmsg vdev entry */
    {
        (uint32_t)TYPE_VDEV,             // type
        (uint32_t)VIRTIO_ID_RPMSG,       // id
        (uint32_t)0,                     // notifyid
        (uint32_t)RPMSG_PRU_C0_FEATURES, // dfeatures
        (uint32_t)0,                     // gfeatures
        (uint32_t)0,                     // config_len
        (uint8_t)0,                      // status
        (uint8_t)2,                      // num_of_vrings, only two is supported
        {(uint8_t)0, (uint8_t)0},        // reserved
                                         /* no config data */
    },
    /* the two vrings */
    {
        0,                  // da, will be populated by host, can't pass it in
        16,                 // align (bytes),
        PRU_RPMSG_VQ0_SIZE, // num of descriptors
        0,                  // notifyid, will be populated, can't pass right now
        0                   // reserved
    },
    {
        0,                  // da, will be populated by host, can't pass it in
        16,                 // align (bytes),
        PRU_RPMSG_VQ1_SIZE, // num of descriptors
        0,                  // notifyid, will be populated, can't pass right now
        0                   // reserved
    },

    {
        TYPE_CUSTOM,
        TYPE_PRU_INTS,
        sizeof(struct fw_rsc_custom_ints),
        {
            /* PRU_INTS version */
            PRU_INTS_VER0,

            // See TRM 4.4.2.1.  Two interrupt input channels.
            HOST_INTERRUPT_CHANNEL_ARM_TO_PRU,
            HOST_INTERRUPT_CHANNEL_EDMA_TO_PRU,

            // Two used output interrupt channels.
            HOST_INTERRUPT_CHANNEL_PRU_TO_ARM,

            // Six unused interrupt output channels.
            HOST_UNUSED,
            HOST_UNUSED,
            HOST_UNUSED,
            HOST_UNUSED,
            HOST_UNUSED,
            HOST_UNUSED,

            HOST_INTERRUPT_CHANNEL_PRU_TO_EDMA,

            // Number of evts being mapped to channels.
            (sizeof(pru_intc_map) / sizeof(struct ch_map)),

            // The structure containing mapped events.
            pru_intc_map,
        },
    },
};

// Set up the pointers to each of the GPIO ports
uint32_t *gpio0 = (uint32_t *)0x44e07000; // GPIO Bank 0  See Table 2.2 of TRM
uint32_t *gpio1 = (uint32_t *)0x4804c000; // GPIO Bank 1
uint32_t *gpio2 = (uint32_t *)0x481ac000; // GPIO Bank 2
uint32_t *gpio3 = (uint32_t *)0x481ae000; // GPIO Bank 3

#define HI 1
#define LO 0

#define GPIO_CLEARDATAOUT (0x190 / WORDSZ) // For clearing the GPIO registers
#define GPIO_SETDATAOUT (0x194 / WORDSZ)   // For setting the GPIO registers
#define GPIO_DATAOUT (0x13C / WORDSZ)      // For setting the GPIO registers

void set(uint32_t *gpio, int bit, int on) {
  if (on) {
    gpio[GPIO_SETDATAOUT] = 1 << bit;
  } else {
    gpio[GPIO_CLEARDATAOUT] = 1 << bit;
  }
}

void uled1(int val) { set(gpio1, 21, val); }
void uled2(int val) { set(gpio1, 22, val); }
void uled3(int val) { set(gpio1, 23, val); }
void uled4(int val) { set(gpio1, 24, val); }

void flash(int cbits, int howmany) {
  uint32_t row;

  pixel_t pixel;
  memset(&pixel, 0, sizeof(pixel));

  if (cbits & 0x2) {
    pixel.gpv1.bits.j3_g1 = 1;
    pixel.gpv0.bits.j3_g2 = 1;
    pixel.gpv2.bits.j1_g1 = 1;
    pixel.gpv2.bits.j1_g2 = 1;
  }

  if (cbits & 0x1) {
    pixel.gpv0.bits.j3_b1 = 1;
    pixel.gpv0.bits.j3_b2 = 1;
    pixel.gpv2.bits.j1_b1 = 1;
    pixel.gpv0.bits.j1_b2 = 1;
  }

  if (cbits & 0x4) {
    pixel.gpv0.bits.j3_r1 = 1;
    pixel.gpv1.bits.j3_r2 = 1;
    pixel.gpv2.bits.j1_r1 = 1;
    pixel.gpv0.bits.j1_r2 = 1;
  }

  int count;
  for (count = 0; howmany < 0 || count < howmany; count++) {
    for (row = 0; row < FRAMEBUF_SCANS; row++) {
      uint32_t pix;

      setRow(row);

      pixel.gpv1.bits.rowSelect = row;

      for (pix = 0; pix < FRAMEBUF_WIDTH; pix++) {
        setPix(&pixel);
        toggleClock();
      }
      latchRows();
    }
  }
}

void park(int cbits) { flash(cbits, -1); }

void warn(int cbits) { flash(cbits, 5000); }

// DMA completion interrupt use tpcc_int_pend_po1

// EDMA system event 0 and 1 correspond with pr1_host[7] and pr1_host[6]
// and pr1_host[0:7] maps to channels 2-9 on the PRU.
// => EDMA event 0 == PRU channel 9
// => EDMA event 1 == PRU channel 8
// For both of these, use the low register set (not the high register set).
const int dmaChannel = 0;
const uint32_t dmaChannelMask = (1 << 0);

volatile edmaParam *edma_param_entry;

void setup_param();

void setup_dma_channel_zero() {
  // Map Channel 0 to PaRAM 0
  // DCHMAP_0 == DMA Channel 0 mapping to PaRAM set number 0.
  EDMA_BASE[EDMA_DCHMAP_0] = dmaChannel;

  // Setup EDMA region access for Shadow Region 1
  // DRAE1 == DMA Region Access Enable shadow region 1.
  EDMA_BASE[EDMA_DRAE1] |= dmaChannelMask;

  // Setup channel to submit to EDMA TC0. Note DMAQNUM0 is for DMAQNUM0
  // configures the channel controller for channels 0-7, the 0 in
  // 0xfffffff0 corresponds with "E0" of DMAQNUM0 (TRM 11.4.1.6), i.e., DMA
  // channel 0 maps to queue 0.
  EDMA_BASE[EDMA_DMAQNUM_0] &= 0xFFFFFFF0;

  // Clear interrupt and secondary event registers.
  EDMA_BASE[SHADOW1(EDMAREG_SECR)] |= dmaChannelMask;
  EDMA_BASE[SHADOW1(EDMAREG_ICR)] |= dmaChannelMask;

  // Disable the queue watermark (in case that's triggering CCERR?)
  EDMA_BASE[EDMA_QWMTHRA] = 0x11 | (0x11 << 8) | (0x11 << 16);

  // Enable channel interrupt.
  EDMA_BASE[SHADOW1(EDMAREG_IESR)] |= dmaChannelMask;

  // Clear channel controller errors.  (Indiscriminantly. TODO: there
  // are 2 distinct kinds of error here.)
  EDMA_BASE[EDMA_CCERRCLR] |= 0xffffffff;

  // Enable channel for an event trigger.
  EDMA_BASE[SHADOW1(EDMAREG_EESR)] |= dmaChannelMask;

  // Clear event missed register.
  EDMA_BASE[EDMA_EMCR] |= dmaChannelMask;

  setup_param();
}

void setup_param() {
  // Setup and store PaRAM set for transfer.
  uint16_t paramOffset = EDMA_PARAM_OFFSET;
  paramOffset += ((dmaChannel * EDMA_PARAM_SIZE) / WORDSZ);

  edma_param_entry = (volatile edmaParam *)(EDMA_BASE + paramOffset);

  edma_param_entry->lnkrld.link = 0xFFFF;
  edma_param_entry->lnkrld.bcntrld = 0x0000;
  edma_param_entry->opt.static_set = 1;

  // Transfer complete interrupt enable.
  edma_param_entry->opt.tcinten = 1;

  // Intermediate transfer completion chaining enable.
  // not needed, used for splitting the transfer
  // edma_param_entry->opt.itcchen = 1;
  edma_param_entry->opt.tcc = dmaChannel;

  edma_param_entry->ccnt.ccnt = 1;
  edma_param_entry->abcnt.acnt = 1 << 12;
  edma_param_entry->abcnt.bcnt = 1;
  edma_param_entry->bidx.srcbidx = 0;
  edma_param_entry->bidx.dstbidx = 0;
  edma_param_entry->src = resourceTable.framebufs.pa;
  edma_param_entry->dst = PRU_L4_FAST_SHARED_PRUSS_MEM;
}

pixel_t *frame_banks[2];
pixel_t *local_banks[2];

void start_dma(uint32_t localTargetBank, uint32_t currentBank, uint32_t currentFrame, uint32_t currentPart) {
  if (currentBank == 1 && currentFrame == FRAMEBUF_FRAMES_PER_BANK - 1 && currentPart == FRAMEBUF_PARTS_PER_FRAME - 1) {
    currentBank = 0;
    currentFrame = 0;
    currentPart = 0;
  } else {
    currentPart++;
  }
  setup_param();

  edma_param_entry->dst = PRU_L4_FAST_SHARED_PRUSS_MEM + (localTargetBank * FRAMEBUF_PART_SIZE);
  edma_param_entry->src = resourceTable.framebufs.pa + (currentBank * FRAMEBUF_BANK_SIZE) +
                          (currentFrame * FRAMEBUF_FRAME_SIZE) + (currentPart * FRAMEBUF_PART_SIZE);

  edma_param_entry->ccnt.ccnt = 1;
  edma_param_entry->abcnt.acnt = 1 << 12;
  edma_param_entry->abcnt.bcnt = 1;
  edma_param_entry->opt.tcc = dmaChannel;

#if 0
  // The equivalent blocking memory transfer:
  memcpy((void *)edma_param_entry->dst, (void *)edma_param_entry->src, FRAMEBUF_PART_SIZE);
#else
  // Trigger transfer.  (4.4.1.2.2 Event Interface Mapping)
  // This is pr1_pru_mst_intr[2]_intr_req, system event 18
  __R31 = R31_INTERRUPT_ENABLE | (SYSEVT_PRU_TO_EDMA - R31_INTERRUPT_OFFSET);
#endif
}

uint32_t wait_dma() {
#if 0
  return 0;
#else
  uint32_t wait = 0;

  if (__R31 & PRU_R31_INTERRUPT_FROM_ARM) {

    // Clear event 62
    if (CT_INTC.SECR1_bit.ENA_STS_63_32 & (1 << (SYSEVT_EDMA_CTRL_ERROR_TO_PRU - 32))) {
      warn(2);
      CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_CTRL_ERROR_TO_PRU;
    } else if (CT_INTC.SECR1_bit.ENA_STS_63_32 & (1 << (SYSEVT_EDMA_CHAN_ERROR_TO_PRU - 32))) {
      park(4);
      CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_CHAN_ERROR_TO_PRU;
    } else if (CT_INTC.SECR0_bit.ENA_STS_31_0 & (1 << SYSEVT_ARM_TO_PRU)) {
      warn(6);
      CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_ARM_TO_PRU;
    } else {
      warn(7);
    }
  }

  if (EDMA_BASE[EDMA_EMR] & dmaChannelMask) {
    park(5);
  }

  if (EDMA_BASE[EDMA_CCERR] != 0) {
    park(1);
  }

  while (!(__R31 & PRU_R31_INTERRUPT_FROM_EDMA)) {
    //__halt();
    wait++;
  }

  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_TO_PRU;

  EDMA_BASE[SHADOW1(EDMAREG_ICR)] = dmaChannelMask;

  return wait;
#endif
}

void clock(int val) { set(gpio1, 19, val); }
void latch(int val) { set(gpio1, 29, val); }
void outputEnable(int val) { set(gpio1, 28, val); }

void selA(int val) { set(gpio1, 12, val); }
void selB(int val) { set(gpio1, 13, val); }
void selC(int val) { set(gpio1, 14, val); }
void selD(int val) { set(gpio1, 15, val); }

void setRow(uint32_t on) {
  // 0xf because 4 address lines.  If this were a x64 panel (1/32
  // scan) use 0x1f for 5 address lines.
  uint32_t off = on ^ 0xf;

  // Selector bits start at position 12 in gpio1
  gpio1[GPIO_SETDATAOUT] = on << 12;
  gpio1[GPIO_CLEARDATAOUT] = off << 12;
  outputEnable(LO);
}

void toggleClock() {
  clock(HI);
  clock(LO);
}

void latchRows() {
  outputEnable(HI);

  latch(HI);
  latch(LO);
}

void setPix(pixel_t *pixel) {
  // Faster w/ a single write, but can be noisy.
  gpio0[GPIO_DATAOUT] = pixel->gpv0.word;
  gpio1[GPIO_DATAOUT] = pixel->gpv1.word;
  gpio2[GPIO_DATAOUT] = pixel->gpv2.word;
  gpio3[GPIO_DATAOUT] = pixel->gpv3.word;

  // Less noise from the box when I use two writes.
  // gpio0[GPIO_SETDATAOUT] = pixel->gpv0.word;
  // gpio1[GPIO_SETDATAOUT] = pixel->gpv1.word;
  // gpio2[GPIO_SETDATAOUT] = pixel->gpv2.word;
  // gpio3[GPIO_SETDATAOUT] = pixel->gpv3.word;

  // gpio0[GPIO_CLEARDATAOUT] = ~pixel->gpv0.word;
  // gpio1[GPIO_CLEARDATAOUT] = ~pixel->gpv1.word;
  // gpio2[GPIO_CLEARDATAOUT] = ~pixel->gpv2.word;
  // gpio3[GPIO_CLEARDATAOUT] = ~pixel->gpv3.word;
}

void reset_hardware_state() {
  // Allow OCP master port access by the PRU.
  CT_CFG.SYSCFG_bit.STANDBY_INIT = 0;

  // Enable PRU0 cycle counter.
  PRU0_CTRL.CTRL_bit.CTR_EN = 1;

  // Clear the system event mapped to the two input interrupts.
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_ARM_TO_PRU;
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_PRU_TO_ARM;
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_TO_PRU;
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_PRU_TO_EDMA;
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_CTRL_ERROR_TO_PRU;
  CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_EDMA_CHAN_ERROR_TO_PRU;

  // Enable the EDMA (Transfer controller, Channel controller) clocks.
  CM_PER_BASE[CM_PER_TPTC0_CLKCTRL] = CM_PER_CLK_ENABLED;
  CM_PER_BASE[CM_PER_TPCC_CLKCTRL] = CM_PER_CLK_ENABLED;

  // Reset gpio output.
  const uint32_t allbits = 0x00000000;
  gpio0[GPIO_CLEARDATAOUT] = allbits;
  gpio1[GPIO_CLEARDATAOUT] = allbits;
  gpio2[GPIO_CLEARDATAOUT] = allbits;
  gpio3[GPIO_CLEARDATAOUT] = allbits;

  // Reset the local shared memory buffer.
  memset((void *)0x10000, 0, 0x3000);

  latch(LO);
  clock(LO);
  outputEnable(HI);
  setRow(0);
  outputEnable(LO);
}

void init_test_buffer() {
  // Turn off CLK, OE, LATCH pins and set the correct row number
  // for each pixel.
  uint32_t pix, row;
  pixel_t *pixptr = (pixel_t *)0x10000;

  // 12 rows filled in 12KB shared PRU ram
  for (row = 0; row < (3 * FRAMEBUF_SCANS_PER_PART); row++) {
    for (pix = 0; pix < 64; pix++) {
      pixptr->gpv1.bits.rowSelect = row;
      pixptr->gpv1.bits.inputClock = 0;
      pixptr->gpv1.bits.outputEnable = 0;
      pixptr->gpv1.bits.inputLatch = 0;
      pixptr->gpv0.bits.j3_r1 = 0;
      pixptr->gpv1.bits.j3_g1 = 0;
      pixptr->gpv0.bits.j3_b1 = 1;
      pixptr->gpv1.bits.j3_r2 = 0;
      pixptr->gpv0.bits.j3_g2 = 0;
      pixptr->gpv0.bits.j3_b2 = 1;
      pixptr->gpv2.bits.j1_r1 = 0;
      pixptr->gpv2.bits.j1_g1 = 0;
      pixptr->gpv2.bits.j1_b1 = 1;
      pixptr->gpv0.bits.j1_r2 = 0;
      pixptr->gpv2.bits.j1_g2 = 0;
      pixptr->gpv0.bits.j1_b2 = 1;
      pixptr++;
    }
  }

  memset((void *)resourceTable.framebufs.pa, 0, FRAMEBUF_TOTAL_SIZE);
  uint32_t bankno;
  for (bankno = 0; bankno < 2; bankno++) {
    // For 256 frames per bank
    uint32_t frame;
    pixel_t *pixptr = (pixel_t *)(resourceTable.framebufs.pa + bankno * FRAMEBUF_BANK_SIZE);

    for (frame = 0; frame < FRAMEBUF_FRAMES_PER_BANK; frame++) {

      uint32_t row;

      for (row = 0; row < FRAMEBUF_SCANS; row++) {
        uint32_t pix;

        // For 64 pixels width
        for (pix = 0; pix < 64; pix++) {
          pixptr->gpv1.bits.rowSelect = row;
          pixptr->gpv1.bits.inputClock = 0;
          pixptr->gpv1.bits.outputEnable = 0;
          pixptr->gpv1.bits.inputLatch = 0;
          pixptr->gpv0.bits.j3_r1 = 1;
          pixptr->gpv1.bits.j3_g1 = 0;
          pixptr->gpv0.bits.j3_b1 = 0;
          pixptr->gpv1.bits.j3_r2 = 0;
          pixptr->gpv0.bits.j3_g2 = 1;
          pixptr->gpv0.bits.j3_b2 = 0;
          pixptr->gpv2.bits.j1_r1 = 1;
          pixptr->gpv2.bits.j1_g1 = 0;
          pixptr->gpv2.bits.j1_b1 = 0;
          pixptr->gpv0.bits.j1_r2 = 0;
          pixptr->gpv2.bits.j1_g2 = 1;
          pixptr->gpv0.bits.j1_b2 = 0;
          pixptr++;
        }
      }
    }
  }
}

void wait_for_virtio_ready() {
  // Make sure the Linux drivers are ready for RPMsg communication
  volatile uint8_t *status = &resourceTable.rpmsg_vdev.status;
  while (!(*status & VIRTIO_CONFIG_S_DRIVER_OK)) {
    // Wait
  }
}

void setup_transport() {
  // Using the name 'rpmsg-pru' will probe the rpmsg_pru driver found
  // at linux/drivers/rpmsg/rpmsg_pru.c
  char *const channel_name = "rpmsg-pru";
  char *const channel_desc = "Channel 30";
  const int channel_port = 30;

  // Initialize two vrings using system events on dedicated channels.
  pru_rpmsg_init(&rpmsg_transport, &resourceTable.rpmsg_vring0, &resourceTable.rpmsg_vring1, SYSEVT_PRU_TO_ARM,
                 SYSEVT_ARM_TO_PRU);

  // Create the RPMsg channel between the PRU and the ARM.
  while (pru_rpmsg_channel(RPMSG_NS_CREATE, &rpmsg_transport, channel_name, channel_desc, channel_port) !=
         PRU_RPMSG_SUCCESS) {
  }
}

void wait_for_arm() {
  while (1) {
    // Check register R31 for the ARM interrupt.
    if (__R31 & PRU_R31_INTERRUPT_FROM_ARM) {

      // TODO: There are more than one system event: EDMA errors lead
      // here as well as messages from the ARM.

      // Clear the event status
      CT_INTC.SICR_bit.STS_CLR_IDX = SYSEVT_ARM_TO_PRU;

      // Receive all available messages from ARM.
      if (pru_rpmsg_receive(&rpmsg_transport, &rpmsg_src, &rpmsg_dst, rpmsg_payload, &rpmsg_len) == PRU_RPMSG_SUCCESS) {
        break;
      }
    }
  }
}

// Send the carveout addresses to the ARM.
void send_to_arm() {
  memcpy(rpmsg_payload, &resourceTable.controls.pa, 4);
  while (pru_rpmsg_send(&rpmsg_transport, rpmsg_dst, rpmsg_src, rpmsg_payload, 4) != PRU_RPMSG_SUCCESS) {
  }
}

control_t *setup_controls() {
  control_t *ctrl = (control_t *)resourceTable.controls.pa;
  ctrl->framebufs = (uint32_t *)resourceTable.framebufs.pa;
  return ctrl;
}

void main(void) {
  reset_hardware_state();

  wait_for_virtio_ready();

  control_t *ctrl = setup_controls();

  setup_transport();

  setup_dma_channel_zero();

  wait_for_arm();
  send_to_arm();

  frame_banks[0] = (pixel_t *)(resourceTable.framebufs.pa);
  frame_banks[1] = (pixel_t *)(resourceTable.framebufs.pa + FRAMEBUF_BANK_SIZE);

  local_banks[0] = (pixel_t *)0x10000;
  local_banks[1] = (pixel_t *)0x11000;

  init_test_buffer();

  uint32_t bankno;

  // Fill the first bank.
  // start_dma(0, 1, FRAMEBUF_FRAMES_PER_BANK - 1, FRAMEBUF_PARTS_PER_FRAME - 1);
  // wait_dma();

  // For two banks
  uint32_t localno = 0;
  for (bankno = 0; 1; bankno ^= 1) {
    // For 256 frames per bank
    uint32_t frame;

    for (frame = 0; frame < FRAMEBUF_FRAMES_PER_BANK; frame++) {

      uint32_t row = 0;
      uint32_t part;

      // For 4 parts per frame
      for (part = 0; part < FRAMEBUF_PARTS_PER_FRAME; part++) {

        pixel_t *pixptr = local_banks[localno];

        localno ^= 1;

        // Start a DMA to fill the next local bank.
        // start_dma(localno, bankno, frame, part);

        // For 4 scans per part
        uint32_t scan;
        for (scan = 0; scan < FRAMEBUF_SCANS_PER_PART; scan++, row++) {

          setRow(row);

          uint32_t pix;
          // For 64 pixels width
          for (pix = 0; pix < 64; pix++) {

            // Set 2 pixels
            setPix(pixptr++);
            toggleClock();
          }

          latchRows();

          // Slow down to see what's happening.
          //__delay_cycles(60000000);
        }
        // We want to not wait here by inserting sleeps appropriately.
        // ctrl->dma_wait = wait_dma();
      }

      ctrl->framecount++;
    }
  }
}
