library ieee;
use ieee.std_logic_1164.all;

ENTITY sevensegmentwclockflipflop IS
END sevensegmentwclockflipflop;