[#insns-c_mul,reftext="Multiply, 16-bit encoding"]
=== c.mul

Synopsis::
Multiply, 16-bit encoding

Mnemonic::
c.mul _rsd'_, _rs2'_

Encoding (RV32, RV64, RV128)::
[wavedrom, , svg]
....
{reg:[
    { bits:  3, name: 0x4, attr: ['FUNCT3'] },
    { bits:  3, name: 0x7, attr: ['TBD'] },
    { bits:  3, name: 'rsd' },
    { bits:  2, name: 0x2, attr: ['TBD'] },
    { bits:  3, name: 'rs2' },
    { bits:  2, name: 0x1, attr: ['C1'] },
]}
....


.Encoding (RV32, RV64, RV128) as wavedrom doesn't render on github
[width="100%",options=header]
|=============================================================================================
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6  | 5  | 4 | 3 | 2 | 1 | 0 |instruction         
3+|  100     3+| 111        3+| rsd'    2+| 10    3+| rs2'    2+| 01    | C.MUL
|=============================================================================================

Description::
This instruction multiplies XLEN bits of the source operands from _rsd'_ and _rs2'_ and writes the lowest XLEN bits of the result to _rsd'_. Both operands are from the 8-register set x8-x15.

Prerequisites::
The C-extension and either M or Zmmul must also be configured.

Operation::
[source,sail]
--
let result_wide = to_bits(2 * sizeof(xlen), signed(X(rsd)) * signed(X(rs2)));
X(rsd) = result_wide[(sizeof(xlen) - 1) .. 0];
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zcee (<<#zcee>>)
|0.41.8
|Plan
|===
