

================================================================
== Vitis HLS Report for 'read_input_Pipeline_VITIS_LOOP_47_1'
================================================================
* Date:           Fri Mar  1 05:39:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_1  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       25|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      135|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      135|       79|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln47_fu_82_p2          |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_76_p2         |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_21    |   9|          2|    4|          8|
    |i_fu_46                  |   9|          2|    4|          8|
    |input1_blk_n             |   9|          2|    1|          2|
    |shiftreg_i_fu_42         |   9|          2|  128|        256|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  139|        278|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_fu_46                  |    4|   0|    4|          0|
    |shiftreg_i_fu_42         |  128|   0|  128|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  135|   0|  135|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  read_input_Pipeline_VITIS_LOOP_47_1|  return value|
|input1_din             |  out|   16|     ap_fifo|                               input1|       pointer|
|input1_num_data_valid  |   in|    4|     ap_fifo|                               input1|       pointer|
|input1_fifo_cap        |   in|    4|     ap_fifo|                               input1|       pointer|
|input1_full_n          |   in|    1|     ap_fifo|                               input1|       pointer|
|input1_write           |  out|    1|     ap_fifo|                               input1|       pointer|
|gmem0_load_i           |   in|  128|     ap_none|                         gmem0_load_i|        scalar|
+-----------------------+-----+-----+------------+-------------------------------------+--------------+

