Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Jun 15 20:19:08 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.380        0.000                      0               324267        0.010        0.000                      0               324267        1.166        0.000                       0                105074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.380        0.000                      0               324075        0.010        0.000                      0               324075        1.166        0.000                       0                105074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 3.120        0.000                      0                  192        0.206        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/ap_enable_reg_pp0_iter24_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.591ns (12.715%)  route 4.057ns (87.285%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.147ns = ( 7.480 - 5.333 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.871ns (routing 0.565ns, distribution 1.306ns)
  Clock Net Delay (Destination): 1.965ns (routing 0.510ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.871     2.097    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/ap_clk
    SLICE_X65Y189        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/ap_enable_reg_pp0_iter24_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.177 f  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/ap_enable_reg_pp0_iter24_reg/Q
                         net (fo=13, routed)          0.352     2.529    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/ap_enable_reg_pp0_iter24
    SLICE_X62Y184        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     2.678 f  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/m_i_85__2/O
                         net (fo=2, routed)           0.209     2.887    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/m_i_85__2_n_2
    SLICE_X64Y186        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     2.986 f  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/indvar_flatten_reg_4633[15]_i_6/O
                         net (fo=1, routed)           0.385     3.371    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/ap_enable_reg_pp0_iter25_reg_2
    SLICE_X65Y169        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.422 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/indvar_flatten_reg_4633[15]_i_4/O
                         net (fo=32, routed)          0.744     4.166    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/ap_block_pp0_stage0_subdone
    SLICE_X67Y95         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.288 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4677/grp_fft_32_function_fu_752/ram_reg_bram_0_i_35/O
                         net (fo=128, routed)         1.314     5.602    SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/cm_fft_test_U0_q_in_31_V_ce0
    SLICE_X90Y56         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.692 r  SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0_i_1__119/O
                         net (fo=1, routed)           1.053     6.745    SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/buf_ce0[1]_4
    RAMB18_X11Y14        RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.965     7.480    SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ap_clk
    RAMB18_X11Y14        RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.099     7.579    
                         clock uncertainty           -0.112     7.467    
    RAMB18_X11Y14        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_ENARDEN)
                                                     -0.342     7.125    SCD_Inter_i/model_SCD_0/inst/q_DC_5_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.125    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[1].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 0.977ns (21.175%)  route 3.637ns (78.825%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.151ns = ( 7.484 - 5.333 ) 
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.011ns (routing 0.565ns, distribution 1.446ns)
  Clock Net Delay (Destination): 1.969ns (routing 0.510ns, distribution 1.459ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.011     2.237    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[1].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/ap_clk
    RAMB36_X2Y18         RAMB36E2                                     r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[1].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     3.125 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[1].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=64, routed)          2.986     6.111    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[0].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/DOUTADOUT[8]
    SLICE_X95Y25         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     6.200 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/i_temp_0_V_U/gen_buffer[0].complexDemodulatesc4_memcore_U/complexDemodulatesc4_memcore_ram_U/ram_reg_bram_0_i_25__95/O
                         net (fo=1, routed)           0.651     6.851    SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0_1[8]
    RAMB18_X11Y10        RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.969     7.484    SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ap_clk
    RAMB18_X11Y10        RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.121     7.605    
                         clock uncertainty           -0.112     7.493    
    RAMB18_X11Y10        RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[8])
                                                     -0.261     7.232    SCD_Inter_i/model_SCD_0/inst/i_DC_31_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -6.851    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.225ns (25.494%)  route 3.580ns (74.506%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 7.312 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.510ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.847     6.856    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.797     7.312    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[11]/C
                         clock pessimism              0.107     7.419    
                         clock uncertainty           -0.112     7.307    
    SLICE_X82Y234        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.246    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[11]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.225ns (25.494%)  route 3.580ns (74.506%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 7.312 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.510ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.847     6.856    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.797     7.312    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[12]/C
                         clock pessimism              0.107     7.419    
                         clock uncertainty           -0.112     7.307    
    SLICE_X82Y234        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.246    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[12]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.225ns (25.494%)  route 3.580ns (74.506%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 7.312 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.510ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.847     6.856    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.797     7.312    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[13]/C
                         clock pessimism              0.107     7.419    
                         clock uncertainty           -0.112     7.307    
    SLICE_X82Y234        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.246    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[13]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.225ns (25.494%)  route 3.580ns (74.506%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 7.312 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.510ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.847     6.856    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.797     7.312    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[14]/C
                         clock pessimism              0.107     7.419    
                         clock uncertainty           -0.112     7.307    
    SLICE_X82Y234        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.246    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[14]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.225ns (25.505%)  route 3.578ns (74.495%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 7.313 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.510ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.845     6.854    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.798     7.313    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[10]/C
                         clock pessimism              0.107     7.420    
                         clock uncertainty           -0.112     7.308    
    SLICE_X82Y234        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.247    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[10]
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.225ns (25.505%)  route 3.578ns (74.495%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 7.313 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.510ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.845     6.854    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.798     7.313    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[7]/C
                         clock pessimism              0.107     7.420    
                         clock uncertainty           -0.112     7.308    
    SLICE_X82Y234        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.247    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[7]
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.225ns (25.505%)  route 3.578ns (74.495%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 7.313 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.510ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.845     6.854    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.798     7.313    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[8]/C
                         clock pessimism              0.107     7.420    
                         clock uncertainty           -0.112     7.308    
    SLICE_X82Y234        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.247    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[8]
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.225ns (25.505%)  route 3.578ns (74.495%))
  Logic Levels:           14  (LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 7.313 - 5.333 ) 
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.825ns (routing 0.565ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.510ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.825     2.051    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y249        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.130 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[24]/Q
                         net (fo=3, routed)           0.167     2.297    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage24
    SLICE_X58Y249        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.421 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.222     2.643    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X58Y249        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.693 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.059     2.752    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X58Y249        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     2.898 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.048     2.946    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y248        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     2.981 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.120     3.101    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X58Y246        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.198 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.166     3.364    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X58Y250        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.461 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2/O
                         net (fo=2, routed)           0.062     3.523    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_2_n_0
    SLICE_X58Y250        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     3.671 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in22_14_TREADY_INST_0_i_1/O
                         net (fo=34, routed)          0.088     3.759    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_0[0]
    SLICE_X57Y250        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     3.849 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in22_14_TREADY_INST_0/O
                         net (fo=9, routed)           0.140     3.989    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/r_AXI_out2_14_TREADY
    SLICE_X56Y251        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     4.026 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_8_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_47/O
                         net (fo=1, routed)           0.265     4.291    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4_1
    SLICE_X55Y246        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.341 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_10_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_18/O
                         net (fo=1, routed)           0.250     4.591    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/din0_buf1_reg[0]_2
    SLICE_X55Y238        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.641 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_14_V_data_U/tmp_124_reg_10746_pp0_iter2_reg[0]_i_4/O
                         net (fo=5, routed)           0.254     4.895    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/odata_reg[0]_0
    SLICE_X55Y222        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     4.992 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/tmp_127_reg_11436[0]_i_5__0/O
                         net (fo=74, routed)          0.229     5.221    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/grp_Threshold_func_fu_306_ap_ce
    SLICE_X55Y216        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     5.256 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U16/tmp_124_reg_10746_pp0_iter2_reg[0]_i_1/O
                         net (fo=3801, routed)        0.663     5.919    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_339_in
    SLICE_X71Y226        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     6.009 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/tmp_109_reg_12335[0]_i_1/O
                         net (fo=24, routed)          0.845     6.854    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_123300
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.798     7.313    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X82Y234        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[9]/C
                         clock pessimism              0.107     7.420    
                         clock uncertainty           -0.112     7.308    
    SLICE_X82Y234        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.247    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/lshr_ln962_8_reg_12330_reg[9]
  -------------------------------------------------------------------
                         required time                          7.247    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  0.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_pp0_iter15_reg_reg[7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Net Delay (Source):      1.538ns (routing 0.510ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.565ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.538     1.720    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/ap_clk
    SLICE_X57Y145        FDSE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.778 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_reg[7]/Q
                         net (fo=1, routed)           0.066     1.844    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_reg_n_2_[7]
    SLICE_X56Y145        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_pp0_iter15_reg_reg[7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.793     2.019    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/ap_clk
    SLICE_X56Y145        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_pp0_iter15_reg_reg[7]_srl2/CLK
                         clock pessimism             -0.217     1.802    
    SLICE_X56Y145        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.834    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4940/grp_fft_32_function_fu_752/tmp_data_V_12_reg_66825_pp0_iter15_reg_reg[7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.631ns (routing 0.510ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.565ns, distribution 1.339ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.631     1.813    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X64Y27         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.871 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.066     1.937    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X63Y27         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.904     2.130    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X63Y27         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/CLK
                         clock pessimism             -0.235     1.895    
    SLICE_X63Y27         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.927    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Net Delay (Source):      1.625ns (routing 0.510ns, distribution 1.115ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.565ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.625     1.807    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X40Y68         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.865 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[3].ff_bi/Q
                         net (fo=1, routed)           0.066     1.931    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/bi_tmp[7]
    SLICE_X39Y68         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.892     2.118    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/aclk
    SLICE_X39Y68         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2/CLK
                         clock pessimism             -0.229     1.889    
    SLICE_X39Y68         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.921    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Net Delay (Source):      1.606ns (routing 0.510ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.565ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.606     1.788    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X47Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.846 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[14]/Q
                         net (fo=1, routed)           0.066     1.912    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[14]
    SLICE_X46Y61         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.871     2.097    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X46Y61         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.227     1.870    
    SLICE_X46Y61         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.902    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.710ns (routing 0.510ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.565ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.710     1.892    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X79Y3          FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y3          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.950 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[18]/Q
                         net (fo=1, routed)           0.122     2.072    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[18]
    SLICE_X78Y3          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.984     2.210    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X78Y3          SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0/CLK
                         clock pessimism             -0.177     2.033    
    SLICE_X78Y3          SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     2.062    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[9].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][33]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.571%)  route 0.079ns (56.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Net Delay (Source):      1.580ns (routing 0.510ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.565ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.580     1.762    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/aclk
    SLICE_X46Y125        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y125        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.823 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_natural_out_reg[7]/Q
                         net (fo=1, routed)           0.079     1.902    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[33]
    SLICE_X46Y127        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][33]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.848     2.074    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X46Y127        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][33]_srl16/CLK
                         clock pessimism             -0.211     1.863    
    SLICE_X46Y127        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.029     1.892    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][33]_srl16
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/unscaling_reg.scale_out_im_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.682ns (routing 0.510ns, distribution 1.172ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.565ns, distribution 1.389ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.682     1.864    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/aclk
    SLICE_X35Y38         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/unscaling_reg.scale_out_im_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     1.923 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/unscaling_reg.scale_out_im_reg[19]/Q
                         net (fo=2, routed)           0.073     1.996    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/Q[13]
    SLICE_X35Y39         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.954     2.180    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X35Y39         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0/CLK
                         clock pessimism             -0.226     1.954    
    SLICE_X35Y39         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.986    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[7].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.061ns (45.522%)  route 0.073ns (54.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Net Delay (Source):      1.679ns (routing 0.510ns, distribution 1.169ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.565ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.679     1.861    SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/aclk
    SLICE_X32Y72         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.922 r  SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/Q
                         net (fo=2, routed)           0.073     1.995    SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[19]
    SLICE_X32Y71         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.922     2.148    SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X32Y71         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1067]/C
                         clock pessimism             -0.225     1.923    
    SLICE_X32Y71         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.985    SCD_Inter_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_pp0_iter2_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.058ns (22.568%)  route 0.199ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      1.663ns (routing 0.510ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.565ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.663     1.845    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X61Y299        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y299        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.903 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_reg[11]/Q
                         net (fo=1, routed)           0.199     2.102    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848[11]
    SLICE_X63Y300        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_pp0_iter2_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.929     2.155    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X63Y300        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_pp0_iter2_reg_reg[11]/C
                         clock pessimism             -0.125     2.030    
    SLICE_X63Y300        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.092    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/select_ln888_13_reg_10848_pp0_iter2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Net Delay (Source):      1.677ns (routing 0.510ns, distribution 1.167ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.565ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.677     1.859    SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/aclk
    SLICE_X29Y79         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.919 r  SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i_reg[1125]/Q
                         net (fo=4, routed)           0.075     1.994    SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/D[3]
    SLICE_X29Y77         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.922     2.148    SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X29Y77         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[139]/C
                         clock pessimism             -0.226     1.922    
    SLICE_X29Y77         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.984    SCD_Inter_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.333       2.333      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.333       2.333      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X3Y53   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X3Y52   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB36_X4Y27   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/xk_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB36_X4Y27   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/xk_channel_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X5Y9    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/xn_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X5Y9    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/xn_channel_U/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.666       2.124      RAMB18_X11Y16  SCD_Inter_i/model_SCD_0/inst/i_DC_5_V_U/gen_buffer[0].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.666       2.124      RAMB18_X10Y23  SCD_Inter_i/model_SCD_0/inst/q_DC_24_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0       SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X3Y53   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X3Y52   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.180ns (10.772%)  route 1.491ns (89.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 7.175 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.660ns (routing 0.510ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.976     3.976    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X22Y171        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.660     7.175    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X22Y171        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.099     7.274    
                         clock uncertainty           -0.112     7.162    
    SLICE_X22Y171        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.096    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.096    
                         arrival time                          -3.976    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_FFF2_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_GFF_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X21Y180        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y180        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDPE (Recov_GFF2_SLICEM_C_PRE)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.180ns (11.516%)  route 1.383ns (88.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 7.252 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.510ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.868     3.868    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X21Y180        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.737     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X21Y180        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.178     7.430    
                         clock uncertainty           -0.112     7.318    
    SLICE_X21Y180        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.252    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.180ns (11.605%)  route 1.371ns (88.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.913ns = ( 7.246 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.731ns (routing 0.510ns, distribution 1.221ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.856     3.856    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y180        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.731     7.246    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y180        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.178     7.424    
                         clock uncertainty           -0.112     7.312    
    SLICE_X22Y180        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.246    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.246    
                         arrival time                          -3.856    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.180ns (11.349%)  route 1.406ns (88.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 7.388 - 5.333 ) 
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.079ns (routing 0.565ns, distribution 1.514ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.510ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      2.079     2.305    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X13Y182        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y182        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.385 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.515     2.900    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y182         LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.000 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.891     3.891    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X8Y180         FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.873     7.388    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X8Y180         FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.183     7.571    
                         clock uncertainty           -0.112     7.459    
    SLICE_X8Y180         FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.066     7.393    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.393    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  3.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.055ns (23.605%)  route 0.178ns (76.395%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.391ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.117ns
  Clock Net Delay (Source):      1.107ns (routing 0.304ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.340ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.107     1.227    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y198        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.267 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.082     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y198        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.364 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.460    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X18Y198        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.244     1.391    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X18Y198        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.117     1.274    
    SLICE_X18Y198        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.254    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.090ns (41.284%)  route 0.128ns (58.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y153        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.241    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.291 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.362    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X25Y154        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.090ns (41.284%)  route 0.128ns (58.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y153        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.241    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.291 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.362    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X25Y154        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.090ns (41.284%)  route 0.128ns (58.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y153        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.241    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.291 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.362    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.138     1.164    
    SLICE_X25Y154        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.090ns (41.284%)  route 0.128ns (58.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y153        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.241    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.291 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.362    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.138     1.164    
    SLICE_X25Y154        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.090ns (41.284%)  route 0.128ns (58.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X25Y153        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y153        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.057     1.241    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X25Y154        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.291 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.071     1.362    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X25Y154        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X25Y154        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.138     1.164    
    SLICE_X25Y154        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.055ns (24.017%)  route 0.174ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.107ns (routing 0.304ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.340ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.107     1.227    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y198        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.267 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.082     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y198        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.364 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y198        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.240     1.387    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y198        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     1.235    
    SLICE_X17Y198        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     1.215    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.055ns (24.017%)  route 0.174ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.107ns (routing 0.304ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.340ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.107     1.227    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y198        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.267 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.082     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y198        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.364 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y198        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.240     1.387    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y198        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.152     1.235    
    SLICE_X17Y198        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.215    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.055ns (24.017%)  route 0.174ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.107ns (routing 0.304ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.340ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.107     1.227    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y198        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.267 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.082     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y198        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.364 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y198        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.240     1.387    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y198        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.152     1.235    
    SLICE_X17Y198        FDPE (Remov_BFF_SLICEL_C_PRE)
                                                     -0.020     1.215    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.055ns (24.017%)  route 0.174ns (75.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.107ns (routing 0.304ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.340ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.107     1.227    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X17Y198        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y198        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.267 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.082     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X17Y198        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.364 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.456    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X17Y198        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=109310, routed)      1.240     1.387    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X17Y198        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.152     1.235    
    SLICE_X17Y198        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.215    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.241    





