Minor Version ID: 
Major Version ID: 
Live Item ID: 3846855
Item Significant Edit Date on Shared Item: Jul 9, 2020 3:04:33 PM
Significant Change Since Item Revision: true
Significant Edit Date: Jul 9, 2020 3:04:33 PM
Revision Increment Date: 
Revision: 
Referenced Bookmarks: 
Bookmarks: 
Shared By: 
Shares: 
Parameter Values: 
Category: Comment
Referenced Item Type: Shared Design
Subsegment Name: 
Document ID: 2078047
Input Revision Date: Jul 9, 2020 3:04:33 PM
Root ID: 3846855
Reference Mode: Author
References: 4005580xyz
Contained By: 3127739
Contains: 
Type: Design
Summary: 
State: Edit
Project: /Steering/SBW_LV
ID: 3846855
Modified By: ¿ø¿ì¼® (wooseok.won)
Created By: ¹Î½Â±â (seunggi.min)
Modified Date: Jul 9, 2020 3:04:33 PM
Created Date: Mar 30, 2020 7:22:30 PM
Shared Attachments: 
Authorizing Activity: 3984134
Suspect Count: 0
IncludeReference: false
Comments: 
Priority: 
Satisfied By: 
Validated By: 
Decomposes To: 
Is Related To: 
Validated By Trace Count: 0
Trace Status: none
Description: 
Downstream Trace Count: 0
Upstream Trace Count: 0
Validated By Pass Count: 0
Validated By Pass Percentage: 0%
Additional Comments: 
Modelled By: 
Verified By: 
Verified By Pass Count: 0
Verified By Trace Count: 0
Verified By Pass Percentage: 0%
Derived By: 
Satisfies: 
Changes Authorized By: 
Decomposed From: 
Is Related To': 
Derived From: 
Implements: 
Revision Date: Jul 9, 2020 3:04:33 PM
Valid Activity: false
Validated By Trace Health: Red
Verified By Trace Health: Red
Object Text: [Table] Send/Receiver Interfaces
Port NamePort Long NamePort TypePort InterfaceData Element
BattUBattery VoltageRBattU1U
BrdgUBridge VoltageRBattU1U
F1FltActvF1 Fault ActiveRFlg1Flg
NvMWriteCmplNvM Writing CompleteRCnt1Cnt
OemEpsModReqOEM EPS Mode RequestROemEpsModReq1ModReq
RampModRamp ModeRRampMod1RampMod
WdgMModWatchdog Manager ModeRWdgMMod11Mod
BattUInstLimitBattery Instant Limitation FlagRFlg1Flg
GateDrvModGate Drive ModeRGateDrvMod1GDMod
EcuRoleEcu RoleREcuRole1EcuRole
OtherEcuStsStatus of the Other ECUREcuSts1EcuSts
BCOVgsStsBCO Vgs StatusRSts1Sts
PCOVgsStsPCO Vgs StatusRSts1Sts
PhaIAtPatPhase Current At PatternRSts1Sts
RoleChgTrigdTriggered Flag for Role ChangeRFlg1Flg
ApplBswMReqModBswM Mode requestSBswMGenInterface_ModMgrModeRequestPortCurrentMod
ApplModApplication ModeSApplMod1CurrentMod
GateDrvModReqGate Drive Mode RequestSGateDrvMod1GDMod
MotCtrlEnaMotor Control EnableSFlg1Flg
NvMWriteModReqNvM Writing RequestSCnt1Cnt
RampModReqRamp Mode RequestSRampMod1RampMod
WdgMModReqWatchdog Manager Mode RequestSWdgMMod1Mod
GateDrvEnaStsGate Drive Enable StateSFlg1Flg
ThisEcuStsStatus of this ECUSEcuSts1EcuSts
Text Attachments: 
Project State: Active
Parameter Values From Shared Item: 
Parameters From Shared Item: 
External ID: 
Project Phase: Open
Mando_ID: 
Trace_ID: 
Source Trace: 
For Failure Mode: 
Data type: 
Initialization: 
Range of data(Max): 
Range of data(Min): 
Current Value: 
Acceptance Criteria: 
RIF_Identifier: 
RIF_ID: 
Test Report: 
Test Report Attachments: 
Windchill Item: 
Project ID: 
Unique ID: 
Comment 2: 
Comment 3: 
Comment 4: 
Applicable to Project: 
Applicable Variant Info: 
Comment Spare 5: 
Requirement Type: 
Feature: 
Input: 
Output: 
Resource: 
Object Text (Korean Language): 
Object Text (Other Language): 
Rationale: 
SW Category: 
ASIL: 
Remark: 
Original ASIL: 
Limitation: 
HW/SW: 
HSI_Characteristics: 
Responsible: 
isMeaningful: true
Internal Review Comment: 
Testability Analysis: 
Verification Method: 
Source Link: 
isTestable: true
Implementation Status: 
Feature(Ibpl): 
Source Type: 
Document Relates: 
Testability Analysis(Unshared): 
Feasibility Anlaysis(Unshared): 
Internal review comment(Unshared): 
Feasibility Analysis: 
ASIL(Unshared): 
PortType: 
Source(Unshared): 
Source Type(Unshared): 
Verification Method(Unshared): 

Attachments: 

Forward Relationships: 

Backward Relationships: 

