/*
 * Copyright (C) 2015 Access-IS
 * Based on work by Solid Run & Russell King
 */
/dts-v1/;

#include "imx6dl.dtsi"

/ 

{

 	model = "Access-IS LKBR";
        compatible = "Access-IS, swallow", "fsl,imx6dl";


	chosen {
		bootargs = "quiet console=ttymxc0,115200";
	};

	aliases {
		mxcfb0 = &mxcfb1;
	};

	regulators {
		compatible = "simple-bus";


		reg_usbotg_vbus: usb-otg-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio3 22 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_swallow_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};


	};


	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="ACCESS43";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <1>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		mipi_camera = <1>;
		default_input = <0>;
		status = "okay";
	};
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_i2c2>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_i2c3>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_i2c4>;
	status = "okay";

	pmic: pfuze3001@08 {
		compatible = "fsl,pfuze3001";
		reg = <0x08>;

		regulators {

			sw1_reg: sw1 {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1475000>;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw2_reg: sw2 {
				regulator-min-microvolt = <2500000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3_reg: sw3 {
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1650000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vldo1 {
                regulator-name = "vldo1";
				regulator-always-off;
			};

			vgen2_reg: vldo2 {
				regulator-min-microvolt = <1500000>;
				regulator-max-microvolt = <1500001>;
				regulator-always-on;
			};

			vgen3_reg: vccsd {
				regulator-min-microvolt = <2850000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen4_reg: v33 {
				regulator-min-microvolt = <3300000>;
				regulator-max-microvolt = <3300001>;
				regulator-always-on;
			};

			vgen5_reg: vldo3 {
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800001>;
				regulator-always-on;
			};

			vgen6_reg: vldo4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <1800001>;
				regulator-always-on;
			};
		};
	};
};

&audmux {
	status = "okay";
};


&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_i2c1>;
	status = "okay";

	/* camera, OV5640*/
	ov5640_mipi: ov5640_mipi@3c {
		compatible = "ovti,ov5640_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
				/*169 = CCM_CLKO1   &&  200 = CCM_CLKO2  &&  201 = CCM_CLKO   &&  209 = video_27m  see Documentation/devicetree/bindings/clock/imx6q-clock.txt*/
		clock-names  = "csi_mclk";
		DOVDD-supply = <&vgen6_reg>;
        AVDD-supply = <&vgen5_reg>;
        DVDD-supply = <&vgen2_reg>;
        pwn-gpios = <&gpio2 11 1>;
	rst-gpios = <&gpio4 9 1 >;
        ipu_id = <0>;
        csi_id = <1>;
        mclk = <24000000>;
        mclk_source = <0>;
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_swallow_mipi>;
        extended-buffer;
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	swallow {
		pinctrl_hog: hoggrp {
			fsl,pins = <
			MX6QDL_PAD_GPIO_0__GPIO1_IO00    0x400130b1	
			>;
		};

		pinctrl_swallow_i2c1: swallow-i2c1 {
			fsl,pins = <
                MX6QDL_PAD_EIM_D21__I2C1_SCL               0x4000a0b1
                MX6QDL_PAD_EIM_D28__I2C1_SDA               0x4000a0b1
			>;
		};

		pinctrl_swallow_i2c2: swallow-i2c2 {
			fsl,pins = <
                MX6QDL_PAD_EIM_D16__I2C2_SDA  0x40000839  // 0x0001B0B0
                MX6QDL_PAD_EIM_EB2__I2C2_SCL  0x40000839  // 0x0001B0B0
			>;
		};

		pinctrl_swallow_i2c3: swallow-i2c3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__I2C3_SCL 0x40000838 
				MX6QDL_PAD_EIM_D18__I2C3_SDA 0x40000838
			>;
		};

		pinctrl_swallow_i2c4: swallow-i2c4 {
			fsl,pins = <
                MX6QDL_PAD_GPIO_7__I2C4_SCL  0x40000838
                MX6QDL_PAD_GPIO_8__I2C4_SDA  0x40000838
			>;
		};

	

		pinctrl_swallow_usbotg_id: swallow-usbotg-id {
			fsl,pins = <MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x1B059>; 
		};

		pinctrl_swallow_usbotg_vbus: swallow-usbotg-vbus {
			fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0>;
		};



		pinctrl_swallow_mipi: swallow_mipi {
			fsl,pins = <
			//	MX6QDL_PAD_SD4_DAT2__GPIO2_IO11 	0x17059     // CAM_PWDN
				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2 	0x1B059
                MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x1B0B0     // CAM_PWR_EN
                MX6QDL_PAD_NANDF_CS3__GPIO6_IO16    0x1B0B0     // CAM_STROBE
            >;
		};


	};

	ipu1 {
		pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK      0x10
				MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15        0x10
				MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02        0x10
				MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03        0x10
				/*MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN04        0x80000000*/
				MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS	   0x10
				MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS        0x10

				MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00  	   0x10
				MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01      0x10
				MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02      0x10
				MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03      0x10
				MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04      0x10
				MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05      0x10
				MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06      0x10
				MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07      0x10

				MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08      0x10
				MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09      0x10
				MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10      0x10
				MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11      0x10
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12      0x10
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13      0x10
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14      0x10
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15      0x10

				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16      0x10
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17      0x10
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18      0x10
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19      0x10
				MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20      0x10
				MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21      0x10
				MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22      0x10
				MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23      0x10
			>;
		};
	};

	swallow {
		pinctrl_swallow_uart1: swallow-uart1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_swallow_uart2: swallow-uart2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x1b0b1 /*RTS*/
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b1 /*CTS*/
//				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08         0x1b0b1 /*DSR*/
//				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b1 /*DTR*/
			>;
		};

		pinctrl_swallow_uart3: swallow-uart3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
				/*MX6QDL_PAD_SD4_DAT5__UART2_RTS_B        0x1b0b1
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B        0x1b0b1
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08         0x1b0b1 /*DSR*/
			/*	MX6QDL_PAD_SD4_DAT3__GPIO2_IO11         0x1b0b1 /*DTR*/
			>;
		};

		pinctrl_swallow_uart4: swallow-uart4 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA 0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B 0x1b0b1
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B 0x1b0b1
			>;
		};

		pinctrl_swallow_ecspi3_1: ecspi3grp-1 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x1b0b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x1b0b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x1b0b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x1b0b1
			>;
		};
	};

};

&usbh1 {
	disable-over-current;
//	vbus-supply = <&reg_usbh1_vbus>;
	status = "okay";
};

&usbotg {
	disable-over-current;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_usbotg_id>;
	vbus-supply = <&reg_usbotg_vbus>;
	dr_mode = "peripheral";
	status = "okay";
};


&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	status = "okay" ;
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <1>;
	lanes = <2>;
	mipi_dphy_clk = <0x14>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_uart1>;
	fsl;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_uart3>;
	fsl,uart-has-rtscts;
    fsl,uart-has-dsrdtr;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_uart4>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 24 0>,<0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_swallow_ecspi3_1>;
	status = "okay";

	spansion_flash: s25fl512s@0x00 {
		compatible = "spansion,s25fl512s", "jedec,spi-nor";
		spi-max-frequency = <50000000>;
		reg = <0>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;

		uboot@0 {
			label = "uboot";
			reg = <0x0 0xC0000>;
		};
		ubenv@C0000 {
                        label = "uboot-env";
                        reg = <0xC0000 0x40000>;
                };
        dtb@100000 {
			label = "dtb";
			reg = <0x100000 0x40000>;
		};
		kernel@140000 {
			label = "kernel";
			reg = <0x140000 0xA00000>;
		};
	
		rootfs@B40000 {
			label = "rootfs";
			reg = <0xB40000 0x34C0000>;
		};
	};
	
};


