$date
	Sun Oct 23 00:41:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#361602
b1010 &
b1010 %
1$
b1010 !
1"
#361603
0"
#361606
b101 &
b101 %
#361610
b10000 &
b10000 %
#361614
b1000 &
b1000 %
#361618
b100 &
b100 %
#361622
b10 &
b10 %
#361626
b1 &
b1 %
1#
#361630
b0 &
0#
b0 %
0$
#1339485
1"
#1339486
b1010 &
b1010 %
1$
#1339487
0"
#1339490
b101 &
b101 %
#1339494
b10000 &
b10000 %
#1339498
b1000 &
b1000 %
#1339502
b100 &
b100 %
#1339506
b10 &
b10 %
#1339510
b1 &
1#
b1 %
#1339514
b0 &
b0 %
0#
0$
#2271729
b10111 !
1"
#2271730
b10111 &
b10111 %
1$
#2271731
0"
#2271734
b1000110 &
b1000110 %
#2271738
b100011 &
b100011 %
#2271742
b1101010 &
b1101010 %
#2271746
b110101 &
b110101 %
#2271750
b10100000 &
b10100000 %
#2271754
b1010000 &
b1010000 %
#2271758
b101000 &
b101000 %
#2271762
b10100 &
b10100 %
#2271766
b1010 &
b1010 %
#2271770
b101 &
b101 %
#2271774
b10000 &
b10000 %
#2271778
b1000 &
b1000 %
#2271782
b100 &
b100 %
#2271786
b10 &
b10 %
#2271790
b1 &
1#
b1 %
#2271794
b0 &
b0 %
0#
0$
#4500012
