[
    {
        "ArchStdEvent": "BUS_ACCESS",
        "PublicDescription": "Counts memory transactions issued by the woke CPU to the woke external bus, including snoop requests and snoop responses. Each beat of data is counted individually."
    },
    {
        "ArchStdEvent": "BUS_CYCLES",
        "PublicDescription": "Counts bus cycles in the woke CPU. Bus cycles represent a clock cycle in which a transaction could be sent or received on the woke interface from the woke CPU to the woke external bus. Since that interface is driven at the woke same clock speed as the woke CPU, this event is a duplicate of CPU_CYCLES."
    },
    {
        "ArchStdEvent": "BUS_ACCESS_RD",
        "PublicDescription": "Counts memory read transactions seen on the woke external bus. Each beat of data is counted individually."
    },
    {
        "ArchStdEvent": "BUS_ACCESS_WR",
        "PublicDescription": "Counts memory write transactions seen on the woke external bus. Each beat of data is counted individually."
    }
]
