Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : snn
Version: M-2016.12
Date   : Thu May  3 21:16:32 2018
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: uart_tx_out/baud_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: uart_tx_out/baud_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  snn                TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart_tx_out/baud_reg[0]/CP (DFCNQD1BWP)                 0.00       0.00 r
  uart_tx_out/baud_reg[0]/Q (DFCNQD1BWP)                  0.14       0.14 r
  uart_tx_out/add_72/U1_1_1/CO (HA1D0BWP)                 0.08       0.23 r
  uart_tx_out/add_72/U1_1_2/CO (HA1D0BWP)                 0.08       0.31 r
  uart_tx_out/add_72/U1_1_3/CO (HA1D0BWP)                 0.08       0.39 r
  uart_tx_out/add_72/U1_1_4/CO (HA1D0BWP)                 0.08       0.48 r
  uart_tx_out/add_72/U1_1_5/CO (HA1D0BWP)                 0.08       0.56 r
  uart_tx_out/add_72/U1_1_6/CO (HA1D0BWP)                 0.08       0.64 r
  uart_tx_out/add_72/U1_1_7/CO (HA1D0BWP)                 0.08       0.72 r
  uart_tx_out/add_72/U1_1_8/CO (HA1D0BWP)                 0.08       0.81 r
  uart_tx_out/add_72/U1_1_9/CO (HA1D0BWP)                 0.08       0.89 r
  uart_tx_out/add_72/U1_1_10/CO (HA1D0BWP)                0.08       0.97 r
  U463/ZN (CKND0BWP)                                      0.03       1.00 f
  U464/ZN (AOI221D1BWP)                                   0.09       1.09 r
  uart_tx_out/baud_reg[11]/D (DFCNQD1BWP)                 0.00       1.09 r
  data arrival time                                                  1.09

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.10       2.40
  uart_tx_out/baud_reg[11]/CP (DFCNQD1BWP)                0.00       2.40 r
  library setup time                                     -0.04       2.36
  data required time                                                 2.36
  --------------------------------------------------------------------------
  data required time                                                 2.36
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


1
