
1-3. Debug UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005df8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08005f88  08005f88  00015f88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006394  08006394  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08006394  08006394  00016394  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800639c  0800639c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800639c  0800639c  0001639c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080063a0  080063a0  000163a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080063a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  200001dc  08006580  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  08006580  00020214  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ef0  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cef  00000000  00000000  000280fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008d0  00000000  00000000  00029df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007c8  00000000  00000000  0002a6c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000219c8  00000000  00000000  0002ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000093a4  00000000  00000000  0004c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c44f9  00000000  00000000  00055bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011a0ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003304  00000000  00000000  0011a140  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f70 	.word	0x08005f70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08005f70 	.word	0x08005f70

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f50:	4b0e      	ldr	r3, [pc, #56]	; (8000f8c <HAL_Init+0x40>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a0d      	ldr	r2, [pc, #52]	; (8000f8c <HAL_Init+0x40>)
 8000f56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_Init+0x40>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a0a      	ldr	r2, [pc, #40]	; (8000f8c <HAL_Init+0x40>)
 8000f62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f68:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <HAL_Init+0x40>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a07      	ldr	r2, [pc, #28]	; (8000f8c <HAL_Init+0x40>)
 8000f6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f74:	2003      	movs	r0, #3
 8000f76:	f000 f931 	bl	80011dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 f808 	bl	8000f90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f80:	f001 fe44 	bl	8002c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f84:	2300      	movs	r3, #0
}
 8000f86:	4618      	mov	r0, r3
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40023c00 	.word	0x40023c00

08000f90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_InitTick+0x54>)
 8000f9a:	681a      	ldr	r2, [r3, #0]
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <HAL_InitTick+0x58>)
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fa6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000faa:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f93b 	bl	800122a <HAL_SYSTICK_Config>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e00e      	b.n	8000fdc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b0f      	cmp	r3, #15
 8000fc2:	d80a      	bhi.n	8000fda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	6879      	ldr	r1, [r7, #4]
 8000fc8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fcc:	f000 f911 	bl	80011f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000fd0:	4a06      	ldr	r2, [pc, #24]	; (8000fec <HAL_InitTick+0x5c>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	e000      	b.n	8000fdc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000fda:	2301      	movs	r3, #1
}
 8000fdc:	4618      	mov	r0, r3
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000008 	.word	0x20000008
 8000fe8:	20000004 	.word	0x20000004
 8000fec:	20000000 	.word	0x20000000

08000ff0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ff4:	4b06      	ldr	r3, [pc, #24]	; (8001010 <HAL_IncTick+0x20>)
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	4b06      	ldr	r3, [pc, #24]	; (8001014 <HAL_IncTick+0x24>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4413      	add	r3, r2
 8001000:	4a04      	ldr	r2, [pc, #16]	; (8001014 <HAL_IncTick+0x24>)
 8001002:	6013      	str	r3, [r2, #0]
}
 8001004:	bf00      	nop
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20000004 	.word	0x20000004
 8001014:	200001f8 	.word	0x200001f8

08001018 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  return uwTick;
 800101c:	4b03      	ldr	r3, [pc, #12]	; (800102c <HAL_GetTick+0x14>)
 800101e:	681b      	ldr	r3, [r3, #0]
}
 8001020:	4618      	mov	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	200001f8 	.word	0x200001f8

08001030 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001038:	f7ff ffee 	bl	8001018 <HAL_GetTick>
 800103c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001048:	d005      	beq.n	8001056 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800104a:	4b0a      	ldr	r3, [pc, #40]	; (8001074 <HAL_Delay+0x44>)
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	461a      	mov	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4413      	add	r3, r2
 8001054:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001056:	bf00      	nop
 8001058:	f7ff ffde 	bl	8001018 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	1ad3      	subs	r3, r2, r3
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	429a      	cmp	r2, r3
 8001066:	d8f7      	bhi.n	8001058 <HAL_Delay+0x28>
  {
  }
}
 8001068:	bf00      	nop
 800106a:	bf00      	nop
 800106c:	3710      	adds	r7, #16
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000004 	.word	0x20000004

08001078 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001078:	b480      	push	{r7}
 800107a:	b085      	sub	sp, #20
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	f003 0307 	and.w	r3, r3, #7
 8001086:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001088:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 800108a:	68db      	ldr	r3, [r3, #12]
 800108c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800108e:	68ba      	ldr	r2, [r7, #8]
 8001090:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001094:	4013      	ands	r3, r2
 8001096:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010aa:	4a04      	ldr	r2, [pc, #16]	; (80010bc <__NVIC_SetPriorityGrouping+0x44>)
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	60d3      	str	r3, [r2, #12]
}
 80010b0:	bf00      	nop
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	e000ed00 	.word	0xe000ed00

080010c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010c4:	4b04      	ldr	r3, [pc, #16]	; (80010d8 <__NVIC_GetPriorityGrouping+0x18>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	0a1b      	lsrs	r3, r3, #8
 80010ca:	f003 0307 	and.w	r3, r3, #7
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	6039      	str	r1, [r7, #0]
 80010e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	db0a      	blt.n	8001106 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	490c      	ldr	r1, [pc, #48]	; (8001128 <__NVIC_SetPriority+0x4c>)
 80010f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fa:	0112      	lsls	r2, r2, #4
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	440b      	add	r3, r1
 8001100:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001104:	e00a      	b.n	800111c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	b2da      	uxtb	r2, r3
 800110a:	4908      	ldr	r1, [pc, #32]	; (800112c <__NVIC_SetPriority+0x50>)
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	f003 030f 	and.w	r3, r3, #15
 8001112:	3b04      	subs	r3, #4
 8001114:	0112      	lsls	r2, r2, #4
 8001116:	b2d2      	uxtb	r2, r2
 8001118:	440b      	add	r3, r1
 800111a:	761a      	strb	r2, [r3, #24]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	e000e100 	.word	0xe000e100
 800112c:	e000ed00 	.word	0xe000ed00

08001130 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001130:	b480      	push	{r7}
 8001132:	b089      	sub	sp, #36	; 0x24
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	f003 0307 	and.w	r3, r3, #7
 8001142:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001144:	69fb      	ldr	r3, [r7, #28]
 8001146:	f1c3 0307 	rsb	r3, r3, #7
 800114a:	2b04      	cmp	r3, #4
 800114c:	bf28      	it	cs
 800114e:	2304      	movcs	r3, #4
 8001150:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	3304      	adds	r3, #4
 8001156:	2b06      	cmp	r3, #6
 8001158:	d902      	bls.n	8001160 <NVIC_EncodePriority+0x30>
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	3b03      	subs	r3, #3
 800115e:	e000      	b.n	8001162 <NVIC_EncodePriority+0x32>
 8001160:	2300      	movs	r3, #0
 8001162:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001164:	f04f 32ff 	mov.w	r2, #4294967295
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43da      	mvns	r2, r3
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	401a      	ands	r2, r3
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001178:	f04f 31ff 	mov.w	r1, #4294967295
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	fa01 f303 	lsl.w	r3, r1, r3
 8001182:	43d9      	mvns	r1, r3
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001188:	4313      	orrs	r3, r2
         );
}
 800118a:	4618      	mov	r0, r3
 800118c:	3724      	adds	r7, #36	; 0x24
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr
	...

08001198 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011a8:	d301      	bcc.n	80011ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011aa:	2301      	movs	r3, #1
 80011ac:	e00f      	b.n	80011ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011ae:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <SysTick_Config+0x40>)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011b6:	210f      	movs	r1, #15
 80011b8:	f04f 30ff 	mov.w	r0, #4294967295
 80011bc:	f7ff ff8e 	bl	80010dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011c0:	4b05      	ldr	r3, [pc, #20]	; (80011d8 <SysTick_Config+0x40>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011c6:	4b04      	ldr	r3, [pc, #16]	; (80011d8 <SysTick_Config+0x40>)
 80011c8:	2207      	movs	r2, #7
 80011ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	e000e010 	.word	0xe000e010

080011dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	f7ff ff47 	bl	8001078 <__NVIC_SetPriorityGrouping>
}
 80011ea:	bf00      	nop
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}

080011f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011f2:	b580      	push	{r7, lr}
 80011f4:	b086      	sub	sp, #24
 80011f6:	af00      	add	r7, sp, #0
 80011f8:	4603      	mov	r3, r0
 80011fa:	60b9      	str	r1, [r7, #8]
 80011fc:	607a      	str	r2, [r7, #4]
 80011fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001204:	f7ff ff5c 	bl	80010c0 <__NVIC_GetPriorityGrouping>
 8001208:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120a:	687a      	ldr	r2, [r7, #4]
 800120c:	68b9      	ldr	r1, [r7, #8]
 800120e:	6978      	ldr	r0, [r7, #20]
 8001210:	f7ff ff8e 	bl	8001130 <NVIC_EncodePriority>
 8001214:	4602      	mov	r2, r0
 8001216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121a:	4611      	mov	r1, r2
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff5d 	bl	80010dc <__NVIC_SetPriority>
}
 8001222:	bf00      	nop
 8001224:	3718      	adds	r7, #24
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}

0800122a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f7ff ffb0 	bl	8001198 <SysTick_Config>
 8001238:	4603      	mov	r3, r0
}
 800123a:	4618      	mov	r0, r3
 800123c:	3708      	adds	r7, #8
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d101      	bne.n	8001256 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001252:	2301      	movs	r3, #1
 8001254:	e22a      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d075      	beq.n	800134e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001262:	4b88      	ldr	r3, [pc, #544]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001264:	689b      	ldr	r3, [r3, #8]
 8001266:	f003 030c 	and.w	r3, r3, #12
 800126a:	2b04      	cmp	r3, #4
 800126c:	d00c      	beq.n	8001288 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800126e:	4b85      	ldr	r3, [pc, #532]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001270:	689b      	ldr	r3, [r3, #8]
 8001272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001276:	2b08      	cmp	r3, #8
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800127a:	4b82      	ldr	r3, [pc, #520]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001282:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001286:	d10b      	bne.n	80012a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001288:	4b7e      	ldr	r3, [pc, #504]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d05b      	beq.n	800134c <HAL_RCC_OscConfig+0x108>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d157      	bne.n	800134c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e205      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012a8:	d106      	bne.n	80012b8 <HAL_RCC_OscConfig+0x74>
 80012aa:	4b76      	ldr	r3, [pc, #472]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	4a75      	ldr	r2, [pc, #468]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	e01d      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012c0:	d10c      	bne.n	80012dc <HAL_RCC_OscConfig+0x98>
 80012c2:	4b70      	ldr	r3, [pc, #448]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a6f      	ldr	r2, [pc, #444]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	4b6d      	ldr	r3, [pc, #436]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a6c      	ldr	r2, [pc, #432]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012d8:	6013      	str	r3, [r2, #0]
 80012da:	e00b      	b.n	80012f4 <HAL_RCC_OscConfig+0xb0>
 80012dc:	4b69      	ldr	r3, [pc, #420]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a68      	ldr	r2, [pc, #416]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012e6:	6013      	str	r3, [r2, #0]
 80012e8:	4b66      	ldr	r3, [pc, #408]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a65      	ldr	r2, [pc, #404]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80012ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80012f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d013      	beq.n	8001324 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fc:	f7ff fe8c 	bl	8001018 <HAL_GetTick>
 8001300:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	e008      	b.n	8001316 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001304:	f7ff fe88 	bl	8001018 <HAL_GetTick>
 8001308:	4602      	mov	r2, r0
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	1ad3      	subs	r3, r2, r3
 800130e:	2b64      	cmp	r3, #100	; 0x64
 8001310:	d901      	bls.n	8001316 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001312:	2303      	movs	r3, #3
 8001314:	e1ca      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	4b5b      	ldr	r3, [pc, #364]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d0f0      	beq.n	8001304 <HAL_RCC_OscConfig+0xc0>
 8001322:	e014      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001324:	f7ff fe78 	bl	8001018 <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800132c:	f7ff fe74 	bl	8001018 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b64      	cmp	r3, #100	; 0x64
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e1b6      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	4b51      	ldr	r3, [pc, #324]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d1f0      	bne.n	800132c <HAL_RCC_OscConfig+0xe8>
 800134a:	e000      	b.n	800134e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f003 0302 	and.w	r3, r3, #2
 8001356:	2b00      	cmp	r3, #0
 8001358:	d063      	beq.n	8001422 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800135a:	4b4a      	ldr	r3, [pc, #296]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 800135c:	689b      	ldr	r3, [r3, #8]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b00      	cmp	r3, #0
 8001364:	d00b      	beq.n	800137e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001366:	4b47      	ldr	r3, [pc, #284]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136e:	2b08      	cmp	r3, #8
 8001370:	d11c      	bne.n	80013ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001372:	4b44      	ldr	r3, [pc, #272]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d116      	bne.n	80013ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800137e:	4b41      	ldr	r3, [pc, #260]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d005      	beq.n	8001396 <HAL_RCC_OscConfig+0x152>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d001      	beq.n	8001396 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e18a      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001396:	4b3b      	ldr	r3, [pc, #236]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	00db      	lsls	r3, r3, #3
 80013a4:	4937      	ldr	r1, [pc, #220]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013a6:	4313      	orrs	r3, r2
 80013a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013aa:	e03a      	b.n	8001422 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d020      	beq.n	80013f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013b4:	4b34      	ldr	r3, [pc, #208]	; (8001488 <HAL_RCC_OscConfig+0x244>)
 80013b6:	2201      	movs	r2, #1
 80013b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ba:	f7ff fe2d 	bl	8001018 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fe29 	bl	8001018 <HAL_GetTick>
 80013c6:	4602      	mov	r2, r0
 80013c8:	693b      	ldr	r3, [r7, #16]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e16b      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d4:	4b2b      	ldr	r3, [pc, #172]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d0f0      	beq.n	80013c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e0:	4b28      	ldr	r3, [pc, #160]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	691b      	ldr	r3, [r3, #16]
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4925      	ldr	r1, [pc, #148]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]
 80013f4:	e015      	b.n	8001422 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <HAL_RCC_OscConfig+0x244>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff fe0c 	bl	8001018 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001404:	f7ff fe08 	bl	8001018 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e14a      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001416:	4b1b      	ldr	r3, [pc, #108]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f0      	bne.n	8001404 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0308 	and.w	r3, r3, #8
 800142a:	2b00      	cmp	r3, #0
 800142c:	d036      	beq.n	800149c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	695b      	ldr	r3, [r3, #20]
 8001432:	2b00      	cmp	r3, #0
 8001434:	d016      	beq.n	8001464 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001436:	4b15      	ldr	r3, [pc, #84]	; (800148c <HAL_RCC_OscConfig+0x248>)
 8001438:	2201      	movs	r2, #1
 800143a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800143c:	f7ff fdec 	bl	8001018 <HAL_GetTick>
 8001440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001442:	e008      	b.n	8001456 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001444:	f7ff fde8 	bl	8001018 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e12a      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <HAL_RCC_OscConfig+0x240>)
 8001458:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800145a:	f003 0302 	and.w	r3, r3, #2
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0x200>
 8001462:	e01b      	b.n	800149c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001464:	4b09      	ldr	r3, [pc, #36]	; (800148c <HAL_RCC_OscConfig+0x248>)
 8001466:	2200      	movs	r2, #0
 8001468:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff fdd5 	bl	8001018 <HAL_GetTick>
 800146e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001470:	e00e      	b.n	8001490 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001472:	f7ff fdd1 	bl	8001018 <HAL_GetTick>
 8001476:	4602      	mov	r2, r0
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	1ad3      	subs	r3, r2, r3
 800147c:	2b02      	cmp	r3, #2
 800147e:	d907      	bls.n	8001490 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e113      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
 8001484:	40023800 	.word	0x40023800
 8001488:	42470000 	.word	0x42470000
 800148c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001490:	4b88      	ldr	r3, [pc, #544]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001492:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001494:	f003 0302 	and.w	r3, r3, #2
 8001498:	2b00      	cmp	r3, #0
 800149a:	d1ea      	bne.n	8001472 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f003 0304 	and.w	r3, r3, #4
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	f000 8097 	beq.w	80015d8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014aa:	2300      	movs	r3, #0
 80014ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ae:	4b81      	ldr	r3, [pc, #516]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d10f      	bne.n	80014da <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b7d      	ldr	r3, [pc, #500]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	4a7c      	ldr	r2, [pc, #496]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ca:	4b7a      	ldr	r3, [pc, #488]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80014d6:	2301      	movs	r3, #1
 80014d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014da:	4b77      	ldr	r3, [pc, #476]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d118      	bne.n	8001518 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014e6:	4b74      	ldr	r3, [pc, #464]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	4a73      	ldr	r2, [pc, #460]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 80014ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80014f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014f2:	f7ff fd91 	bl	8001018 <HAL_GetTick>
 80014f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	e008      	b.n	800150c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014fa:	f7ff fd8d 	bl	8001018 <HAL_GetTick>
 80014fe:	4602      	mov	r2, r0
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	2b02      	cmp	r3, #2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e0cf      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	4b6a      	ldr	r3, [pc, #424]	; (80016b8 <HAL_RCC_OscConfig+0x474>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001514:	2b00      	cmp	r3, #0
 8001516:	d0f0      	beq.n	80014fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d106      	bne.n	800152e <HAL_RCC_OscConfig+0x2ea>
 8001520:	4b64      	ldr	r3, [pc, #400]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001524:	4a63      	ldr	r2, [pc, #396]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	6713      	str	r3, [r2, #112]	; 0x70
 800152c:	e01c      	b.n	8001568 <HAL_RCC_OscConfig+0x324>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	689b      	ldr	r3, [r3, #8]
 8001532:	2b05      	cmp	r3, #5
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0x30c>
 8001536:	4b5f      	ldr	r3, [pc, #380]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800153a:	4a5e      	ldr	r2, [pc, #376]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800153c:	f043 0304 	orr.w	r3, r3, #4
 8001540:	6713      	str	r3, [r2, #112]	; 0x70
 8001542:	4b5c      	ldr	r3, [pc, #368]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001544:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001546:	4a5b      	ldr	r2, [pc, #364]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001548:	f043 0301 	orr.w	r3, r3, #1
 800154c:	6713      	str	r3, [r2, #112]	; 0x70
 800154e:	e00b      	b.n	8001568 <HAL_RCC_OscConfig+0x324>
 8001550:	4b58      	ldr	r3, [pc, #352]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001554:	4a57      	ldr	r2, [pc, #348]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001556:	f023 0301 	bic.w	r3, r3, #1
 800155a:	6713      	str	r3, [r2, #112]	; 0x70
 800155c:	4b55      	ldr	r3, [pc, #340]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800155e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001560:	4a54      	ldr	r2, [pc, #336]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001562:	f023 0304 	bic.w	r3, r3, #4
 8001566:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d015      	beq.n	800159c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001570:	f7ff fd52 	bl	8001018 <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001576:	e00a      	b.n	800158e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001578:	f7ff fd4e 	bl	8001018 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	f241 3288 	movw	r2, #5000	; 0x1388
 8001586:	4293      	cmp	r3, r2
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e08e      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158e:	4b49      	ldr	r3, [pc, #292]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001590:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b00      	cmp	r3, #0
 8001598:	d0ee      	beq.n	8001578 <HAL_RCC_OscConfig+0x334>
 800159a:	e014      	b.n	80015c6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159c:	f7ff fd3c 	bl	8001018 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a2:	e00a      	b.n	80015ba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015a4:	f7ff fd38 	bl	8001018 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d901      	bls.n	80015ba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015b6:	2303      	movs	r3, #3
 80015b8:	e078      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ba:	4b3e      	ldr	r3, [pc, #248]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d1ee      	bne.n	80015a4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d105      	bne.n	80015d8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015cc:	4b39      	ldr	r3, [pc, #228]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015d0:	4a38      	ldr	r2, [pc, #224]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015d6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d064      	beq.n	80016aa <HAL_RCC_OscConfig+0x466>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015e0:	4b34      	ldr	r3, [pc, #208]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f003 030c 	and.w	r3, r3, #12
 80015e8:	2b08      	cmp	r3, #8
 80015ea:	d05c      	beq.n	80016a6 <HAL_RCC_OscConfig+0x462>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	2b02      	cmp	r3, #2
 80015f2:	d141      	bne.n	8001678 <HAL_RCC_OscConfig+0x434>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015f4:	4b31      	ldr	r3, [pc, #196]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015fa:	f7ff fd0d 	bl	8001018 <HAL_GetTick>
 80015fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001600:	e008      	b.n	8001614 <HAL_RCC_OscConfig+0x3d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001602:	f7ff fd09 	bl	8001018 <HAL_GetTick>
 8001606:	4602      	mov	r2, r0
 8001608:	693b      	ldr	r3, [r7, #16]
 800160a:	1ad3      	subs	r3, r2, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d901      	bls.n	8001614 <HAL_RCC_OscConfig+0x3d0>
          {
            return HAL_TIMEOUT;
 8001610:	2303      	movs	r3, #3
 8001612:	e04b      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001614:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1f0      	bne.n	8001602 <HAL_RCC_OscConfig+0x3be>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	69da      	ldr	r2, [r3, #28]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a1b      	ldr	r3, [r3, #32]
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800162e:	019b      	lsls	r3, r3, #6
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001636:	085b      	lsrs	r3, r3, #1
 8001638:	3b01      	subs	r3, #1
 800163a:	041b      	lsls	r3, r3, #16
 800163c:	431a      	orrs	r2, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001642:	061b      	lsls	r3, r3, #24
 8001644:	491b      	ldr	r1, [pc, #108]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 8001646:	4313      	orrs	r3, r2
 8001648:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800164a:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 800164c:	2201      	movs	r2, #1
 800164e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001650:	f7ff fce2 	bl	8001018 <HAL_GetTick>
 8001654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001656:	e008      	b.n	800166a <HAL_RCC_OscConfig+0x426>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001658:	f7ff fcde 	bl	8001018 <HAL_GetTick>
 800165c:	4602      	mov	r2, r0
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b02      	cmp	r3, #2
 8001664:	d901      	bls.n	800166a <HAL_RCC_OscConfig+0x426>
          {
            return HAL_TIMEOUT;
 8001666:	2303      	movs	r3, #3
 8001668:	e020      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166a:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001672:	2b00      	cmp	r3, #0
 8001674:	d0f0      	beq.n	8001658 <HAL_RCC_OscConfig+0x414>
 8001676:	e018      	b.n	80016aa <HAL_RCC_OscConfig+0x466>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001678:	4b10      	ldr	r3, [pc, #64]	; (80016bc <HAL_RCC_OscConfig+0x478>)
 800167a:	2200      	movs	r2, #0
 800167c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800167e:	f7ff fccb 	bl	8001018 <HAL_GetTick>
 8001682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001684:	e008      	b.n	8001698 <HAL_RCC_OscConfig+0x454>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001686:	f7ff fcc7 	bl	8001018 <HAL_GetTick>
 800168a:	4602      	mov	r2, r0
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	1ad3      	subs	r3, r2, r3
 8001690:	2b02      	cmp	r3, #2
 8001692:	d901      	bls.n	8001698 <HAL_RCC_OscConfig+0x454>
          {
            return HAL_TIMEOUT;
 8001694:	2303      	movs	r3, #3
 8001696:	e009      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <HAL_RCC_OscConfig+0x470>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1f0      	bne.n	8001686 <HAL_RCC_OscConfig+0x442>
 80016a4:	e001      	b.n	80016aa <HAL_RCC_OscConfig+0x466>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e000      	b.n	80016ac <HAL_RCC_OscConfig+0x468>
    }
  }
  return HAL_OK;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3718      	adds	r7, #24
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	40023800 	.word	0x40023800
 80016b8:	40007000 	.word	0x40007000
 80016bc:	42470060 	.word	0x42470060

080016c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d101      	bne.n	80016d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e0ca      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016d4:	4b67      	ldr	r3, [pc, #412]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d90c      	bls.n	80016fc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b64      	ldr	r3, [pc, #400]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	4b62      	ldr	r3, [pc, #392]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e0b6      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d020      	beq.n	800174a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0304 	and.w	r3, r3, #4
 8001710:	2b00      	cmp	r3, #0
 8001712:	d005      	beq.n	8001720 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001714:	4b58      	ldr	r3, [pc, #352]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	4a57      	ldr	r2, [pc, #348]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 800171a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800171e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0308 	and.w	r3, r3, #8
 8001728:	2b00      	cmp	r3, #0
 800172a:	d005      	beq.n	8001738 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800172c:	4b52      	ldr	r3, [pc, #328]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	4a51      	ldr	r2, [pc, #324]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001732:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001736:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001738:	4b4f      	ldr	r3, [pc, #316]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	494c      	ldr	r1, [pc, #304]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001746:	4313      	orrs	r3, r2
 8001748:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b00      	cmp	r3, #0
 8001754:	d044      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d107      	bne.n	800176e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175e:	4b46      	ldr	r3, [pc, #280]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001766:	2b00      	cmp	r3, #0
 8001768:	d119      	bne.n	800179e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e07d      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	2b02      	cmp	r3, #2
 8001774:	d003      	beq.n	800177e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800177a:	2b03      	cmp	r3, #3
 800177c:	d107      	bne.n	800178e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177e:	4b3e      	ldr	r3, [pc, #248]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d109      	bne.n	800179e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e06d      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178e:	4b3a      	ldr	r3, [pc, #232]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d101      	bne.n	800179e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e065      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800179e:	4b36      	ldr	r3, [pc, #216]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	f023 0203 	bic.w	r2, r3, #3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	4933      	ldr	r1, [pc, #204]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 80017ac:	4313      	orrs	r3, r2
 80017ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017b0:	f7ff fc32 	bl	8001018 <HAL_GetTick>
 80017b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b6:	e00a      	b.n	80017ce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b8:	f7ff fc2e 	bl	8001018 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80017c6:	4293      	cmp	r3, r2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e04d      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ce:	4b2a      	ldr	r3, [pc, #168]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 80017d0:	689b      	ldr	r3, [r3, #8]
 80017d2:	f003 020c 	and.w	r2, r3, #12
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	429a      	cmp	r2, r3
 80017de:	d1eb      	bne.n	80017b8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017e0:	4b24      	ldr	r3, [pc, #144]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 030f 	and.w	r3, r3, #15
 80017e8:	683a      	ldr	r2, [r7, #0]
 80017ea:	429a      	cmp	r2, r3
 80017ec:	d20c      	bcs.n	8001808 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ee:	4b21      	ldr	r3, [pc, #132]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f6:	4b1f      	ldr	r3, [pc, #124]	; (8001874 <HAL_RCC_ClockConfig+0x1b4>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	429a      	cmp	r2, r3
 8001802:	d001      	beq.n	8001808 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e030      	b.n	800186a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0304 	and.w	r3, r3, #4
 8001810:	2b00      	cmp	r3, #0
 8001812:	d008      	beq.n	8001826 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001814:	4b18      	ldr	r3, [pc, #96]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	4915      	ldr	r1, [pc, #84]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001822:	4313      	orrs	r3, r2
 8001824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 0308 	and.w	r3, r3, #8
 800182e:	2b00      	cmp	r3, #0
 8001830:	d009      	beq.n	8001846 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001832:	4b11      	ldr	r3, [pc, #68]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001834:	689b      	ldr	r3, [r3, #8]
 8001836:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	490d      	ldr	r1, [pc, #52]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 8001842:	4313      	orrs	r3, r2
 8001844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001846:	f000 f81d 	bl	8001884 <HAL_RCC_GetSysClockFreq>
 800184a:	4602      	mov	r2, r0
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <HAL_RCC_ClockConfig+0x1b8>)
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	091b      	lsrs	r3, r3, #4
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	4909      	ldr	r1, [pc, #36]	; (800187c <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	5ccb      	ldrb	r3, [r1, r3]
 800185a:	fa22 f303 	lsr.w	r3, r2, r3
 800185e:	4a08      	ldr	r2, [pc, #32]	; (8001880 <HAL_RCC_ClockConfig+0x1c0>)
 8001860:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8001862:	2000      	movs	r0, #0
 8001864:	f7ff fb94 	bl	8000f90 <HAL_InitTick>

  return HAL_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40023c00 	.word	0x40023c00
 8001878:	40023800 	.word	0x40023800
 800187c:	08005f90 	.word	0x08005f90
 8001880:	20000008 	.word	0x20000008

08001884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001884:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001888:	b094      	sub	sp, #80	; 0x50
 800188a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800188c:	2300      	movs	r3, #0
 800188e:	647b      	str	r3, [r7, #68]	; 0x44
 8001890:	2300      	movs	r3, #0
 8001892:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001894:	2300      	movs	r3, #0
 8001896:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001898:	2300      	movs	r3, #0
 800189a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800189c:	4b79      	ldr	r3, [pc, #484]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f003 030c 	and.w	r3, r3, #12
 80018a4:	2b08      	cmp	r3, #8
 80018a6:	d00d      	beq.n	80018c4 <HAL_RCC_GetSysClockFreq+0x40>
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	f200 80e1 	bhi.w	8001a70 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d002      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x34>
 80018b2:	2b04      	cmp	r3, #4
 80018b4:	d003      	beq.n	80018be <HAL_RCC_GetSysClockFreq+0x3a>
 80018b6:	e0db      	b.n	8001a70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018b8:	4b73      	ldr	r3, [pc, #460]	; (8001a88 <HAL_RCC_GetSysClockFreq+0x204>)
 80018ba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80018bc:	e0db      	b.n	8001a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80018be:	4b73      	ldr	r3, [pc, #460]	; (8001a8c <HAL_RCC_GetSysClockFreq+0x208>)
 80018c0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80018c2:	e0d8      	b.n	8001a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80018c4:	4b6f      	ldr	r3, [pc, #444]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80018cc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018ce:	4b6d      	ldr	r3, [pc, #436]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80018d0:	685b      	ldr	r3, [r3, #4]
 80018d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d063      	beq.n	80019a2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018da:	4b6a      	ldr	r3, [pc, #424]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	099b      	lsrs	r3, r3, #6
 80018e0:	2200      	movs	r2, #0
 80018e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80018e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80018e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018ec:	633b      	str	r3, [r7, #48]	; 0x30
 80018ee:	2300      	movs	r3, #0
 80018f0:	637b      	str	r3, [r7, #52]	; 0x34
 80018f2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80018f6:	4622      	mov	r2, r4
 80018f8:	462b      	mov	r3, r5
 80018fa:	f04f 0000 	mov.w	r0, #0
 80018fe:	f04f 0100 	mov.w	r1, #0
 8001902:	0159      	lsls	r1, r3, #5
 8001904:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001908:	0150      	lsls	r0, r2, #5
 800190a:	4602      	mov	r2, r0
 800190c:	460b      	mov	r3, r1
 800190e:	4621      	mov	r1, r4
 8001910:	1a51      	subs	r1, r2, r1
 8001912:	6139      	str	r1, [r7, #16]
 8001914:	4629      	mov	r1, r5
 8001916:	eb63 0301 	sbc.w	r3, r3, r1
 800191a:	617b      	str	r3, [r7, #20]
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001928:	4659      	mov	r1, fp
 800192a:	018b      	lsls	r3, r1, #6
 800192c:	4651      	mov	r1, sl
 800192e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001932:	4651      	mov	r1, sl
 8001934:	018a      	lsls	r2, r1, #6
 8001936:	4651      	mov	r1, sl
 8001938:	ebb2 0801 	subs.w	r8, r2, r1
 800193c:	4659      	mov	r1, fp
 800193e:	eb63 0901 	sbc.w	r9, r3, r1
 8001942:	f04f 0200 	mov.w	r2, #0
 8001946:	f04f 0300 	mov.w	r3, #0
 800194a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800194e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001952:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001956:	4690      	mov	r8, r2
 8001958:	4699      	mov	r9, r3
 800195a:	4623      	mov	r3, r4
 800195c:	eb18 0303 	adds.w	r3, r8, r3
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	462b      	mov	r3, r5
 8001964:	eb49 0303 	adc.w	r3, r9, r3
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001976:	4629      	mov	r1, r5
 8001978:	024b      	lsls	r3, r1, #9
 800197a:	4621      	mov	r1, r4
 800197c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001980:	4621      	mov	r1, r4
 8001982:	024a      	lsls	r2, r1, #9
 8001984:	4610      	mov	r0, r2
 8001986:	4619      	mov	r1, r3
 8001988:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800198a:	2200      	movs	r2, #0
 800198c:	62bb      	str	r3, [r7, #40]	; 0x28
 800198e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001990:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001994:	f7ff f958 	bl	8000c48 <__aeabi_uldivmod>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4613      	mov	r3, r2
 800199e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019a0:	e058      	b.n	8001a54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019a2:	4b38      	ldr	r3, [pc, #224]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	099b      	lsrs	r3, r3, #6
 80019a8:	2200      	movs	r2, #0
 80019aa:	4618      	mov	r0, r3
 80019ac:	4611      	mov	r1, r2
 80019ae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019b2:	623b      	str	r3, [r7, #32]
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
 80019b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80019bc:	4642      	mov	r2, r8
 80019be:	464b      	mov	r3, r9
 80019c0:	f04f 0000 	mov.w	r0, #0
 80019c4:	f04f 0100 	mov.w	r1, #0
 80019c8:	0159      	lsls	r1, r3, #5
 80019ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019ce:	0150      	lsls	r0, r2, #5
 80019d0:	4602      	mov	r2, r0
 80019d2:	460b      	mov	r3, r1
 80019d4:	4641      	mov	r1, r8
 80019d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80019da:	4649      	mov	r1, r9
 80019dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80019e0:	f04f 0200 	mov.w	r2, #0
 80019e4:	f04f 0300 	mov.w	r3, #0
 80019e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80019f4:	ebb2 040a 	subs.w	r4, r2, sl
 80019f8:	eb63 050b 	sbc.w	r5, r3, fp
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	f04f 0300 	mov.w	r3, #0
 8001a04:	00eb      	lsls	r3, r5, #3
 8001a06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a0a:	00e2      	lsls	r2, r4, #3
 8001a0c:	4614      	mov	r4, r2
 8001a0e:	461d      	mov	r5, r3
 8001a10:	4643      	mov	r3, r8
 8001a12:	18e3      	adds	r3, r4, r3
 8001a14:	603b      	str	r3, [r7, #0]
 8001a16:	464b      	mov	r3, r9
 8001a18:	eb45 0303 	adc.w	r3, r5, r3
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	028b      	lsls	r3, r1, #10
 8001a2e:	4621      	mov	r1, r4
 8001a30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a34:	4621      	mov	r1, r4
 8001a36:	028a      	lsls	r2, r1, #10
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a3e:	2200      	movs	r2, #0
 8001a40:	61bb      	str	r3, [r7, #24]
 8001a42:	61fa      	str	r2, [r7, #28]
 8001a44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a48:	f7ff f8fe 	bl	8000c48 <__aeabi_uldivmod>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4613      	mov	r3, r2
 8001a52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a54:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	0c1b      	lsrs	r3, r3, #16
 8001a5a:	f003 0303 	and.w	r3, r3, #3
 8001a5e:	3301      	adds	r3, #1
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001a64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001a66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a6e:	e002      	b.n	8001a76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a70:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3750      	adds	r7, #80	; 0x50
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a82:	bf00      	nop
 8001a84:	40023800 	.word	0x40023800
 8001a88:	00f42400 	.word	0x00f42400
 8001a8c:	007a1200 	.word	0x007a1200

08001a90 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	; 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	60f8      	str	r0, [r7, #12]
 8001a98:	60b9      	str	r1, [r7, #8]
 8001a9a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	fa93 f3a3 	rbit	r3, r3
 8001aaa:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	fab3 f383 	clz	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	005b      	lsls	r3, r3, #1
 8001ab6:	2103      	movs	r1, #3
 8001ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8001abc:	43db      	mvns	r3, r3
 8001abe:	401a      	ands	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	fa93 f3a3 	rbit	r3, r3
 8001aca:	61bb      	str	r3, [r7, #24]
  return result;
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	fab3 f383 	clz	r3, r3
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8001adc:	431a      	orrs	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	601a      	str	r2, [r3, #0]
}
 8001ae2:	bf00      	nop
 8001ae4:	3724      	adds	r7, #36	; 0x24
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aec:	4770      	bx	lr

08001aee <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8001aee:	b480      	push	{r7}
 8001af0:	b085      	sub	sp, #20
 8001af2:	af00      	add	r7, sp, #0
 8001af4:	60f8      	str	r0, [r7, #12]
 8001af6:	60b9      	str	r1, [r7, #8]
 8001af8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	685a      	ldr	r2, [r3, #4]
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	43db      	mvns	r3, r3
 8001b02:	401a      	ands	r2, r3
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	6879      	ldr	r1, [r7, #4]
 8001b08:	fb01 f303 	mul.w	r3, r1, r3
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	605a      	str	r2, [r3, #4]
}
 8001b12:	bf00      	nop
 8001b14:	3714      	adds	r7, #20
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr

08001b1e <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b089      	sub	sp, #36	; 0x24
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	60f8      	str	r0, [r7, #12]
 8001b26:	60b9      	str	r1, [r7, #8]
 8001b28:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	689a      	ldr	r2, [r3, #8]
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	fa93 f3a3 	rbit	r3, r3
 8001b38:	613b      	str	r3, [r7, #16]
  return result;
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	fab3 f383 	clz	r3, r3
 8001b40:	b2db      	uxtb	r3, r3
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	2103      	movs	r1, #3
 8001b46:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4a:	43db      	mvns	r3, r3
 8001b4c:	401a      	ands	r2, r3
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b52:	69fb      	ldr	r3, [r7, #28]
 8001b54:	fa93 f3a3 	rbit	r3, r3
 8001b58:	61bb      	str	r3, [r7, #24]
  return result;
 8001b5a:	69bb      	ldr	r3, [r7, #24]
 8001b5c:	fab3 f383 	clz	r3, r3
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	005b      	lsls	r3, r3, #1
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6a:	431a      	orrs	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001b70:	bf00      	nop
 8001b72:	3724      	adds	r7, #36	; 0x24
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	; 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	fa93 f3a3 	rbit	r3, r3
 8001b96:	613b      	str	r3, [r7, #16]
  return result;
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	fab3 f383 	clz	r3, r3
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	2103      	movs	r1, #3
 8001ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	401a      	ands	r2, r3
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	fa93 f3a3 	rbit	r3, r3
 8001bb6:	61bb      	str	r3, [r7, #24]
  return result;
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	fab3 f383 	clz	r3, r3
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc8:	431a      	orrs	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	60da      	str	r2, [r3, #12]
}
 8001bce:	bf00      	nop
 8001bd0:	3724      	adds	r7, #36	; 0x24
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr

08001bda <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	b089      	sub	sp, #36	; 0x24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	60f8      	str	r0, [r7, #12]
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6a1a      	ldr	r2, [r3, #32]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	fa93 f3a3 	rbit	r3, r3
 8001bf4:	613b      	str	r3, [r7, #16]
  return result;
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	fab3 f383 	clz	r3, r3
 8001bfc:	b2db      	uxtb	r3, r3
 8001bfe:	009b      	lsls	r3, r3, #2
 8001c00:	210f      	movs	r1, #15
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	401a      	ands	r2, r3
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	fa93 f3a3 	rbit	r3, r3
 8001c14:	61bb      	str	r3, [r7, #24]
  return result;
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	fab3 f383 	clz	r3, r3
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	6879      	ldr	r1, [r7, #4]
 8001c22:	fa01 f303 	lsl.w	r3, r1, r3
 8001c26:	431a      	orrs	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001c2c:	bf00      	nop
 8001c2e:	3724      	adds	r7, #36	; 0x24
 8001c30:	46bd      	mov	sp, r7
 8001c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c36:	4770      	bx	lr

08001c38 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b089      	sub	sp, #36	; 0x24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	0a1b      	lsrs	r3, r3, #8
 8001c4c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	fa93 f3a3 	rbit	r3, r3
 8001c54:	613b      	str	r3, [r7, #16]
  return result;
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	fab3 f383 	clz	r3, r3
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	210f      	movs	r1, #15
 8001c62:	fa01 f303 	lsl.w	r3, r1, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	401a      	ands	r2, r3
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	0a1b      	lsrs	r3, r3, #8
 8001c6e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	fa93 f3a3 	rbit	r3, r3
 8001c76:	61bb      	str	r3, [r7, #24]
  return result;
 8001c78:	69bb      	ldr	r3, [r7, #24]
 8001c7a:	fab3 f383 	clz	r3, r3
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	009b      	lsls	r3, r3, #2
 8001c82:	6879      	ldr	r1, [r7, #4]
 8001c84:	fa01 f303 	lsl.w	r3, r1, r3
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001c8e:	bf00      	nop
 8001c90:	3724      	adds	r7, #36	; 0x24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b088      	sub	sp, #32
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	6078      	str	r0, [r7, #4]
 8001ca2:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	613b      	str	r3, [r7, #16]
  return result;
 8001cba:	693b      	ldr	r3, [r7, #16]
 8001cbc:	fab3 f383 	clz	r3, r3
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001cc4:	e049      	b.n	8001d5a <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2101      	movs	r1, #1
 8001ccc:	69fb      	ldr	r3, [r7, #28]
 8001cce:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8001cd6:	69bb      	ldr	r3, [r7, #24]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d03b      	beq.n	8001d54 <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	69b9      	ldr	r1, [r7, #24]
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff fed3 	bl	8001a90 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d003      	beq.n	8001cfa <LL_GPIO_Init+0x60>
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d106      	bne.n	8001d08 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	461a      	mov	r2, r3
 8001d00:	69b9      	ldr	r1, [r7, #24]
 8001d02:	6878      	ldr	r0, [r7, #4]
 8001d04:	f7ff ff0b 	bl	8001b1e <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	69b9      	ldr	r1, [r7, #24]
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ff33 	bl	8001b7c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	2b02      	cmp	r3, #2
 8001d1c:	d11a      	bne.n	8001d54 <LL_GPIO_Init+0xba>
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	60bb      	str	r3, [r7, #8]
  return result;
 8001d2a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001d2c:	fab3 f383 	clz	r3, r3
 8001d30:	b2db      	uxtb	r3, r3
 8001d32:	2b07      	cmp	r3, #7
 8001d34:	d807      	bhi.n	8001d46 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	69b9      	ldr	r1, [r7, #24]
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f7ff ff4b 	bl	8001bda <LL_GPIO_SetAFPin_0_7>
 8001d44:	e006      	b.n	8001d54 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	461a      	mov	r2, r3
 8001d4c:	69b9      	ldr	r1, [r7, #24]
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f7ff ff72 	bl	8001c38 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	3301      	adds	r3, #1
 8001d58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	fa22 f303 	lsr.w	r3, r2, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1ae      	bne.n	8001cc6 <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d003      	beq.n	8001d78 <LL_GPIO_Init+0xde>
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d107      	bne.n	8001d88 <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	6819      	ldr	r1, [r3, #0]
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	461a      	mov	r2, r3
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff feb3 	bl	8001aee <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	3720      	adds	r7, #32
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
	...

08001d94 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001d98:	4b04      	ldr	r3, [pc, #16]	; (8001dac <LL_RCC_GetSysClkSource+0x18>)
 8001d9a:	689b      	ldr	r3, [r3, #8]
 8001d9c:	f003 030c 	and.w	r3, r3, #12
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	40023800 	.word	0x40023800

08001db0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <LL_RCC_GetAHBPrescaler+0x18>)
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800

08001dcc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001dd0:	4b04      	ldr	r3, [pc, #16]	; (8001de4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800

08001de8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800

08001e04 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <LL_RCC_PLL_GetMainSource+0x18>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800

08001e20 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001e24:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <LL_RCC_PLL_GetN+0x18>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	099b      	lsrs	r3, r3, #6
 8001e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	40023800 	.word	0x40023800

08001e3c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001e40:	4b04      	ldr	r3, [pc, #16]	; (8001e54 <LL_RCC_PLL_GetP+0x18>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr
 8001e52:	bf00      	nop
 8001e54:	40023800 	.word	0x40023800

08001e58 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001e5c:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <LL_RCC_PLL_GetDivider+0x18>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800

08001e74 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001e7c:	f000 f820 	bl	8001ec0 <RCC_GetSystemClockFreq>
 8001e80:	4602      	mov	r2, r0
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 f840 	bl	8001f10 <RCC_GetHCLKClockFreq>
 8001e90:	4602      	mov	r2, r0
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	f000 f84e 	bl	8001f3c <RCC_GetPCLK1ClockFreq>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f000 f85a 	bl	8001f64 <RCC_GetPCLK2ClockFreq>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	60da      	str	r2, [r3, #12]
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
	...

08001ec0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b082      	sub	sp, #8
 8001ec4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001eca:	f7ff ff63 	bl	8001d94 <LL_RCC_GetSysClkSource>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	d00c      	beq.n	8001eee <RCC_GetSystemClockFreq+0x2e>
 8001ed4:	2b08      	cmp	r3, #8
 8001ed6:	d80f      	bhi.n	8001ef8 <RCC_GetSystemClockFreq+0x38>
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d002      	beq.n	8001ee2 <RCC_GetSystemClockFreq+0x22>
 8001edc:	2b04      	cmp	r3, #4
 8001ede:	d003      	beq.n	8001ee8 <RCC_GetSystemClockFreq+0x28>
 8001ee0:	e00a      	b.n	8001ef8 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <RCC_GetSystemClockFreq+0x48>)
 8001ee4:	607b      	str	r3, [r7, #4]
      break;
 8001ee6:	e00a      	b.n	8001efe <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001ee8:	4b08      	ldr	r3, [pc, #32]	; (8001f0c <RCC_GetSystemClockFreq+0x4c>)
 8001eea:	607b      	str	r3, [r7, #4]
      break;
 8001eec:	e007      	b.n	8001efe <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8001eee:	2008      	movs	r0, #8
 8001ef0:	f000 f84c 	bl	8001f8c <RCC_PLL_GetFreqDomain_SYS>
 8001ef4:	6078      	str	r0, [r7, #4]
      break;
 8001ef6:	e002      	b.n	8001efe <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8001ef8:	4b03      	ldr	r3, [pc, #12]	; (8001f08 <RCC_GetSystemClockFreq+0x48>)
 8001efa:	607b      	str	r3, [r7, #4]
      break;
 8001efc:	bf00      	nop
  }

  return frequency;
 8001efe:	687b      	ldr	r3, [r7, #4]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	00f42400 	.word	0x00f42400
 8001f0c:	007a1200 	.word	0x007a1200

08001f10 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001f18:	f7ff ff4a 	bl	8001db0 <LL_RCC_GetAHBPrescaler>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	091b      	lsrs	r3, r3, #4
 8001f20:	f003 030f 	and.w	r3, r3, #15
 8001f24:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <RCC_GetHCLKClockFreq+0x28>)
 8001f26:	5cd3      	ldrb	r3, [r2, r3]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	40d3      	lsrs	r3, r2
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3708      	adds	r7, #8
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	08005f90 	.word	0x08005f90

08001f3c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b082      	sub	sp, #8
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001f44:	f7ff ff42 	bl	8001dcc <LL_RCC_GetAPB1Prescaler>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	0a9b      	lsrs	r3, r3, #10
 8001f4c:	4a04      	ldr	r2, [pc, #16]	; (8001f60 <RCC_GetPCLK1ClockFreq+0x24>)
 8001f4e:	5cd3      	ldrb	r3, [r2, r3]
 8001f50:	461a      	mov	r2, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	40d3      	lsrs	r3, r2
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	08005fa0 	.word	0x08005fa0

08001f64 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001f6c:	f7ff ff3c 	bl	8001de8 <LL_RCC_GetAPB2Prescaler>
 8001f70:	4603      	mov	r3, r0
 8001f72:	0b5b      	lsrs	r3, r3, #13
 8001f74:	4a04      	ldr	r2, [pc, #16]	; (8001f88 <RCC_GetPCLK2ClockFreq+0x24>)
 8001f76:	5cd3      	ldrb	r3, [r2, r3]
 8001f78:	461a      	mov	r2, r3
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	40d3      	lsrs	r3, r2
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	08005fa0 	.word	0x08005fa0

08001f8c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001f8c:	b590      	push	{r4, r7, lr}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60fb      	str	r3, [r7, #12]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001fa0:	f7ff ff30 	bl	8001e04 <LL_RCC_PLL_GetMainSource>
 8001fa4:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d004      	beq.n	8001fb6 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001fb2:	d003      	beq.n	8001fbc <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001fb4:	e005      	b.n	8001fc2 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001fb6:	4b12      	ldr	r3, [pc, #72]	; (8002000 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001fb8:	617b      	str	r3, [r7, #20]
      break;
 8001fba:	e005      	b.n	8001fc8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001fbc:	4b11      	ldr	r3, [pc, #68]	; (8002004 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001fbe:	617b      	str	r3, [r7, #20]
      break;
 8001fc0:	e002      	b.n	8001fc8 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001fc2:	4b0f      	ldr	r3, [pc, #60]	; (8002000 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001fc4:	617b      	str	r3, [r7, #20]
      break;
 8001fc6:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2b08      	cmp	r3, #8
 8001fcc:	d113      	bne.n	8001ff6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8001fce:	f7ff ff43 	bl	8001e58 <LL_RCC_PLL_GetDivider>
 8001fd2:	4602      	mov	r2, r0
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	fbb3 f4f2 	udiv	r4, r3, r2
 8001fda:	f7ff ff21 	bl	8001e20 <LL_RCC_PLL_GetN>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	fb03 f404 	mul.w	r4, r3, r4
 8001fe4:	f7ff ff2a 	bl	8001e3c <LL_RCC_PLL_GetP>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	0c1b      	lsrs	r3, r3, #16
 8001fec:	3301      	adds	r3, #1
 8001fee:	005b      	lsls	r3, r3, #1
 8001ff0:	fbb4 f3f3 	udiv	r3, r4, r3
 8001ff4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8001ff6:	693b      	ldr	r3, [r7, #16]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	371c      	adds	r7, #28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd90      	pop	{r4, r7, pc}
 8002000:	00f42400 	.word	0x00f42400
 8002004:	007a1200 	.word	0x007a1200

08002008 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	683a      	ldr	r2, [r7, #0]
 8002016:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	683a      	ldr	r2, [r7, #0]
 800204e:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
 8002064:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	683a      	ldr	r2, [r7, #0]
 80020be:	641a      	str	r2, [r3, #64]	; 0x40
}
 80020c0:	bf00      	nop
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80020cc:	b480      	push	{r7}
 80020ce:	b083      	sub	sp, #12
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	695b      	ldr	r3, [r3, #20]
 80020d8:	f043 0201 	orr.w	r2, r3, #1
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	615a      	str	r2, [r3, #20]
}
 80020e0:	bf00      	nop
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b084      	sub	sp, #16
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
 80020f4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3d      	ldr	r2, [pc, #244]	; (80021f4 <LL_TIM_Init+0x108>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d013      	beq.n	800212c <LL_TIM_Init+0x40>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800210a:	d00f      	beq.n	800212c <LL_TIM_Init+0x40>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a3a      	ldr	r2, [pc, #232]	; (80021f8 <LL_TIM_Init+0x10c>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d00b      	beq.n	800212c <LL_TIM_Init+0x40>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	4a39      	ldr	r2, [pc, #228]	; (80021fc <LL_TIM_Init+0x110>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d007      	beq.n	800212c <LL_TIM_Init+0x40>
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	4a38      	ldr	r2, [pc, #224]	; (8002200 <LL_TIM_Init+0x114>)
 8002120:	4293      	cmp	r3, r2
 8002122:	d003      	beq.n	800212c <LL_TIM_Init+0x40>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a37      	ldr	r2, [pc, #220]	; (8002204 <LL_TIM_Init+0x118>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d106      	bne.n	800213a <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	4313      	orrs	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a2d      	ldr	r2, [pc, #180]	; (80021f4 <LL_TIM_Init+0x108>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d02b      	beq.n	800219a <LL_TIM_Init+0xae>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002148:	d027      	beq.n	800219a <LL_TIM_Init+0xae>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a2a      	ldr	r2, [pc, #168]	; (80021f8 <LL_TIM_Init+0x10c>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d023      	beq.n	800219a <LL_TIM_Init+0xae>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a29      	ldr	r2, [pc, #164]	; (80021fc <LL_TIM_Init+0x110>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01f      	beq.n	800219a <LL_TIM_Init+0xae>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a28      	ldr	r2, [pc, #160]	; (8002200 <LL_TIM_Init+0x114>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d01b      	beq.n	800219a <LL_TIM_Init+0xae>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a27      	ldr	r2, [pc, #156]	; (8002204 <LL_TIM_Init+0x118>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d017      	beq.n	800219a <LL_TIM_Init+0xae>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a26      	ldr	r2, [pc, #152]	; (8002208 <LL_TIM_Init+0x11c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d013      	beq.n	800219a <LL_TIM_Init+0xae>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a25      	ldr	r2, [pc, #148]	; (800220c <LL_TIM_Init+0x120>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d00f      	beq.n	800219a <LL_TIM_Init+0xae>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a24      	ldr	r2, [pc, #144]	; (8002210 <LL_TIM_Init+0x124>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d00b      	beq.n	800219a <LL_TIM_Init+0xae>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4a23      	ldr	r2, [pc, #140]	; (8002214 <LL_TIM_Init+0x128>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d007      	beq.n	800219a <LL_TIM_Init+0xae>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4a22      	ldr	r2, [pc, #136]	; (8002218 <LL_TIM_Init+0x12c>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d003      	beq.n	800219a <LL_TIM_Init+0xae>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a21      	ldr	r2, [pc, #132]	; (800221c <LL_TIM_Init+0x130>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d106      	bne.n	80021a8 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68fa      	ldr	r2, [r7, #12]
 80021ac:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	4619      	mov	r1, r3
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ff35 	bl	8002024 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	4619      	mov	r1, r3
 80021c0:	6878      	ldr	r0, [r7, #4]
 80021c2:	f7ff ff21 	bl	8002008 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <LL_TIM_Init+0x108>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d003      	beq.n	80021d6 <LL_TIM_Init+0xea>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a0c      	ldr	r2, [pc, #48]	; (8002204 <LL_TIM_Init+0x118>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d105      	bne.n	80021e2 <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	7c1b      	ldrb	r3, [r3, #16]
 80021da:	4619      	mov	r1, r3
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff2f 	bl	8002040 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f7ff ff72 	bl	80020cc <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80021e8:	2300      	movs	r3, #0
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40010000 	.word	0x40010000
 80021f8:	40000400 	.word	0x40000400
 80021fc:	40000800 	.word	0x40000800
 8002200:	40000c00 	.word	0x40000c00
 8002204:	40010400 	.word	0x40010400
 8002208:	40014000 	.word	0x40014000
 800220c:	40014400 	.word	0x40014400
 8002210:	40014800 	.word	0x40014800
 8002214:	40001800 	.word	0x40001800
 8002218:	40001c00 	.word	0x40001c00
 800221c:	40002000 	.word	0x40002000

08002220 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002236:	d027      	beq.n	8002288 <LL_TIM_OC_Init+0x68>
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800223e:	d82a      	bhi.n	8002296 <LL_TIM_OC_Init+0x76>
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002246:	d018      	beq.n	800227a <LL_TIM_OC_Init+0x5a>
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800224e:	d822      	bhi.n	8002296 <LL_TIM_OC_Init+0x76>
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d003      	beq.n	800225e <LL_TIM_OC_Init+0x3e>
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	2b10      	cmp	r3, #16
 800225a:	d007      	beq.n	800226c <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 800225c:	e01b      	b.n	8002296 <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	68f8      	ldr	r0, [r7, #12]
 8002262:	f000 f81f 	bl	80022a4 <OC1Config>
 8002266:	4603      	mov	r3, r0
 8002268:	75fb      	strb	r3, [r7, #23]
      break;
 800226a:	e015      	b.n	8002298 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	68f8      	ldr	r0, [r7, #12]
 8002270:	f000 f884 	bl	800237c <OC2Config>
 8002274:	4603      	mov	r3, r0
 8002276:	75fb      	strb	r3, [r7, #23]
      break;
 8002278:	e00e      	b.n	8002298 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 f8ed 	bl	800245c <OC3Config>
 8002282:	4603      	mov	r3, r0
 8002284:	75fb      	strb	r3, [r7, #23]
      break;
 8002286:	e007      	b.n	8002298 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8002288:	6879      	ldr	r1, [r7, #4]
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f956 	bl	800253c <OC4Config>
 8002290:	4603      	mov	r3, r0
 8002292:	75fb      	strb	r3, [r7, #23]
      break;
 8002294:	e000      	b.n	8002298 <LL_TIM_OC_Init+0x78>
      break;
 8002296:	bf00      	nop
  }

  return result;
 8002298:	7dfb      	ldrb	r3, [r7, #23]
}
 800229a:	4618      	mov	r0, r3
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}
	...

080022a4 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	f023 0201 	bic.w	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6a1b      	ldr	r3, [r3, #32]
 80022be:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f023 0303 	bic.w	r3, r3, #3
 80022d2:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4313      	orrs	r3, r2
 80022e0:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	f023 0202 	bic.w	r2, r3, #2
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	691b      	ldr	r3, [r3, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	f023 0201 	bic.w	r2, r3, #1
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4313      	orrs	r3, r2
 80022fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a1c      	ldr	r2, [pc, #112]	; (8002374 <OC1Config+0xd0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d003      	beq.n	800230e <OC1Config+0x6a>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	4a1b      	ldr	r2, [pc, #108]	; (8002378 <OC1Config+0xd4>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d11e      	bne.n	800234c <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	f023 0208 	bic.w	r2, r3, #8
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	695b      	ldr	r3, [r3, #20]
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4313      	orrs	r3, r2
 800231c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f023 0204 	bic.w	r2, r3, #4
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4313      	orrs	r3, r2
 800232c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	4313      	orrs	r3, r2
 800233a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	69db      	ldr	r3, [r3, #28]
 8002346:	005b      	lsls	r3, r3, #1
 8002348:	4313      	orrs	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68fa      	ldr	r2, [r7, #12]
 8002356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	4619      	mov	r1, r3
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7ff fe7c 	bl	800205c <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40010000 	.word	0x40010000
 8002378:	40010400 	.word	0x40010400

0800237c <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b086      	sub	sp, #24
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
 8002384:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	f023 0210 	bic.w	r2, r3, #16
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	699b      	ldr	r3, [r3, #24]
 80023a2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	021b      	lsls	r3, r3, #8
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	f023 0220 	bic.w	r2, r3, #32
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	011b      	lsls	r3, r3, #4
 80023c8:	4313      	orrs	r3, r2
 80023ca:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f023 0210 	bic.w	r2, r3, #16
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	4313      	orrs	r3, r2
 80023da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a1d      	ldr	r2, [pc, #116]	; (8002454 <OC2Config+0xd8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d003      	beq.n	80023ec <OC2Config+0x70>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	4a1c      	ldr	r2, [pc, #112]	; (8002458 <OC2Config+0xdc>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d11f      	bne.n	800242c <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	019b      	lsls	r3, r3, #6
 80023f8:	4313      	orrs	r3, r2
 80023fa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	019b      	lsls	r3, r3, #6
 8002408:	4313      	orrs	r3, r2
 800240a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	4619      	mov	r1, r3
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff fe1a 	bl	8002078 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40010000 	.word	0x40010000
 8002458:	40010400 	.word	0x40010400

0800245c <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b086      	sub	sp, #24
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6a1b      	ldr	r3, [r3, #32]
 800246a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69db      	ldr	r3, [r3, #28]
 8002482:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f023 0303 	bic.w	r3, r3, #3
 800248a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4313      	orrs	r3, r2
 8002498:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	021b      	lsls	r3, r3, #8
 80024a6:	4313      	orrs	r3, r2
 80024a8:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	021b      	lsls	r3, r3, #8
 80024b6:	4313      	orrs	r3, r2
 80024b8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	4a1d      	ldr	r2, [pc, #116]	; (8002534 <OC3Config+0xd8>)
 80024be:	4293      	cmp	r3, r2
 80024c0:	d003      	beq.n	80024ca <OC3Config+0x6e>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a1c      	ldr	r2, [pc, #112]	; (8002538 <OC3Config+0xdc>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d11f      	bne.n	800250a <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	695b      	ldr	r3, [r3, #20]
 80024d4:	029b      	lsls	r3, r3, #10
 80024d6:	4313      	orrs	r3, r2
 80024d8:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	029b      	lsls	r3, r3, #10
 80024e6:	4313      	orrs	r3, r2
 80024e8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80024ea:	693b      	ldr	r3, [r7, #16]
 80024ec:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	011b      	lsls	r3, r3, #4
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	015b      	lsls	r3, r3, #5
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	693a      	ldr	r2, [r7, #16]
 800250e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	4619      	mov	r1, r3
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff fdb9 	bl	8002094 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	697a      	ldr	r2, [r7, #20]
 8002526:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3718      	adds	r7, #24
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40010000 	.word	0x40010000
 8002538:	40010400 	.word	0x40010400

0800253c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
 8002544:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6a1b      	ldr	r3, [r3, #32]
 800254a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6a1b      	ldr	r3, [r3, #32]
 8002556:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800256a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	4313      	orrs	r3, r2
 800257a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800257c:	693b      	ldr	r3, [r7, #16]
 800257e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	691b      	ldr	r3, [r3, #16]
 8002586:	031b      	lsls	r3, r3, #12
 8002588:	4313      	orrs	r3, r2
 800258a:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	031b      	lsls	r3, r3, #12
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a11      	ldr	r2, [pc, #68]	; (80025e4 <OC4Config+0xa8>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d003      	beq.n	80025ac <OC4Config+0x70>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	4a10      	ldr	r2, [pc, #64]	; (80025e8 <OC4Config+0xac>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d107      	bne.n	80025bc <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	019b      	lsls	r3, r3, #6
 80025b8:	4313      	orrs	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	4619      	mov	r1, r3
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f7ff fd6e 	bl	80020b0 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80025da:	2300      	movs	r3, #0
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40010000 	.word	0x40010000
 80025e8:	40010400 	.word	0x40010400

080025ec <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002600:	bf0c      	ite	eq
 8002602:	2301      	moveq	r3, #1
 8002604:	2300      	movne	r3, #0
 8002606:	b2db      	uxtb	r3, r3
}
 8002608:	4618      	mov	r0, r3
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
 800261c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	691b      	ldr	r3, [r3, #16]
 8002622:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	431a      	orrs	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	611a      	str	r2, [r3, #16]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr

0800263a <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 800263a:	b480      	push	{r7}
 800263c:	b083      	sub	sp, #12
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
 8002642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	695b      	ldr	r3, [r3, #20]
 8002648:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	431a      	orrs	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	615a      	str	r2, [r3, #20]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr

08002660 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
 800266c:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002674:	d152      	bne.n	800271c <LL_USART_SetBaudRate+0xbc>
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	4613      	mov	r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	4413      	add	r3, r2
 800267e:	009a      	lsls	r2, r3, #2
 8002680:	441a      	add	r2, r3
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	fbb2 f3f3 	udiv	r3, r2, r3
 800268a:	4a4f      	ldr	r2, [pc, #316]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 800268c:	fba2 2303 	umull	r2, r3, r2, r3
 8002690:	095b      	lsrs	r3, r3, #5
 8002692:	b29b      	uxth	r3, r3
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	b299      	uxth	r1, r3
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	009a      	lsls	r2, r3, #2
 80026a2:	441a      	add	r2, r3
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ac:	4b46      	ldr	r3, [pc, #280]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 80026ae:	fba3 0302 	umull	r0, r3, r3, r2
 80026b2:	095b      	lsrs	r3, r3, #5
 80026b4:	2064      	movs	r0, #100	; 0x64
 80026b6:	fb00 f303 	mul.w	r3, r0, r3
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	00db      	lsls	r3, r3, #3
 80026be:	3332      	adds	r3, #50	; 0x32
 80026c0:	4a41      	ldr	r2, [pc, #260]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 80026c2:	fba2 2303 	umull	r2, r3, r2, r3
 80026c6:	095b      	lsrs	r3, r3, #5
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	b29b      	uxth	r3, r3
 80026ce:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	440b      	add	r3, r1
 80026d6:	b299      	uxth	r1, r3
 80026d8:	68ba      	ldr	r2, [r7, #8]
 80026da:	4613      	mov	r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	4413      	add	r3, r2
 80026e0:	009a      	lsls	r2, r3, #2
 80026e2:	441a      	add	r2, r3
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ec:	4b36      	ldr	r3, [pc, #216]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 80026ee:	fba3 0302 	umull	r0, r3, r3, r2
 80026f2:	095b      	lsrs	r3, r3, #5
 80026f4:	2064      	movs	r0, #100	; 0x64
 80026f6:	fb00 f303 	mul.w	r3, r0, r3
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	3332      	adds	r3, #50	; 0x32
 8002700:	4a31      	ldr	r2, [pc, #196]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 8002702:	fba2 2303 	umull	r2, r3, r2, r3
 8002706:	095b      	lsrs	r3, r3, #5
 8002708:	b29b      	uxth	r3, r3
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	b29b      	uxth	r3, r3
 8002710:	440b      	add	r3, r1
 8002712:	b29b      	uxth	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	609a      	str	r2, [r3, #8]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 800271a:	e04f      	b.n	80027bc <LL_USART_SetBaudRate+0x15c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800271c:	68ba      	ldr	r2, [r7, #8]
 800271e:	4613      	mov	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	009a      	lsls	r2, r3, #2
 8002726:	441a      	add	r2, r3
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002730:	4a25      	ldr	r2, [pc, #148]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 8002732:	fba2 2303 	umull	r2, r3, r2, r3
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	b29b      	uxth	r3, r3
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	b299      	uxth	r1, r3
 800273e:	68ba      	ldr	r2, [r7, #8]
 8002740:	4613      	mov	r3, r2
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	009a      	lsls	r2, r3, #2
 8002748:	441a      	add	r2, r3
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002752:	4b1d      	ldr	r3, [pc, #116]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 8002754:	fba3 0302 	umull	r0, r3, r3, r2
 8002758:	095b      	lsrs	r3, r3, #5
 800275a:	2064      	movs	r0, #100	; 0x64
 800275c:	fb00 f303 	mul.w	r3, r0, r3
 8002760:	1ad3      	subs	r3, r2, r3
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	3332      	adds	r3, #50	; 0x32
 8002766:	4a18      	ldr	r2, [pc, #96]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 8002768:	fba2 2303 	umull	r2, r3, r2, r3
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	b29b      	uxth	r3, r3
 8002770:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002774:	b29b      	uxth	r3, r3
 8002776:	440b      	add	r3, r1
 8002778:	b299      	uxth	r1, r3
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	009a      	lsls	r2, r3, #2
 8002784:	441a      	add	r2, r3
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	fbb2 f2f3 	udiv	r2, r2, r3
 800278e:	4b0e      	ldr	r3, [pc, #56]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 8002790:	fba3 0302 	umull	r0, r3, r3, r2
 8002794:	095b      	lsrs	r3, r3, #5
 8002796:	2064      	movs	r0, #100	; 0x64
 8002798:	fb00 f303 	mul.w	r3, r0, r3
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	011b      	lsls	r3, r3, #4
 80027a0:	3332      	adds	r3, #50	; 0x32
 80027a2:	4a09      	ldr	r2, [pc, #36]	; (80027c8 <LL_USART_SetBaudRate+0x168>)
 80027a4:	fba2 2303 	umull	r2, r3, r2, r3
 80027a8:	095b      	lsrs	r3, r3, #5
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	f003 030f 	and.w	r3, r3, #15
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	440b      	add	r3, r1
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	609a      	str	r2, [r3, #8]
}
 80027bc:	bf00      	nop
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	51eb851f 	.word	0x51eb851f

080027cc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80027da:	2300      	movs	r3, #0
 80027dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80027de:	6878      	ldr	r0, [r7, #4]
 80027e0:	f7ff ff04 	bl	80025ec <LL_USART_IsEnabled>
 80027e4:	4603      	mov	r3, r0
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d15e      	bne.n	80028a8 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68db      	ldr	r3, [r3, #12]
 80027ee:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80027f2:	f023 030c 	bic.w	r3, r3, #12
 80027f6:	683a      	ldr	r2, [r7, #0]
 80027f8:	6851      	ldr	r1, [r2, #4]
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	68d2      	ldr	r2, [r2, #12]
 80027fe:	4311      	orrs	r1, r2
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	6912      	ldr	r2, [r2, #16]
 8002804:	4311      	orrs	r1, r2
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	6992      	ldr	r2, [r2, #24]
 800280a:	430a      	orrs	r2, r1
 800280c:	431a      	orrs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	4619      	mov	r1, r3
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f7ff fefb 	bl	8002614 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	695b      	ldr	r3, [r3, #20]
 8002822:	4619      	mov	r1, r3
 8002824:	6878      	ldr	r0, [r7, #4]
 8002826:	f7ff ff08 	bl	800263a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800282a:	f107 0308 	add.w	r3, r7, #8
 800282e:	4618      	mov	r0, r3
 8002830:	f7ff fb20 	bl	8001e74 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a1f      	ldr	r2, [pc, #124]	; (80028b4 <LL_USART_Init+0xe8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d102      	bne.n	8002842 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	61bb      	str	r3, [r7, #24]
 8002840:	e021      	b.n	8002886 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a1c      	ldr	r2, [pc, #112]	; (80028b8 <LL_USART_Init+0xec>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d102      	bne.n	8002850 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800284a:	693b      	ldr	r3, [r7, #16]
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	e01a      	b.n	8002886 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	4a1a      	ldr	r2, [pc, #104]	; (80028bc <LL_USART_Init+0xf0>)
 8002854:	4293      	cmp	r3, r2
 8002856:	d102      	bne.n	800285e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002858:	693b      	ldr	r3, [r7, #16]
 800285a:	61bb      	str	r3, [r7, #24]
 800285c:	e013      	b.n	8002886 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a17      	ldr	r2, [pc, #92]	; (80028c0 <LL_USART_Init+0xf4>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d102      	bne.n	800286c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	61bb      	str	r3, [r7, #24]
 800286a:	e00c      	b.n	8002886 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	4a15      	ldr	r2, [pc, #84]	; (80028c4 <LL_USART_Init+0xf8>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d102      	bne.n	800287a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	61bb      	str	r3, [r7, #24]
 8002878:	e005      	b.n	8002886 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a12      	ldr	r2, [pc, #72]	; (80028c8 <LL_USART_Init+0xfc>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d101      	bne.n	8002886 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d00d      	beq.n	80028a8 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d009      	beq.n	80028a8 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8002894:	2300      	movs	r3, #0
 8002896:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	699a      	ldr	r2, [r3, #24]
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	69b9      	ldr	r1, [r7, #24]
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7ff fedc 	bl	8002660 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80028a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3720      	adds	r7, #32
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	40011000 	.word	0x40011000
 80028b8:	40004400 	.word	0x40004400
 80028bc:	40004800 	.word	0x40004800
 80028c0:	40011400 	.word	0x40011400
 80028c4:	40004c00 	.word	0x40004c00
 80028c8:	40005000 	.word	0x40005000

080028cc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	041a      	lsls	r2, r3, #16
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	619a      	str	r2, [r3, #24]
}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr
	...

080028ec <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80028f4:	4b08      	ldr	r3, [pc, #32]	; (8002918 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028f8:	4907      	ldr	r1, [pc, #28]	; (8002918 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002900:	4b05      	ldr	r3, [pc, #20]	; (8002918 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4013      	ands	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800290a:	68fb      	ldr	r3, [r7, #12]
}
 800290c:	bf00      	nop
 800290e:	3714      	adds	r7, #20
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	40023800 	.word	0x40023800

0800291c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b086      	sub	sp, #24
 8002920:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002922:	463b      	mov	r3, r7
 8002924:	2200      	movs	r2, #0
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	605a      	str	r2, [r3, #4]
 800292a:	609a      	str	r2, [r3, #8]
 800292c:	60da      	str	r2, [r3, #12]
 800292e:	611a      	str	r2, [r3, #16]
 8002930:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8002932:	2080      	movs	r0, #128	; 0x80
 8002934:	f7ff ffda 	bl	80028ec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002938:	2004      	movs	r0, #4
 800293a:	f7ff ffd7 	bl	80028ec <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800293e:	2002      	movs	r0, #2
 8002940:	f7ff ffd4 	bl	80028ec <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2);
 8002944:	2107      	movs	r1, #7
 8002946:	480b      	ldr	r0, [pc, #44]	; (8002974 <MX_GPIO_Init+0x58>)
 8002948:	f7ff ffc0 	bl	80028cc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 800294c:	2307      	movs	r3, #7
 800294e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002950:	2301      	movs	r3, #1
 8002952:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800295c:	2300      	movs	r3, #0
 800295e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002960:	463b      	mov	r3, r7
 8002962:	4619      	mov	r1, r3
 8002964:	4803      	ldr	r0, [pc, #12]	; (8002974 <MX_GPIO_Init+0x58>)
 8002966:	f7ff f998 	bl	8001c9a <LL_GPIO_Init>

}
 800296a:	bf00      	nop
 800296c:	3718      	adds	r7, #24
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	40020800 	.word	0x40020800

08002978 <LL_TIM_EnableCounter>:
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f043 0201 	orr.w	r2, r3, #1
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002996:	4770      	bx	lr

08002998 <LL_TIM_CC_EnableChannel>:
{
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1a      	ldr	r2, [r3, #32]
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	431a      	orrs	r2, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	621a      	str	r2, [r3, #32]
}
 80029ae:	bf00      	nop
 80029b0:	370c      	adds	r7, #12
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr

080029ba <LL_TIM_CC_DisableChannel>:
{
 80029ba:	b480      	push	{r7}
 80029bc:	b083      	sub	sp, #12
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1a      	ldr	r2, [r3, #32]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	43db      	mvns	r3, r3
 80029cc:	401a      	ands	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	621a      	str	r2, [r3, #32]
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr

080029de <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	68db      	ldr	r3, [r3, #12]
 80029ea:	f043 0220 	orr.w	r2, r3, #32
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	60da      	str	r2, [r3, #12]
}
 80029f2:	bf00      	nop
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr

080029fe <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80029fe:	b480      	push	{r7}
 8002a00:	b083      	sub	sp, #12
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	6078      	str	r0, [r7, #4]
 8002a06:	460b      	mov	r3, r1
 8002a08:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	605a      	str	r2, [r3, #4]
}
 8002a10:	bf00      	nop
 8002a12:	370c      	adds	r7, #12
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr

08002a1c <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */
int _write(int file, char* p, int len)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b086      	sub	sp, #24
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	60f8      	str	r0, [r7, #12]
 8002a24:	60b9      	str	r1, [r7, #8]
 8002a26:	607a      	str	r2, [r7, #4]
	for(int i=0;i<len;i++)
 8002a28:	2300      	movs	r3, #0
 8002a2a:	617b      	str	r3, [r7, #20]
 8002a2c:	e00d      	b.n	8002a4a <_write+0x2e>
	{
		LL_USART_TransmitData8(USART6, *(p+i));
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	68ba      	ldr	r2, [r7, #8]
 8002a32:	4413      	add	r3, r2
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	4619      	mov	r1, r3
 8002a38:	4808      	ldr	r0, [pc, #32]	; (8002a5c <_write+0x40>)
 8002a3a:	f7ff ffe0 	bl	80029fe <LL_USART_TransmitData8>
		HAL_Delay(1);
 8002a3e:	2001      	movs	r0, #1
 8002a40:	f7fe faf6 	bl	8001030 <HAL_Delay>
	for(int i=0;i<len;i++)
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	3301      	adds	r3, #1
 8002a48:	617b      	str	r3, [r7, #20]
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	429a      	cmp	r2, r3
 8002a50:	dbed      	blt.n	8002a2e <_write+0x12>
	}
	return len;
 8002a52:	687b      	ldr	r3, [r7, #4]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	40011400 	.word	0x40011400

08002a60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a60:	b590      	push	{r4, r7, lr}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	int count = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	607b      	str	r3, [r7, #4]
	float f = 1.234;
 8002a6a:	4b2b      	ldr	r3, [pc, #172]	; (8002b18 <main+0xb8>)
 8002a6c:	603b      	str	r3, [r7, #0]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a6e:	f7fe fa6d 	bl	8000f4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a72:	f000 f859 	bl	8002b28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a76:	f7ff ff51 	bl	800291c <MX_GPIO_Init>
  MX_TIM3_Init();
 8002a7a:	f000 fb3b 	bl	80030f4 <MX_TIM3_Init>
  MX_USART6_UART_Init();
 8002a7e:	f000 fc8b 	bl	8003398 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  LL_TIM_EnableCounter(TIM3);
 8002a82:	4826      	ldr	r0, [pc, #152]	; (8002b1c <main+0xbc>)
 8002a84:	f7ff ff78 	bl	8002978 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002a88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a8c:	4823      	ldr	r0, [pc, #140]	; (8002b1c <main+0xbc>)
 8002a8e:	f7ff ff83 	bl	8002998 <LL_TIM_CC_EnableChannel>

  TIM3->PSC = 2000;
 8002a92:	4b22      	ldr	r3, [pc, #136]	; (8002b1c <main+0xbc>)
 8002a94:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002a98:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002a9a:	2064      	movs	r0, #100	; 0x64
 8002a9c:	f7fe fac8 	bl	8001030 <HAL_Delay>
  TIM3->PSC = 1500;
 8002aa0:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <main+0xbc>)
 8002aa2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002aa6:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002aa8:	2064      	movs	r0, #100	; 0x64
 8002aaa:	f7fe fac1 	bl	8001030 <HAL_Delay>
  TIM3->PSC = 1000;
 8002aae:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <main+0xbc>)
 8002ab0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002ab4:	629a      	str	r2, [r3, #40]	; 0x28
  HAL_Delay(100);
 8002ab6:	2064      	movs	r0, #100	; 0x64
 8002ab8:	f7fe faba 	bl	8001030 <HAL_Delay>

  LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4);
 8002abc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ac0:	4816      	ldr	r0, [pc, #88]	; (8002b1c <main+0xbc>)
 8002ac2:	f7ff ff7a 	bl	80029ba <LL_TIM_CC_DisableChannel>

  LL_USART_EnableIT_RXNE(USART6);
 8002ac6:	4816      	ldr	r0, [pc, #88]	; (8002b20 <main+0xc0>)
 8002ac8:	f7ff ff89 	bl	80029de <LL_USART_EnableIT_RXNE>
//		  case '0': LL_GPIO_TogglePin(GPIOC, LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2); break;
//		  case '1': LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
//		  case '2': LL_TIM_CC_DisableChannel(TIM3, LL_TIM_CHANNEL_CH4); break;
//		  }
//	  }
	  printf("%d %f\n", count++, f+=0.001);
 8002acc:	687c      	ldr	r4, [r7, #4]
 8002ace:	1c63      	adds	r3, r4, #1
 8002ad0:	607b      	str	r3, [r7, #4]
 8002ad2:	6838      	ldr	r0, [r7, #0]
 8002ad4:	f7fd fd38 	bl	8000548 <__aeabi_f2d>
 8002ad8:	a30d      	add	r3, pc, #52	; (adr r3, 8002b10 <main+0xb0>)
 8002ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ade:	f7fd fbd5 	bl	800028c <__adddf3>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	4610      	mov	r0, r2
 8002ae8:	4619      	mov	r1, r3
 8002aea:	f7fe f85d 	bl	8000ba8 <__aeabi_d2f>
 8002aee:	4603      	mov	r3, r0
 8002af0:	603b      	str	r3, [r7, #0]
 8002af2:	6838      	ldr	r0, [r7, #0]
 8002af4:	f7fd fd28 	bl	8000548 <__aeabi_f2d>
 8002af8:	4602      	mov	r2, r0
 8002afa:	460b      	mov	r3, r1
 8002afc:	4621      	mov	r1, r4
 8002afe:	4809      	ldr	r0, [pc, #36]	; (8002b24 <main+0xc4>)
 8002b00:	f001 f970 	bl	8003de4 <iprintf>
	  HAL_Delay(1000);
 8002b04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b08:	f7fe fa92 	bl	8001030 <HAL_Delay>
  {
 8002b0c:	e7de      	b.n	8002acc <main+0x6c>
 8002b0e:	bf00      	nop
 8002b10:	d2f1a9fc 	.word	0xd2f1a9fc
 8002b14:	3f50624d 	.word	0x3f50624d
 8002b18:	3f9df3b6 	.word	0x3f9df3b6
 8002b1c:	40000400 	.word	0x40000400
 8002b20:	40011400 	.word	0x40011400
 8002b24:	08005f88 	.word	0x08005f88

08002b28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b094      	sub	sp, #80	; 0x50
 8002b2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b2e:	f107 0320 	add.w	r3, r7, #32
 8002b32:	2230      	movs	r2, #48	; 0x30
 8002b34:	2100      	movs	r1, #0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f000 fce2 	bl	8003500 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b3c:	f107 030c 	add.w	r3, r7, #12
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	605a      	str	r2, [r3, #4]
 8002b46:	609a      	str	r2, [r3, #8]
 8002b48:	60da      	str	r2, [r3, #12]
 8002b4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60bb      	str	r3, [r7, #8]
 8002b50:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <SystemClock_Config+0xcc>)
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	4a27      	ldr	r2, [pc, #156]	; (8002bf4 <SystemClock_Config+0xcc>)
 8002b56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	6413      	str	r3, [r2, #64]	; 0x40
 8002b5c:	4b25      	ldr	r3, [pc, #148]	; (8002bf4 <SystemClock_Config+0xcc>)
 8002b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b68:	2300      	movs	r3, #0
 8002b6a:	607b      	str	r3, [r7, #4]
 8002b6c:	4b22      	ldr	r3, [pc, #136]	; (8002bf8 <SystemClock_Config+0xd0>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a21      	ldr	r2, [pc, #132]	; (8002bf8 <SystemClock_Config+0xd0>)
 8002b72:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4b1f      	ldr	r3, [pc, #124]	; (8002bf8 <SystemClock_Config+0xd0>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b80:	607b      	str	r3, [r7, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b84:	2301      	movs	r3, #1
 8002b86:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b8e:	2302      	movs	r3, #2
 8002b90:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b92:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b96:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b98:	2304      	movs	r3, #4
 8002b9a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002b9c:	23a8      	movs	r3, #168	; 0xa8
 8002b9e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002ba8:	f107 0320 	add.w	r3, r7, #32
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7fe fb49 	bl	8001244 <HAL_RCC_OscConfig>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d001      	beq.n	8002bbc <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002bb8:	f000 f820 	bl	8002bfc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bbc:	230f      	movs	r3, #15
 8002bbe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002bc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002bcc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bd2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002bd4:	f107 030c 	add.w	r3, r7, #12
 8002bd8:	2105      	movs	r1, #5
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe fd70 	bl	80016c0 <HAL_RCC_ClockConfig>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002be6:	f000 f809 	bl	8002bfc <Error_Handler>
  }
}
 8002bea:	bf00      	nop
 8002bec:	3750      	adds	r7, #80	; 0x50
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	40007000 	.word	0x40007000

08002bfc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
	...

08002c0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	607b      	str	r3, [r7, #4]
 8002c16:	4b10      	ldr	r3, [pc, #64]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1a:	4a0f      	ldr	r2, [pc, #60]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c20:	6453      	str	r3, [r2, #68]	; 0x44
 8002c22:	4b0d      	ldr	r3, [pc, #52]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c2a:	607b      	str	r3, [r7, #4]
 8002c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	2300      	movs	r3, #0
 8002c30:	603b      	str	r3, [r7, #0]
 8002c32:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c36:	4a08      	ldr	r2, [pc, #32]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c3e:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <HAL_MspInit+0x4c>)
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c46:	603b      	str	r3, [r7, #0]
 8002c48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	40023800 	.word	0x40023800

08002c5c <LL_USART_IsActiveFlag_RXNE>:
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0320 	and.w	r3, r3, #32
 8002c6c:	2b20      	cmp	r3, #32
 8002c6e:	bf0c      	ite	eq
 8002c70:	2301      	moveq	r3, #1
 8002c72:	2300      	movne	r3, #0
 8002c74:	b2db      	uxtb	r3, r3
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <LL_USART_ClearFlag_RXNE>:
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	f06f 0220 	mvn.w	r2, #32
 8002c90:	601a      	str	r2, [r3, #0]
}
 8002c92:	bf00      	nop
 8002c94:	370c      	adds	r7, #12
 8002c96:	46bd      	mov	sp, r7
 8002c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9c:	4770      	bx	lr

08002c9e <LL_USART_ReceiveData8>:
{
 8002c9e:	b480      	push	{r7}
 8002ca0:	b083      	sub	sp, #12
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	b2db      	uxtb	r3, r3
}
 8002cac:	4618      	mov	r0, r3
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc4:	4770      	bx	lr

08002cc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cca:	e7fe      	b.n	8002cca <HardFault_Handler+0x4>

08002ccc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cd0:	e7fe      	b.n	8002cd0 <MemManage_Handler+0x4>

08002cd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cd6:	e7fe      	b.n	8002cd6 <BusFault_Handler+0x4>

08002cd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cdc:	e7fe      	b.n	8002cdc <UsageFault_Handler+0x4>

08002cde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cde:	b480      	push	{r7}
 8002ce0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ce2:	bf00      	nop
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cec:	b480      	push	{r7}
 8002cee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cf0:	bf00      	nop
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr

08002d08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d0c:	f7fe f970 	bl	8000ff0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d10:	bf00      	nop
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
	if(LL_USART_IsActiveFlag_RXNE(USART6))
 8002d18:	480a      	ldr	r0, [pc, #40]	; (8002d44 <USART6_IRQHandler+0x30>)
 8002d1a:	f7ff ff9f 	bl	8002c5c <LL_USART_IsActiveFlag_RXNE>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d00c      	beq.n	8002d3e <USART6_IRQHandler+0x2a>
	{
		LL_USART_ClearFlag_RXNE(USART6);
 8002d24:	4807      	ldr	r0, [pc, #28]	; (8002d44 <USART6_IRQHandler+0x30>)
 8002d26:	f7ff ffac 	bl	8002c82 <LL_USART_ClearFlag_RXNE>
		uart6_rx_data = LL_USART_ReceiveData8(USART6);
 8002d2a:	4806      	ldr	r0, [pc, #24]	; (8002d44 <USART6_IRQHandler+0x30>)
 8002d2c:	f7ff ffb7 	bl	8002c9e <LL_USART_ReceiveData8>
 8002d30:	4603      	mov	r3, r0
 8002d32:	461a      	mov	r2, r3
 8002d34:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <USART6_IRQHandler+0x34>)
 8002d36:	701a      	strb	r2, [r3, #0]
		uart6_rx_flag = 1;
 8002d38:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <USART6_IRQHandler+0x38>)
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END USART6_IRQn 0 */
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002d3e:	bf00      	nop
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	40011400 	.word	0x40011400
 8002d48:	200001fd 	.word	0x200001fd
 8002d4c:	200001fc 	.word	0x200001fc

08002d50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
	return 1;
 8002d54:	2301      	movs	r3, #1
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <_kill>:

int _kill(int pid, int sig)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d6a:	f000 fb9f 	bl	80034ac <__errno>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	2216      	movs	r2, #22
 8002d72:	601a      	str	r2, [r3, #0]
	return -1;
 8002d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <_exit>:

void _exit (int status)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b082      	sub	sp, #8
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d88:	f04f 31ff 	mov.w	r1, #4294967295
 8002d8c:	6878      	ldr	r0, [r7, #4]
 8002d8e:	f7ff ffe7 	bl	8002d60 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d92:	e7fe      	b.n	8002d92 <_exit+0x12>

08002d94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002da0:	2300      	movs	r3, #0
 8002da2:	617b      	str	r3, [r7, #20]
 8002da4:	e00a      	b.n	8002dbc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002da6:	f3af 8000 	nop.w
 8002daa:	4601      	mov	r1, r0
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	1c5a      	adds	r2, r3, #1
 8002db0:	60ba      	str	r2, [r7, #8]
 8002db2:	b2ca      	uxtb	r2, r1
 8002db4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3301      	adds	r3, #1
 8002dba:	617b      	str	r3, [r7, #20]
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	dbf0      	blt.n	8002da6 <_read+0x12>
	}

return len;
 8002dc4:	687b      	ldr	r3, [r7, #4]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}

08002dce <_close>:
	}
	return len;
}

int _close(int file)
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
	return -1;
 8002dd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002de6:	b480      	push	{r7}
 8002de8:	b083      	sub	sp, #12
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002df6:	605a      	str	r2, [r3, #4]
	return 0;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	370c      	adds	r7, #12
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr

08002e06 <_isatty>:

int _isatty(int file)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
	return 1;
 8002e0e:	2301      	movs	r3, #1
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b085      	sub	sp, #20
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
	return 0;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3714      	adds	r7, #20
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
	...

08002e38 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b084      	sub	sp, #16
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002e40:	4b11      	ldr	r3, [pc, #68]	; (8002e88 <_sbrk+0x50>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d102      	bne.n	8002e4e <_sbrk+0x16>
		heap_end = &end;
 8002e48:	4b0f      	ldr	r3, [pc, #60]	; (8002e88 <_sbrk+0x50>)
 8002e4a:	4a10      	ldr	r2, [pc, #64]	; (8002e8c <_sbrk+0x54>)
 8002e4c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002e4e:	4b0e      	ldr	r3, [pc, #56]	; (8002e88 <_sbrk+0x50>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002e54:	4b0c      	ldr	r3, [pc, #48]	; (8002e88 <_sbrk+0x50>)
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	466a      	mov	r2, sp
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d907      	bls.n	8002e72 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002e62:	f000 fb23 	bl	80034ac <__errno>
 8002e66:	4603      	mov	r3, r0
 8002e68:	220c      	movs	r2, #12
 8002e6a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002e6c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e70:	e006      	b.n	8002e80 <_sbrk+0x48>
	}

	heap_end += incr;
 8002e72:	4b05      	ldr	r3, [pc, #20]	; (8002e88 <_sbrk+0x50>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4413      	add	r3, r2
 8002e7a:	4a03      	ldr	r2, [pc, #12]	; (8002e88 <_sbrk+0x50>)
 8002e7c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3710      	adds	r7, #16
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	20000200 	.word	0x20000200
 8002e8c:	20000218 	.word	0x20000218

08002e90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e90:	b480      	push	{r7}
 8002e92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e94:	4b16      	ldr	r3, [pc, #88]	; (8002ef0 <SystemInit+0x60>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9a:	4a15      	ldr	r2, [pc, #84]	; (8002ef0 <SystemInit+0x60>)
 8002e9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002ea4:	4b13      	ldr	r3, [pc, #76]	; (8002ef4 <SystemInit+0x64>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a12      	ldr	r2, [pc, #72]	; (8002ef4 <SystemInit+0x64>)
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002eb0:	4b10      	ldr	r3, [pc, #64]	; (8002ef4 <SystemInit+0x64>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002eb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ef4 <SystemInit+0x64>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a0e      	ldr	r2, [pc, #56]	; (8002ef4 <SystemInit+0x64>)
 8002ebc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002ec0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002ec6:	4b0b      	ldr	r3, [pc, #44]	; (8002ef4 <SystemInit+0x64>)
 8002ec8:	4a0b      	ldr	r2, [pc, #44]	; (8002ef8 <SystemInit+0x68>)
 8002eca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002ecc:	4b09      	ldr	r3, [pc, #36]	; (8002ef4 <SystemInit+0x64>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	4a08      	ldr	r2, [pc, #32]	; (8002ef4 <SystemInit+0x64>)
 8002ed2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ed6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <SystemInit+0x64>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ede:	4b04      	ldr	r3, [pc, #16]	; (8002ef0 <SystemInit+0x60>)
 8002ee0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ee4:	609a      	str	r2, [r3, #8]
#endif
}
 8002ee6:	bf00      	nop
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eee:	4770      	bx	lr
 8002ef0:	e000ed00 	.word	0xe000ed00
 8002ef4:	40023800 	.word	0x40023800
 8002ef8:	24003010 	.word	0x24003010

08002efc <LL_TIM_EnableARRPreload>:
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	601a      	str	r2, [r3, #0]
}
 8002f10:	bf00      	nop
 8002f12:	370c      	adds	r7, #12
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <LL_TIM_OC_EnableFast>:
{
 8002f1c:	b4b0      	push	{r4, r5, r7}
 8002f1e:	b083      	sub	sp, #12
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	d01c      	beq.n	8002f66 <LL_TIM_OC_EnableFast+0x4a>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	2b04      	cmp	r3, #4
 8002f30:	d017      	beq.n	8002f62 <LL_TIM_OC_EnableFast+0x46>
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	2b10      	cmp	r3, #16
 8002f36:	d012      	beq.n	8002f5e <LL_TIM_OC_EnableFast+0x42>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	2b40      	cmp	r3, #64	; 0x40
 8002f3c:	d00d      	beq.n	8002f5a <LL_TIM_OC_EnableFast+0x3e>
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f44:	d007      	beq.n	8002f56 <LL_TIM_OC_EnableFast+0x3a>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f4c:	d101      	bne.n	8002f52 <LL_TIM_OC_EnableFast+0x36>
 8002f4e:	2305      	movs	r3, #5
 8002f50:	e00a      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f52:	2306      	movs	r3, #6
 8002f54:	e008      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f56:	2304      	movs	r3, #4
 8002f58:	e006      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e004      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f5e:	2302      	movs	r3, #2
 8002f60:	e002      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <LL_TIM_OC_EnableFast+0x4c>
 8002f66:	2300      	movs	r3, #0
 8002f68:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3318      	adds	r3, #24
 8002f6e:	461a      	mov	r2, r3
 8002f70:	4629      	mov	r1, r5
 8002f72:	4b09      	ldr	r3, [pc, #36]	; (8002f98 <LL_TIM_OC_EnableFast+0x7c>)
 8002f74:	5c5b      	ldrb	r3, [r3, r1]
 8002f76:	4413      	add	r3, r2
 8002f78:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002f7a:	6822      	ldr	r2, [r4, #0]
 8002f7c:	4629      	mov	r1, r5
 8002f7e:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <LL_TIM_OC_EnableFast+0x80>)
 8002f80:	5c5b      	ldrb	r3, [r3, r1]
 8002f82:	4619      	mov	r1, r3
 8002f84:	2304      	movs	r3, #4
 8002f86:	408b      	lsls	r3, r1
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	6023      	str	r3, [r4, #0]
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bcb0      	pop	{r4, r5, r7}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	08005fa8 	.word	0x08005fa8
 8002f9c:	08005fb0 	.word	0x08005fb0

08002fa0 <LL_TIM_OC_EnablePreload>:
{
 8002fa0:	b4b0      	push	{r4, r5, r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d01c      	beq.n	8002fea <LL_TIM_OC_EnablePreload+0x4a>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	d017      	beq.n	8002fe6 <LL_TIM_OC_EnablePreload+0x46>
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	2b10      	cmp	r3, #16
 8002fba:	d012      	beq.n	8002fe2 <LL_TIM_OC_EnablePreload+0x42>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	2b40      	cmp	r3, #64	; 0x40
 8002fc0:	d00d      	beq.n	8002fde <LL_TIM_OC_EnablePreload+0x3e>
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fc8:	d007      	beq.n	8002fda <LL_TIM_OC_EnablePreload+0x3a>
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002fd0:	d101      	bne.n	8002fd6 <LL_TIM_OC_EnablePreload+0x36>
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	e00a      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fd6:	2306      	movs	r3, #6
 8002fd8:	e008      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fda:	2304      	movs	r3, #4
 8002fdc:	e006      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e004      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fe2:	2302      	movs	r3, #2
 8002fe4:	e002      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e000      	b.n	8002fec <LL_TIM_OC_EnablePreload+0x4c>
 8002fea:	2300      	movs	r3, #0
 8002fec:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3318      	adds	r3, #24
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	4b09      	ldr	r3, [pc, #36]	; (800301c <LL_TIM_OC_EnablePreload+0x7c>)
 8002ff8:	5c5b      	ldrb	r3, [r3, r1]
 8002ffa:	4413      	add	r3, r2
 8002ffc:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8002ffe:	6822      	ldr	r2, [r4, #0]
 8003000:	4629      	mov	r1, r5
 8003002:	4b07      	ldr	r3, [pc, #28]	; (8003020 <LL_TIM_OC_EnablePreload+0x80>)
 8003004:	5c5b      	ldrb	r3, [r3, r1]
 8003006:	4619      	mov	r1, r3
 8003008:	2308      	movs	r3, #8
 800300a:	408b      	lsls	r3, r1
 800300c:	4313      	orrs	r3, r2
 800300e:	6023      	str	r3, [r4, #0]
}
 8003010:	bf00      	nop
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	bcb0      	pop	{r4, r5, r7}
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	08005fa8 	.word	0x08005fa8
 8003020:	08005fb0 	.word	0x08005fb0

08003024 <LL_TIM_SetClockSource>:
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
 800302c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003036:	f023 0307 	bic.w	r3, r3, #7
 800303a:	683a      	ldr	r2, [r7, #0]
 800303c:	431a      	orrs	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	609a      	str	r2, [r3, #8]
}
 8003042:	bf00      	nop
 8003044:	370c      	adds	r7, #12
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr

0800304e <LL_TIM_SetTriggerOutput>:
{
 800304e:	b480      	push	{r7}
 8003050:	b083      	sub	sp, #12
 8003052:	af00      	add	r7, sp, #0
 8003054:	6078      	str	r0, [r7, #4]
 8003056:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	605a      	str	r2, [r3, #4]
}
 8003068:	bf00      	nop
 800306a:	370c      	adds	r7, #12
 800306c:	46bd      	mov	sp, r7
 800306e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003072:	4770      	bx	lr

08003074 <LL_TIM_DisableMasterSlaveMode>:
{
 8003074:	b480      	push	{r7}
 8003076:	b083      	sub	sp, #12
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	609a      	str	r2, [r3, #8]
}
 8003088:	bf00      	nop
 800308a:	370c      	adds	r7, #12
 800308c:	46bd      	mov	sp, r7
 800308e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003092:	4770      	bx	lr

08003094 <LL_AHB1_GRP1_EnableClock>:
{
 8003094:	b480      	push	{r7}
 8003096:	b085      	sub	sp, #20
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800309c:	4b08      	ldr	r3, [pc, #32]	; (80030c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800309e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030a0:	4907      	ldr	r1, [pc, #28]	; (80030c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80030a8:	4b05      	ldr	r3, [pc, #20]	; (80030c0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80030aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4013      	ands	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030b2:	68fb      	ldr	r3, [r7, #12]
}
 80030b4:	bf00      	nop
 80030b6:	3714      	adds	r7, #20
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr
 80030c0:	40023800 	.word	0x40023800

080030c4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80030cc:	4b08      	ldr	r3, [pc, #32]	; (80030f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80030ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030d0:	4907      	ldr	r1, [pc, #28]	; (80030f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80030d8:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <LL_APB1_GRP1_EnableClock+0x2c>)
 80030da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4013      	ands	r3, r2
 80030e0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030e2:	68fb      	ldr	r3, [r7, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40023800 	.word	0x40023800

080030f4 <MX_TIM3_Init>:

/* USER CODE END 0 */

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b094      	sub	sp, #80	; 0x50
 80030f8:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80030fa:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]
 8003104:	609a      	str	r2, [r3, #8]
 8003106:	60da      	str	r2, [r3, #12]
 8003108:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800310a:	f107 031c 	add.w	r3, r7, #28
 800310e:	2220      	movs	r2, #32
 8003110:	2100      	movs	r1, #0
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f9f4 	bl	8003500 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003118:	1d3b      	adds	r3, r7, #4
 800311a:	2200      	movs	r2, #0
 800311c:	601a      	str	r2, [r3, #0]
 800311e:	605a      	str	r2, [r3, #4]
 8003120:	609a      	str	r2, [r3, #8]
 8003122:	60da      	str	r2, [r3, #12]
 8003124:	611a      	str	r2, [r3, #16]
 8003126:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8003128:	2002      	movs	r0, #2
 800312a:	f7ff ffcb 	bl	80030c4 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 999;
 800312e:	f240 33e7 	movw	r3, #999	; 0x3e7
 8003132:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8003134:	2300      	movs	r3, #0
 8003136:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 20;
 8003138:	2314      	movs	r3, #20
 800313a:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800313c:	2300      	movs	r3, #0
 800313e:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8003140:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003144:	4619      	mov	r1, r3
 8003146:	4822      	ldr	r0, [pc, #136]	; (80031d0 <MX_TIM3_Init+0xdc>)
 8003148:	f7fe ffd0 	bl	80020ec <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 800314c:	4820      	ldr	r0, [pc, #128]	; (80031d0 <MX_TIM3_Init+0xdc>)
 800314e:	f7ff fed5 	bl	8002efc <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8003152:	2100      	movs	r1, #0
 8003154:	481e      	ldr	r0, [pc, #120]	; (80031d0 <MX_TIM3_Init+0xdc>)
 8003156:	f7ff ff65 	bl	8003024 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH4);
 800315a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800315e:	481c      	ldr	r0, [pc, #112]	; (80031d0 <MX_TIM3_Init+0xdc>)
 8003160:	f7ff ff1e 	bl	8002fa0 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8003164:	2360      	movs	r3, #96	; 0x60
 8003166:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8003168:	2300      	movs	r3, #0
 800316a:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800316c:	2300      	movs	r3, #0
 800316e:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 10;
 8003170:	230a      	movs	r3, #10
 8003172:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8003174:	2300      	movs	r3, #0
 8003176:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH4, &TIM_OC_InitStruct);
 8003178:	f107 031c 	add.w	r3, r7, #28
 800317c:	461a      	mov	r2, r3
 800317e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003182:	4813      	ldr	r0, [pc, #76]	; (80031d0 <MX_TIM3_Init+0xdc>)
 8003184:	f7ff f84c 	bl	8002220 <LL_TIM_OC_Init>
  LL_TIM_OC_EnableFast(TIM3, LL_TIM_CHANNEL_CH4);
 8003188:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800318c:	4810      	ldr	r0, [pc, #64]	; (80031d0 <MX_TIM3_Init+0xdc>)
 800318e:	f7ff fec5 	bl	8002f1c <LL_TIM_OC_EnableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8003192:	2100      	movs	r1, #0
 8003194:	480e      	ldr	r0, [pc, #56]	; (80031d0 <MX_TIM3_Init+0xdc>)
 8003196:	f7ff ff5a 	bl	800304e <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 800319a:	480d      	ldr	r0, [pc, #52]	; (80031d0 <MX_TIM3_Init+0xdc>)
 800319c:	f7ff ff6a 	bl	8003074 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 80031a0:	2002      	movs	r0, #2
 80031a2:	f7ff ff77 	bl	8003094 <LL_AHB1_GRP1_EnableClock>
    /**TIM3 GPIO Configuration    
    PB1     ------> TIM3_CH4 
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80031a6:	2302      	movs	r3, #2
 80031a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80031aa:	2302      	movs	r3, #2
 80031ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80031ae:	2300      	movs	r3, #0
 80031b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80031b2:	2300      	movs	r3, #0
 80031b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80031b6:	2300      	movs	r3, #0
 80031b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 80031ba:	2302      	movs	r3, #2
 80031bc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031be:	1d3b      	adds	r3, r7, #4
 80031c0:	4619      	mov	r1, r3
 80031c2:	4804      	ldr	r0, [pc, #16]	; (80031d4 <MX_TIM3_Init+0xe0>)
 80031c4:	f7fe fd69 	bl	8001c9a <LL_GPIO_Init>

}
 80031c8:	bf00      	nop
 80031ca:	3750      	adds	r7, #80	; 0x50
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40000400 	.word	0x40000400
 80031d4:	40020400 	.word	0x40020400

080031d8 <__NVIC_GetPriorityGrouping>:
{
 80031d8:	b480      	push	{r7}
 80031da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031dc:	4b04      	ldr	r3, [pc, #16]	; (80031f0 <__NVIC_GetPriorityGrouping+0x18>)
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	0a1b      	lsrs	r3, r3, #8
 80031e2:	f003 0307 	and.w	r3, r3, #7
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr
 80031f0:	e000ed00 	.word	0xe000ed00

080031f4 <__NVIC_EnableIRQ>:
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	4603      	mov	r3, r0
 80031fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003202:	2b00      	cmp	r3, #0
 8003204:	db0b      	blt.n	800321e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003206:	79fb      	ldrb	r3, [r7, #7]
 8003208:	f003 021f 	and.w	r2, r3, #31
 800320c:	4907      	ldr	r1, [pc, #28]	; (800322c <__NVIC_EnableIRQ+0x38>)
 800320e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	2001      	movs	r0, #1
 8003216:	fa00 f202 	lsl.w	r2, r0, r2
 800321a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800321e:	bf00      	nop
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	e000e100 	.word	0xe000e100

08003230 <__NVIC_SetPriority>:
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	4603      	mov	r3, r0
 8003238:	6039      	str	r1, [r7, #0]
 800323a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800323c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003240:	2b00      	cmp	r3, #0
 8003242:	db0a      	blt.n	800325a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	b2da      	uxtb	r2, r3
 8003248:	490c      	ldr	r1, [pc, #48]	; (800327c <__NVIC_SetPriority+0x4c>)
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	0112      	lsls	r2, r2, #4
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	440b      	add	r3, r1
 8003254:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003258:	e00a      	b.n	8003270 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	b2da      	uxtb	r2, r3
 800325e:	4908      	ldr	r1, [pc, #32]	; (8003280 <__NVIC_SetPriority+0x50>)
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	3b04      	subs	r3, #4
 8003268:	0112      	lsls	r2, r2, #4
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	440b      	add	r3, r1
 800326e:	761a      	strb	r2, [r3, #24]
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr
 800327c:	e000e100 	.word	0xe000e100
 8003280:	e000ed00 	.word	0xe000ed00

08003284 <NVIC_EncodePriority>:
{
 8003284:	b480      	push	{r7}
 8003286:	b089      	sub	sp, #36	; 0x24
 8003288:	af00      	add	r7, sp, #0
 800328a:	60f8      	str	r0, [r7, #12]
 800328c:	60b9      	str	r1, [r7, #8]
 800328e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f003 0307 	and.w	r3, r3, #7
 8003296:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f1c3 0307 	rsb	r3, r3, #7
 800329e:	2b04      	cmp	r3, #4
 80032a0:	bf28      	it	cs
 80032a2:	2304      	movcs	r3, #4
 80032a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3304      	adds	r3, #4
 80032aa:	2b06      	cmp	r3, #6
 80032ac:	d902      	bls.n	80032b4 <NVIC_EncodePriority+0x30>
 80032ae:	69fb      	ldr	r3, [r7, #28]
 80032b0:	3b03      	subs	r3, #3
 80032b2:	e000      	b.n	80032b6 <NVIC_EncodePriority+0x32>
 80032b4:	2300      	movs	r3, #0
 80032b6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b8:	f04f 32ff 	mov.w	r2, #4294967295
 80032bc:	69bb      	ldr	r3, [r7, #24]
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43da      	mvns	r2, r3
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	401a      	ands	r2, r3
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032cc:	f04f 31ff 	mov.w	r1, #4294967295
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	43d9      	mvns	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032dc:	4313      	orrs	r3, r2
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3724      	adds	r7, #36	; 0x24
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr

080032ea <LL_USART_Enable>:
{
 80032ea:	b480      	push	{r7}
 80032ec:	b083      	sub	sp, #12
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	68db      	ldr	r3, [r3, #12]
 80032f6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	60da      	str	r2, [r3, #12]
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <LL_USART_ConfigAsyncMode>:
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	691b      	ldr	r3, [r3, #16]
 8003316:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	615a      	str	r2, [r3, #20]
}
 800332a:	bf00      	nop
 800332c:	370c      	adds	r7, #12
 800332e:	46bd      	mov	sp, r7
 8003330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003334:	4770      	bx	lr
	...

08003338 <LL_AHB1_GRP1_EnableClock>:
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8003340:	4b08      	ldr	r3, [pc, #32]	; (8003364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003344:	4907      	ldr	r1, [pc, #28]	; (8003364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4313      	orrs	r3, r2
 800334a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800334c:	4b05      	ldr	r3, [pc, #20]	; (8003364 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800334e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4013      	ands	r3, r2
 8003354:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003356:	68fb      	ldr	r3, [r7, #12]
}
 8003358:	bf00      	nop
 800335a:	3714      	adds	r7, #20
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	40023800 	.word	0x40023800

08003368 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8003370:	4b08      	ldr	r3, [pc, #32]	; (8003394 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003372:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003374:	4907      	ldr	r1, [pc, #28]	; (8003394 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	4313      	orrs	r3, r2
 800337a:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800337c:	4b05      	ldr	r3, [pc, #20]	; (8003394 <LL_APB2_GRP1_EnableClock+0x2c>)
 800337e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4013      	ands	r3, r2
 8003384:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003386:	68fb      	ldr	r3, [r7, #12]
}
 8003388:	bf00      	nop
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	40023800 	.word	0x40023800

08003398 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08e      	sub	sp, #56	; 0x38
 800339c:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800339e:	f107 031c 	add.w	r3, r7, #28
 80033a2:	2200      	movs	r2, #0
 80033a4:	601a      	str	r2, [r3, #0]
 80033a6:	605a      	str	r2, [r3, #4]
 80033a8:	609a      	str	r2, [r3, #8]
 80033aa:	60da      	str	r2, [r3, #12]
 80033ac:	611a      	str	r2, [r3, #16]
 80033ae:	615a      	str	r2, [r3, #20]
 80033b0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b2:	1d3b      	adds	r3, r7, #4
 80033b4:	2200      	movs	r2, #0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	605a      	str	r2, [r3, #4]
 80033ba:	609a      	str	r2, [r3, #8]
 80033bc:	60da      	str	r2, [r3, #12]
 80033be:	611a      	str	r2, [r3, #16]
 80033c0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 80033c2:	2020      	movs	r0, #32
 80033c4:	f7ff ffd0 	bl	8003368 <LL_APB2_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80033c8:	2004      	movs	r0, #4
 80033ca:	f7ff ffb5 	bl	8003338 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration  
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80033ce:	23c0      	movs	r3, #192	; 0xc0
 80033d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80033d2:	2302      	movs	r3, #2
 80033d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80033d6:	2303      	movs	r3, #3
 80033d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80033de:	2301      	movs	r3, #1
 80033e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80033e2:	2308      	movs	r3, #8
 80033e4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033e6:	1d3b      	adds	r3, r7, #4
 80033e8:	4619      	mov	r1, r3
 80033ea:	4819      	ldr	r0, [pc, #100]	; (8003450 <MX_USART6_UART_Init+0xb8>)
 80033ec:	f7fe fc55 	bl	8001c9a <LL_GPIO_Init>

  /* USART6 interrupt Init */
  NVIC_SetPriority(USART6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80033f0:	f7ff fef2 	bl	80031d8 <__NVIC_GetPriorityGrouping>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2200      	movs	r2, #0
 80033f8:	2100      	movs	r1, #0
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7ff ff42 	bl	8003284 <NVIC_EncodePriority>
 8003400:	4603      	mov	r3, r0
 8003402:	4619      	mov	r1, r3
 8003404:	2047      	movs	r0, #71	; 0x47
 8003406:	f7ff ff13 	bl	8003230 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART6_IRQn);
 800340a:	2047      	movs	r0, #71	; 0x47
 800340c:	f7ff fef2 	bl	80031f4 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 921600;
 8003410:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8003414:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8003416:	2300      	movs	r3, #0
 8003418:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800341a:	2300      	movs	r3, #0
 800341c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800341e:	2300      	movs	r3, #0
 8003420:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8003422:	230c      	movs	r3, #12
 8003424:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8003426:	2300      	movs	r3, #0
 8003428:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800342a:	2300      	movs	r3, #0
 800342c:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 800342e:	f107 031c 	add.w	r3, r7, #28
 8003432:	4619      	mov	r1, r3
 8003434:	4807      	ldr	r0, [pc, #28]	; (8003454 <MX_USART6_UART_Init+0xbc>)
 8003436:	f7ff f9c9 	bl	80027cc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 800343a:	4806      	ldr	r0, [pc, #24]	; (8003454 <MX_USART6_UART_Init+0xbc>)
 800343c:	f7ff ff65 	bl	800330a <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8003440:	4804      	ldr	r0, [pc, #16]	; (8003454 <MX_USART6_UART_Init+0xbc>)
 8003442:	f7ff ff52 	bl	80032ea <LL_USART_Enable>

}
 8003446:	bf00      	nop
 8003448:	3738      	adds	r7, #56	; 0x38
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40020800 	.word	0x40020800
 8003454:	40011400 	.word	0x40011400

08003458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003490 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800345c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800345e:	e003      	b.n	8003468 <LoopCopyDataInit>

08003460 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003460:	4b0c      	ldr	r3, [pc, #48]	; (8003494 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003462:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003464:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003466:	3104      	adds	r1, #4

08003468 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003468:	480b      	ldr	r0, [pc, #44]	; (8003498 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800346a:	4b0c      	ldr	r3, [pc, #48]	; (800349c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800346c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800346e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003470:	d3f6      	bcc.n	8003460 <CopyDataInit>
  ldr  r2, =_sbss
 8003472:	4a0b      	ldr	r2, [pc, #44]	; (80034a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003474:	e002      	b.n	800347c <LoopFillZerobss>

08003476 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003476:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003478:	f842 3b04 	str.w	r3, [r2], #4

0800347c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800347c:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800347e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003480:	d3f9      	bcc.n	8003476 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003482:	f7ff fd05 	bl	8002e90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003486:	f000 f817 	bl	80034b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800348a:	f7ff fae9 	bl	8002a60 <main>
  bx  lr    
 800348e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003490:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8003494:	080063a4 	.word	0x080063a4
  ldr  r0, =_sdata
 8003498:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800349c:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 80034a0:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 80034a4:	20000214 	.word	0x20000214

080034a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80034a8:	e7fe      	b.n	80034a8 <ADC_IRQHandler>
	...

080034ac <__errno>:
 80034ac:	4b01      	ldr	r3, [pc, #4]	; (80034b4 <__errno+0x8>)
 80034ae:	6818      	ldr	r0, [r3, #0]
 80034b0:	4770      	bx	lr
 80034b2:	bf00      	nop
 80034b4:	2000000c 	.word	0x2000000c

080034b8 <__libc_init_array>:
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	4d0d      	ldr	r5, [pc, #52]	; (80034f0 <__libc_init_array+0x38>)
 80034bc:	4c0d      	ldr	r4, [pc, #52]	; (80034f4 <__libc_init_array+0x3c>)
 80034be:	1b64      	subs	r4, r4, r5
 80034c0:	10a4      	asrs	r4, r4, #2
 80034c2:	2600      	movs	r6, #0
 80034c4:	42a6      	cmp	r6, r4
 80034c6:	d109      	bne.n	80034dc <__libc_init_array+0x24>
 80034c8:	4d0b      	ldr	r5, [pc, #44]	; (80034f8 <__libc_init_array+0x40>)
 80034ca:	4c0c      	ldr	r4, [pc, #48]	; (80034fc <__libc_init_array+0x44>)
 80034cc:	f002 fd50 	bl	8005f70 <_init>
 80034d0:	1b64      	subs	r4, r4, r5
 80034d2:	10a4      	asrs	r4, r4, #2
 80034d4:	2600      	movs	r6, #0
 80034d6:	42a6      	cmp	r6, r4
 80034d8:	d105      	bne.n	80034e6 <__libc_init_array+0x2e>
 80034da:	bd70      	pop	{r4, r5, r6, pc}
 80034dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80034e0:	4798      	blx	r3
 80034e2:	3601      	adds	r6, #1
 80034e4:	e7ee      	b.n	80034c4 <__libc_init_array+0xc>
 80034e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80034ea:	4798      	blx	r3
 80034ec:	3601      	adds	r6, #1
 80034ee:	e7f2      	b.n	80034d6 <__libc_init_array+0x1e>
 80034f0:	0800639c 	.word	0x0800639c
 80034f4:	0800639c 	.word	0x0800639c
 80034f8:	0800639c 	.word	0x0800639c
 80034fc:	080063a0 	.word	0x080063a0

08003500 <memset>:
 8003500:	4402      	add	r2, r0
 8003502:	4603      	mov	r3, r0
 8003504:	4293      	cmp	r3, r2
 8003506:	d100      	bne.n	800350a <memset+0xa>
 8003508:	4770      	bx	lr
 800350a:	f803 1b01 	strb.w	r1, [r3], #1
 800350e:	e7f9      	b.n	8003504 <memset+0x4>

08003510 <__cvt>:
 8003510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003514:	ec55 4b10 	vmov	r4, r5, d0
 8003518:	2d00      	cmp	r5, #0
 800351a:	460e      	mov	r6, r1
 800351c:	4619      	mov	r1, r3
 800351e:	462b      	mov	r3, r5
 8003520:	bfbb      	ittet	lt
 8003522:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003526:	461d      	movlt	r5, r3
 8003528:	2300      	movge	r3, #0
 800352a:	232d      	movlt	r3, #45	; 0x2d
 800352c:	700b      	strb	r3, [r1, #0]
 800352e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003530:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003534:	4691      	mov	r9, r2
 8003536:	f023 0820 	bic.w	r8, r3, #32
 800353a:	bfbc      	itt	lt
 800353c:	4622      	movlt	r2, r4
 800353e:	4614      	movlt	r4, r2
 8003540:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003544:	d005      	beq.n	8003552 <__cvt+0x42>
 8003546:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800354a:	d100      	bne.n	800354e <__cvt+0x3e>
 800354c:	3601      	adds	r6, #1
 800354e:	2102      	movs	r1, #2
 8003550:	e000      	b.n	8003554 <__cvt+0x44>
 8003552:	2103      	movs	r1, #3
 8003554:	ab03      	add	r3, sp, #12
 8003556:	9301      	str	r3, [sp, #4]
 8003558:	ab02      	add	r3, sp, #8
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	ec45 4b10 	vmov	d0, r4, r5
 8003560:	4653      	mov	r3, sl
 8003562:	4632      	mov	r2, r6
 8003564:	f000 fce4 	bl	8003f30 <_dtoa_r>
 8003568:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800356c:	4607      	mov	r7, r0
 800356e:	d102      	bne.n	8003576 <__cvt+0x66>
 8003570:	f019 0f01 	tst.w	r9, #1
 8003574:	d022      	beq.n	80035bc <__cvt+0xac>
 8003576:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800357a:	eb07 0906 	add.w	r9, r7, r6
 800357e:	d110      	bne.n	80035a2 <__cvt+0x92>
 8003580:	783b      	ldrb	r3, [r7, #0]
 8003582:	2b30      	cmp	r3, #48	; 0x30
 8003584:	d10a      	bne.n	800359c <__cvt+0x8c>
 8003586:	2200      	movs	r2, #0
 8003588:	2300      	movs	r3, #0
 800358a:	4620      	mov	r0, r4
 800358c:	4629      	mov	r1, r5
 800358e:	f7fd fa9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8003592:	b918      	cbnz	r0, 800359c <__cvt+0x8c>
 8003594:	f1c6 0601 	rsb	r6, r6, #1
 8003598:	f8ca 6000 	str.w	r6, [sl]
 800359c:	f8da 3000 	ldr.w	r3, [sl]
 80035a0:	4499      	add	r9, r3
 80035a2:	2200      	movs	r2, #0
 80035a4:	2300      	movs	r3, #0
 80035a6:	4620      	mov	r0, r4
 80035a8:	4629      	mov	r1, r5
 80035aa:	f7fd fa8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80035ae:	b108      	cbz	r0, 80035b4 <__cvt+0xa4>
 80035b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80035b4:	2230      	movs	r2, #48	; 0x30
 80035b6:	9b03      	ldr	r3, [sp, #12]
 80035b8:	454b      	cmp	r3, r9
 80035ba:	d307      	bcc.n	80035cc <__cvt+0xbc>
 80035bc:	9b03      	ldr	r3, [sp, #12]
 80035be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80035c0:	1bdb      	subs	r3, r3, r7
 80035c2:	4638      	mov	r0, r7
 80035c4:	6013      	str	r3, [r2, #0]
 80035c6:	b004      	add	sp, #16
 80035c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035cc:	1c59      	adds	r1, r3, #1
 80035ce:	9103      	str	r1, [sp, #12]
 80035d0:	701a      	strb	r2, [r3, #0]
 80035d2:	e7f0      	b.n	80035b6 <__cvt+0xa6>

080035d4 <__exponent>:
 80035d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035d6:	4603      	mov	r3, r0
 80035d8:	2900      	cmp	r1, #0
 80035da:	bfb8      	it	lt
 80035dc:	4249      	neglt	r1, r1
 80035de:	f803 2b02 	strb.w	r2, [r3], #2
 80035e2:	bfb4      	ite	lt
 80035e4:	222d      	movlt	r2, #45	; 0x2d
 80035e6:	222b      	movge	r2, #43	; 0x2b
 80035e8:	2909      	cmp	r1, #9
 80035ea:	7042      	strb	r2, [r0, #1]
 80035ec:	dd2a      	ble.n	8003644 <__exponent+0x70>
 80035ee:	f10d 0407 	add.w	r4, sp, #7
 80035f2:	46a4      	mov	ip, r4
 80035f4:	270a      	movs	r7, #10
 80035f6:	46a6      	mov	lr, r4
 80035f8:	460a      	mov	r2, r1
 80035fa:	fb91 f6f7 	sdiv	r6, r1, r7
 80035fe:	fb07 1516 	mls	r5, r7, r6, r1
 8003602:	3530      	adds	r5, #48	; 0x30
 8003604:	2a63      	cmp	r2, #99	; 0x63
 8003606:	f104 34ff 	add.w	r4, r4, #4294967295
 800360a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800360e:	4631      	mov	r1, r6
 8003610:	dcf1      	bgt.n	80035f6 <__exponent+0x22>
 8003612:	3130      	adds	r1, #48	; 0x30
 8003614:	f1ae 0502 	sub.w	r5, lr, #2
 8003618:	f804 1c01 	strb.w	r1, [r4, #-1]
 800361c:	1c44      	adds	r4, r0, #1
 800361e:	4629      	mov	r1, r5
 8003620:	4561      	cmp	r1, ip
 8003622:	d30a      	bcc.n	800363a <__exponent+0x66>
 8003624:	f10d 0209 	add.w	r2, sp, #9
 8003628:	eba2 020e 	sub.w	r2, r2, lr
 800362c:	4565      	cmp	r5, ip
 800362e:	bf88      	it	hi
 8003630:	2200      	movhi	r2, #0
 8003632:	4413      	add	r3, r2
 8003634:	1a18      	subs	r0, r3, r0
 8003636:	b003      	add	sp, #12
 8003638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800363a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800363e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003642:	e7ed      	b.n	8003620 <__exponent+0x4c>
 8003644:	2330      	movs	r3, #48	; 0x30
 8003646:	3130      	adds	r1, #48	; 0x30
 8003648:	7083      	strb	r3, [r0, #2]
 800364a:	70c1      	strb	r1, [r0, #3]
 800364c:	1d03      	adds	r3, r0, #4
 800364e:	e7f1      	b.n	8003634 <__exponent+0x60>

08003650 <_printf_float>:
 8003650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003654:	ed2d 8b02 	vpush	{d8}
 8003658:	b08d      	sub	sp, #52	; 0x34
 800365a:	460c      	mov	r4, r1
 800365c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003660:	4616      	mov	r6, r2
 8003662:	461f      	mov	r7, r3
 8003664:	4605      	mov	r5, r0
 8003666:	f001 fb47 	bl	8004cf8 <_localeconv_r>
 800366a:	f8d0 a000 	ldr.w	sl, [r0]
 800366e:	4650      	mov	r0, sl
 8003670:	f7fc fdae 	bl	80001d0 <strlen>
 8003674:	2300      	movs	r3, #0
 8003676:	930a      	str	r3, [sp, #40]	; 0x28
 8003678:	6823      	ldr	r3, [r4, #0]
 800367a:	9305      	str	r3, [sp, #20]
 800367c:	f8d8 3000 	ldr.w	r3, [r8]
 8003680:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003684:	3307      	adds	r3, #7
 8003686:	f023 0307 	bic.w	r3, r3, #7
 800368a:	f103 0208 	add.w	r2, r3, #8
 800368e:	f8c8 2000 	str.w	r2, [r8]
 8003692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003696:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800369a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800369e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80036a2:	9307      	str	r3, [sp, #28]
 80036a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80036a8:	ee08 0a10 	vmov	s16, r0
 80036ac:	4b9f      	ldr	r3, [pc, #636]	; (800392c <_printf_float+0x2dc>)
 80036ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036b2:	f04f 32ff 	mov.w	r2, #4294967295
 80036b6:	f7fd fa39 	bl	8000b2c <__aeabi_dcmpun>
 80036ba:	bb88      	cbnz	r0, 8003720 <_printf_float+0xd0>
 80036bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80036c0:	4b9a      	ldr	r3, [pc, #616]	; (800392c <_printf_float+0x2dc>)
 80036c2:	f04f 32ff 	mov.w	r2, #4294967295
 80036c6:	f7fd fa13 	bl	8000af0 <__aeabi_dcmple>
 80036ca:	bb48      	cbnz	r0, 8003720 <_printf_float+0xd0>
 80036cc:	2200      	movs	r2, #0
 80036ce:	2300      	movs	r3, #0
 80036d0:	4640      	mov	r0, r8
 80036d2:	4649      	mov	r1, r9
 80036d4:	f7fd fa02 	bl	8000adc <__aeabi_dcmplt>
 80036d8:	b110      	cbz	r0, 80036e0 <_printf_float+0x90>
 80036da:	232d      	movs	r3, #45	; 0x2d
 80036dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036e0:	4b93      	ldr	r3, [pc, #588]	; (8003930 <_printf_float+0x2e0>)
 80036e2:	4894      	ldr	r0, [pc, #592]	; (8003934 <_printf_float+0x2e4>)
 80036e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80036e8:	bf94      	ite	ls
 80036ea:	4698      	movls	r8, r3
 80036ec:	4680      	movhi	r8, r0
 80036ee:	2303      	movs	r3, #3
 80036f0:	6123      	str	r3, [r4, #16]
 80036f2:	9b05      	ldr	r3, [sp, #20]
 80036f4:	f023 0204 	bic.w	r2, r3, #4
 80036f8:	6022      	str	r2, [r4, #0]
 80036fa:	f04f 0900 	mov.w	r9, #0
 80036fe:	9700      	str	r7, [sp, #0]
 8003700:	4633      	mov	r3, r6
 8003702:	aa0b      	add	r2, sp, #44	; 0x2c
 8003704:	4621      	mov	r1, r4
 8003706:	4628      	mov	r0, r5
 8003708:	f000 f9d8 	bl	8003abc <_printf_common>
 800370c:	3001      	adds	r0, #1
 800370e:	f040 8090 	bne.w	8003832 <_printf_float+0x1e2>
 8003712:	f04f 30ff 	mov.w	r0, #4294967295
 8003716:	b00d      	add	sp, #52	; 0x34
 8003718:	ecbd 8b02 	vpop	{d8}
 800371c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003720:	4642      	mov	r2, r8
 8003722:	464b      	mov	r3, r9
 8003724:	4640      	mov	r0, r8
 8003726:	4649      	mov	r1, r9
 8003728:	f7fd fa00 	bl	8000b2c <__aeabi_dcmpun>
 800372c:	b140      	cbz	r0, 8003740 <_printf_float+0xf0>
 800372e:	464b      	mov	r3, r9
 8003730:	2b00      	cmp	r3, #0
 8003732:	bfbc      	itt	lt
 8003734:	232d      	movlt	r3, #45	; 0x2d
 8003736:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800373a:	487f      	ldr	r0, [pc, #508]	; (8003938 <_printf_float+0x2e8>)
 800373c:	4b7f      	ldr	r3, [pc, #508]	; (800393c <_printf_float+0x2ec>)
 800373e:	e7d1      	b.n	80036e4 <_printf_float+0x94>
 8003740:	6863      	ldr	r3, [r4, #4]
 8003742:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003746:	9206      	str	r2, [sp, #24]
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	d13f      	bne.n	80037cc <_printf_float+0x17c>
 800374c:	2306      	movs	r3, #6
 800374e:	6063      	str	r3, [r4, #4]
 8003750:	9b05      	ldr	r3, [sp, #20]
 8003752:	6861      	ldr	r1, [r4, #4]
 8003754:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003758:	2300      	movs	r3, #0
 800375a:	9303      	str	r3, [sp, #12]
 800375c:	ab0a      	add	r3, sp, #40	; 0x28
 800375e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003762:	ab09      	add	r3, sp, #36	; 0x24
 8003764:	ec49 8b10 	vmov	d0, r8, r9
 8003768:	9300      	str	r3, [sp, #0]
 800376a:	6022      	str	r2, [r4, #0]
 800376c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003770:	4628      	mov	r0, r5
 8003772:	f7ff fecd 	bl	8003510 <__cvt>
 8003776:	9b06      	ldr	r3, [sp, #24]
 8003778:	9909      	ldr	r1, [sp, #36]	; 0x24
 800377a:	2b47      	cmp	r3, #71	; 0x47
 800377c:	4680      	mov	r8, r0
 800377e:	d108      	bne.n	8003792 <_printf_float+0x142>
 8003780:	1cc8      	adds	r0, r1, #3
 8003782:	db02      	blt.n	800378a <_printf_float+0x13a>
 8003784:	6863      	ldr	r3, [r4, #4]
 8003786:	4299      	cmp	r1, r3
 8003788:	dd41      	ble.n	800380e <_printf_float+0x1be>
 800378a:	f1ab 0b02 	sub.w	fp, fp, #2
 800378e:	fa5f fb8b 	uxtb.w	fp, fp
 8003792:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003796:	d820      	bhi.n	80037da <_printf_float+0x18a>
 8003798:	3901      	subs	r1, #1
 800379a:	465a      	mov	r2, fp
 800379c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80037a0:	9109      	str	r1, [sp, #36]	; 0x24
 80037a2:	f7ff ff17 	bl	80035d4 <__exponent>
 80037a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80037a8:	1813      	adds	r3, r2, r0
 80037aa:	2a01      	cmp	r2, #1
 80037ac:	4681      	mov	r9, r0
 80037ae:	6123      	str	r3, [r4, #16]
 80037b0:	dc02      	bgt.n	80037b8 <_printf_float+0x168>
 80037b2:	6822      	ldr	r2, [r4, #0]
 80037b4:	07d2      	lsls	r2, r2, #31
 80037b6:	d501      	bpl.n	80037bc <_printf_float+0x16c>
 80037b8:	3301      	adds	r3, #1
 80037ba:	6123      	str	r3, [r4, #16]
 80037bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d09c      	beq.n	80036fe <_printf_float+0xae>
 80037c4:	232d      	movs	r3, #45	; 0x2d
 80037c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80037ca:	e798      	b.n	80036fe <_printf_float+0xae>
 80037cc:	9a06      	ldr	r2, [sp, #24]
 80037ce:	2a47      	cmp	r2, #71	; 0x47
 80037d0:	d1be      	bne.n	8003750 <_printf_float+0x100>
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1bc      	bne.n	8003750 <_printf_float+0x100>
 80037d6:	2301      	movs	r3, #1
 80037d8:	e7b9      	b.n	800374e <_printf_float+0xfe>
 80037da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80037de:	d118      	bne.n	8003812 <_printf_float+0x1c2>
 80037e0:	2900      	cmp	r1, #0
 80037e2:	6863      	ldr	r3, [r4, #4]
 80037e4:	dd0b      	ble.n	80037fe <_printf_float+0x1ae>
 80037e6:	6121      	str	r1, [r4, #16]
 80037e8:	b913      	cbnz	r3, 80037f0 <_printf_float+0x1a0>
 80037ea:	6822      	ldr	r2, [r4, #0]
 80037ec:	07d0      	lsls	r0, r2, #31
 80037ee:	d502      	bpl.n	80037f6 <_printf_float+0x1a6>
 80037f0:	3301      	adds	r3, #1
 80037f2:	440b      	add	r3, r1
 80037f4:	6123      	str	r3, [r4, #16]
 80037f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80037f8:	f04f 0900 	mov.w	r9, #0
 80037fc:	e7de      	b.n	80037bc <_printf_float+0x16c>
 80037fe:	b913      	cbnz	r3, 8003806 <_printf_float+0x1b6>
 8003800:	6822      	ldr	r2, [r4, #0]
 8003802:	07d2      	lsls	r2, r2, #31
 8003804:	d501      	bpl.n	800380a <_printf_float+0x1ba>
 8003806:	3302      	adds	r3, #2
 8003808:	e7f4      	b.n	80037f4 <_printf_float+0x1a4>
 800380a:	2301      	movs	r3, #1
 800380c:	e7f2      	b.n	80037f4 <_printf_float+0x1a4>
 800380e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8003812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003814:	4299      	cmp	r1, r3
 8003816:	db05      	blt.n	8003824 <_printf_float+0x1d4>
 8003818:	6823      	ldr	r3, [r4, #0]
 800381a:	6121      	str	r1, [r4, #16]
 800381c:	07d8      	lsls	r0, r3, #31
 800381e:	d5ea      	bpl.n	80037f6 <_printf_float+0x1a6>
 8003820:	1c4b      	adds	r3, r1, #1
 8003822:	e7e7      	b.n	80037f4 <_printf_float+0x1a4>
 8003824:	2900      	cmp	r1, #0
 8003826:	bfd4      	ite	le
 8003828:	f1c1 0202 	rsble	r2, r1, #2
 800382c:	2201      	movgt	r2, #1
 800382e:	4413      	add	r3, r2
 8003830:	e7e0      	b.n	80037f4 <_printf_float+0x1a4>
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	055a      	lsls	r2, r3, #21
 8003836:	d407      	bmi.n	8003848 <_printf_float+0x1f8>
 8003838:	6923      	ldr	r3, [r4, #16]
 800383a:	4642      	mov	r2, r8
 800383c:	4631      	mov	r1, r6
 800383e:	4628      	mov	r0, r5
 8003840:	47b8      	blx	r7
 8003842:	3001      	adds	r0, #1
 8003844:	d12c      	bne.n	80038a0 <_printf_float+0x250>
 8003846:	e764      	b.n	8003712 <_printf_float+0xc2>
 8003848:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800384c:	f240 80e0 	bls.w	8003a10 <_printf_float+0x3c0>
 8003850:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003854:	2200      	movs	r2, #0
 8003856:	2300      	movs	r3, #0
 8003858:	f7fd f936 	bl	8000ac8 <__aeabi_dcmpeq>
 800385c:	2800      	cmp	r0, #0
 800385e:	d034      	beq.n	80038ca <_printf_float+0x27a>
 8003860:	4a37      	ldr	r2, [pc, #220]	; (8003940 <_printf_float+0x2f0>)
 8003862:	2301      	movs	r3, #1
 8003864:	4631      	mov	r1, r6
 8003866:	4628      	mov	r0, r5
 8003868:	47b8      	blx	r7
 800386a:	3001      	adds	r0, #1
 800386c:	f43f af51 	beq.w	8003712 <_printf_float+0xc2>
 8003870:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003874:	429a      	cmp	r2, r3
 8003876:	db02      	blt.n	800387e <_printf_float+0x22e>
 8003878:	6823      	ldr	r3, [r4, #0]
 800387a:	07d8      	lsls	r0, r3, #31
 800387c:	d510      	bpl.n	80038a0 <_printf_float+0x250>
 800387e:	ee18 3a10 	vmov	r3, s16
 8003882:	4652      	mov	r2, sl
 8003884:	4631      	mov	r1, r6
 8003886:	4628      	mov	r0, r5
 8003888:	47b8      	blx	r7
 800388a:	3001      	adds	r0, #1
 800388c:	f43f af41 	beq.w	8003712 <_printf_float+0xc2>
 8003890:	f04f 0800 	mov.w	r8, #0
 8003894:	f104 091a 	add.w	r9, r4, #26
 8003898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800389a:	3b01      	subs	r3, #1
 800389c:	4543      	cmp	r3, r8
 800389e:	dc09      	bgt.n	80038b4 <_printf_float+0x264>
 80038a0:	6823      	ldr	r3, [r4, #0]
 80038a2:	079b      	lsls	r3, r3, #30
 80038a4:	f100 8105 	bmi.w	8003ab2 <_printf_float+0x462>
 80038a8:	68e0      	ldr	r0, [r4, #12]
 80038aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80038ac:	4298      	cmp	r0, r3
 80038ae:	bfb8      	it	lt
 80038b0:	4618      	movlt	r0, r3
 80038b2:	e730      	b.n	8003716 <_printf_float+0xc6>
 80038b4:	2301      	movs	r3, #1
 80038b6:	464a      	mov	r2, r9
 80038b8:	4631      	mov	r1, r6
 80038ba:	4628      	mov	r0, r5
 80038bc:	47b8      	blx	r7
 80038be:	3001      	adds	r0, #1
 80038c0:	f43f af27 	beq.w	8003712 <_printf_float+0xc2>
 80038c4:	f108 0801 	add.w	r8, r8, #1
 80038c8:	e7e6      	b.n	8003898 <_printf_float+0x248>
 80038ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	dc39      	bgt.n	8003944 <_printf_float+0x2f4>
 80038d0:	4a1b      	ldr	r2, [pc, #108]	; (8003940 <_printf_float+0x2f0>)
 80038d2:	2301      	movs	r3, #1
 80038d4:	4631      	mov	r1, r6
 80038d6:	4628      	mov	r0, r5
 80038d8:	47b8      	blx	r7
 80038da:	3001      	adds	r0, #1
 80038dc:	f43f af19 	beq.w	8003712 <_printf_float+0xc2>
 80038e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80038e4:	4313      	orrs	r3, r2
 80038e6:	d102      	bne.n	80038ee <_printf_float+0x29e>
 80038e8:	6823      	ldr	r3, [r4, #0]
 80038ea:	07d9      	lsls	r1, r3, #31
 80038ec:	d5d8      	bpl.n	80038a0 <_printf_float+0x250>
 80038ee:	ee18 3a10 	vmov	r3, s16
 80038f2:	4652      	mov	r2, sl
 80038f4:	4631      	mov	r1, r6
 80038f6:	4628      	mov	r0, r5
 80038f8:	47b8      	blx	r7
 80038fa:	3001      	adds	r0, #1
 80038fc:	f43f af09 	beq.w	8003712 <_printf_float+0xc2>
 8003900:	f04f 0900 	mov.w	r9, #0
 8003904:	f104 0a1a 	add.w	sl, r4, #26
 8003908:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800390a:	425b      	negs	r3, r3
 800390c:	454b      	cmp	r3, r9
 800390e:	dc01      	bgt.n	8003914 <_printf_float+0x2c4>
 8003910:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003912:	e792      	b.n	800383a <_printf_float+0x1ea>
 8003914:	2301      	movs	r3, #1
 8003916:	4652      	mov	r2, sl
 8003918:	4631      	mov	r1, r6
 800391a:	4628      	mov	r0, r5
 800391c:	47b8      	blx	r7
 800391e:	3001      	adds	r0, #1
 8003920:	f43f aef7 	beq.w	8003712 <_printf_float+0xc2>
 8003924:	f109 0901 	add.w	r9, r9, #1
 8003928:	e7ee      	b.n	8003908 <_printf_float+0x2b8>
 800392a:	bf00      	nop
 800392c:	7fefffff 	.word	0x7fefffff
 8003930:	08005fbc 	.word	0x08005fbc
 8003934:	08005fc0 	.word	0x08005fc0
 8003938:	08005fc8 	.word	0x08005fc8
 800393c:	08005fc4 	.word	0x08005fc4
 8003940:	08005fcc 	.word	0x08005fcc
 8003944:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003946:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003948:	429a      	cmp	r2, r3
 800394a:	bfa8      	it	ge
 800394c:	461a      	movge	r2, r3
 800394e:	2a00      	cmp	r2, #0
 8003950:	4691      	mov	r9, r2
 8003952:	dc37      	bgt.n	80039c4 <_printf_float+0x374>
 8003954:	f04f 0b00 	mov.w	fp, #0
 8003958:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800395c:	f104 021a 	add.w	r2, r4, #26
 8003960:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003962:	9305      	str	r3, [sp, #20]
 8003964:	eba3 0309 	sub.w	r3, r3, r9
 8003968:	455b      	cmp	r3, fp
 800396a:	dc33      	bgt.n	80039d4 <_printf_float+0x384>
 800396c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8003970:	429a      	cmp	r2, r3
 8003972:	db3b      	blt.n	80039ec <_printf_float+0x39c>
 8003974:	6823      	ldr	r3, [r4, #0]
 8003976:	07da      	lsls	r2, r3, #31
 8003978:	d438      	bmi.n	80039ec <_printf_float+0x39c>
 800397a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800397c:	9a05      	ldr	r2, [sp, #20]
 800397e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003980:	1a9a      	subs	r2, r3, r2
 8003982:	eba3 0901 	sub.w	r9, r3, r1
 8003986:	4591      	cmp	r9, r2
 8003988:	bfa8      	it	ge
 800398a:	4691      	movge	r9, r2
 800398c:	f1b9 0f00 	cmp.w	r9, #0
 8003990:	dc35      	bgt.n	80039fe <_printf_float+0x3ae>
 8003992:	f04f 0800 	mov.w	r8, #0
 8003996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800399a:	f104 0a1a 	add.w	sl, r4, #26
 800399e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80039a2:	1a9b      	subs	r3, r3, r2
 80039a4:	eba3 0309 	sub.w	r3, r3, r9
 80039a8:	4543      	cmp	r3, r8
 80039aa:	f77f af79 	ble.w	80038a0 <_printf_float+0x250>
 80039ae:	2301      	movs	r3, #1
 80039b0:	4652      	mov	r2, sl
 80039b2:	4631      	mov	r1, r6
 80039b4:	4628      	mov	r0, r5
 80039b6:	47b8      	blx	r7
 80039b8:	3001      	adds	r0, #1
 80039ba:	f43f aeaa 	beq.w	8003712 <_printf_float+0xc2>
 80039be:	f108 0801 	add.w	r8, r8, #1
 80039c2:	e7ec      	b.n	800399e <_printf_float+0x34e>
 80039c4:	4613      	mov	r3, r2
 80039c6:	4631      	mov	r1, r6
 80039c8:	4642      	mov	r2, r8
 80039ca:	4628      	mov	r0, r5
 80039cc:	47b8      	blx	r7
 80039ce:	3001      	adds	r0, #1
 80039d0:	d1c0      	bne.n	8003954 <_printf_float+0x304>
 80039d2:	e69e      	b.n	8003712 <_printf_float+0xc2>
 80039d4:	2301      	movs	r3, #1
 80039d6:	4631      	mov	r1, r6
 80039d8:	4628      	mov	r0, r5
 80039da:	9205      	str	r2, [sp, #20]
 80039dc:	47b8      	blx	r7
 80039de:	3001      	adds	r0, #1
 80039e0:	f43f ae97 	beq.w	8003712 <_printf_float+0xc2>
 80039e4:	9a05      	ldr	r2, [sp, #20]
 80039e6:	f10b 0b01 	add.w	fp, fp, #1
 80039ea:	e7b9      	b.n	8003960 <_printf_float+0x310>
 80039ec:	ee18 3a10 	vmov	r3, s16
 80039f0:	4652      	mov	r2, sl
 80039f2:	4631      	mov	r1, r6
 80039f4:	4628      	mov	r0, r5
 80039f6:	47b8      	blx	r7
 80039f8:	3001      	adds	r0, #1
 80039fa:	d1be      	bne.n	800397a <_printf_float+0x32a>
 80039fc:	e689      	b.n	8003712 <_printf_float+0xc2>
 80039fe:	9a05      	ldr	r2, [sp, #20]
 8003a00:	464b      	mov	r3, r9
 8003a02:	4442      	add	r2, r8
 8003a04:	4631      	mov	r1, r6
 8003a06:	4628      	mov	r0, r5
 8003a08:	47b8      	blx	r7
 8003a0a:	3001      	adds	r0, #1
 8003a0c:	d1c1      	bne.n	8003992 <_printf_float+0x342>
 8003a0e:	e680      	b.n	8003712 <_printf_float+0xc2>
 8003a10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a12:	2a01      	cmp	r2, #1
 8003a14:	dc01      	bgt.n	8003a1a <_printf_float+0x3ca>
 8003a16:	07db      	lsls	r3, r3, #31
 8003a18:	d538      	bpl.n	8003a8c <_printf_float+0x43c>
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	4642      	mov	r2, r8
 8003a1e:	4631      	mov	r1, r6
 8003a20:	4628      	mov	r0, r5
 8003a22:	47b8      	blx	r7
 8003a24:	3001      	adds	r0, #1
 8003a26:	f43f ae74 	beq.w	8003712 <_printf_float+0xc2>
 8003a2a:	ee18 3a10 	vmov	r3, s16
 8003a2e:	4652      	mov	r2, sl
 8003a30:	4631      	mov	r1, r6
 8003a32:	4628      	mov	r0, r5
 8003a34:	47b8      	blx	r7
 8003a36:	3001      	adds	r0, #1
 8003a38:	f43f ae6b 	beq.w	8003712 <_printf_float+0xc2>
 8003a3c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003a40:	2200      	movs	r2, #0
 8003a42:	2300      	movs	r3, #0
 8003a44:	f7fd f840 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a48:	b9d8      	cbnz	r0, 8003a82 <_printf_float+0x432>
 8003a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a4c:	f108 0201 	add.w	r2, r8, #1
 8003a50:	3b01      	subs	r3, #1
 8003a52:	4631      	mov	r1, r6
 8003a54:	4628      	mov	r0, r5
 8003a56:	47b8      	blx	r7
 8003a58:	3001      	adds	r0, #1
 8003a5a:	d10e      	bne.n	8003a7a <_printf_float+0x42a>
 8003a5c:	e659      	b.n	8003712 <_printf_float+0xc2>
 8003a5e:	2301      	movs	r3, #1
 8003a60:	4652      	mov	r2, sl
 8003a62:	4631      	mov	r1, r6
 8003a64:	4628      	mov	r0, r5
 8003a66:	47b8      	blx	r7
 8003a68:	3001      	adds	r0, #1
 8003a6a:	f43f ae52 	beq.w	8003712 <_printf_float+0xc2>
 8003a6e:	f108 0801 	add.w	r8, r8, #1
 8003a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003a74:	3b01      	subs	r3, #1
 8003a76:	4543      	cmp	r3, r8
 8003a78:	dcf1      	bgt.n	8003a5e <_printf_float+0x40e>
 8003a7a:	464b      	mov	r3, r9
 8003a7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003a80:	e6dc      	b.n	800383c <_printf_float+0x1ec>
 8003a82:	f04f 0800 	mov.w	r8, #0
 8003a86:	f104 0a1a 	add.w	sl, r4, #26
 8003a8a:	e7f2      	b.n	8003a72 <_printf_float+0x422>
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	4642      	mov	r2, r8
 8003a90:	e7df      	b.n	8003a52 <_printf_float+0x402>
 8003a92:	2301      	movs	r3, #1
 8003a94:	464a      	mov	r2, r9
 8003a96:	4631      	mov	r1, r6
 8003a98:	4628      	mov	r0, r5
 8003a9a:	47b8      	blx	r7
 8003a9c:	3001      	adds	r0, #1
 8003a9e:	f43f ae38 	beq.w	8003712 <_printf_float+0xc2>
 8003aa2:	f108 0801 	add.w	r8, r8, #1
 8003aa6:	68e3      	ldr	r3, [r4, #12]
 8003aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003aaa:	1a5b      	subs	r3, r3, r1
 8003aac:	4543      	cmp	r3, r8
 8003aae:	dcf0      	bgt.n	8003a92 <_printf_float+0x442>
 8003ab0:	e6fa      	b.n	80038a8 <_printf_float+0x258>
 8003ab2:	f04f 0800 	mov.w	r8, #0
 8003ab6:	f104 0919 	add.w	r9, r4, #25
 8003aba:	e7f4      	b.n	8003aa6 <_printf_float+0x456>

08003abc <_printf_common>:
 8003abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ac0:	4616      	mov	r6, r2
 8003ac2:	4699      	mov	r9, r3
 8003ac4:	688a      	ldr	r2, [r1, #8]
 8003ac6:	690b      	ldr	r3, [r1, #16]
 8003ac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003acc:	4293      	cmp	r3, r2
 8003ace:	bfb8      	it	lt
 8003ad0:	4613      	movlt	r3, r2
 8003ad2:	6033      	str	r3, [r6, #0]
 8003ad4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ad8:	4607      	mov	r7, r0
 8003ada:	460c      	mov	r4, r1
 8003adc:	b10a      	cbz	r2, 8003ae2 <_printf_common+0x26>
 8003ade:	3301      	adds	r3, #1
 8003ae0:	6033      	str	r3, [r6, #0]
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	0699      	lsls	r1, r3, #26
 8003ae6:	bf42      	ittt	mi
 8003ae8:	6833      	ldrmi	r3, [r6, #0]
 8003aea:	3302      	addmi	r3, #2
 8003aec:	6033      	strmi	r3, [r6, #0]
 8003aee:	6825      	ldr	r5, [r4, #0]
 8003af0:	f015 0506 	ands.w	r5, r5, #6
 8003af4:	d106      	bne.n	8003b04 <_printf_common+0x48>
 8003af6:	f104 0a19 	add.w	sl, r4, #25
 8003afa:	68e3      	ldr	r3, [r4, #12]
 8003afc:	6832      	ldr	r2, [r6, #0]
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	42ab      	cmp	r3, r5
 8003b02:	dc26      	bgt.n	8003b52 <_printf_common+0x96>
 8003b04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003b08:	1e13      	subs	r3, r2, #0
 8003b0a:	6822      	ldr	r2, [r4, #0]
 8003b0c:	bf18      	it	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	0692      	lsls	r2, r2, #26
 8003b12:	d42b      	bmi.n	8003b6c <_printf_common+0xb0>
 8003b14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b18:	4649      	mov	r1, r9
 8003b1a:	4638      	mov	r0, r7
 8003b1c:	47c0      	blx	r8
 8003b1e:	3001      	adds	r0, #1
 8003b20:	d01e      	beq.n	8003b60 <_printf_common+0xa4>
 8003b22:	6823      	ldr	r3, [r4, #0]
 8003b24:	68e5      	ldr	r5, [r4, #12]
 8003b26:	6832      	ldr	r2, [r6, #0]
 8003b28:	f003 0306 	and.w	r3, r3, #6
 8003b2c:	2b04      	cmp	r3, #4
 8003b2e:	bf08      	it	eq
 8003b30:	1aad      	subeq	r5, r5, r2
 8003b32:	68a3      	ldr	r3, [r4, #8]
 8003b34:	6922      	ldr	r2, [r4, #16]
 8003b36:	bf0c      	ite	eq
 8003b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003b3c:	2500      	movne	r5, #0
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	bfc4      	itt	gt
 8003b42:	1a9b      	subgt	r3, r3, r2
 8003b44:	18ed      	addgt	r5, r5, r3
 8003b46:	2600      	movs	r6, #0
 8003b48:	341a      	adds	r4, #26
 8003b4a:	42b5      	cmp	r5, r6
 8003b4c:	d11a      	bne.n	8003b84 <_printf_common+0xc8>
 8003b4e:	2000      	movs	r0, #0
 8003b50:	e008      	b.n	8003b64 <_printf_common+0xa8>
 8003b52:	2301      	movs	r3, #1
 8003b54:	4652      	mov	r2, sl
 8003b56:	4649      	mov	r1, r9
 8003b58:	4638      	mov	r0, r7
 8003b5a:	47c0      	blx	r8
 8003b5c:	3001      	adds	r0, #1
 8003b5e:	d103      	bne.n	8003b68 <_printf_common+0xac>
 8003b60:	f04f 30ff 	mov.w	r0, #4294967295
 8003b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b68:	3501      	adds	r5, #1
 8003b6a:	e7c6      	b.n	8003afa <_printf_common+0x3e>
 8003b6c:	18e1      	adds	r1, r4, r3
 8003b6e:	1c5a      	adds	r2, r3, #1
 8003b70:	2030      	movs	r0, #48	; 0x30
 8003b72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003b76:	4422      	add	r2, r4
 8003b78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003b7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003b80:	3302      	adds	r3, #2
 8003b82:	e7c7      	b.n	8003b14 <_printf_common+0x58>
 8003b84:	2301      	movs	r3, #1
 8003b86:	4622      	mov	r2, r4
 8003b88:	4649      	mov	r1, r9
 8003b8a:	4638      	mov	r0, r7
 8003b8c:	47c0      	blx	r8
 8003b8e:	3001      	adds	r0, #1
 8003b90:	d0e6      	beq.n	8003b60 <_printf_common+0xa4>
 8003b92:	3601      	adds	r6, #1
 8003b94:	e7d9      	b.n	8003b4a <_printf_common+0x8e>
	...

08003b98 <_printf_i>:
 8003b98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9c:	7e0f      	ldrb	r7, [r1, #24]
 8003b9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003ba0:	2f78      	cmp	r7, #120	; 0x78
 8003ba2:	4691      	mov	r9, r2
 8003ba4:	4680      	mov	r8, r0
 8003ba6:	460c      	mov	r4, r1
 8003ba8:	469a      	mov	sl, r3
 8003baa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003bae:	d807      	bhi.n	8003bc0 <_printf_i+0x28>
 8003bb0:	2f62      	cmp	r7, #98	; 0x62
 8003bb2:	d80a      	bhi.n	8003bca <_printf_i+0x32>
 8003bb4:	2f00      	cmp	r7, #0
 8003bb6:	f000 80d8 	beq.w	8003d6a <_printf_i+0x1d2>
 8003bba:	2f58      	cmp	r7, #88	; 0x58
 8003bbc:	f000 80a3 	beq.w	8003d06 <_printf_i+0x16e>
 8003bc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003bc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003bc8:	e03a      	b.n	8003c40 <_printf_i+0xa8>
 8003bca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003bce:	2b15      	cmp	r3, #21
 8003bd0:	d8f6      	bhi.n	8003bc0 <_printf_i+0x28>
 8003bd2:	a101      	add	r1, pc, #4	; (adr r1, 8003bd8 <_printf_i+0x40>)
 8003bd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003bd8:	08003c31 	.word	0x08003c31
 8003bdc:	08003c45 	.word	0x08003c45
 8003be0:	08003bc1 	.word	0x08003bc1
 8003be4:	08003bc1 	.word	0x08003bc1
 8003be8:	08003bc1 	.word	0x08003bc1
 8003bec:	08003bc1 	.word	0x08003bc1
 8003bf0:	08003c45 	.word	0x08003c45
 8003bf4:	08003bc1 	.word	0x08003bc1
 8003bf8:	08003bc1 	.word	0x08003bc1
 8003bfc:	08003bc1 	.word	0x08003bc1
 8003c00:	08003bc1 	.word	0x08003bc1
 8003c04:	08003d51 	.word	0x08003d51
 8003c08:	08003c75 	.word	0x08003c75
 8003c0c:	08003d33 	.word	0x08003d33
 8003c10:	08003bc1 	.word	0x08003bc1
 8003c14:	08003bc1 	.word	0x08003bc1
 8003c18:	08003d73 	.word	0x08003d73
 8003c1c:	08003bc1 	.word	0x08003bc1
 8003c20:	08003c75 	.word	0x08003c75
 8003c24:	08003bc1 	.word	0x08003bc1
 8003c28:	08003bc1 	.word	0x08003bc1
 8003c2c:	08003d3b 	.word	0x08003d3b
 8003c30:	682b      	ldr	r3, [r5, #0]
 8003c32:	1d1a      	adds	r2, r3, #4
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	602a      	str	r2, [r5, #0]
 8003c38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0a3      	b.n	8003d8c <_printf_i+0x1f4>
 8003c44:	6820      	ldr	r0, [r4, #0]
 8003c46:	6829      	ldr	r1, [r5, #0]
 8003c48:	0606      	lsls	r6, r0, #24
 8003c4a:	f101 0304 	add.w	r3, r1, #4
 8003c4e:	d50a      	bpl.n	8003c66 <_printf_i+0xce>
 8003c50:	680e      	ldr	r6, [r1, #0]
 8003c52:	602b      	str	r3, [r5, #0]
 8003c54:	2e00      	cmp	r6, #0
 8003c56:	da03      	bge.n	8003c60 <_printf_i+0xc8>
 8003c58:	232d      	movs	r3, #45	; 0x2d
 8003c5a:	4276      	negs	r6, r6
 8003c5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c60:	485e      	ldr	r0, [pc, #376]	; (8003ddc <_printf_i+0x244>)
 8003c62:	230a      	movs	r3, #10
 8003c64:	e019      	b.n	8003c9a <_printf_i+0x102>
 8003c66:	680e      	ldr	r6, [r1, #0]
 8003c68:	602b      	str	r3, [r5, #0]
 8003c6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003c6e:	bf18      	it	ne
 8003c70:	b236      	sxthne	r6, r6
 8003c72:	e7ef      	b.n	8003c54 <_printf_i+0xbc>
 8003c74:	682b      	ldr	r3, [r5, #0]
 8003c76:	6820      	ldr	r0, [r4, #0]
 8003c78:	1d19      	adds	r1, r3, #4
 8003c7a:	6029      	str	r1, [r5, #0]
 8003c7c:	0601      	lsls	r1, r0, #24
 8003c7e:	d501      	bpl.n	8003c84 <_printf_i+0xec>
 8003c80:	681e      	ldr	r6, [r3, #0]
 8003c82:	e002      	b.n	8003c8a <_printf_i+0xf2>
 8003c84:	0646      	lsls	r6, r0, #25
 8003c86:	d5fb      	bpl.n	8003c80 <_printf_i+0xe8>
 8003c88:	881e      	ldrh	r6, [r3, #0]
 8003c8a:	4854      	ldr	r0, [pc, #336]	; (8003ddc <_printf_i+0x244>)
 8003c8c:	2f6f      	cmp	r7, #111	; 0x6f
 8003c8e:	bf0c      	ite	eq
 8003c90:	2308      	moveq	r3, #8
 8003c92:	230a      	movne	r3, #10
 8003c94:	2100      	movs	r1, #0
 8003c96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c9a:	6865      	ldr	r5, [r4, #4]
 8003c9c:	60a5      	str	r5, [r4, #8]
 8003c9e:	2d00      	cmp	r5, #0
 8003ca0:	bfa2      	ittt	ge
 8003ca2:	6821      	ldrge	r1, [r4, #0]
 8003ca4:	f021 0104 	bicge.w	r1, r1, #4
 8003ca8:	6021      	strge	r1, [r4, #0]
 8003caa:	b90e      	cbnz	r6, 8003cb0 <_printf_i+0x118>
 8003cac:	2d00      	cmp	r5, #0
 8003cae:	d04d      	beq.n	8003d4c <_printf_i+0x1b4>
 8003cb0:	4615      	mov	r5, r2
 8003cb2:	fbb6 f1f3 	udiv	r1, r6, r3
 8003cb6:	fb03 6711 	mls	r7, r3, r1, r6
 8003cba:	5dc7      	ldrb	r7, [r0, r7]
 8003cbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003cc0:	4637      	mov	r7, r6
 8003cc2:	42bb      	cmp	r3, r7
 8003cc4:	460e      	mov	r6, r1
 8003cc6:	d9f4      	bls.n	8003cb2 <_printf_i+0x11a>
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d10b      	bne.n	8003ce4 <_printf_i+0x14c>
 8003ccc:	6823      	ldr	r3, [r4, #0]
 8003cce:	07de      	lsls	r6, r3, #31
 8003cd0:	d508      	bpl.n	8003ce4 <_printf_i+0x14c>
 8003cd2:	6923      	ldr	r3, [r4, #16]
 8003cd4:	6861      	ldr	r1, [r4, #4]
 8003cd6:	4299      	cmp	r1, r3
 8003cd8:	bfde      	ittt	le
 8003cda:	2330      	movle	r3, #48	; 0x30
 8003cdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ce0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003ce4:	1b52      	subs	r2, r2, r5
 8003ce6:	6122      	str	r2, [r4, #16]
 8003ce8:	f8cd a000 	str.w	sl, [sp]
 8003cec:	464b      	mov	r3, r9
 8003cee:	aa03      	add	r2, sp, #12
 8003cf0:	4621      	mov	r1, r4
 8003cf2:	4640      	mov	r0, r8
 8003cf4:	f7ff fee2 	bl	8003abc <_printf_common>
 8003cf8:	3001      	adds	r0, #1
 8003cfa:	d14c      	bne.n	8003d96 <_printf_i+0x1fe>
 8003cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8003d00:	b004      	add	sp, #16
 8003d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d06:	4835      	ldr	r0, [pc, #212]	; (8003ddc <_printf_i+0x244>)
 8003d08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003d0c:	6829      	ldr	r1, [r5, #0]
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	f851 6b04 	ldr.w	r6, [r1], #4
 8003d14:	6029      	str	r1, [r5, #0]
 8003d16:	061d      	lsls	r5, r3, #24
 8003d18:	d514      	bpl.n	8003d44 <_printf_i+0x1ac>
 8003d1a:	07df      	lsls	r7, r3, #31
 8003d1c:	bf44      	itt	mi
 8003d1e:	f043 0320 	orrmi.w	r3, r3, #32
 8003d22:	6023      	strmi	r3, [r4, #0]
 8003d24:	b91e      	cbnz	r6, 8003d2e <_printf_i+0x196>
 8003d26:	6823      	ldr	r3, [r4, #0]
 8003d28:	f023 0320 	bic.w	r3, r3, #32
 8003d2c:	6023      	str	r3, [r4, #0]
 8003d2e:	2310      	movs	r3, #16
 8003d30:	e7b0      	b.n	8003c94 <_printf_i+0xfc>
 8003d32:	6823      	ldr	r3, [r4, #0]
 8003d34:	f043 0320 	orr.w	r3, r3, #32
 8003d38:	6023      	str	r3, [r4, #0]
 8003d3a:	2378      	movs	r3, #120	; 0x78
 8003d3c:	4828      	ldr	r0, [pc, #160]	; (8003de0 <_printf_i+0x248>)
 8003d3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003d42:	e7e3      	b.n	8003d0c <_printf_i+0x174>
 8003d44:	0659      	lsls	r1, r3, #25
 8003d46:	bf48      	it	mi
 8003d48:	b2b6      	uxthmi	r6, r6
 8003d4a:	e7e6      	b.n	8003d1a <_printf_i+0x182>
 8003d4c:	4615      	mov	r5, r2
 8003d4e:	e7bb      	b.n	8003cc8 <_printf_i+0x130>
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	6826      	ldr	r6, [r4, #0]
 8003d54:	6961      	ldr	r1, [r4, #20]
 8003d56:	1d18      	adds	r0, r3, #4
 8003d58:	6028      	str	r0, [r5, #0]
 8003d5a:	0635      	lsls	r5, r6, #24
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	d501      	bpl.n	8003d64 <_printf_i+0x1cc>
 8003d60:	6019      	str	r1, [r3, #0]
 8003d62:	e002      	b.n	8003d6a <_printf_i+0x1d2>
 8003d64:	0670      	lsls	r0, r6, #25
 8003d66:	d5fb      	bpl.n	8003d60 <_printf_i+0x1c8>
 8003d68:	8019      	strh	r1, [r3, #0]
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	6123      	str	r3, [r4, #16]
 8003d6e:	4615      	mov	r5, r2
 8003d70:	e7ba      	b.n	8003ce8 <_printf_i+0x150>
 8003d72:	682b      	ldr	r3, [r5, #0]
 8003d74:	1d1a      	adds	r2, r3, #4
 8003d76:	602a      	str	r2, [r5, #0]
 8003d78:	681d      	ldr	r5, [r3, #0]
 8003d7a:	6862      	ldr	r2, [r4, #4]
 8003d7c:	2100      	movs	r1, #0
 8003d7e:	4628      	mov	r0, r5
 8003d80:	f7fc fa2e 	bl	80001e0 <memchr>
 8003d84:	b108      	cbz	r0, 8003d8a <_printf_i+0x1f2>
 8003d86:	1b40      	subs	r0, r0, r5
 8003d88:	6060      	str	r0, [r4, #4]
 8003d8a:	6863      	ldr	r3, [r4, #4]
 8003d8c:	6123      	str	r3, [r4, #16]
 8003d8e:	2300      	movs	r3, #0
 8003d90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003d94:	e7a8      	b.n	8003ce8 <_printf_i+0x150>
 8003d96:	6923      	ldr	r3, [r4, #16]
 8003d98:	462a      	mov	r2, r5
 8003d9a:	4649      	mov	r1, r9
 8003d9c:	4640      	mov	r0, r8
 8003d9e:	47d0      	blx	sl
 8003da0:	3001      	adds	r0, #1
 8003da2:	d0ab      	beq.n	8003cfc <_printf_i+0x164>
 8003da4:	6823      	ldr	r3, [r4, #0]
 8003da6:	079b      	lsls	r3, r3, #30
 8003da8:	d413      	bmi.n	8003dd2 <_printf_i+0x23a>
 8003daa:	68e0      	ldr	r0, [r4, #12]
 8003dac:	9b03      	ldr	r3, [sp, #12]
 8003dae:	4298      	cmp	r0, r3
 8003db0:	bfb8      	it	lt
 8003db2:	4618      	movlt	r0, r3
 8003db4:	e7a4      	b.n	8003d00 <_printf_i+0x168>
 8003db6:	2301      	movs	r3, #1
 8003db8:	4632      	mov	r2, r6
 8003dba:	4649      	mov	r1, r9
 8003dbc:	4640      	mov	r0, r8
 8003dbe:	47d0      	blx	sl
 8003dc0:	3001      	adds	r0, #1
 8003dc2:	d09b      	beq.n	8003cfc <_printf_i+0x164>
 8003dc4:	3501      	adds	r5, #1
 8003dc6:	68e3      	ldr	r3, [r4, #12]
 8003dc8:	9903      	ldr	r1, [sp, #12]
 8003dca:	1a5b      	subs	r3, r3, r1
 8003dcc:	42ab      	cmp	r3, r5
 8003dce:	dcf2      	bgt.n	8003db6 <_printf_i+0x21e>
 8003dd0:	e7eb      	b.n	8003daa <_printf_i+0x212>
 8003dd2:	2500      	movs	r5, #0
 8003dd4:	f104 0619 	add.w	r6, r4, #25
 8003dd8:	e7f5      	b.n	8003dc6 <_printf_i+0x22e>
 8003dda:	bf00      	nop
 8003ddc:	08005fce 	.word	0x08005fce
 8003de0:	08005fdf 	.word	0x08005fdf

08003de4 <iprintf>:
 8003de4:	b40f      	push	{r0, r1, r2, r3}
 8003de6:	4b0a      	ldr	r3, [pc, #40]	; (8003e10 <iprintf+0x2c>)
 8003de8:	b513      	push	{r0, r1, r4, lr}
 8003dea:	681c      	ldr	r4, [r3, #0]
 8003dec:	b124      	cbz	r4, 8003df8 <iprintf+0x14>
 8003dee:	69a3      	ldr	r3, [r4, #24]
 8003df0:	b913      	cbnz	r3, 8003df8 <iprintf+0x14>
 8003df2:	4620      	mov	r0, r4
 8003df4:	f000 fee2 	bl	8004bbc <__sinit>
 8003df8:	ab05      	add	r3, sp, #20
 8003dfa:	9a04      	ldr	r2, [sp, #16]
 8003dfc:	68a1      	ldr	r1, [r4, #8]
 8003dfe:	9301      	str	r3, [sp, #4]
 8003e00:	4620      	mov	r0, r4
 8003e02:	f001 fc3b 	bl	800567c <_vfiprintf_r>
 8003e06:	b002      	add	sp, #8
 8003e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003e0c:	b004      	add	sp, #16
 8003e0e:	4770      	bx	lr
 8003e10:	2000000c 	.word	0x2000000c

08003e14 <quorem>:
 8003e14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e18:	6903      	ldr	r3, [r0, #16]
 8003e1a:	690c      	ldr	r4, [r1, #16]
 8003e1c:	42a3      	cmp	r3, r4
 8003e1e:	4607      	mov	r7, r0
 8003e20:	f2c0 8081 	blt.w	8003f26 <quorem+0x112>
 8003e24:	3c01      	subs	r4, #1
 8003e26:	f101 0814 	add.w	r8, r1, #20
 8003e2a:	f100 0514 	add.w	r5, r0, #20
 8003e2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003e32:	9301      	str	r3, [sp, #4]
 8003e34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003e38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	429a      	cmp	r2, r3
 8003e40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8003e44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003e48:	fbb2 f6f3 	udiv	r6, r2, r3
 8003e4c:	d331      	bcc.n	8003eb2 <quorem+0x9e>
 8003e4e:	f04f 0e00 	mov.w	lr, #0
 8003e52:	4640      	mov	r0, r8
 8003e54:	46ac      	mov	ip, r5
 8003e56:	46f2      	mov	sl, lr
 8003e58:	f850 2b04 	ldr.w	r2, [r0], #4
 8003e5c:	b293      	uxth	r3, r2
 8003e5e:	fb06 e303 	mla	r3, r6, r3, lr
 8003e62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	ebaa 0303 	sub.w	r3, sl, r3
 8003e6c:	f8dc a000 	ldr.w	sl, [ip]
 8003e70:	0c12      	lsrs	r2, r2, #16
 8003e72:	fa13 f38a 	uxtah	r3, r3, sl
 8003e76:	fb06 e202 	mla	r2, r6, r2, lr
 8003e7a:	9300      	str	r3, [sp, #0]
 8003e7c:	9b00      	ldr	r3, [sp, #0]
 8003e7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003e82:	b292      	uxth	r2, r2
 8003e84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8003e88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003e8c:	f8bd 3000 	ldrh.w	r3, [sp]
 8003e90:	4581      	cmp	r9, r0
 8003e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e96:	f84c 3b04 	str.w	r3, [ip], #4
 8003e9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8003e9e:	d2db      	bcs.n	8003e58 <quorem+0x44>
 8003ea0:	f855 300b 	ldr.w	r3, [r5, fp]
 8003ea4:	b92b      	cbnz	r3, 8003eb2 <quorem+0x9e>
 8003ea6:	9b01      	ldr	r3, [sp, #4]
 8003ea8:	3b04      	subs	r3, #4
 8003eaa:	429d      	cmp	r5, r3
 8003eac:	461a      	mov	r2, r3
 8003eae:	d32e      	bcc.n	8003f0e <quorem+0xfa>
 8003eb0:	613c      	str	r4, [r7, #16]
 8003eb2:	4638      	mov	r0, r7
 8003eb4:	f001 f9c0 	bl	8005238 <__mcmp>
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	db24      	blt.n	8003f06 <quorem+0xf2>
 8003ebc:	3601      	adds	r6, #1
 8003ebe:	4628      	mov	r0, r5
 8003ec0:	f04f 0c00 	mov.w	ip, #0
 8003ec4:	f858 2b04 	ldr.w	r2, [r8], #4
 8003ec8:	f8d0 e000 	ldr.w	lr, [r0]
 8003ecc:	b293      	uxth	r3, r2
 8003ece:	ebac 0303 	sub.w	r3, ip, r3
 8003ed2:	0c12      	lsrs	r2, r2, #16
 8003ed4:	fa13 f38e 	uxtah	r3, r3, lr
 8003ed8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003edc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003ee0:	b29b      	uxth	r3, r3
 8003ee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003ee6:	45c1      	cmp	r9, r8
 8003ee8:	f840 3b04 	str.w	r3, [r0], #4
 8003eec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003ef0:	d2e8      	bcs.n	8003ec4 <quorem+0xb0>
 8003ef2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ef6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003efa:	b922      	cbnz	r2, 8003f06 <quorem+0xf2>
 8003efc:	3b04      	subs	r3, #4
 8003efe:	429d      	cmp	r5, r3
 8003f00:	461a      	mov	r2, r3
 8003f02:	d30a      	bcc.n	8003f1a <quorem+0x106>
 8003f04:	613c      	str	r4, [r7, #16]
 8003f06:	4630      	mov	r0, r6
 8003f08:	b003      	add	sp, #12
 8003f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f0e:	6812      	ldr	r2, [r2, #0]
 8003f10:	3b04      	subs	r3, #4
 8003f12:	2a00      	cmp	r2, #0
 8003f14:	d1cc      	bne.n	8003eb0 <quorem+0x9c>
 8003f16:	3c01      	subs	r4, #1
 8003f18:	e7c7      	b.n	8003eaa <quorem+0x96>
 8003f1a:	6812      	ldr	r2, [r2, #0]
 8003f1c:	3b04      	subs	r3, #4
 8003f1e:	2a00      	cmp	r2, #0
 8003f20:	d1f0      	bne.n	8003f04 <quorem+0xf0>
 8003f22:	3c01      	subs	r4, #1
 8003f24:	e7eb      	b.n	8003efe <quorem+0xea>
 8003f26:	2000      	movs	r0, #0
 8003f28:	e7ee      	b.n	8003f08 <quorem+0xf4>
 8003f2a:	0000      	movs	r0, r0
 8003f2c:	0000      	movs	r0, r0
	...

08003f30 <_dtoa_r>:
 8003f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f34:	ed2d 8b04 	vpush	{d8-d9}
 8003f38:	ec57 6b10 	vmov	r6, r7, d0
 8003f3c:	b093      	sub	sp, #76	; 0x4c
 8003f3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8003f44:	9106      	str	r1, [sp, #24]
 8003f46:	ee10 aa10 	vmov	sl, s0
 8003f4a:	4604      	mov	r4, r0
 8003f4c:	9209      	str	r2, [sp, #36]	; 0x24
 8003f4e:	930c      	str	r3, [sp, #48]	; 0x30
 8003f50:	46bb      	mov	fp, r7
 8003f52:	b975      	cbnz	r5, 8003f72 <_dtoa_r+0x42>
 8003f54:	2010      	movs	r0, #16
 8003f56:	f000 fed7 	bl	8004d08 <malloc>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	6260      	str	r0, [r4, #36]	; 0x24
 8003f5e:	b920      	cbnz	r0, 8003f6a <_dtoa_r+0x3a>
 8003f60:	4ba7      	ldr	r3, [pc, #668]	; (8004200 <_dtoa_r+0x2d0>)
 8003f62:	21ea      	movs	r1, #234	; 0xea
 8003f64:	48a7      	ldr	r0, [pc, #668]	; (8004204 <_dtoa_r+0x2d4>)
 8003f66:	f001 fddf 	bl	8005b28 <__assert_func>
 8003f6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f6e:	6005      	str	r5, [r0, #0]
 8003f70:	60c5      	str	r5, [r0, #12]
 8003f72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f74:	6819      	ldr	r1, [r3, #0]
 8003f76:	b151      	cbz	r1, 8003f8e <_dtoa_r+0x5e>
 8003f78:	685a      	ldr	r2, [r3, #4]
 8003f7a:	604a      	str	r2, [r1, #4]
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	4093      	lsls	r3, r2
 8003f80:	608b      	str	r3, [r1, #8]
 8003f82:	4620      	mov	r0, r4
 8003f84:	f000 ff16 	bl	8004db4 <_Bfree>
 8003f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]
 8003f8e:	1e3b      	subs	r3, r7, #0
 8003f90:	bfaa      	itet	ge
 8003f92:	2300      	movge	r3, #0
 8003f94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8003f98:	f8c8 3000 	strge.w	r3, [r8]
 8003f9c:	4b9a      	ldr	r3, [pc, #616]	; (8004208 <_dtoa_r+0x2d8>)
 8003f9e:	bfbc      	itt	lt
 8003fa0:	2201      	movlt	r2, #1
 8003fa2:	f8c8 2000 	strlt.w	r2, [r8]
 8003fa6:	ea33 030b 	bics.w	r3, r3, fp
 8003faa:	d11b      	bne.n	8003fe4 <_dtoa_r+0xb4>
 8003fac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003fae:	f242 730f 	movw	r3, #9999	; 0x270f
 8003fb2:	6013      	str	r3, [r2, #0]
 8003fb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8003fb8:	4333      	orrs	r3, r6
 8003fba:	f000 8592 	beq.w	8004ae2 <_dtoa_r+0xbb2>
 8003fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fc0:	b963      	cbnz	r3, 8003fdc <_dtoa_r+0xac>
 8003fc2:	4b92      	ldr	r3, [pc, #584]	; (800420c <_dtoa_r+0x2dc>)
 8003fc4:	e022      	b.n	800400c <_dtoa_r+0xdc>
 8003fc6:	4b92      	ldr	r3, [pc, #584]	; (8004210 <_dtoa_r+0x2e0>)
 8003fc8:	9301      	str	r3, [sp, #4]
 8003fca:	3308      	adds	r3, #8
 8003fcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003fce:	6013      	str	r3, [r2, #0]
 8003fd0:	9801      	ldr	r0, [sp, #4]
 8003fd2:	b013      	add	sp, #76	; 0x4c
 8003fd4:	ecbd 8b04 	vpop	{d8-d9}
 8003fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fdc:	4b8b      	ldr	r3, [pc, #556]	; (800420c <_dtoa_r+0x2dc>)
 8003fde:	9301      	str	r3, [sp, #4]
 8003fe0:	3303      	adds	r3, #3
 8003fe2:	e7f3      	b.n	8003fcc <_dtoa_r+0x9c>
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	4650      	mov	r0, sl
 8003fea:	4659      	mov	r1, fp
 8003fec:	f7fc fd6c 	bl	8000ac8 <__aeabi_dcmpeq>
 8003ff0:	ec4b ab19 	vmov	d9, sl, fp
 8003ff4:	4680      	mov	r8, r0
 8003ff6:	b158      	cbz	r0, 8004010 <_dtoa_r+0xe0>
 8003ff8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 856b 	beq.w	8004adc <_dtoa_r+0xbac>
 8004006:	4883      	ldr	r0, [pc, #524]	; (8004214 <_dtoa_r+0x2e4>)
 8004008:	6018      	str	r0, [r3, #0]
 800400a:	1e43      	subs	r3, r0, #1
 800400c:	9301      	str	r3, [sp, #4]
 800400e:	e7df      	b.n	8003fd0 <_dtoa_r+0xa0>
 8004010:	ec4b ab10 	vmov	d0, sl, fp
 8004014:	aa10      	add	r2, sp, #64	; 0x40
 8004016:	a911      	add	r1, sp, #68	; 0x44
 8004018:	4620      	mov	r0, r4
 800401a:	f001 f9b3 	bl	8005384 <__d2b>
 800401e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004022:	ee08 0a10 	vmov	s16, r0
 8004026:	2d00      	cmp	r5, #0
 8004028:	f000 8084 	beq.w	8004134 <_dtoa_r+0x204>
 800402c:	ee19 3a90 	vmov	r3, s19
 8004030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004034:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004038:	4656      	mov	r6, sl
 800403a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800403e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004042:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004046:	4b74      	ldr	r3, [pc, #464]	; (8004218 <_dtoa_r+0x2e8>)
 8004048:	2200      	movs	r2, #0
 800404a:	4630      	mov	r0, r6
 800404c:	4639      	mov	r1, r7
 800404e:	f7fc f91b 	bl	8000288 <__aeabi_dsub>
 8004052:	a365      	add	r3, pc, #404	; (adr r3, 80041e8 <_dtoa_r+0x2b8>)
 8004054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004058:	f7fc face 	bl	80005f8 <__aeabi_dmul>
 800405c:	a364      	add	r3, pc, #400	; (adr r3, 80041f0 <_dtoa_r+0x2c0>)
 800405e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004062:	f7fc f913 	bl	800028c <__adddf3>
 8004066:	4606      	mov	r6, r0
 8004068:	4628      	mov	r0, r5
 800406a:	460f      	mov	r7, r1
 800406c:	f7fc fa5a 	bl	8000524 <__aeabi_i2d>
 8004070:	a361      	add	r3, pc, #388	; (adr r3, 80041f8 <_dtoa_r+0x2c8>)
 8004072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004076:	f7fc fabf 	bl	80005f8 <__aeabi_dmul>
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4630      	mov	r0, r6
 8004080:	4639      	mov	r1, r7
 8004082:	f7fc f903 	bl	800028c <__adddf3>
 8004086:	4606      	mov	r6, r0
 8004088:	460f      	mov	r7, r1
 800408a:	f7fc fd65 	bl	8000b58 <__aeabi_d2iz>
 800408e:	2200      	movs	r2, #0
 8004090:	9000      	str	r0, [sp, #0]
 8004092:	2300      	movs	r3, #0
 8004094:	4630      	mov	r0, r6
 8004096:	4639      	mov	r1, r7
 8004098:	f7fc fd20 	bl	8000adc <__aeabi_dcmplt>
 800409c:	b150      	cbz	r0, 80040b4 <_dtoa_r+0x184>
 800409e:	9800      	ldr	r0, [sp, #0]
 80040a0:	f7fc fa40 	bl	8000524 <__aeabi_i2d>
 80040a4:	4632      	mov	r2, r6
 80040a6:	463b      	mov	r3, r7
 80040a8:	f7fc fd0e 	bl	8000ac8 <__aeabi_dcmpeq>
 80040ac:	b910      	cbnz	r0, 80040b4 <_dtoa_r+0x184>
 80040ae:	9b00      	ldr	r3, [sp, #0]
 80040b0:	3b01      	subs	r3, #1
 80040b2:	9300      	str	r3, [sp, #0]
 80040b4:	9b00      	ldr	r3, [sp, #0]
 80040b6:	2b16      	cmp	r3, #22
 80040b8:	d85a      	bhi.n	8004170 <_dtoa_r+0x240>
 80040ba:	9a00      	ldr	r2, [sp, #0]
 80040bc:	4b57      	ldr	r3, [pc, #348]	; (800421c <_dtoa_r+0x2ec>)
 80040be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c6:	ec51 0b19 	vmov	r0, r1, d9
 80040ca:	f7fc fd07 	bl	8000adc <__aeabi_dcmplt>
 80040ce:	2800      	cmp	r0, #0
 80040d0:	d050      	beq.n	8004174 <_dtoa_r+0x244>
 80040d2:	9b00      	ldr	r3, [sp, #0]
 80040d4:	3b01      	subs	r3, #1
 80040d6:	9300      	str	r3, [sp, #0]
 80040d8:	2300      	movs	r3, #0
 80040da:	930b      	str	r3, [sp, #44]	; 0x2c
 80040dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80040de:	1b5d      	subs	r5, r3, r5
 80040e0:	1e6b      	subs	r3, r5, #1
 80040e2:	9305      	str	r3, [sp, #20]
 80040e4:	bf45      	ittet	mi
 80040e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80040ea:	9304      	strmi	r3, [sp, #16]
 80040ec:	2300      	movpl	r3, #0
 80040ee:	2300      	movmi	r3, #0
 80040f0:	bf4c      	ite	mi
 80040f2:	9305      	strmi	r3, [sp, #20]
 80040f4:	9304      	strpl	r3, [sp, #16]
 80040f6:	9b00      	ldr	r3, [sp, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	db3d      	blt.n	8004178 <_dtoa_r+0x248>
 80040fc:	9b05      	ldr	r3, [sp, #20]
 80040fe:	9a00      	ldr	r2, [sp, #0]
 8004100:	920a      	str	r2, [sp, #40]	; 0x28
 8004102:	4413      	add	r3, r2
 8004104:	9305      	str	r3, [sp, #20]
 8004106:	2300      	movs	r3, #0
 8004108:	9307      	str	r3, [sp, #28]
 800410a:	9b06      	ldr	r3, [sp, #24]
 800410c:	2b09      	cmp	r3, #9
 800410e:	f200 8089 	bhi.w	8004224 <_dtoa_r+0x2f4>
 8004112:	2b05      	cmp	r3, #5
 8004114:	bfc4      	itt	gt
 8004116:	3b04      	subgt	r3, #4
 8004118:	9306      	strgt	r3, [sp, #24]
 800411a:	9b06      	ldr	r3, [sp, #24]
 800411c:	f1a3 0302 	sub.w	r3, r3, #2
 8004120:	bfcc      	ite	gt
 8004122:	2500      	movgt	r5, #0
 8004124:	2501      	movle	r5, #1
 8004126:	2b03      	cmp	r3, #3
 8004128:	f200 8087 	bhi.w	800423a <_dtoa_r+0x30a>
 800412c:	e8df f003 	tbb	[pc, r3]
 8004130:	59383a2d 	.word	0x59383a2d
 8004134:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004138:	441d      	add	r5, r3
 800413a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800413e:	2b20      	cmp	r3, #32
 8004140:	bfc1      	itttt	gt
 8004142:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004146:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800414a:	fa0b f303 	lslgt.w	r3, fp, r3
 800414e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004152:	bfda      	itte	le
 8004154:	f1c3 0320 	rsble	r3, r3, #32
 8004158:	fa06 f003 	lslle.w	r0, r6, r3
 800415c:	4318      	orrgt	r0, r3
 800415e:	f7fc f9d1 	bl	8000504 <__aeabi_ui2d>
 8004162:	2301      	movs	r3, #1
 8004164:	4606      	mov	r6, r0
 8004166:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800416a:	3d01      	subs	r5, #1
 800416c:	930e      	str	r3, [sp, #56]	; 0x38
 800416e:	e76a      	b.n	8004046 <_dtoa_r+0x116>
 8004170:	2301      	movs	r3, #1
 8004172:	e7b2      	b.n	80040da <_dtoa_r+0x1aa>
 8004174:	900b      	str	r0, [sp, #44]	; 0x2c
 8004176:	e7b1      	b.n	80040dc <_dtoa_r+0x1ac>
 8004178:	9b04      	ldr	r3, [sp, #16]
 800417a:	9a00      	ldr	r2, [sp, #0]
 800417c:	1a9b      	subs	r3, r3, r2
 800417e:	9304      	str	r3, [sp, #16]
 8004180:	4253      	negs	r3, r2
 8004182:	9307      	str	r3, [sp, #28]
 8004184:	2300      	movs	r3, #0
 8004186:	930a      	str	r3, [sp, #40]	; 0x28
 8004188:	e7bf      	b.n	800410a <_dtoa_r+0x1da>
 800418a:	2300      	movs	r3, #0
 800418c:	9308      	str	r3, [sp, #32]
 800418e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004190:	2b00      	cmp	r3, #0
 8004192:	dc55      	bgt.n	8004240 <_dtoa_r+0x310>
 8004194:	2301      	movs	r3, #1
 8004196:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800419a:	461a      	mov	r2, r3
 800419c:	9209      	str	r2, [sp, #36]	; 0x24
 800419e:	e00c      	b.n	80041ba <_dtoa_r+0x28a>
 80041a0:	2301      	movs	r3, #1
 80041a2:	e7f3      	b.n	800418c <_dtoa_r+0x25c>
 80041a4:	2300      	movs	r3, #0
 80041a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80041a8:	9308      	str	r3, [sp, #32]
 80041aa:	9b00      	ldr	r3, [sp, #0]
 80041ac:	4413      	add	r3, r2
 80041ae:	9302      	str	r3, [sp, #8]
 80041b0:	3301      	adds	r3, #1
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	9303      	str	r3, [sp, #12]
 80041b6:	bfb8      	it	lt
 80041b8:	2301      	movlt	r3, #1
 80041ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80041bc:	2200      	movs	r2, #0
 80041be:	6042      	str	r2, [r0, #4]
 80041c0:	2204      	movs	r2, #4
 80041c2:	f102 0614 	add.w	r6, r2, #20
 80041c6:	429e      	cmp	r6, r3
 80041c8:	6841      	ldr	r1, [r0, #4]
 80041ca:	d93d      	bls.n	8004248 <_dtoa_r+0x318>
 80041cc:	4620      	mov	r0, r4
 80041ce:	f000 fdb1 	bl	8004d34 <_Balloc>
 80041d2:	9001      	str	r0, [sp, #4]
 80041d4:	2800      	cmp	r0, #0
 80041d6:	d13b      	bne.n	8004250 <_dtoa_r+0x320>
 80041d8:	4b11      	ldr	r3, [pc, #68]	; (8004220 <_dtoa_r+0x2f0>)
 80041da:	4602      	mov	r2, r0
 80041dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80041e0:	e6c0      	b.n	8003f64 <_dtoa_r+0x34>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e7df      	b.n	80041a6 <_dtoa_r+0x276>
 80041e6:	bf00      	nop
 80041e8:	636f4361 	.word	0x636f4361
 80041ec:	3fd287a7 	.word	0x3fd287a7
 80041f0:	8b60c8b3 	.word	0x8b60c8b3
 80041f4:	3fc68a28 	.word	0x3fc68a28
 80041f8:	509f79fb 	.word	0x509f79fb
 80041fc:	3fd34413 	.word	0x3fd34413
 8004200:	08005ffd 	.word	0x08005ffd
 8004204:	08006014 	.word	0x08006014
 8004208:	7ff00000 	.word	0x7ff00000
 800420c:	08005ff9 	.word	0x08005ff9
 8004210:	08005ff0 	.word	0x08005ff0
 8004214:	08005fcd 	.word	0x08005fcd
 8004218:	3ff80000 	.word	0x3ff80000
 800421c:	08006168 	.word	0x08006168
 8004220:	0800606f 	.word	0x0800606f
 8004224:	2501      	movs	r5, #1
 8004226:	2300      	movs	r3, #0
 8004228:	9306      	str	r3, [sp, #24]
 800422a:	9508      	str	r5, [sp, #32]
 800422c:	f04f 33ff 	mov.w	r3, #4294967295
 8004230:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004234:	2200      	movs	r2, #0
 8004236:	2312      	movs	r3, #18
 8004238:	e7b0      	b.n	800419c <_dtoa_r+0x26c>
 800423a:	2301      	movs	r3, #1
 800423c:	9308      	str	r3, [sp, #32]
 800423e:	e7f5      	b.n	800422c <_dtoa_r+0x2fc>
 8004240:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004242:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004246:	e7b8      	b.n	80041ba <_dtoa_r+0x28a>
 8004248:	3101      	adds	r1, #1
 800424a:	6041      	str	r1, [r0, #4]
 800424c:	0052      	lsls	r2, r2, #1
 800424e:	e7b8      	b.n	80041c2 <_dtoa_r+0x292>
 8004250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004252:	9a01      	ldr	r2, [sp, #4]
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	9b03      	ldr	r3, [sp, #12]
 8004258:	2b0e      	cmp	r3, #14
 800425a:	f200 809d 	bhi.w	8004398 <_dtoa_r+0x468>
 800425e:	2d00      	cmp	r5, #0
 8004260:	f000 809a 	beq.w	8004398 <_dtoa_r+0x468>
 8004264:	9b00      	ldr	r3, [sp, #0]
 8004266:	2b00      	cmp	r3, #0
 8004268:	dd32      	ble.n	80042d0 <_dtoa_r+0x3a0>
 800426a:	4ab7      	ldr	r2, [pc, #732]	; (8004548 <_dtoa_r+0x618>)
 800426c:	f003 030f 	and.w	r3, r3, #15
 8004270:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004274:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004278:	9b00      	ldr	r3, [sp, #0]
 800427a:	05d8      	lsls	r0, r3, #23
 800427c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004280:	d516      	bpl.n	80042b0 <_dtoa_r+0x380>
 8004282:	4bb2      	ldr	r3, [pc, #712]	; (800454c <_dtoa_r+0x61c>)
 8004284:	ec51 0b19 	vmov	r0, r1, d9
 8004288:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800428c:	f7fc fade 	bl	800084c <__aeabi_ddiv>
 8004290:	f007 070f 	and.w	r7, r7, #15
 8004294:	4682      	mov	sl, r0
 8004296:	468b      	mov	fp, r1
 8004298:	2503      	movs	r5, #3
 800429a:	4eac      	ldr	r6, [pc, #688]	; (800454c <_dtoa_r+0x61c>)
 800429c:	b957      	cbnz	r7, 80042b4 <_dtoa_r+0x384>
 800429e:	4642      	mov	r2, r8
 80042a0:	464b      	mov	r3, r9
 80042a2:	4650      	mov	r0, sl
 80042a4:	4659      	mov	r1, fp
 80042a6:	f7fc fad1 	bl	800084c <__aeabi_ddiv>
 80042aa:	4682      	mov	sl, r0
 80042ac:	468b      	mov	fp, r1
 80042ae:	e028      	b.n	8004302 <_dtoa_r+0x3d2>
 80042b0:	2502      	movs	r5, #2
 80042b2:	e7f2      	b.n	800429a <_dtoa_r+0x36a>
 80042b4:	07f9      	lsls	r1, r7, #31
 80042b6:	d508      	bpl.n	80042ca <_dtoa_r+0x39a>
 80042b8:	4640      	mov	r0, r8
 80042ba:	4649      	mov	r1, r9
 80042bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80042c0:	f7fc f99a 	bl	80005f8 <__aeabi_dmul>
 80042c4:	3501      	adds	r5, #1
 80042c6:	4680      	mov	r8, r0
 80042c8:	4689      	mov	r9, r1
 80042ca:	107f      	asrs	r7, r7, #1
 80042cc:	3608      	adds	r6, #8
 80042ce:	e7e5      	b.n	800429c <_dtoa_r+0x36c>
 80042d0:	f000 809b 	beq.w	800440a <_dtoa_r+0x4da>
 80042d4:	9b00      	ldr	r3, [sp, #0]
 80042d6:	4f9d      	ldr	r7, [pc, #628]	; (800454c <_dtoa_r+0x61c>)
 80042d8:	425e      	negs	r6, r3
 80042da:	4b9b      	ldr	r3, [pc, #620]	; (8004548 <_dtoa_r+0x618>)
 80042dc:	f006 020f 	and.w	r2, r6, #15
 80042e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80042e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042e8:	ec51 0b19 	vmov	r0, r1, d9
 80042ec:	f7fc f984 	bl	80005f8 <__aeabi_dmul>
 80042f0:	1136      	asrs	r6, r6, #4
 80042f2:	4682      	mov	sl, r0
 80042f4:	468b      	mov	fp, r1
 80042f6:	2300      	movs	r3, #0
 80042f8:	2502      	movs	r5, #2
 80042fa:	2e00      	cmp	r6, #0
 80042fc:	d17a      	bne.n	80043f4 <_dtoa_r+0x4c4>
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1d3      	bne.n	80042aa <_dtoa_r+0x37a>
 8004302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 8082 	beq.w	800440e <_dtoa_r+0x4de>
 800430a:	4b91      	ldr	r3, [pc, #580]	; (8004550 <_dtoa_r+0x620>)
 800430c:	2200      	movs	r2, #0
 800430e:	4650      	mov	r0, sl
 8004310:	4659      	mov	r1, fp
 8004312:	f7fc fbe3 	bl	8000adc <__aeabi_dcmplt>
 8004316:	2800      	cmp	r0, #0
 8004318:	d079      	beq.n	800440e <_dtoa_r+0x4de>
 800431a:	9b03      	ldr	r3, [sp, #12]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d076      	beq.n	800440e <_dtoa_r+0x4de>
 8004320:	9b02      	ldr	r3, [sp, #8]
 8004322:	2b00      	cmp	r3, #0
 8004324:	dd36      	ble.n	8004394 <_dtoa_r+0x464>
 8004326:	9b00      	ldr	r3, [sp, #0]
 8004328:	4650      	mov	r0, sl
 800432a:	4659      	mov	r1, fp
 800432c:	1e5f      	subs	r7, r3, #1
 800432e:	2200      	movs	r2, #0
 8004330:	4b88      	ldr	r3, [pc, #544]	; (8004554 <_dtoa_r+0x624>)
 8004332:	f7fc f961 	bl	80005f8 <__aeabi_dmul>
 8004336:	9e02      	ldr	r6, [sp, #8]
 8004338:	4682      	mov	sl, r0
 800433a:	468b      	mov	fp, r1
 800433c:	3501      	adds	r5, #1
 800433e:	4628      	mov	r0, r5
 8004340:	f7fc f8f0 	bl	8000524 <__aeabi_i2d>
 8004344:	4652      	mov	r2, sl
 8004346:	465b      	mov	r3, fp
 8004348:	f7fc f956 	bl	80005f8 <__aeabi_dmul>
 800434c:	4b82      	ldr	r3, [pc, #520]	; (8004558 <_dtoa_r+0x628>)
 800434e:	2200      	movs	r2, #0
 8004350:	f7fb ff9c 	bl	800028c <__adddf3>
 8004354:	46d0      	mov	r8, sl
 8004356:	46d9      	mov	r9, fp
 8004358:	4682      	mov	sl, r0
 800435a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800435e:	2e00      	cmp	r6, #0
 8004360:	d158      	bne.n	8004414 <_dtoa_r+0x4e4>
 8004362:	4b7e      	ldr	r3, [pc, #504]	; (800455c <_dtoa_r+0x62c>)
 8004364:	2200      	movs	r2, #0
 8004366:	4640      	mov	r0, r8
 8004368:	4649      	mov	r1, r9
 800436a:	f7fb ff8d 	bl	8000288 <__aeabi_dsub>
 800436e:	4652      	mov	r2, sl
 8004370:	465b      	mov	r3, fp
 8004372:	4680      	mov	r8, r0
 8004374:	4689      	mov	r9, r1
 8004376:	f7fc fbcf 	bl	8000b18 <__aeabi_dcmpgt>
 800437a:	2800      	cmp	r0, #0
 800437c:	f040 8295 	bne.w	80048aa <_dtoa_r+0x97a>
 8004380:	4652      	mov	r2, sl
 8004382:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004386:	4640      	mov	r0, r8
 8004388:	4649      	mov	r1, r9
 800438a:	f7fc fba7 	bl	8000adc <__aeabi_dcmplt>
 800438e:	2800      	cmp	r0, #0
 8004390:	f040 8289 	bne.w	80048a6 <_dtoa_r+0x976>
 8004394:	ec5b ab19 	vmov	sl, fp, d9
 8004398:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800439a:	2b00      	cmp	r3, #0
 800439c:	f2c0 8148 	blt.w	8004630 <_dtoa_r+0x700>
 80043a0:	9a00      	ldr	r2, [sp, #0]
 80043a2:	2a0e      	cmp	r2, #14
 80043a4:	f300 8144 	bgt.w	8004630 <_dtoa_r+0x700>
 80043a8:	4b67      	ldr	r3, [pc, #412]	; (8004548 <_dtoa_r+0x618>)
 80043aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80043ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80043b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f280 80d5 	bge.w	8004564 <_dtoa_r+0x634>
 80043ba:	9b03      	ldr	r3, [sp, #12]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f300 80d1 	bgt.w	8004564 <_dtoa_r+0x634>
 80043c2:	f040 826f 	bne.w	80048a4 <_dtoa_r+0x974>
 80043c6:	4b65      	ldr	r3, [pc, #404]	; (800455c <_dtoa_r+0x62c>)
 80043c8:	2200      	movs	r2, #0
 80043ca:	4640      	mov	r0, r8
 80043cc:	4649      	mov	r1, r9
 80043ce:	f7fc f913 	bl	80005f8 <__aeabi_dmul>
 80043d2:	4652      	mov	r2, sl
 80043d4:	465b      	mov	r3, fp
 80043d6:	f7fc fb95 	bl	8000b04 <__aeabi_dcmpge>
 80043da:	9e03      	ldr	r6, [sp, #12]
 80043dc:	4637      	mov	r7, r6
 80043de:	2800      	cmp	r0, #0
 80043e0:	f040 8245 	bne.w	800486e <_dtoa_r+0x93e>
 80043e4:	9d01      	ldr	r5, [sp, #4]
 80043e6:	2331      	movs	r3, #49	; 0x31
 80043e8:	f805 3b01 	strb.w	r3, [r5], #1
 80043ec:	9b00      	ldr	r3, [sp, #0]
 80043ee:	3301      	adds	r3, #1
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	e240      	b.n	8004876 <_dtoa_r+0x946>
 80043f4:	07f2      	lsls	r2, r6, #31
 80043f6:	d505      	bpl.n	8004404 <_dtoa_r+0x4d4>
 80043f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043fc:	f7fc f8fc 	bl	80005f8 <__aeabi_dmul>
 8004400:	3501      	adds	r5, #1
 8004402:	2301      	movs	r3, #1
 8004404:	1076      	asrs	r6, r6, #1
 8004406:	3708      	adds	r7, #8
 8004408:	e777      	b.n	80042fa <_dtoa_r+0x3ca>
 800440a:	2502      	movs	r5, #2
 800440c:	e779      	b.n	8004302 <_dtoa_r+0x3d2>
 800440e:	9f00      	ldr	r7, [sp, #0]
 8004410:	9e03      	ldr	r6, [sp, #12]
 8004412:	e794      	b.n	800433e <_dtoa_r+0x40e>
 8004414:	9901      	ldr	r1, [sp, #4]
 8004416:	4b4c      	ldr	r3, [pc, #304]	; (8004548 <_dtoa_r+0x618>)
 8004418:	4431      	add	r1, r6
 800441a:	910d      	str	r1, [sp, #52]	; 0x34
 800441c:	9908      	ldr	r1, [sp, #32]
 800441e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004422:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004426:	2900      	cmp	r1, #0
 8004428:	d043      	beq.n	80044b2 <_dtoa_r+0x582>
 800442a:	494d      	ldr	r1, [pc, #308]	; (8004560 <_dtoa_r+0x630>)
 800442c:	2000      	movs	r0, #0
 800442e:	f7fc fa0d 	bl	800084c <__aeabi_ddiv>
 8004432:	4652      	mov	r2, sl
 8004434:	465b      	mov	r3, fp
 8004436:	f7fb ff27 	bl	8000288 <__aeabi_dsub>
 800443a:	9d01      	ldr	r5, [sp, #4]
 800443c:	4682      	mov	sl, r0
 800443e:	468b      	mov	fp, r1
 8004440:	4649      	mov	r1, r9
 8004442:	4640      	mov	r0, r8
 8004444:	f7fc fb88 	bl	8000b58 <__aeabi_d2iz>
 8004448:	4606      	mov	r6, r0
 800444a:	f7fc f86b 	bl	8000524 <__aeabi_i2d>
 800444e:	4602      	mov	r2, r0
 8004450:	460b      	mov	r3, r1
 8004452:	4640      	mov	r0, r8
 8004454:	4649      	mov	r1, r9
 8004456:	f7fb ff17 	bl	8000288 <__aeabi_dsub>
 800445a:	3630      	adds	r6, #48	; 0x30
 800445c:	f805 6b01 	strb.w	r6, [r5], #1
 8004460:	4652      	mov	r2, sl
 8004462:	465b      	mov	r3, fp
 8004464:	4680      	mov	r8, r0
 8004466:	4689      	mov	r9, r1
 8004468:	f7fc fb38 	bl	8000adc <__aeabi_dcmplt>
 800446c:	2800      	cmp	r0, #0
 800446e:	d163      	bne.n	8004538 <_dtoa_r+0x608>
 8004470:	4642      	mov	r2, r8
 8004472:	464b      	mov	r3, r9
 8004474:	4936      	ldr	r1, [pc, #216]	; (8004550 <_dtoa_r+0x620>)
 8004476:	2000      	movs	r0, #0
 8004478:	f7fb ff06 	bl	8000288 <__aeabi_dsub>
 800447c:	4652      	mov	r2, sl
 800447e:	465b      	mov	r3, fp
 8004480:	f7fc fb2c 	bl	8000adc <__aeabi_dcmplt>
 8004484:	2800      	cmp	r0, #0
 8004486:	f040 80b5 	bne.w	80045f4 <_dtoa_r+0x6c4>
 800448a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800448c:	429d      	cmp	r5, r3
 800448e:	d081      	beq.n	8004394 <_dtoa_r+0x464>
 8004490:	4b30      	ldr	r3, [pc, #192]	; (8004554 <_dtoa_r+0x624>)
 8004492:	2200      	movs	r2, #0
 8004494:	4650      	mov	r0, sl
 8004496:	4659      	mov	r1, fp
 8004498:	f7fc f8ae 	bl	80005f8 <__aeabi_dmul>
 800449c:	4b2d      	ldr	r3, [pc, #180]	; (8004554 <_dtoa_r+0x624>)
 800449e:	4682      	mov	sl, r0
 80044a0:	468b      	mov	fp, r1
 80044a2:	4640      	mov	r0, r8
 80044a4:	4649      	mov	r1, r9
 80044a6:	2200      	movs	r2, #0
 80044a8:	f7fc f8a6 	bl	80005f8 <__aeabi_dmul>
 80044ac:	4680      	mov	r8, r0
 80044ae:	4689      	mov	r9, r1
 80044b0:	e7c6      	b.n	8004440 <_dtoa_r+0x510>
 80044b2:	4650      	mov	r0, sl
 80044b4:	4659      	mov	r1, fp
 80044b6:	f7fc f89f 	bl	80005f8 <__aeabi_dmul>
 80044ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044bc:	9d01      	ldr	r5, [sp, #4]
 80044be:	930f      	str	r3, [sp, #60]	; 0x3c
 80044c0:	4682      	mov	sl, r0
 80044c2:	468b      	mov	fp, r1
 80044c4:	4649      	mov	r1, r9
 80044c6:	4640      	mov	r0, r8
 80044c8:	f7fc fb46 	bl	8000b58 <__aeabi_d2iz>
 80044cc:	4606      	mov	r6, r0
 80044ce:	f7fc f829 	bl	8000524 <__aeabi_i2d>
 80044d2:	3630      	adds	r6, #48	; 0x30
 80044d4:	4602      	mov	r2, r0
 80044d6:	460b      	mov	r3, r1
 80044d8:	4640      	mov	r0, r8
 80044da:	4649      	mov	r1, r9
 80044dc:	f7fb fed4 	bl	8000288 <__aeabi_dsub>
 80044e0:	f805 6b01 	strb.w	r6, [r5], #1
 80044e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80044e6:	429d      	cmp	r5, r3
 80044e8:	4680      	mov	r8, r0
 80044ea:	4689      	mov	r9, r1
 80044ec:	f04f 0200 	mov.w	r2, #0
 80044f0:	d124      	bne.n	800453c <_dtoa_r+0x60c>
 80044f2:	4b1b      	ldr	r3, [pc, #108]	; (8004560 <_dtoa_r+0x630>)
 80044f4:	4650      	mov	r0, sl
 80044f6:	4659      	mov	r1, fp
 80044f8:	f7fb fec8 	bl	800028c <__adddf3>
 80044fc:	4602      	mov	r2, r0
 80044fe:	460b      	mov	r3, r1
 8004500:	4640      	mov	r0, r8
 8004502:	4649      	mov	r1, r9
 8004504:	f7fc fb08 	bl	8000b18 <__aeabi_dcmpgt>
 8004508:	2800      	cmp	r0, #0
 800450a:	d173      	bne.n	80045f4 <_dtoa_r+0x6c4>
 800450c:	4652      	mov	r2, sl
 800450e:	465b      	mov	r3, fp
 8004510:	4913      	ldr	r1, [pc, #76]	; (8004560 <_dtoa_r+0x630>)
 8004512:	2000      	movs	r0, #0
 8004514:	f7fb feb8 	bl	8000288 <__aeabi_dsub>
 8004518:	4602      	mov	r2, r0
 800451a:	460b      	mov	r3, r1
 800451c:	4640      	mov	r0, r8
 800451e:	4649      	mov	r1, r9
 8004520:	f7fc fadc 	bl	8000adc <__aeabi_dcmplt>
 8004524:	2800      	cmp	r0, #0
 8004526:	f43f af35 	beq.w	8004394 <_dtoa_r+0x464>
 800452a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800452c:	1e6b      	subs	r3, r5, #1
 800452e:	930f      	str	r3, [sp, #60]	; 0x3c
 8004530:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004534:	2b30      	cmp	r3, #48	; 0x30
 8004536:	d0f8      	beq.n	800452a <_dtoa_r+0x5fa>
 8004538:	9700      	str	r7, [sp, #0]
 800453a:	e049      	b.n	80045d0 <_dtoa_r+0x6a0>
 800453c:	4b05      	ldr	r3, [pc, #20]	; (8004554 <_dtoa_r+0x624>)
 800453e:	f7fc f85b 	bl	80005f8 <__aeabi_dmul>
 8004542:	4680      	mov	r8, r0
 8004544:	4689      	mov	r9, r1
 8004546:	e7bd      	b.n	80044c4 <_dtoa_r+0x594>
 8004548:	08006168 	.word	0x08006168
 800454c:	08006140 	.word	0x08006140
 8004550:	3ff00000 	.word	0x3ff00000
 8004554:	40240000 	.word	0x40240000
 8004558:	401c0000 	.word	0x401c0000
 800455c:	40140000 	.word	0x40140000
 8004560:	3fe00000 	.word	0x3fe00000
 8004564:	9d01      	ldr	r5, [sp, #4]
 8004566:	4656      	mov	r6, sl
 8004568:	465f      	mov	r7, fp
 800456a:	4642      	mov	r2, r8
 800456c:	464b      	mov	r3, r9
 800456e:	4630      	mov	r0, r6
 8004570:	4639      	mov	r1, r7
 8004572:	f7fc f96b 	bl	800084c <__aeabi_ddiv>
 8004576:	f7fc faef 	bl	8000b58 <__aeabi_d2iz>
 800457a:	4682      	mov	sl, r0
 800457c:	f7fb ffd2 	bl	8000524 <__aeabi_i2d>
 8004580:	4642      	mov	r2, r8
 8004582:	464b      	mov	r3, r9
 8004584:	f7fc f838 	bl	80005f8 <__aeabi_dmul>
 8004588:	4602      	mov	r2, r0
 800458a:	460b      	mov	r3, r1
 800458c:	4630      	mov	r0, r6
 800458e:	4639      	mov	r1, r7
 8004590:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8004594:	f7fb fe78 	bl	8000288 <__aeabi_dsub>
 8004598:	f805 6b01 	strb.w	r6, [r5], #1
 800459c:	9e01      	ldr	r6, [sp, #4]
 800459e:	9f03      	ldr	r7, [sp, #12]
 80045a0:	1bae      	subs	r6, r5, r6
 80045a2:	42b7      	cmp	r7, r6
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	d135      	bne.n	8004616 <_dtoa_r+0x6e6>
 80045aa:	f7fb fe6f 	bl	800028c <__adddf3>
 80045ae:	4642      	mov	r2, r8
 80045b0:	464b      	mov	r3, r9
 80045b2:	4606      	mov	r6, r0
 80045b4:	460f      	mov	r7, r1
 80045b6:	f7fc faaf 	bl	8000b18 <__aeabi_dcmpgt>
 80045ba:	b9d0      	cbnz	r0, 80045f2 <_dtoa_r+0x6c2>
 80045bc:	4642      	mov	r2, r8
 80045be:	464b      	mov	r3, r9
 80045c0:	4630      	mov	r0, r6
 80045c2:	4639      	mov	r1, r7
 80045c4:	f7fc fa80 	bl	8000ac8 <__aeabi_dcmpeq>
 80045c8:	b110      	cbz	r0, 80045d0 <_dtoa_r+0x6a0>
 80045ca:	f01a 0f01 	tst.w	sl, #1
 80045ce:	d110      	bne.n	80045f2 <_dtoa_r+0x6c2>
 80045d0:	4620      	mov	r0, r4
 80045d2:	ee18 1a10 	vmov	r1, s16
 80045d6:	f000 fbed 	bl	8004db4 <_Bfree>
 80045da:	2300      	movs	r3, #0
 80045dc:	9800      	ldr	r0, [sp, #0]
 80045de:	702b      	strb	r3, [r5, #0]
 80045e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045e2:	3001      	adds	r0, #1
 80045e4:	6018      	str	r0, [r3, #0]
 80045e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f43f acf1 	beq.w	8003fd0 <_dtoa_r+0xa0>
 80045ee:	601d      	str	r5, [r3, #0]
 80045f0:	e4ee      	b.n	8003fd0 <_dtoa_r+0xa0>
 80045f2:	9f00      	ldr	r7, [sp, #0]
 80045f4:	462b      	mov	r3, r5
 80045f6:	461d      	mov	r5, r3
 80045f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80045fc:	2a39      	cmp	r2, #57	; 0x39
 80045fe:	d106      	bne.n	800460e <_dtoa_r+0x6de>
 8004600:	9a01      	ldr	r2, [sp, #4]
 8004602:	429a      	cmp	r2, r3
 8004604:	d1f7      	bne.n	80045f6 <_dtoa_r+0x6c6>
 8004606:	9901      	ldr	r1, [sp, #4]
 8004608:	2230      	movs	r2, #48	; 0x30
 800460a:	3701      	adds	r7, #1
 800460c:	700a      	strb	r2, [r1, #0]
 800460e:	781a      	ldrb	r2, [r3, #0]
 8004610:	3201      	adds	r2, #1
 8004612:	701a      	strb	r2, [r3, #0]
 8004614:	e790      	b.n	8004538 <_dtoa_r+0x608>
 8004616:	4ba6      	ldr	r3, [pc, #664]	; (80048b0 <_dtoa_r+0x980>)
 8004618:	2200      	movs	r2, #0
 800461a:	f7fb ffed 	bl	80005f8 <__aeabi_dmul>
 800461e:	2200      	movs	r2, #0
 8004620:	2300      	movs	r3, #0
 8004622:	4606      	mov	r6, r0
 8004624:	460f      	mov	r7, r1
 8004626:	f7fc fa4f 	bl	8000ac8 <__aeabi_dcmpeq>
 800462a:	2800      	cmp	r0, #0
 800462c:	d09d      	beq.n	800456a <_dtoa_r+0x63a>
 800462e:	e7cf      	b.n	80045d0 <_dtoa_r+0x6a0>
 8004630:	9a08      	ldr	r2, [sp, #32]
 8004632:	2a00      	cmp	r2, #0
 8004634:	f000 80d7 	beq.w	80047e6 <_dtoa_r+0x8b6>
 8004638:	9a06      	ldr	r2, [sp, #24]
 800463a:	2a01      	cmp	r2, #1
 800463c:	f300 80ba 	bgt.w	80047b4 <_dtoa_r+0x884>
 8004640:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004642:	2a00      	cmp	r2, #0
 8004644:	f000 80b2 	beq.w	80047ac <_dtoa_r+0x87c>
 8004648:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800464c:	9e07      	ldr	r6, [sp, #28]
 800464e:	9d04      	ldr	r5, [sp, #16]
 8004650:	9a04      	ldr	r2, [sp, #16]
 8004652:	441a      	add	r2, r3
 8004654:	9204      	str	r2, [sp, #16]
 8004656:	9a05      	ldr	r2, [sp, #20]
 8004658:	2101      	movs	r1, #1
 800465a:	441a      	add	r2, r3
 800465c:	4620      	mov	r0, r4
 800465e:	9205      	str	r2, [sp, #20]
 8004660:	f000 fc60 	bl	8004f24 <__i2b>
 8004664:	4607      	mov	r7, r0
 8004666:	2d00      	cmp	r5, #0
 8004668:	dd0c      	ble.n	8004684 <_dtoa_r+0x754>
 800466a:	9b05      	ldr	r3, [sp, #20]
 800466c:	2b00      	cmp	r3, #0
 800466e:	dd09      	ble.n	8004684 <_dtoa_r+0x754>
 8004670:	42ab      	cmp	r3, r5
 8004672:	9a04      	ldr	r2, [sp, #16]
 8004674:	bfa8      	it	ge
 8004676:	462b      	movge	r3, r5
 8004678:	1ad2      	subs	r2, r2, r3
 800467a:	9204      	str	r2, [sp, #16]
 800467c:	9a05      	ldr	r2, [sp, #20]
 800467e:	1aed      	subs	r5, r5, r3
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	9305      	str	r3, [sp, #20]
 8004684:	9b07      	ldr	r3, [sp, #28]
 8004686:	b31b      	cbz	r3, 80046d0 <_dtoa_r+0x7a0>
 8004688:	9b08      	ldr	r3, [sp, #32]
 800468a:	2b00      	cmp	r3, #0
 800468c:	f000 80af 	beq.w	80047ee <_dtoa_r+0x8be>
 8004690:	2e00      	cmp	r6, #0
 8004692:	dd13      	ble.n	80046bc <_dtoa_r+0x78c>
 8004694:	4639      	mov	r1, r7
 8004696:	4632      	mov	r2, r6
 8004698:	4620      	mov	r0, r4
 800469a:	f000 fd03 	bl	80050a4 <__pow5mult>
 800469e:	ee18 2a10 	vmov	r2, s16
 80046a2:	4601      	mov	r1, r0
 80046a4:	4607      	mov	r7, r0
 80046a6:	4620      	mov	r0, r4
 80046a8:	f000 fc52 	bl	8004f50 <__multiply>
 80046ac:	ee18 1a10 	vmov	r1, s16
 80046b0:	4680      	mov	r8, r0
 80046b2:	4620      	mov	r0, r4
 80046b4:	f000 fb7e 	bl	8004db4 <_Bfree>
 80046b8:	ee08 8a10 	vmov	s16, r8
 80046bc:	9b07      	ldr	r3, [sp, #28]
 80046be:	1b9a      	subs	r2, r3, r6
 80046c0:	d006      	beq.n	80046d0 <_dtoa_r+0x7a0>
 80046c2:	ee18 1a10 	vmov	r1, s16
 80046c6:	4620      	mov	r0, r4
 80046c8:	f000 fcec 	bl	80050a4 <__pow5mult>
 80046cc:	ee08 0a10 	vmov	s16, r0
 80046d0:	2101      	movs	r1, #1
 80046d2:	4620      	mov	r0, r4
 80046d4:	f000 fc26 	bl	8004f24 <__i2b>
 80046d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046da:	2b00      	cmp	r3, #0
 80046dc:	4606      	mov	r6, r0
 80046de:	f340 8088 	ble.w	80047f2 <_dtoa_r+0x8c2>
 80046e2:	461a      	mov	r2, r3
 80046e4:	4601      	mov	r1, r0
 80046e6:	4620      	mov	r0, r4
 80046e8:	f000 fcdc 	bl	80050a4 <__pow5mult>
 80046ec:	9b06      	ldr	r3, [sp, #24]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	4606      	mov	r6, r0
 80046f2:	f340 8081 	ble.w	80047f8 <_dtoa_r+0x8c8>
 80046f6:	f04f 0800 	mov.w	r8, #0
 80046fa:	6933      	ldr	r3, [r6, #16]
 80046fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004700:	6918      	ldr	r0, [r3, #16]
 8004702:	f000 fbbf 	bl	8004e84 <__hi0bits>
 8004706:	f1c0 0020 	rsb	r0, r0, #32
 800470a:	9b05      	ldr	r3, [sp, #20]
 800470c:	4418      	add	r0, r3
 800470e:	f010 001f 	ands.w	r0, r0, #31
 8004712:	f000 8092 	beq.w	800483a <_dtoa_r+0x90a>
 8004716:	f1c0 0320 	rsb	r3, r0, #32
 800471a:	2b04      	cmp	r3, #4
 800471c:	f340 808a 	ble.w	8004834 <_dtoa_r+0x904>
 8004720:	f1c0 001c 	rsb	r0, r0, #28
 8004724:	9b04      	ldr	r3, [sp, #16]
 8004726:	4403      	add	r3, r0
 8004728:	9304      	str	r3, [sp, #16]
 800472a:	9b05      	ldr	r3, [sp, #20]
 800472c:	4403      	add	r3, r0
 800472e:	4405      	add	r5, r0
 8004730:	9305      	str	r3, [sp, #20]
 8004732:	9b04      	ldr	r3, [sp, #16]
 8004734:	2b00      	cmp	r3, #0
 8004736:	dd07      	ble.n	8004748 <_dtoa_r+0x818>
 8004738:	ee18 1a10 	vmov	r1, s16
 800473c:	461a      	mov	r2, r3
 800473e:	4620      	mov	r0, r4
 8004740:	f000 fd0a 	bl	8005158 <__lshift>
 8004744:	ee08 0a10 	vmov	s16, r0
 8004748:	9b05      	ldr	r3, [sp, #20]
 800474a:	2b00      	cmp	r3, #0
 800474c:	dd05      	ble.n	800475a <_dtoa_r+0x82a>
 800474e:	4631      	mov	r1, r6
 8004750:	461a      	mov	r2, r3
 8004752:	4620      	mov	r0, r4
 8004754:	f000 fd00 	bl	8005158 <__lshift>
 8004758:	4606      	mov	r6, r0
 800475a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800475c:	2b00      	cmp	r3, #0
 800475e:	d06e      	beq.n	800483e <_dtoa_r+0x90e>
 8004760:	ee18 0a10 	vmov	r0, s16
 8004764:	4631      	mov	r1, r6
 8004766:	f000 fd67 	bl	8005238 <__mcmp>
 800476a:	2800      	cmp	r0, #0
 800476c:	da67      	bge.n	800483e <_dtoa_r+0x90e>
 800476e:	9b00      	ldr	r3, [sp, #0]
 8004770:	3b01      	subs	r3, #1
 8004772:	ee18 1a10 	vmov	r1, s16
 8004776:	9300      	str	r3, [sp, #0]
 8004778:	220a      	movs	r2, #10
 800477a:	2300      	movs	r3, #0
 800477c:	4620      	mov	r0, r4
 800477e:	f000 fb3b 	bl	8004df8 <__multadd>
 8004782:	9b08      	ldr	r3, [sp, #32]
 8004784:	ee08 0a10 	vmov	s16, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	f000 81b1 	beq.w	8004af0 <_dtoa_r+0xbc0>
 800478e:	2300      	movs	r3, #0
 8004790:	4639      	mov	r1, r7
 8004792:	220a      	movs	r2, #10
 8004794:	4620      	mov	r0, r4
 8004796:	f000 fb2f 	bl	8004df8 <__multadd>
 800479a:	9b02      	ldr	r3, [sp, #8]
 800479c:	2b00      	cmp	r3, #0
 800479e:	4607      	mov	r7, r0
 80047a0:	f300 808e 	bgt.w	80048c0 <_dtoa_r+0x990>
 80047a4:	9b06      	ldr	r3, [sp, #24]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	dc51      	bgt.n	800484e <_dtoa_r+0x91e>
 80047aa:	e089      	b.n	80048c0 <_dtoa_r+0x990>
 80047ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80047ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80047b2:	e74b      	b.n	800464c <_dtoa_r+0x71c>
 80047b4:	9b03      	ldr	r3, [sp, #12]
 80047b6:	1e5e      	subs	r6, r3, #1
 80047b8:	9b07      	ldr	r3, [sp, #28]
 80047ba:	42b3      	cmp	r3, r6
 80047bc:	bfbf      	itttt	lt
 80047be:	9b07      	ldrlt	r3, [sp, #28]
 80047c0:	9607      	strlt	r6, [sp, #28]
 80047c2:	1af2      	sublt	r2, r6, r3
 80047c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80047c6:	bfb6      	itet	lt
 80047c8:	189b      	addlt	r3, r3, r2
 80047ca:	1b9e      	subge	r6, r3, r6
 80047cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80047ce:	9b03      	ldr	r3, [sp, #12]
 80047d0:	bfb8      	it	lt
 80047d2:	2600      	movlt	r6, #0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	bfb7      	itett	lt
 80047d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80047dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80047e0:	1a9d      	sublt	r5, r3, r2
 80047e2:	2300      	movlt	r3, #0
 80047e4:	e734      	b.n	8004650 <_dtoa_r+0x720>
 80047e6:	9e07      	ldr	r6, [sp, #28]
 80047e8:	9d04      	ldr	r5, [sp, #16]
 80047ea:	9f08      	ldr	r7, [sp, #32]
 80047ec:	e73b      	b.n	8004666 <_dtoa_r+0x736>
 80047ee:	9a07      	ldr	r2, [sp, #28]
 80047f0:	e767      	b.n	80046c2 <_dtoa_r+0x792>
 80047f2:	9b06      	ldr	r3, [sp, #24]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	dc18      	bgt.n	800482a <_dtoa_r+0x8fa>
 80047f8:	f1ba 0f00 	cmp.w	sl, #0
 80047fc:	d115      	bne.n	800482a <_dtoa_r+0x8fa>
 80047fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004802:	b993      	cbnz	r3, 800482a <_dtoa_r+0x8fa>
 8004804:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004808:	0d1b      	lsrs	r3, r3, #20
 800480a:	051b      	lsls	r3, r3, #20
 800480c:	b183      	cbz	r3, 8004830 <_dtoa_r+0x900>
 800480e:	9b04      	ldr	r3, [sp, #16]
 8004810:	3301      	adds	r3, #1
 8004812:	9304      	str	r3, [sp, #16]
 8004814:	9b05      	ldr	r3, [sp, #20]
 8004816:	3301      	adds	r3, #1
 8004818:	9305      	str	r3, [sp, #20]
 800481a:	f04f 0801 	mov.w	r8, #1
 800481e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004820:	2b00      	cmp	r3, #0
 8004822:	f47f af6a 	bne.w	80046fa <_dtoa_r+0x7ca>
 8004826:	2001      	movs	r0, #1
 8004828:	e76f      	b.n	800470a <_dtoa_r+0x7da>
 800482a:	f04f 0800 	mov.w	r8, #0
 800482e:	e7f6      	b.n	800481e <_dtoa_r+0x8ee>
 8004830:	4698      	mov	r8, r3
 8004832:	e7f4      	b.n	800481e <_dtoa_r+0x8ee>
 8004834:	f43f af7d 	beq.w	8004732 <_dtoa_r+0x802>
 8004838:	4618      	mov	r0, r3
 800483a:	301c      	adds	r0, #28
 800483c:	e772      	b.n	8004724 <_dtoa_r+0x7f4>
 800483e:	9b03      	ldr	r3, [sp, #12]
 8004840:	2b00      	cmp	r3, #0
 8004842:	dc37      	bgt.n	80048b4 <_dtoa_r+0x984>
 8004844:	9b06      	ldr	r3, [sp, #24]
 8004846:	2b02      	cmp	r3, #2
 8004848:	dd34      	ble.n	80048b4 <_dtoa_r+0x984>
 800484a:	9b03      	ldr	r3, [sp, #12]
 800484c:	9302      	str	r3, [sp, #8]
 800484e:	9b02      	ldr	r3, [sp, #8]
 8004850:	b96b      	cbnz	r3, 800486e <_dtoa_r+0x93e>
 8004852:	4631      	mov	r1, r6
 8004854:	2205      	movs	r2, #5
 8004856:	4620      	mov	r0, r4
 8004858:	f000 face 	bl	8004df8 <__multadd>
 800485c:	4601      	mov	r1, r0
 800485e:	4606      	mov	r6, r0
 8004860:	ee18 0a10 	vmov	r0, s16
 8004864:	f000 fce8 	bl	8005238 <__mcmp>
 8004868:	2800      	cmp	r0, #0
 800486a:	f73f adbb 	bgt.w	80043e4 <_dtoa_r+0x4b4>
 800486e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004870:	9d01      	ldr	r5, [sp, #4]
 8004872:	43db      	mvns	r3, r3
 8004874:	9300      	str	r3, [sp, #0]
 8004876:	f04f 0800 	mov.w	r8, #0
 800487a:	4631      	mov	r1, r6
 800487c:	4620      	mov	r0, r4
 800487e:	f000 fa99 	bl	8004db4 <_Bfree>
 8004882:	2f00      	cmp	r7, #0
 8004884:	f43f aea4 	beq.w	80045d0 <_dtoa_r+0x6a0>
 8004888:	f1b8 0f00 	cmp.w	r8, #0
 800488c:	d005      	beq.n	800489a <_dtoa_r+0x96a>
 800488e:	45b8      	cmp	r8, r7
 8004890:	d003      	beq.n	800489a <_dtoa_r+0x96a>
 8004892:	4641      	mov	r1, r8
 8004894:	4620      	mov	r0, r4
 8004896:	f000 fa8d 	bl	8004db4 <_Bfree>
 800489a:	4639      	mov	r1, r7
 800489c:	4620      	mov	r0, r4
 800489e:	f000 fa89 	bl	8004db4 <_Bfree>
 80048a2:	e695      	b.n	80045d0 <_dtoa_r+0x6a0>
 80048a4:	2600      	movs	r6, #0
 80048a6:	4637      	mov	r7, r6
 80048a8:	e7e1      	b.n	800486e <_dtoa_r+0x93e>
 80048aa:	9700      	str	r7, [sp, #0]
 80048ac:	4637      	mov	r7, r6
 80048ae:	e599      	b.n	80043e4 <_dtoa_r+0x4b4>
 80048b0:	40240000 	.word	0x40240000
 80048b4:	9b08      	ldr	r3, [sp, #32]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f000 80ca 	beq.w	8004a50 <_dtoa_r+0xb20>
 80048bc:	9b03      	ldr	r3, [sp, #12]
 80048be:	9302      	str	r3, [sp, #8]
 80048c0:	2d00      	cmp	r5, #0
 80048c2:	dd05      	ble.n	80048d0 <_dtoa_r+0x9a0>
 80048c4:	4639      	mov	r1, r7
 80048c6:	462a      	mov	r2, r5
 80048c8:	4620      	mov	r0, r4
 80048ca:	f000 fc45 	bl	8005158 <__lshift>
 80048ce:	4607      	mov	r7, r0
 80048d0:	f1b8 0f00 	cmp.w	r8, #0
 80048d4:	d05b      	beq.n	800498e <_dtoa_r+0xa5e>
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	4620      	mov	r0, r4
 80048da:	f000 fa2b 	bl	8004d34 <_Balloc>
 80048de:	4605      	mov	r5, r0
 80048e0:	b928      	cbnz	r0, 80048ee <_dtoa_r+0x9be>
 80048e2:	4b87      	ldr	r3, [pc, #540]	; (8004b00 <_dtoa_r+0xbd0>)
 80048e4:	4602      	mov	r2, r0
 80048e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80048ea:	f7ff bb3b 	b.w	8003f64 <_dtoa_r+0x34>
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	3202      	adds	r2, #2
 80048f2:	0092      	lsls	r2, r2, #2
 80048f4:	f107 010c 	add.w	r1, r7, #12
 80048f8:	300c      	adds	r0, #12
 80048fa:	f000 fa0d 	bl	8004d18 <memcpy>
 80048fe:	2201      	movs	r2, #1
 8004900:	4629      	mov	r1, r5
 8004902:	4620      	mov	r0, r4
 8004904:	f000 fc28 	bl	8005158 <__lshift>
 8004908:	9b01      	ldr	r3, [sp, #4]
 800490a:	f103 0901 	add.w	r9, r3, #1
 800490e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8004912:	4413      	add	r3, r2
 8004914:	9305      	str	r3, [sp, #20]
 8004916:	f00a 0301 	and.w	r3, sl, #1
 800491a:	46b8      	mov	r8, r7
 800491c:	9304      	str	r3, [sp, #16]
 800491e:	4607      	mov	r7, r0
 8004920:	4631      	mov	r1, r6
 8004922:	ee18 0a10 	vmov	r0, s16
 8004926:	f7ff fa75 	bl	8003e14 <quorem>
 800492a:	4641      	mov	r1, r8
 800492c:	9002      	str	r0, [sp, #8]
 800492e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004932:	ee18 0a10 	vmov	r0, s16
 8004936:	f000 fc7f 	bl	8005238 <__mcmp>
 800493a:	463a      	mov	r2, r7
 800493c:	9003      	str	r0, [sp, #12]
 800493e:	4631      	mov	r1, r6
 8004940:	4620      	mov	r0, r4
 8004942:	f000 fc95 	bl	8005270 <__mdiff>
 8004946:	68c2      	ldr	r2, [r0, #12]
 8004948:	f109 3bff 	add.w	fp, r9, #4294967295
 800494c:	4605      	mov	r5, r0
 800494e:	bb02      	cbnz	r2, 8004992 <_dtoa_r+0xa62>
 8004950:	4601      	mov	r1, r0
 8004952:	ee18 0a10 	vmov	r0, s16
 8004956:	f000 fc6f 	bl	8005238 <__mcmp>
 800495a:	4602      	mov	r2, r0
 800495c:	4629      	mov	r1, r5
 800495e:	4620      	mov	r0, r4
 8004960:	9207      	str	r2, [sp, #28]
 8004962:	f000 fa27 	bl	8004db4 <_Bfree>
 8004966:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800496a:	ea43 0102 	orr.w	r1, r3, r2
 800496e:	9b04      	ldr	r3, [sp, #16]
 8004970:	430b      	orrs	r3, r1
 8004972:	464d      	mov	r5, r9
 8004974:	d10f      	bne.n	8004996 <_dtoa_r+0xa66>
 8004976:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800497a:	d02a      	beq.n	80049d2 <_dtoa_r+0xaa2>
 800497c:	9b03      	ldr	r3, [sp, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	dd02      	ble.n	8004988 <_dtoa_r+0xa58>
 8004982:	9b02      	ldr	r3, [sp, #8]
 8004984:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8004988:	f88b a000 	strb.w	sl, [fp]
 800498c:	e775      	b.n	800487a <_dtoa_r+0x94a>
 800498e:	4638      	mov	r0, r7
 8004990:	e7ba      	b.n	8004908 <_dtoa_r+0x9d8>
 8004992:	2201      	movs	r2, #1
 8004994:	e7e2      	b.n	800495c <_dtoa_r+0xa2c>
 8004996:	9b03      	ldr	r3, [sp, #12]
 8004998:	2b00      	cmp	r3, #0
 800499a:	db04      	blt.n	80049a6 <_dtoa_r+0xa76>
 800499c:	9906      	ldr	r1, [sp, #24]
 800499e:	430b      	orrs	r3, r1
 80049a0:	9904      	ldr	r1, [sp, #16]
 80049a2:	430b      	orrs	r3, r1
 80049a4:	d122      	bne.n	80049ec <_dtoa_r+0xabc>
 80049a6:	2a00      	cmp	r2, #0
 80049a8:	ddee      	ble.n	8004988 <_dtoa_r+0xa58>
 80049aa:	ee18 1a10 	vmov	r1, s16
 80049ae:	2201      	movs	r2, #1
 80049b0:	4620      	mov	r0, r4
 80049b2:	f000 fbd1 	bl	8005158 <__lshift>
 80049b6:	4631      	mov	r1, r6
 80049b8:	ee08 0a10 	vmov	s16, r0
 80049bc:	f000 fc3c 	bl	8005238 <__mcmp>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	dc03      	bgt.n	80049cc <_dtoa_r+0xa9c>
 80049c4:	d1e0      	bne.n	8004988 <_dtoa_r+0xa58>
 80049c6:	f01a 0f01 	tst.w	sl, #1
 80049ca:	d0dd      	beq.n	8004988 <_dtoa_r+0xa58>
 80049cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80049d0:	d1d7      	bne.n	8004982 <_dtoa_r+0xa52>
 80049d2:	2339      	movs	r3, #57	; 0x39
 80049d4:	f88b 3000 	strb.w	r3, [fp]
 80049d8:	462b      	mov	r3, r5
 80049da:	461d      	mov	r5, r3
 80049dc:	3b01      	subs	r3, #1
 80049de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80049e2:	2a39      	cmp	r2, #57	; 0x39
 80049e4:	d071      	beq.n	8004aca <_dtoa_r+0xb9a>
 80049e6:	3201      	adds	r2, #1
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	e746      	b.n	800487a <_dtoa_r+0x94a>
 80049ec:	2a00      	cmp	r2, #0
 80049ee:	dd07      	ble.n	8004a00 <_dtoa_r+0xad0>
 80049f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80049f4:	d0ed      	beq.n	80049d2 <_dtoa_r+0xaa2>
 80049f6:	f10a 0301 	add.w	r3, sl, #1
 80049fa:	f88b 3000 	strb.w	r3, [fp]
 80049fe:	e73c      	b.n	800487a <_dtoa_r+0x94a>
 8004a00:	9b05      	ldr	r3, [sp, #20]
 8004a02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8004a06:	4599      	cmp	r9, r3
 8004a08:	d047      	beq.n	8004a9a <_dtoa_r+0xb6a>
 8004a0a:	ee18 1a10 	vmov	r1, s16
 8004a0e:	2300      	movs	r3, #0
 8004a10:	220a      	movs	r2, #10
 8004a12:	4620      	mov	r0, r4
 8004a14:	f000 f9f0 	bl	8004df8 <__multadd>
 8004a18:	45b8      	cmp	r8, r7
 8004a1a:	ee08 0a10 	vmov	s16, r0
 8004a1e:	f04f 0300 	mov.w	r3, #0
 8004a22:	f04f 020a 	mov.w	r2, #10
 8004a26:	4641      	mov	r1, r8
 8004a28:	4620      	mov	r0, r4
 8004a2a:	d106      	bne.n	8004a3a <_dtoa_r+0xb0a>
 8004a2c:	f000 f9e4 	bl	8004df8 <__multadd>
 8004a30:	4680      	mov	r8, r0
 8004a32:	4607      	mov	r7, r0
 8004a34:	f109 0901 	add.w	r9, r9, #1
 8004a38:	e772      	b.n	8004920 <_dtoa_r+0x9f0>
 8004a3a:	f000 f9dd 	bl	8004df8 <__multadd>
 8004a3e:	4639      	mov	r1, r7
 8004a40:	4680      	mov	r8, r0
 8004a42:	2300      	movs	r3, #0
 8004a44:	220a      	movs	r2, #10
 8004a46:	4620      	mov	r0, r4
 8004a48:	f000 f9d6 	bl	8004df8 <__multadd>
 8004a4c:	4607      	mov	r7, r0
 8004a4e:	e7f1      	b.n	8004a34 <_dtoa_r+0xb04>
 8004a50:	9b03      	ldr	r3, [sp, #12]
 8004a52:	9302      	str	r3, [sp, #8]
 8004a54:	9d01      	ldr	r5, [sp, #4]
 8004a56:	ee18 0a10 	vmov	r0, s16
 8004a5a:	4631      	mov	r1, r6
 8004a5c:	f7ff f9da 	bl	8003e14 <quorem>
 8004a60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8004a64:	9b01      	ldr	r3, [sp, #4]
 8004a66:	f805 ab01 	strb.w	sl, [r5], #1
 8004a6a:	1aea      	subs	r2, r5, r3
 8004a6c:	9b02      	ldr	r3, [sp, #8]
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	dd09      	ble.n	8004a86 <_dtoa_r+0xb56>
 8004a72:	ee18 1a10 	vmov	r1, s16
 8004a76:	2300      	movs	r3, #0
 8004a78:	220a      	movs	r2, #10
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	f000 f9bc 	bl	8004df8 <__multadd>
 8004a80:	ee08 0a10 	vmov	s16, r0
 8004a84:	e7e7      	b.n	8004a56 <_dtoa_r+0xb26>
 8004a86:	9b02      	ldr	r3, [sp, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	bfc8      	it	gt
 8004a8c:	461d      	movgt	r5, r3
 8004a8e:	9b01      	ldr	r3, [sp, #4]
 8004a90:	bfd8      	it	le
 8004a92:	2501      	movle	r5, #1
 8004a94:	441d      	add	r5, r3
 8004a96:	f04f 0800 	mov.w	r8, #0
 8004a9a:	ee18 1a10 	vmov	r1, s16
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	4620      	mov	r0, r4
 8004aa2:	f000 fb59 	bl	8005158 <__lshift>
 8004aa6:	4631      	mov	r1, r6
 8004aa8:	ee08 0a10 	vmov	s16, r0
 8004aac:	f000 fbc4 	bl	8005238 <__mcmp>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	dc91      	bgt.n	80049d8 <_dtoa_r+0xaa8>
 8004ab4:	d102      	bne.n	8004abc <_dtoa_r+0xb8c>
 8004ab6:	f01a 0f01 	tst.w	sl, #1
 8004aba:	d18d      	bne.n	80049d8 <_dtoa_r+0xaa8>
 8004abc:	462b      	mov	r3, r5
 8004abe:	461d      	mov	r5, r3
 8004ac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004ac4:	2a30      	cmp	r2, #48	; 0x30
 8004ac6:	d0fa      	beq.n	8004abe <_dtoa_r+0xb8e>
 8004ac8:	e6d7      	b.n	800487a <_dtoa_r+0x94a>
 8004aca:	9a01      	ldr	r2, [sp, #4]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d184      	bne.n	80049da <_dtoa_r+0xaaa>
 8004ad0:	9b00      	ldr	r3, [sp, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	9300      	str	r3, [sp, #0]
 8004ad6:	2331      	movs	r3, #49	; 0x31
 8004ad8:	7013      	strb	r3, [r2, #0]
 8004ada:	e6ce      	b.n	800487a <_dtoa_r+0x94a>
 8004adc:	4b09      	ldr	r3, [pc, #36]	; (8004b04 <_dtoa_r+0xbd4>)
 8004ade:	f7ff ba95 	b.w	800400c <_dtoa_r+0xdc>
 8004ae2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	f47f aa6e 	bne.w	8003fc6 <_dtoa_r+0x96>
 8004aea:	4b07      	ldr	r3, [pc, #28]	; (8004b08 <_dtoa_r+0xbd8>)
 8004aec:	f7ff ba8e 	b.w	800400c <_dtoa_r+0xdc>
 8004af0:	9b02      	ldr	r3, [sp, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	dcae      	bgt.n	8004a54 <_dtoa_r+0xb24>
 8004af6:	9b06      	ldr	r3, [sp, #24]
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	f73f aea8 	bgt.w	800484e <_dtoa_r+0x91e>
 8004afe:	e7a9      	b.n	8004a54 <_dtoa_r+0xb24>
 8004b00:	0800606f 	.word	0x0800606f
 8004b04:	08005fcc 	.word	0x08005fcc
 8004b08:	08005ff0 	.word	0x08005ff0

08004b0c <std>:
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	b510      	push	{r4, lr}
 8004b10:	4604      	mov	r4, r0
 8004b12:	e9c0 3300 	strd	r3, r3, [r0]
 8004b16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004b1a:	6083      	str	r3, [r0, #8]
 8004b1c:	8181      	strh	r1, [r0, #12]
 8004b1e:	6643      	str	r3, [r0, #100]	; 0x64
 8004b20:	81c2      	strh	r2, [r0, #14]
 8004b22:	6183      	str	r3, [r0, #24]
 8004b24:	4619      	mov	r1, r3
 8004b26:	2208      	movs	r2, #8
 8004b28:	305c      	adds	r0, #92	; 0x5c
 8004b2a:	f7fe fce9 	bl	8003500 <memset>
 8004b2e:	4b05      	ldr	r3, [pc, #20]	; (8004b44 <std+0x38>)
 8004b30:	6263      	str	r3, [r4, #36]	; 0x24
 8004b32:	4b05      	ldr	r3, [pc, #20]	; (8004b48 <std+0x3c>)
 8004b34:	62a3      	str	r3, [r4, #40]	; 0x28
 8004b36:	4b05      	ldr	r3, [pc, #20]	; (8004b4c <std+0x40>)
 8004b38:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004b3a:	4b05      	ldr	r3, [pc, #20]	; (8004b50 <std+0x44>)
 8004b3c:	6224      	str	r4, [r4, #32]
 8004b3e:	6323      	str	r3, [r4, #48]	; 0x30
 8004b40:	bd10      	pop	{r4, pc}
 8004b42:	bf00      	nop
 8004b44:	080058fd 	.word	0x080058fd
 8004b48:	0800591f 	.word	0x0800591f
 8004b4c:	08005957 	.word	0x08005957
 8004b50:	0800597b 	.word	0x0800597b

08004b54 <_cleanup_r>:
 8004b54:	4901      	ldr	r1, [pc, #4]	; (8004b5c <_cleanup_r+0x8>)
 8004b56:	f000 b8af 	b.w	8004cb8 <_fwalk_reent>
 8004b5a:	bf00      	nop
 8004b5c:	08005c91 	.word	0x08005c91

08004b60 <__sfmoreglue>:
 8004b60:	b570      	push	{r4, r5, r6, lr}
 8004b62:	2268      	movs	r2, #104	; 0x68
 8004b64:	1e4d      	subs	r5, r1, #1
 8004b66:	4355      	muls	r5, r2
 8004b68:	460e      	mov	r6, r1
 8004b6a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004b6e:	f000 fce7 	bl	8005540 <_malloc_r>
 8004b72:	4604      	mov	r4, r0
 8004b74:	b140      	cbz	r0, 8004b88 <__sfmoreglue+0x28>
 8004b76:	2100      	movs	r1, #0
 8004b78:	e9c0 1600 	strd	r1, r6, [r0]
 8004b7c:	300c      	adds	r0, #12
 8004b7e:	60a0      	str	r0, [r4, #8]
 8004b80:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004b84:	f7fe fcbc 	bl	8003500 <memset>
 8004b88:	4620      	mov	r0, r4
 8004b8a:	bd70      	pop	{r4, r5, r6, pc}

08004b8c <__sfp_lock_acquire>:
 8004b8c:	4801      	ldr	r0, [pc, #4]	; (8004b94 <__sfp_lock_acquire+0x8>)
 8004b8e:	f000 b8b8 	b.w	8004d02 <__retarget_lock_acquire_recursive>
 8004b92:	bf00      	nop
 8004b94:	20000205 	.word	0x20000205

08004b98 <__sfp_lock_release>:
 8004b98:	4801      	ldr	r0, [pc, #4]	; (8004ba0 <__sfp_lock_release+0x8>)
 8004b9a:	f000 b8b3 	b.w	8004d04 <__retarget_lock_release_recursive>
 8004b9e:	bf00      	nop
 8004ba0:	20000205 	.word	0x20000205

08004ba4 <__sinit_lock_acquire>:
 8004ba4:	4801      	ldr	r0, [pc, #4]	; (8004bac <__sinit_lock_acquire+0x8>)
 8004ba6:	f000 b8ac 	b.w	8004d02 <__retarget_lock_acquire_recursive>
 8004baa:	bf00      	nop
 8004bac:	20000206 	.word	0x20000206

08004bb0 <__sinit_lock_release>:
 8004bb0:	4801      	ldr	r0, [pc, #4]	; (8004bb8 <__sinit_lock_release+0x8>)
 8004bb2:	f000 b8a7 	b.w	8004d04 <__retarget_lock_release_recursive>
 8004bb6:	bf00      	nop
 8004bb8:	20000206 	.word	0x20000206

08004bbc <__sinit>:
 8004bbc:	b510      	push	{r4, lr}
 8004bbe:	4604      	mov	r4, r0
 8004bc0:	f7ff fff0 	bl	8004ba4 <__sinit_lock_acquire>
 8004bc4:	69a3      	ldr	r3, [r4, #24]
 8004bc6:	b11b      	cbz	r3, 8004bd0 <__sinit+0x14>
 8004bc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004bcc:	f7ff bff0 	b.w	8004bb0 <__sinit_lock_release>
 8004bd0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004bd4:	6523      	str	r3, [r4, #80]	; 0x50
 8004bd6:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <__sinit+0x68>)
 8004bd8:	4a13      	ldr	r2, [pc, #76]	; (8004c28 <__sinit+0x6c>)
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	62a2      	str	r2, [r4, #40]	; 0x28
 8004bde:	42a3      	cmp	r3, r4
 8004be0:	bf04      	itt	eq
 8004be2:	2301      	moveq	r3, #1
 8004be4:	61a3      	streq	r3, [r4, #24]
 8004be6:	4620      	mov	r0, r4
 8004be8:	f000 f820 	bl	8004c2c <__sfp>
 8004bec:	6060      	str	r0, [r4, #4]
 8004bee:	4620      	mov	r0, r4
 8004bf0:	f000 f81c 	bl	8004c2c <__sfp>
 8004bf4:	60a0      	str	r0, [r4, #8]
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	f000 f818 	bl	8004c2c <__sfp>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	60e0      	str	r0, [r4, #12]
 8004c00:	2104      	movs	r1, #4
 8004c02:	6860      	ldr	r0, [r4, #4]
 8004c04:	f7ff ff82 	bl	8004b0c <std>
 8004c08:	68a0      	ldr	r0, [r4, #8]
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	2109      	movs	r1, #9
 8004c0e:	f7ff ff7d 	bl	8004b0c <std>
 8004c12:	68e0      	ldr	r0, [r4, #12]
 8004c14:	2202      	movs	r2, #2
 8004c16:	2112      	movs	r1, #18
 8004c18:	f7ff ff78 	bl	8004b0c <std>
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	61a3      	str	r3, [r4, #24]
 8004c20:	e7d2      	b.n	8004bc8 <__sinit+0xc>
 8004c22:	bf00      	nop
 8004c24:	08005fb8 	.word	0x08005fb8
 8004c28:	08004b55 	.word	0x08004b55

08004c2c <__sfp>:
 8004c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c2e:	4607      	mov	r7, r0
 8004c30:	f7ff ffac 	bl	8004b8c <__sfp_lock_acquire>
 8004c34:	4b1e      	ldr	r3, [pc, #120]	; (8004cb0 <__sfp+0x84>)
 8004c36:	681e      	ldr	r6, [r3, #0]
 8004c38:	69b3      	ldr	r3, [r6, #24]
 8004c3a:	b913      	cbnz	r3, 8004c42 <__sfp+0x16>
 8004c3c:	4630      	mov	r0, r6
 8004c3e:	f7ff ffbd 	bl	8004bbc <__sinit>
 8004c42:	3648      	adds	r6, #72	; 0x48
 8004c44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004c48:	3b01      	subs	r3, #1
 8004c4a:	d503      	bpl.n	8004c54 <__sfp+0x28>
 8004c4c:	6833      	ldr	r3, [r6, #0]
 8004c4e:	b30b      	cbz	r3, 8004c94 <__sfp+0x68>
 8004c50:	6836      	ldr	r6, [r6, #0]
 8004c52:	e7f7      	b.n	8004c44 <__sfp+0x18>
 8004c54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004c58:	b9d5      	cbnz	r5, 8004c90 <__sfp+0x64>
 8004c5a:	4b16      	ldr	r3, [pc, #88]	; (8004cb4 <__sfp+0x88>)
 8004c5c:	60e3      	str	r3, [r4, #12]
 8004c5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004c62:	6665      	str	r5, [r4, #100]	; 0x64
 8004c64:	f000 f84c 	bl	8004d00 <__retarget_lock_init_recursive>
 8004c68:	f7ff ff96 	bl	8004b98 <__sfp_lock_release>
 8004c6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004c70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004c74:	6025      	str	r5, [r4, #0]
 8004c76:	61a5      	str	r5, [r4, #24]
 8004c78:	2208      	movs	r2, #8
 8004c7a:	4629      	mov	r1, r5
 8004c7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004c80:	f7fe fc3e 	bl	8003500 <memset>
 8004c84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004c88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004c8c:	4620      	mov	r0, r4
 8004c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c90:	3468      	adds	r4, #104	; 0x68
 8004c92:	e7d9      	b.n	8004c48 <__sfp+0x1c>
 8004c94:	2104      	movs	r1, #4
 8004c96:	4638      	mov	r0, r7
 8004c98:	f7ff ff62 	bl	8004b60 <__sfmoreglue>
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	6030      	str	r0, [r6, #0]
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	d1d5      	bne.n	8004c50 <__sfp+0x24>
 8004ca4:	f7ff ff78 	bl	8004b98 <__sfp_lock_release>
 8004ca8:	230c      	movs	r3, #12
 8004caa:	603b      	str	r3, [r7, #0]
 8004cac:	e7ee      	b.n	8004c8c <__sfp+0x60>
 8004cae:	bf00      	nop
 8004cb0:	08005fb8 	.word	0x08005fb8
 8004cb4:	ffff0001 	.word	0xffff0001

08004cb8 <_fwalk_reent>:
 8004cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cbc:	4606      	mov	r6, r0
 8004cbe:	4688      	mov	r8, r1
 8004cc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004cc4:	2700      	movs	r7, #0
 8004cc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004cca:	f1b9 0901 	subs.w	r9, r9, #1
 8004cce:	d505      	bpl.n	8004cdc <_fwalk_reent+0x24>
 8004cd0:	6824      	ldr	r4, [r4, #0]
 8004cd2:	2c00      	cmp	r4, #0
 8004cd4:	d1f7      	bne.n	8004cc6 <_fwalk_reent+0xe>
 8004cd6:	4638      	mov	r0, r7
 8004cd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004cdc:	89ab      	ldrh	r3, [r5, #12]
 8004cde:	2b01      	cmp	r3, #1
 8004ce0:	d907      	bls.n	8004cf2 <_fwalk_reent+0x3a>
 8004ce2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	d003      	beq.n	8004cf2 <_fwalk_reent+0x3a>
 8004cea:	4629      	mov	r1, r5
 8004cec:	4630      	mov	r0, r6
 8004cee:	47c0      	blx	r8
 8004cf0:	4307      	orrs	r7, r0
 8004cf2:	3568      	adds	r5, #104	; 0x68
 8004cf4:	e7e9      	b.n	8004cca <_fwalk_reent+0x12>
	...

08004cf8 <_localeconv_r>:
 8004cf8:	4800      	ldr	r0, [pc, #0]	; (8004cfc <_localeconv_r+0x4>)
 8004cfa:	4770      	bx	lr
 8004cfc:	20000160 	.word	0x20000160

08004d00 <__retarget_lock_init_recursive>:
 8004d00:	4770      	bx	lr

08004d02 <__retarget_lock_acquire_recursive>:
 8004d02:	4770      	bx	lr

08004d04 <__retarget_lock_release_recursive>:
 8004d04:	4770      	bx	lr
	...

08004d08 <malloc>:
 8004d08:	4b02      	ldr	r3, [pc, #8]	; (8004d14 <malloc+0xc>)
 8004d0a:	4601      	mov	r1, r0
 8004d0c:	6818      	ldr	r0, [r3, #0]
 8004d0e:	f000 bc17 	b.w	8005540 <_malloc_r>
 8004d12:	bf00      	nop
 8004d14:	2000000c 	.word	0x2000000c

08004d18 <memcpy>:
 8004d18:	440a      	add	r2, r1
 8004d1a:	4291      	cmp	r1, r2
 8004d1c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d20:	d100      	bne.n	8004d24 <memcpy+0xc>
 8004d22:	4770      	bx	lr
 8004d24:	b510      	push	{r4, lr}
 8004d26:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d2a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d2e:	4291      	cmp	r1, r2
 8004d30:	d1f9      	bne.n	8004d26 <memcpy+0xe>
 8004d32:	bd10      	pop	{r4, pc}

08004d34 <_Balloc>:
 8004d34:	b570      	push	{r4, r5, r6, lr}
 8004d36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004d38:	4604      	mov	r4, r0
 8004d3a:	460d      	mov	r5, r1
 8004d3c:	b976      	cbnz	r6, 8004d5c <_Balloc+0x28>
 8004d3e:	2010      	movs	r0, #16
 8004d40:	f7ff ffe2 	bl	8004d08 <malloc>
 8004d44:	4602      	mov	r2, r0
 8004d46:	6260      	str	r0, [r4, #36]	; 0x24
 8004d48:	b920      	cbnz	r0, 8004d54 <_Balloc+0x20>
 8004d4a:	4b18      	ldr	r3, [pc, #96]	; (8004dac <_Balloc+0x78>)
 8004d4c:	4818      	ldr	r0, [pc, #96]	; (8004db0 <_Balloc+0x7c>)
 8004d4e:	2166      	movs	r1, #102	; 0x66
 8004d50:	f000 feea 	bl	8005b28 <__assert_func>
 8004d54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004d58:	6006      	str	r6, [r0, #0]
 8004d5a:	60c6      	str	r6, [r0, #12]
 8004d5c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8004d5e:	68f3      	ldr	r3, [r6, #12]
 8004d60:	b183      	cbz	r3, 8004d84 <_Balloc+0x50>
 8004d62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004d6a:	b9b8      	cbnz	r0, 8004d9c <_Balloc+0x68>
 8004d6c:	2101      	movs	r1, #1
 8004d6e:	fa01 f605 	lsl.w	r6, r1, r5
 8004d72:	1d72      	adds	r2, r6, #5
 8004d74:	0092      	lsls	r2, r2, #2
 8004d76:	4620      	mov	r0, r4
 8004d78:	f000 fb60 	bl	800543c <_calloc_r>
 8004d7c:	b160      	cbz	r0, 8004d98 <_Balloc+0x64>
 8004d7e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004d82:	e00e      	b.n	8004da2 <_Balloc+0x6e>
 8004d84:	2221      	movs	r2, #33	; 0x21
 8004d86:	2104      	movs	r1, #4
 8004d88:	4620      	mov	r0, r4
 8004d8a:	f000 fb57 	bl	800543c <_calloc_r>
 8004d8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004d90:	60f0      	str	r0, [r6, #12]
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d1e4      	bne.n	8004d62 <_Balloc+0x2e>
 8004d98:	2000      	movs	r0, #0
 8004d9a:	bd70      	pop	{r4, r5, r6, pc}
 8004d9c:	6802      	ldr	r2, [r0, #0]
 8004d9e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004da2:	2300      	movs	r3, #0
 8004da4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004da8:	e7f7      	b.n	8004d9a <_Balloc+0x66>
 8004daa:	bf00      	nop
 8004dac:	08005ffd 	.word	0x08005ffd
 8004db0:	080060e0 	.word	0x080060e0

08004db4 <_Bfree>:
 8004db4:	b570      	push	{r4, r5, r6, lr}
 8004db6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004db8:	4605      	mov	r5, r0
 8004dba:	460c      	mov	r4, r1
 8004dbc:	b976      	cbnz	r6, 8004ddc <_Bfree+0x28>
 8004dbe:	2010      	movs	r0, #16
 8004dc0:	f7ff ffa2 	bl	8004d08 <malloc>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	6268      	str	r0, [r5, #36]	; 0x24
 8004dc8:	b920      	cbnz	r0, 8004dd4 <_Bfree+0x20>
 8004dca:	4b09      	ldr	r3, [pc, #36]	; (8004df0 <_Bfree+0x3c>)
 8004dcc:	4809      	ldr	r0, [pc, #36]	; (8004df4 <_Bfree+0x40>)
 8004dce:	218a      	movs	r1, #138	; 0x8a
 8004dd0:	f000 feaa 	bl	8005b28 <__assert_func>
 8004dd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004dd8:	6006      	str	r6, [r0, #0]
 8004dda:	60c6      	str	r6, [r0, #12]
 8004ddc:	b13c      	cbz	r4, 8004dee <_Bfree+0x3a>
 8004dde:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004de0:	6862      	ldr	r2, [r4, #4]
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004de8:	6021      	str	r1, [r4, #0]
 8004dea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004dee:	bd70      	pop	{r4, r5, r6, pc}
 8004df0:	08005ffd 	.word	0x08005ffd
 8004df4:	080060e0 	.word	0x080060e0

08004df8 <__multadd>:
 8004df8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dfc:	690d      	ldr	r5, [r1, #16]
 8004dfe:	4607      	mov	r7, r0
 8004e00:	460c      	mov	r4, r1
 8004e02:	461e      	mov	r6, r3
 8004e04:	f101 0c14 	add.w	ip, r1, #20
 8004e08:	2000      	movs	r0, #0
 8004e0a:	f8dc 3000 	ldr.w	r3, [ip]
 8004e0e:	b299      	uxth	r1, r3
 8004e10:	fb02 6101 	mla	r1, r2, r1, r6
 8004e14:	0c1e      	lsrs	r6, r3, #16
 8004e16:	0c0b      	lsrs	r3, r1, #16
 8004e18:	fb02 3306 	mla	r3, r2, r6, r3
 8004e1c:	b289      	uxth	r1, r1
 8004e1e:	3001      	adds	r0, #1
 8004e20:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004e24:	4285      	cmp	r5, r0
 8004e26:	f84c 1b04 	str.w	r1, [ip], #4
 8004e2a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004e2e:	dcec      	bgt.n	8004e0a <__multadd+0x12>
 8004e30:	b30e      	cbz	r6, 8004e76 <__multadd+0x7e>
 8004e32:	68a3      	ldr	r3, [r4, #8]
 8004e34:	42ab      	cmp	r3, r5
 8004e36:	dc19      	bgt.n	8004e6c <__multadd+0x74>
 8004e38:	6861      	ldr	r1, [r4, #4]
 8004e3a:	4638      	mov	r0, r7
 8004e3c:	3101      	adds	r1, #1
 8004e3e:	f7ff ff79 	bl	8004d34 <_Balloc>
 8004e42:	4680      	mov	r8, r0
 8004e44:	b928      	cbnz	r0, 8004e52 <__multadd+0x5a>
 8004e46:	4602      	mov	r2, r0
 8004e48:	4b0c      	ldr	r3, [pc, #48]	; (8004e7c <__multadd+0x84>)
 8004e4a:	480d      	ldr	r0, [pc, #52]	; (8004e80 <__multadd+0x88>)
 8004e4c:	21b5      	movs	r1, #181	; 0xb5
 8004e4e:	f000 fe6b 	bl	8005b28 <__assert_func>
 8004e52:	6922      	ldr	r2, [r4, #16]
 8004e54:	3202      	adds	r2, #2
 8004e56:	f104 010c 	add.w	r1, r4, #12
 8004e5a:	0092      	lsls	r2, r2, #2
 8004e5c:	300c      	adds	r0, #12
 8004e5e:	f7ff ff5b 	bl	8004d18 <memcpy>
 8004e62:	4621      	mov	r1, r4
 8004e64:	4638      	mov	r0, r7
 8004e66:	f7ff ffa5 	bl	8004db4 <_Bfree>
 8004e6a:	4644      	mov	r4, r8
 8004e6c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004e70:	3501      	adds	r5, #1
 8004e72:	615e      	str	r6, [r3, #20]
 8004e74:	6125      	str	r5, [r4, #16]
 8004e76:	4620      	mov	r0, r4
 8004e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e7c:	0800606f 	.word	0x0800606f
 8004e80:	080060e0 	.word	0x080060e0

08004e84 <__hi0bits>:
 8004e84:	0c03      	lsrs	r3, r0, #16
 8004e86:	041b      	lsls	r3, r3, #16
 8004e88:	b9d3      	cbnz	r3, 8004ec0 <__hi0bits+0x3c>
 8004e8a:	0400      	lsls	r0, r0, #16
 8004e8c:	2310      	movs	r3, #16
 8004e8e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8004e92:	bf04      	itt	eq
 8004e94:	0200      	lsleq	r0, r0, #8
 8004e96:	3308      	addeq	r3, #8
 8004e98:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8004e9c:	bf04      	itt	eq
 8004e9e:	0100      	lsleq	r0, r0, #4
 8004ea0:	3304      	addeq	r3, #4
 8004ea2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8004ea6:	bf04      	itt	eq
 8004ea8:	0080      	lsleq	r0, r0, #2
 8004eaa:	3302      	addeq	r3, #2
 8004eac:	2800      	cmp	r0, #0
 8004eae:	db05      	blt.n	8004ebc <__hi0bits+0x38>
 8004eb0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8004eb4:	f103 0301 	add.w	r3, r3, #1
 8004eb8:	bf08      	it	eq
 8004eba:	2320      	moveq	r3, #32
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	4770      	bx	lr
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	e7e4      	b.n	8004e8e <__hi0bits+0xa>

08004ec4 <__lo0bits>:
 8004ec4:	6803      	ldr	r3, [r0, #0]
 8004ec6:	f013 0207 	ands.w	r2, r3, #7
 8004eca:	4601      	mov	r1, r0
 8004ecc:	d00b      	beq.n	8004ee6 <__lo0bits+0x22>
 8004ece:	07da      	lsls	r2, r3, #31
 8004ed0:	d423      	bmi.n	8004f1a <__lo0bits+0x56>
 8004ed2:	0798      	lsls	r0, r3, #30
 8004ed4:	bf49      	itett	mi
 8004ed6:	085b      	lsrmi	r3, r3, #1
 8004ed8:	089b      	lsrpl	r3, r3, #2
 8004eda:	2001      	movmi	r0, #1
 8004edc:	600b      	strmi	r3, [r1, #0]
 8004ede:	bf5c      	itt	pl
 8004ee0:	600b      	strpl	r3, [r1, #0]
 8004ee2:	2002      	movpl	r0, #2
 8004ee4:	4770      	bx	lr
 8004ee6:	b298      	uxth	r0, r3
 8004ee8:	b9a8      	cbnz	r0, 8004f16 <__lo0bits+0x52>
 8004eea:	0c1b      	lsrs	r3, r3, #16
 8004eec:	2010      	movs	r0, #16
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	b90a      	cbnz	r2, 8004ef6 <__lo0bits+0x32>
 8004ef2:	3008      	adds	r0, #8
 8004ef4:	0a1b      	lsrs	r3, r3, #8
 8004ef6:	071a      	lsls	r2, r3, #28
 8004ef8:	bf04      	itt	eq
 8004efa:	091b      	lsreq	r3, r3, #4
 8004efc:	3004      	addeq	r0, #4
 8004efe:	079a      	lsls	r2, r3, #30
 8004f00:	bf04      	itt	eq
 8004f02:	089b      	lsreq	r3, r3, #2
 8004f04:	3002      	addeq	r0, #2
 8004f06:	07da      	lsls	r2, r3, #31
 8004f08:	d403      	bmi.n	8004f12 <__lo0bits+0x4e>
 8004f0a:	085b      	lsrs	r3, r3, #1
 8004f0c:	f100 0001 	add.w	r0, r0, #1
 8004f10:	d005      	beq.n	8004f1e <__lo0bits+0x5a>
 8004f12:	600b      	str	r3, [r1, #0]
 8004f14:	4770      	bx	lr
 8004f16:	4610      	mov	r0, r2
 8004f18:	e7e9      	b.n	8004eee <__lo0bits+0x2a>
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	4770      	bx	lr
 8004f1e:	2020      	movs	r0, #32
 8004f20:	4770      	bx	lr
	...

08004f24 <__i2b>:
 8004f24:	b510      	push	{r4, lr}
 8004f26:	460c      	mov	r4, r1
 8004f28:	2101      	movs	r1, #1
 8004f2a:	f7ff ff03 	bl	8004d34 <_Balloc>
 8004f2e:	4602      	mov	r2, r0
 8004f30:	b928      	cbnz	r0, 8004f3e <__i2b+0x1a>
 8004f32:	4b05      	ldr	r3, [pc, #20]	; (8004f48 <__i2b+0x24>)
 8004f34:	4805      	ldr	r0, [pc, #20]	; (8004f4c <__i2b+0x28>)
 8004f36:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004f3a:	f000 fdf5 	bl	8005b28 <__assert_func>
 8004f3e:	2301      	movs	r3, #1
 8004f40:	6144      	str	r4, [r0, #20]
 8004f42:	6103      	str	r3, [r0, #16]
 8004f44:	bd10      	pop	{r4, pc}
 8004f46:	bf00      	nop
 8004f48:	0800606f 	.word	0x0800606f
 8004f4c:	080060e0 	.word	0x080060e0

08004f50 <__multiply>:
 8004f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f54:	4691      	mov	r9, r2
 8004f56:	690a      	ldr	r2, [r1, #16]
 8004f58:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	bfb8      	it	lt
 8004f60:	460b      	movlt	r3, r1
 8004f62:	460c      	mov	r4, r1
 8004f64:	bfbc      	itt	lt
 8004f66:	464c      	movlt	r4, r9
 8004f68:	4699      	movlt	r9, r3
 8004f6a:	6927      	ldr	r7, [r4, #16]
 8004f6c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8004f70:	68a3      	ldr	r3, [r4, #8]
 8004f72:	6861      	ldr	r1, [r4, #4]
 8004f74:	eb07 060a 	add.w	r6, r7, sl
 8004f78:	42b3      	cmp	r3, r6
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	bfb8      	it	lt
 8004f7e:	3101      	addlt	r1, #1
 8004f80:	f7ff fed8 	bl	8004d34 <_Balloc>
 8004f84:	b930      	cbnz	r0, 8004f94 <__multiply+0x44>
 8004f86:	4602      	mov	r2, r0
 8004f88:	4b44      	ldr	r3, [pc, #272]	; (800509c <__multiply+0x14c>)
 8004f8a:	4845      	ldr	r0, [pc, #276]	; (80050a0 <__multiply+0x150>)
 8004f8c:	f240 115d 	movw	r1, #349	; 0x15d
 8004f90:	f000 fdca 	bl	8005b28 <__assert_func>
 8004f94:	f100 0514 	add.w	r5, r0, #20
 8004f98:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004f9c:	462b      	mov	r3, r5
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	4543      	cmp	r3, r8
 8004fa2:	d321      	bcc.n	8004fe8 <__multiply+0x98>
 8004fa4:	f104 0314 	add.w	r3, r4, #20
 8004fa8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8004fac:	f109 0314 	add.w	r3, r9, #20
 8004fb0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8004fb4:	9202      	str	r2, [sp, #8]
 8004fb6:	1b3a      	subs	r2, r7, r4
 8004fb8:	3a15      	subs	r2, #21
 8004fba:	f022 0203 	bic.w	r2, r2, #3
 8004fbe:	3204      	adds	r2, #4
 8004fc0:	f104 0115 	add.w	r1, r4, #21
 8004fc4:	428f      	cmp	r7, r1
 8004fc6:	bf38      	it	cc
 8004fc8:	2204      	movcc	r2, #4
 8004fca:	9201      	str	r2, [sp, #4]
 8004fcc:	9a02      	ldr	r2, [sp, #8]
 8004fce:	9303      	str	r3, [sp, #12]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d80c      	bhi.n	8004fee <__multiply+0x9e>
 8004fd4:	2e00      	cmp	r6, #0
 8004fd6:	dd03      	ble.n	8004fe0 <__multiply+0x90>
 8004fd8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d05a      	beq.n	8005096 <__multiply+0x146>
 8004fe0:	6106      	str	r6, [r0, #16]
 8004fe2:	b005      	add	sp, #20
 8004fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fe8:	f843 2b04 	str.w	r2, [r3], #4
 8004fec:	e7d8      	b.n	8004fa0 <__multiply+0x50>
 8004fee:	f8b3 a000 	ldrh.w	sl, [r3]
 8004ff2:	f1ba 0f00 	cmp.w	sl, #0
 8004ff6:	d024      	beq.n	8005042 <__multiply+0xf2>
 8004ff8:	f104 0e14 	add.w	lr, r4, #20
 8004ffc:	46a9      	mov	r9, r5
 8004ffe:	f04f 0c00 	mov.w	ip, #0
 8005002:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005006:	f8d9 1000 	ldr.w	r1, [r9]
 800500a:	fa1f fb82 	uxth.w	fp, r2
 800500e:	b289      	uxth	r1, r1
 8005010:	fb0a 110b 	mla	r1, sl, fp, r1
 8005014:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005018:	f8d9 2000 	ldr.w	r2, [r9]
 800501c:	4461      	add	r1, ip
 800501e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005022:	fb0a c20b 	mla	r2, sl, fp, ip
 8005026:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800502a:	b289      	uxth	r1, r1
 800502c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005030:	4577      	cmp	r7, lr
 8005032:	f849 1b04 	str.w	r1, [r9], #4
 8005036:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800503a:	d8e2      	bhi.n	8005002 <__multiply+0xb2>
 800503c:	9a01      	ldr	r2, [sp, #4]
 800503e:	f845 c002 	str.w	ip, [r5, r2]
 8005042:	9a03      	ldr	r2, [sp, #12]
 8005044:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005048:	3304      	adds	r3, #4
 800504a:	f1b9 0f00 	cmp.w	r9, #0
 800504e:	d020      	beq.n	8005092 <__multiply+0x142>
 8005050:	6829      	ldr	r1, [r5, #0]
 8005052:	f104 0c14 	add.w	ip, r4, #20
 8005056:	46ae      	mov	lr, r5
 8005058:	f04f 0a00 	mov.w	sl, #0
 800505c:	f8bc b000 	ldrh.w	fp, [ip]
 8005060:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005064:	fb09 220b 	mla	r2, r9, fp, r2
 8005068:	4492      	add	sl, r2
 800506a:	b289      	uxth	r1, r1
 800506c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005070:	f84e 1b04 	str.w	r1, [lr], #4
 8005074:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005078:	f8be 1000 	ldrh.w	r1, [lr]
 800507c:	0c12      	lsrs	r2, r2, #16
 800507e:	fb09 1102 	mla	r1, r9, r2, r1
 8005082:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005086:	4567      	cmp	r7, ip
 8005088:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800508c:	d8e6      	bhi.n	800505c <__multiply+0x10c>
 800508e:	9a01      	ldr	r2, [sp, #4]
 8005090:	50a9      	str	r1, [r5, r2]
 8005092:	3504      	adds	r5, #4
 8005094:	e79a      	b.n	8004fcc <__multiply+0x7c>
 8005096:	3e01      	subs	r6, #1
 8005098:	e79c      	b.n	8004fd4 <__multiply+0x84>
 800509a:	bf00      	nop
 800509c:	0800606f 	.word	0x0800606f
 80050a0:	080060e0 	.word	0x080060e0

080050a4 <__pow5mult>:
 80050a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050a8:	4615      	mov	r5, r2
 80050aa:	f012 0203 	ands.w	r2, r2, #3
 80050ae:	4606      	mov	r6, r0
 80050b0:	460f      	mov	r7, r1
 80050b2:	d007      	beq.n	80050c4 <__pow5mult+0x20>
 80050b4:	4c25      	ldr	r4, [pc, #148]	; (800514c <__pow5mult+0xa8>)
 80050b6:	3a01      	subs	r2, #1
 80050b8:	2300      	movs	r3, #0
 80050ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80050be:	f7ff fe9b 	bl	8004df8 <__multadd>
 80050c2:	4607      	mov	r7, r0
 80050c4:	10ad      	asrs	r5, r5, #2
 80050c6:	d03d      	beq.n	8005144 <__pow5mult+0xa0>
 80050c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80050ca:	b97c      	cbnz	r4, 80050ec <__pow5mult+0x48>
 80050cc:	2010      	movs	r0, #16
 80050ce:	f7ff fe1b 	bl	8004d08 <malloc>
 80050d2:	4602      	mov	r2, r0
 80050d4:	6270      	str	r0, [r6, #36]	; 0x24
 80050d6:	b928      	cbnz	r0, 80050e4 <__pow5mult+0x40>
 80050d8:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <__pow5mult+0xac>)
 80050da:	481e      	ldr	r0, [pc, #120]	; (8005154 <__pow5mult+0xb0>)
 80050dc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80050e0:	f000 fd22 	bl	8005b28 <__assert_func>
 80050e4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80050e8:	6004      	str	r4, [r0, #0]
 80050ea:	60c4      	str	r4, [r0, #12]
 80050ec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80050f0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80050f4:	b94c      	cbnz	r4, 800510a <__pow5mult+0x66>
 80050f6:	f240 2171 	movw	r1, #625	; 0x271
 80050fa:	4630      	mov	r0, r6
 80050fc:	f7ff ff12 	bl	8004f24 <__i2b>
 8005100:	2300      	movs	r3, #0
 8005102:	f8c8 0008 	str.w	r0, [r8, #8]
 8005106:	4604      	mov	r4, r0
 8005108:	6003      	str	r3, [r0, #0]
 800510a:	f04f 0900 	mov.w	r9, #0
 800510e:	07eb      	lsls	r3, r5, #31
 8005110:	d50a      	bpl.n	8005128 <__pow5mult+0x84>
 8005112:	4639      	mov	r1, r7
 8005114:	4622      	mov	r2, r4
 8005116:	4630      	mov	r0, r6
 8005118:	f7ff ff1a 	bl	8004f50 <__multiply>
 800511c:	4639      	mov	r1, r7
 800511e:	4680      	mov	r8, r0
 8005120:	4630      	mov	r0, r6
 8005122:	f7ff fe47 	bl	8004db4 <_Bfree>
 8005126:	4647      	mov	r7, r8
 8005128:	106d      	asrs	r5, r5, #1
 800512a:	d00b      	beq.n	8005144 <__pow5mult+0xa0>
 800512c:	6820      	ldr	r0, [r4, #0]
 800512e:	b938      	cbnz	r0, 8005140 <__pow5mult+0x9c>
 8005130:	4622      	mov	r2, r4
 8005132:	4621      	mov	r1, r4
 8005134:	4630      	mov	r0, r6
 8005136:	f7ff ff0b 	bl	8004f50 <__multiply>
 800513a:	6020      	str	r0, [r4, #0]
 800513c:	f8c0 9000 	str.w	r9, [r0]
 8005140:	4604      	mov	r4, r0
 8005142:	e7e4      	b.n	800510e <__pow5mult+0x6a>
 8005144:	4638      	mov	r0, r7
 8005146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800514a:	bf00      	nop
 800514c:	08006230 	.word	0x08006230
 8005150:	08005ffd 	.word	0x08005ffd
 8005154:	080060e0 	.word	0x080060e0

08005158 <__lshift>:
 8005158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800515c:	460c      	mov	r4, r1
 800515e:	6849      	ldr	r1, [r1, #4]
 8005160:	6923      	ldr	r3, [r4, #16]
 8005162:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005166:	68a3      	ldr	r3, [r4, #8]
 8005168:	4607      	mov	r7, r0
 800516a:	4691      	mov	r9, r2
 800516c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005170:	f108 0601 	add.w	r6, r8, #1
 8005174:	42b3      	cmp	r3, r6
 8005176:	db0b      	blt.n	8005190 <__lshift+0x38>
 8005178:	4638      	mov	r0, r7
 800517a:	f7ff fddb 	bl	8004d34 <_Balloc>
 800517e:	4605      	mov	r5, r0
 8005180:	b948      	cbnz	r0, 8005196 <__lshift+0x3e>
 8005182:	4602      	mov	r2, r0
 8005184:	4b2a      	ldr	r3, [pc, #168]	; (8005230 <__lshift+0xd8>)
 8005186:	482b      	ldr	r0, [pc, #172]	; (8005234 <__lshift+0xdc>)
 8005188:	f240 11d9 	movw	r1, #473	; 0x1d9
 800518c:	f000 fccc 	bl	8005b28 <__assert_func>
 8005190:	3101      	adds	r1, #1
 8005192:	005b      	lsls	r3, r3, #1
 8005194:	e7ee      	b.n	8005174 <__lshift+0x1c>
 8005196:	2300      	movs	r3, #0
 8005198:	f100 0114 	add.w	r1, r0, #20
 800519c:	f100 0210 	add.w	r2, r0, #16
 80051a0:	4618      	mov	r0, r3
 80051a2:	4553      	cmp	r3, sl
 80051a4:	db37      	blt.n	8005216 <__lshift+0xbe>
 80051a6:	6920      	ldr	r0, [r4, #16]
 80051a8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80051ac:	f104 0314 	add.w	r3, r4, #20
 80051b0:	f019 091f 	ands.w	r9, r9, #31
 80051b4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80051b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80051bc:	d02f      	beq.n	800521e <__lshift+0xc6>
 80051be:	f1c9 0e20 	rsb	lr, r9, #32
 80051c2:	468a      	mov	sl, r1
 80051c4:	f04f 0c00 	mov.w	ip, #0
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	fa02 f209 	lsl.w	r2, r2, r9
 80051ce:	ea42 020c 	orr.w	r2, r2, ip
 80051d2:	f84a 2b04 	str.w	r2, [sl], #4
 80051d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80051da:	4298      	cmp	r0, r3
 80051dc:	fa22 fc0e 	lsr.w	ip, r2, lr
 80051e0:	d8f2      	bhi.n	80051c8 <__lshift+0x70>
 80051e2:	1b03      	subs	r3, r0, r4
 80051e4:	3b15      	subs	r3, #21
 80051e6:	f023 0303 	bic.w	r3, r3, #3
 80051ea:	3304      	adds	r3, #4
 80051ec:	f104 0215 	add.w	r2, r4, #21
 80051f0:	4290      	cmp	r0, r2
 80051f2:	bf38      	it	cc
 80051f4:	2304      	movcc	r3, #4
 80051f6:	f841 c003 	str.w	ip, [r1, r3]
 80051fa:	f1bc 0f00 	cmp.w	ip, #0
 80051fe:	d001      	beq.n	8005204 <__lshift+0xac>
 8005200:	f108 0602 	add.w	r6, r8, #2
 8005204:	3e01      	subs	r6, #1
 8005206:	4638      	mov	r0, r7
 8005208:	612e      	str	r6, [r5, #16]
 800520a:	4621      	mov	r1, r4
 800520c:	f7ff fdd2 	bl	8004db4 <_Bfree>
 8005210:	4628      	mov	r0, r5
 8005212:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005216:	f842 0f04 	str.w	r0, [r2, #4]!
 800521a:	3301      	adds	r3, #1
 800521c:	e7c1      	b.n	80051a2 <__lshift+0x4a>
 800521e:	3904      	subs	r1, #4
 8005220:	f853 2b04 	ldr.w	r2, [r3], #4
 8005224:	f841 2f04 	str.w	r2, [r1, #4]!
 8005228:	4298      	cmp	r0, r3
 800522a:	d8f9      	bhi.n	8005220 <__lshift+0xc8>
 800522c:	e7ea      	b.n	8005204 <__lshift+0xac>
 800522e:	bf00      	nop
 8005230:	0800606f 	.word	0x0800606f
 8005234:	080060e0 	.word	0x080060e0

08005238 <__mcmp>:
 8005238:	b530      	push	{r4, r5, lr}
 800523a:	6902      	ldr	r2, [r0, #16]
 800523c:	690c      	ldr	r4, [r1, #16]
 800523e:	1b12      	subs	r2, r2, r4
 8005240:	d10e      	bne.n	8005260 <__mcmp+0x28>
 8005242:	f100 0314 	add.w	r3, r0, #20
 8005246:	3114      	adds	r1, #20
 8005248:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800524c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005250:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005254:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005258:	42a5      	cmp	r5, r4
 800525a:	d003      	beq.n	8005264 <__mcmp+0x2c>
 800525c:	d305      	bcc.n	800526a <__mcmp+0x32>
 800525e:	2201      	movs	r2, #1
 8005260:	4610      	mov	r0, r2
 8005262:	bd30      	pop	{r4, r5, pc}
 8005264:	4283      	cmp	r3, r0
 8005266:	d3f3      	bcc.n	8005250 <__mcmp+0x18>
 8005268:	e7fa      	b.n	8005260 <__mcmp+0x28>
 800526a:	f04f 32ff 	mov.w	r2, #4294967295
 800526e:	e7f7      	b.n	8005260 <__mcmp+0x28>

08005270 <__mdiff>:
 8005270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005274:	460c      	mov	r4, r1
 8005276:	4606      	mov	r6, r0
 8005278:	4611      	mov	r1, r2
 800527a:	4620      	mov	r0, r4
 800527c:	4690      	mov	r8, r2
 800527e:	f7ff ffdb 	bl	8005238 <__mcmp>
 8005282:	1e05      	subs	r5, r0, #0
 8005284:	d110      	bne.n	80052a8 <__mdiff+0x38>
 8005286:	4629      	mov	r1, r5
 8005288:	4630      	mov	r0, r6
 800528a:	f7ff fd53 	bl	8004d34 <_Balloc>
 800528e:	b930      	cbnz	r0, 800529e <__mdiff+0x2e>
 8005290:	4b3a      	ldr	r3, [pc, #232]	; (800537c <__mdiff+0x10c>)
 8005292:	4602      	mov	r2, r0
 8005294:	f240 2132 	movw	r1, #562	; 0x232
 8005298:	4839      	ldr	r0, [pc, #228]	; (8005380 <__mdiff+0x110>)
 800529a:	f000 fc45 	bl	8005b28 <__assert_func>
 800529e:	2301      	movs	r3, #1
 80052a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80052a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052a8:	bfa4      	itt	ge
 80052aa:	4643      	movge	r3, r8
 80052ac:	46a0      	movge	r8, r4
 80052ae:	4630      	mov	r0, r6
 80052b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80052b4:	bfa6      	itte	ge
 80052b6:	461c      	movge	r4, r3
 80052b8:	2500      	movge	r5, #0
 80052ba:	2501      	movlt	r5, #1
 80052bc:	f7ff fd3a 	bl	8004d34 <_Balloc>
 80052c0:	b920      	cbnz	r0, 80052cc <__mdiff+0x5c>
 80052c2:	4b2e      	ldr	r3, [pc, #184]	; (800537c <__mdiff+0x10c>)
 80052c4:	4602      	mov	r2, r0
 80052c6:	f44f 7110 	mov.w	r1, #576	; 0x240
 80052ca:	e7e5      	b.n	8005298 <__mdiff+0x28>
 80052cc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80052d0:	6926      	ldr	r6, [r4, #16]
 80052d2:	60c5      	str	r5, [r0, #12]
 80052d4:	f104 0914 	add.w	r9, r4, #20
 80052d8:	f108 0514 	add.w	r5, r8, #20
 80052dc:	f100 0e14 	add.w	lr, r0, #20
 80052e0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80052e4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80052e8:	f108 0210 	add.w	r2, r8, #16
 80052ec:	46f2      	mov	sl, lr
 80052ee:	2100      	movs	r1, #0
 80052f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80052f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80052f8:	fa1f f883 	uxth.w	r8, r3
 80052fc:	fa11 f18b 	uxtah	r1, r1, fp
 8005300:	0c1b      	lsrs	r3, r3, #16
 8005302:	eba1 0808 	sub.w	r8, r1, r8
 8005306:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800530a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800530e:	fa1f f888 	uxth.w	r8, r8
 8005312:	1419      	asrs	r1, r3, #16
 8005314:	454e      	cmp	r6, r9
 8005316:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800531a:	f84a 3b04 	str.w	r3, [sl], #4
 800531e:	d8e7      	bhi.n	80052f0 <__mdiff+0x80>
 8005320:	1b33      	subs	r3, r6, r4
 8005322:	3b15      	subs	r3, #21
 8005324:	f023 0303 	bic.w	r3, r3, #3
 8005328:	3304      	adds	r3, #4
 800532a:	3415      	adds	r4, #21
 800532c:	42a6      	cmp	r6, r4
 800532e:	bf38      	it	cc
 8005330:	2304      	movcc	r3, #4
 8005332:	441d      	add	r5, r3
 8005334:	4473      	add	r3, lr
 8005336:	469e      	mov	lr, r3
 8005338:	462e      	mov	r6, r5
 800533a:	4566      	cmp	r6, ip
 800533c:	d30e      	bcc.n	800535c <__mdiff+0xec>
 800533e:	f10c 0203 	add.w	r2, ip, #3
 8005342:	1b52      	subs	r2, r2, r5
 8005344:	f022 0203 	bic.w	r2, r2, #3
 8005348:	3d03      	subs	r5, #3
 800534a:	45ac      	cmp	ip, r5
 800534c:	bf38      	it	cc
 800534e:	2200      	movcc	r2, #0
 8005350:	441a      	add	r2, r3
 8005352:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005356:	b17b      	cbz	r3, 8005378 <__mdiff+0x108>
 8005358:	6107      	str	r7, [r0, #16]
 800535a:	e7a3      	b.n	80052a4 <__mdiff+0x34>
 800535c:	f856 8b04 	ldr.w	r8, [r6], #4
 8005360:	fa11 f288 	uxtah	r2, r1, r8
 8005364:	1414      	asrs	r4, r2, #16
 8005366:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800536a:	b292      	uxth	r2, r2
 800536c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005370:	f84e 2b04 	str.w	r2, [lr], #4
 8005374:	1421      	asrs	r1, r4, #16
 8005376:	e7e0      	b.n	800533a <__mdiff+0xca>
 8005378:	3f01      	subs	r7, #1
 800537a:	e7ea      	b.n	8005352 <__mdiff+0xe2>
 800537c:	0800606f 	.word	0x0800606f
 8005380:	080060e0 	.word	0x080060e0

08005384 <__d2b>:
 8005384:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005388:	4689      	mov	r9, r1
 800538a:	2101      	movs	r1, #1
 800538c:	ec57 6b10 	vmov	r6, r7, d0
 8005390:	4690      	mov	r8, r2
 8005392:	f7ff fccf 	bl	8004d34 <_Balloc>
 8005396:	4604      	mov	r4, r0
 8005398:	b930      	cbnz	r0, 80053a8 <__d2b+0x24>
 800539a:	4602      	mov	r2, r0
 800539c:	4b25      	ldr	r3, [pc, #148]	; (8005434 <__d2b+0xb0>)
 800539e:	4826      	ldr	r0, [pc, #152]	; (8005438 <__d2b+0xb4>)
 80053a0:	f240 310a 	movw	r1, #778	; 0x30a
 80053a4:	f000 fbc0 	bl	8005b28 <__assert_func>
 80053a8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80053ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053b0:	bb35      	cbnz	r5, 8005400 <__d2b+0x7c>
 80053b2:	2e00      	cmp	r6, #0
 80053b4:	9301      	str	r3, [sp, #4]
 80053b6:	d028      	beq.n	800540a <__d2b+0x86>
 80053b8:	4668      	mov	r0, sp
 80053ba:	9600      	str	r6, [sp, #0]
 80053bc:	f7ff fd82 	bl	8004ec4 <__lo0bits>
 80053c0:	9900      	ldr	r1, [sp, #0]
 80053c2:	b300      	cbz	r0, 8005406 <__d2b+0x82>
 80053c4:	9a01      	ldr	r2, [sp, #4]
 80053c6:	f1c0 0320 	rsb	r3, r0, #32
 80053ca:	fa02 f303 	lsl.w	r3, r2, r3
 80053ce:	430b      	orrs	r3, r1
 80053d0:	40c2      	lsrs	r2, r0
 80053d2:	6163      	str	r3, [r4, #20]
 80053d4:	9201      	str	r2, [sp, #4]
 80053d6:	9b01      	ldr	r3, [sp, #4]
 80053d8:	61a3      	str	r3, [r4, #24]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	bf14      	ite	ne
 80053de:	2202      	movne	r2, #2
 80053e0:	2201      	moveq	r2, #1
 80053e2:	6122      	str	r2, [r4, #16]
 80053e4:	b1d5      	cbz	r5, 800541c <__d2b+0x98>
 80053e6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80053ea:	4405      	add	r5, r0
 80053ec:	f8c9 5000 	str.w	r5, [r9]
 80053f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80053f4:	f8c8 0000 	str.w	r0, [r8]
 80053f8:	4620      	mov	r0, r4
 80053fa:	b003      	add	sp, #12
 80053fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005400:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005404:	e7d5      	b.n	80053b2 <__d2b+0x2e>
 8005406:	6161      	str	r1, [r4, #20]
 8005408:	e7e5      	b.n	80053d6 <__d2b+0x52>
 800540a:	a801      	add	r0, sp, #4
 800540c:	f7ff fd5a 	bl	8004ec4 <__lo0bits>
 8005410:	9b01      	ldr	r3, [sp, #4]
 8005412:	6163      	str	r3, [r4, #20]
 8005414:	2201      	movs	r2, #1
 8005416:	6122      	str	r2, [r4, #16]
 8005418:	3020      	adds	r0, #32
 800541a:	e7e3      	b.n	80053e4 <__d2b+0x60>
 800541c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005420:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005424:	f8c9 0000 	str.w	r0, [r9]
 8005428:	6918      	ldr	r0, [r3, #16]
 800542a:	f7ff fd2b 	bl	8004e84 <__hi0bits>
 800542e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005432:	e7df      	b.n	80053f4 <__d2b+0x70>
 8005434:	0800606f 	.word	0x0800606f
 8005438:	080060e0 	.word	0x080060e0

0800543c <_calloc_r>:
 800543c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800543e:	fba1 2402 	umull	r2, r4, r1, r2
 8005442:	b94c      	cbnz	r4, 8005458 <_calloc_r+0x1c>
 8005444:	4611      	mov	r1, r2
 8005446:	9201      	str	r2, [sp, #4]
 8005448:	f000 f87a 	bl	8005540 <_malloc_r>
 800544c:	9a01      	ldr	r2, [sp, #4]
 800544e:	4605      	mov	r5, r0
 8005450:	b930      	cbnz	r0, 8005460 <_calloc_r+0x24>
 8005452:	4628      	mov	r0, r5
 8005454:	b003      	add	sp, #12
 8005456:	bd30      	pop	{r4, r5, pc}
 8005458:	220c      	movs	r2, #12
 800545a:	6002      	str	r2, [r0, #0]
 800545c:	2500      	movs	r5, #0
 800545e:	e7f8      	b.n	8005452 <_calloc_r+0x16>
 8005460:	4621      	mov	r1, r4
 8005462:	f7fe f84d 	bl	8003500 <memset>
 8005466:	e7f4      	b.n	8005452 <_calloc_r+0x16>

08005468 <_free_r>:
 8005468:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800546a:	2900      	cmp	r1, #0
 800546c:	d044      	beq.n	80054f8 <_free_r+0x90>
 800546e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005472:	9001      	str	r0, [sp, #4]
 8005474:	2b00      	cmp	r3, #0
 8005476:	f1a1 0404 	sub.w	r4, r1, #4
 800547a:	bfb8      	it	lt
 800547c:	18e4      	addlt	r4, r4, r3
 800547e:	f000 fcdf 	bl	8005e40 <__malloc_lock>
 8005482:	4a1e      	ldr	r2, [pc, #120]	; (80054fc <_free_r+0x94>)
 8005484:	9801      	ldr	r0, [sp, #4]
 8005486:	6813      	ldr	r3, [r2, #0]
 8005488:	b933      	cbnz	r3, 8005498 <_free_r+0x30>
 800548a:	6063      	str	r3, [r4, #4]
 800548c:	6014      	str	r4, [r2, #0]
 800548e:	b003      	add	sp, #12
 8005490:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005494:	f000 bcda 	b.w	8005e4c <__malloc_unlock>
 8005498:	42a3      	cmp	r3, r4
 800549a:	d908      	bls.n	80054ae <_free_r+0x46>
 800549c:	6825      	ldr	r5, [r4, #0]
 800549e:	1961      	adds	r1, r4, r5
 80054a0:	428b      	cmp	r3, r1
 80054a2:	bf01      	itttt	eq
 80054a4:	6819      	ldreq	r1, [r3, #0]
 80054a6:	685b      	ldreq	r3, [r3, #4]
 80054a8:	1949      	addeq	r1, r1, r5
 80054aa:	6021      	streq	r1, [r4, #0]
 80054ac:	e7ed      	b.n	800548a <_free_r+0x22>
 80054ae:	461a      	mov	r2, r3
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	b10b      	cbz	r3, 80054b8 <_free_r+0x50>
 80054b4:	42a3      	cmp	r3, r4
 80054b6:	d9fa      	bls.n	80054ae <_free_r+0x46>
 80054b8:	6811      	ldr	r1, [r2, #0]
 80054ba:	1855      	adds	r5, r2, r1
 80054bc:	42a5      	cmp	r5, r4
 80054be:	d10b      	bne.n	80054d8 <_free_r+0x70>
 80054c0:	6824      	ldr	r4, [r4, #0]
 80054c2:	4421      	add	r1, r4
 80054c4:	1854      	adds	r4, r2, r1
 80054c6:	42a3      	cmp	r3, r4
 80054c8:	6011      	str	r1, [r2, #0]
 80054ca:	d1e0      	bne.n	800548e <_free_r+0x26>
 80054cc:	681c      	ldr	r4, [r3, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	6053      	str	r3, [r2, #4]
 80054d2:	4421      	add	r1, r4
 80054d4:	6011      	str	r1, [r2, #0]
 80054d6:	e7da      	b.n	800548e <_free_r+0x26>
 80054d8:	d902      	bls.n	80054e0 <_free_r+0x78>
 80054da:	230c      	movs	r3, #12
 80054dc:	6003      	str	r3, [r0, #0]
 80054de:	e7d6      	b.n	800548e <_free_r+0x26>
 80054e0:	6825      	ldr	r5, [r4, #0]
 80054e2:	1961      	adds	r1, r4, r5
 80054e4:	428b      	cmp	r3, r1
 80054e6:	bf04      	itt	eq
 80054e8:	6819      	ldreq	r1, [r3, #0]
 80054ea:	685b      	ldreq	r3, [r3, #4]
 80054ec:	6063      	str	r3, [r4, #4]
 80054ee:	bf04      	itt	eq
 80054f0:	1949      	addeq	r1, r1, r5
 80054f2:	6021      	streq	r1, [r4, #0]
 80054f4:	6054      	str	r4, [r2, #4]
 80054f6:	e7ca      	b.n	800548e <_free_r+0x26>
 80054f8:	b003      	add	sp, #12
 80054fa:	bd30      	pop	{r4, r5, pc}
 80054fc:	20000208 	.word	0x20000208

08005500 <sbrk_aligned>:
 8005500:	b570      	push	{r4, r5, r6, lr}
 8005502:	4e0e      	ldr	r6, [pc, #56]	; (800553c <sbrk_aligned+0x3c>)
 8005504:	460c      	mov	r4, r1
 8005506:	6831      	ldr	r1, [r6, #0]
 8005508:	4605      	mov	r5, r0
 800550a:	b911      	cbnz	r1, 8005512 <sbrk_aligned+0x12>
 800550c:	f000 f9e6 	bl	80058dc <_sbrk_r>
 8005510:	6030      	str	r0, [r6, #0]
 8005512:	4621      	mov	r1, r4
 8005514:	4628      	mov	r0, r5
 8005516:	f000 f9e1 	bl	80058dc <_sbrk_r>
 800551a:	1c43      	adds	r3, r0, #1
 800551c:	d00a      	beq.n	8005534 <sbrk_aligned+0x34>
 800551e:	1cc4      	adds	r4, r0, #3
 8005520:	f024 0403 	bic.w	r4, r4, #3
 8005524:	42a0      	cmp	r0, r4
 8005526:	d007      	beq.n	8005538 <sbrk_aligned+0x38>
 8005528:	1a21      	subs	r1, r4, r0
 800552a:	4628      	mov	r0, r5
 800552c:	f000 f9d6 	bl	80058dc <_sbrk_r>
 8005530:	3001      	adds	r0, #1
 8005532:	d101      	bne.n	8005538 <sbrk_aligned+0x38>
 8005534:	f04f 34ff 	mov.w	r4, #4294967295
 8005538:	4620      	mov	r0, r4
 800553a:	bd70      	pop	{r4, r5, r6, pc}
 800553c:	2000020c 	.word	0x2000020c

08005540 <_malloc_r>:
 8005540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005544:	1ccd      	adds	r5, r1, #3
 8005546:	f025 0503 	bic.w	r5, r5, #3
 800554a:	3508      	adds	r5, #8
 800554c:	2d0c      	cmp	r5, #12
 800554e:	bf38      	it	cc
 8005550:	250c      	movcc	r5, #12
 8005552:	2d00      	cmp	r5, #0
 8005554:	4607      	mov	r7, r0
 8005556:	db01      	blt.n	800555c <_malloc_r+0x1c>
 8005558:	42a9      	cmp	r1, r5
 800555a:	d905      	bls.n	8005568 <_malloc_r+0x28>
 800555c:	230c      	movs	r3, #12
 800555e:	603b      	str	r3, [r7, #0]
 8005560:	2600      	movs	r6, #0
 8005562:	4630      	mov	r0, r6
 8005564:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005568:	4e2e      	ldr	r6, [pc, #184]	; (8005624 <_malloc_r+0xe4>)
 800556a:	f000 fc69 	bl	8005e40 <__malloc_lock>
 800556e:	6833      	ldr	r3, [r6, #0]
 8005570:	461c      	mov	r4, r3
 8005572:	bb34      	cbnz	r4, 80055c2 <_malloc_r+0x82>
 8005574:	4629      	mov	r1, r5
 8005576:	4638      	mov	r0, r7
 8005578:	f7ff ffc2 	bl	8005500 <sbrk_aligned>
 800557c:	1c43      	adds	r3, r0, #1
 800557e:	4604      	mov	r4, r0
 8005580:	d14d      	bne.n	800561e <_malloc_r+0xde>
 8005582:	6834      	ldr	r4, [r6, #0]
 8005584:	4626      	mov	r6, r4
 8005586:	2e00      	cmp	r6, #0
 8005588:	d140      	bne.n	800560c <_malloc_r+0xcc>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	4631      	mov	r1, r6
 800558e:	4638      	mov	r0, r7
 8005590:	eb04 0803 	add.w	r8, r4, r3
 8005594:	f000 f9a2 	bl	80058dc <_sbrk_r>
 8005598:	4580      	cmp	r8, r0
 800559a:	d13a      	bne.n	8005612 <_malloc_r+0xd2>
 800559c:	6821      	ldr	r1, [r4, #0]
 800559e:	3503      	adds	r5, #3
 80055a0:	1a6d      	subs	r5, r5, r1
 80055a2:	f025 0503 	bic.w	r5, r5, #3
 80055a6:	3508      	adds	r5, #8
 80055a8:	2d0c      	cmp	r5, #12
 80055aa:	bf38      	it	cc
 80055ac:	250c      	movcc	r5, #12
 80055ae:	4629      	mov	r1, r5
 80055b0:	4638      	mov	r0, r7
 80055b2:	f7ff ffa5 	bl	8005500 <sbrk_aligned>
 80055b6:	3001      	adds	r0, #1
 80055b8:	d02b      	beq.n	8005612 <_malloc_r+0xd2>
 80055ba:	6823      	ldr	r3, [r4, #0]
 80055bc:	442b      	add	r3, r5
 80055be:	6023      	str	r3, [r4, #0]
 80055c0:	e00e      	b.n	80055e0 <_malloc_r+0xa0>
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	1b52      	subs	r2, r2, r5
 80055c6:	d41e      	bmi.n	8005606 <_malloc_r+0xc6>
 80055c8:	2a0b      	cmp	r2, #11
 80055ca:	d916      	bls.n	80055fa <_malloc_r+0xba>
 80055cc:	1961      	adds	r1, r4, r5
 80055ce:	42a3      	cmp	r3, r4
 80055d0:	6025      	str	r5, [r4, #0]
 80055d2:	bf18      	it	ne
 80055d4:	6059      	strne	r1, [r3, #4]
 80055d6:	6863      	ldr	r3, [r4, #4]
 80055d8:	bf08      	it	eq
 80055da:	6031      	streq	r1, [r6, #0]
 80055dc:	5162      	str	r2, [r4, r5]
 80055de:	604b      	str	r3, [r1, #4]
 80055e0:	4638      	mov	r0, r7
 80055e2:	f104 060b 	add.w	r6, r4, #11
 80055e6:	f000 fc31 	bl	8005e4c <__malloc_unlock>
 80055ea:	f026 0607 	bic.w	r6, r6, #7
 80055ee:	1d23      	adds	r3, r4, #4
 80055f0:	1af2      	subs	r2, r6, r3
 80055f2:	d0b6      	beq.n	8005562 <_malloc_r+0x22>
 80055f4:	1b9b      	subs	r3, r3, r6
 80055f6:	50a3      	str	r3, [r4, r2]
 80055f8:	e7b3      	b.n	8005562 <_malloc_r+0x22>
 80055fa:	6862      	ldr	r2, [r4, #4]
 80055fc:	42a3      	cmp	r3, r4
 80055fe:	bf0c      	ite	eq
 8005600:	6032      	streq	r2, [r6, #0]
 8005602:	605a      	strne	r2, [r3, #4]
 8005604:	e7ec      	b.n	80055e0 <_malloc_r+0xa0>
 8005606:	4623      	mov	r3, r4
 8005608:	6864      	ldr	r4, [r4, #4]
 800560a:	e7b2      	b.n	8005572 <_malloc_r+0x32>
 800560c:	4634      	mov	r4, r6
 800560e:	6876      	ldr	r6, [r6, #4]
 8005610:	e7b9      	b.n	8005586 <_malloc_r+0x46>
 8005612:	230c      	movs	r3, #12
 8005614:	603b      	str	r3, [r7, #0]
 8005616:	4638      	mov	r0, r7
 8005618:	f000 fc18 	bl	8005e4c <__malloc_unlock>
 800561c:	e7a1      	b.n	8005562 <_malloc_r+0x22>
 800561e:	6025      	str	r5, [r4, #0]
 8005620:	e7de      	b.n	80055e0 <_malloc_r+0xa0>
 8005622:	bf00      	nop
 8005624:	20000208 	.word	0x20000208

08005628 <__sfputc_r>:
 8005628:	6893      	ldr	r3, [r2, #8]
 800562a:	3b01      	subs	r3, #1
 800562c:	2b00      	cmp	r3, #0
 800562e:	b410      	push	{r4}
 8005630:	6093      	str	r3, [r2, #8]
 8005632:	da08      	bge.n	8005646 <__sfputc_r+0x1e>
 8005634:	6994      	ldr	r4, [r2, #24]
 8005636:	42a3      	cmp	r3, r4
 8005638:	db01      	blt.n	800563e <__sfputc_r+0x16>
 800563a:	290a      	cmp	r1, #10
 800563c:	d103      	bne.n	8005646 <__sfputc_r+0x1e>
 800563e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005642:	f000 b99f 	b.w	8005984 <__swbuf_r>
 8005646:	6813      	ldr	r3, [r2, #0]
 8005648:	1c58      	adds	r0, r3, #1
 800564a:	6010      	str	r0, [r2, #0]
 800564c:	7019      	strb	r1, [r3, #0]
 800564e:	4608      	mov	r0, r1
 8005650:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005654:	4770      	bx	lr

08005656 <__sfputs_r>:
 8005656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005658:	4606      	mov	r6, r0
 800565a:	460f      	mov	r7, r1
 800565c:	4614      	mov	r4, r2
 800565e:	18d5      	adds	r5, r2, r3
 8005660:	42ac      	cmp	r4, r5
 8005662:	d101      	bne.n	8005668 <__sfputs_r+0x12>
 8005664:	2000      	movs	r0, #0
 8005666:	e007      	b.n	8005678 <__sfputs_r+0x22>
 8005668:	f814 1b01 	ldrb.w	r1, [r4], #1
 800566c:	463a      	mov	r2, r7
 800566e:	4630      	mov	r0, r6
 8005670:	f7ff ffda 	bl	8005628 <__sfputc_r>
 8005674:	1c43      	adds	r3, r0, #1
 8005676:	d1f3      	bne.n	8005660 <__sfputs_r+0xa>
 8005678:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800567c <_vfiprintf_r>:
 800567c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005680:	460d      	mov	r5, r1
 8005682:	b09d      	sub	sp, #116	; 0x74
 8005684:	4614      	mov	r4, r2
 8005686:	4698      	mov	r8, r3
 8005688:	4606      	mov	r6, r0
 800568a:	b118      	cbz	r0, 8005694 <_vfiprintf_r+0x18>
 800568c:	6983      	ldr	r3, [r0, #24]
 800568e:	b90b      	cbnz	r3, 8005694 <_vfiprintf_r+0x18>
 8005690:	f7ff fa94 	bl	8004bbc <__sinit>
 8005694:	4b89      	ldr	r3, [pc, #548]	; (80058bc <_vfiprintf_r+0x240>)
 8005696:	429d      	cmp	r5, r3
 8005698:	d11b      	bne.n	80056d2 <_vfiprintf_r+0x56>
 800569a:	6875      	ldr	r5, [r6, #4]
 800569c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800569e:	07d9      	lsls	r1, r3, #31
 80056a0:	d405      	bmi.n	80056ae <_vfiprintf_r+0x32>
 80056a2:	89ab      	ldrh	r3, [r5, #12]
 80056a4:	059a      	lsls	r2, r3, #22
 80056a6:	d402      	bmi.n	80056ae <_vfiprintf_r+0x32>
 80056a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056aa:	f7ff fb2a 	bl	8004d02 <__retarget_lock_acquire_recursive>
 80056ae:	89ab      	ldrh	r3, [r5, #12]
 80056b0:	071b      	lsls	r3, r3, #28
 80056b2:	d501      	bpl.n	80056b8 <_vfiprintf_r+0x3c>
 80056b4:	692b      	ldr	r3, [r5, #16]
 80056b6:	b9eb      	cbnz	r3, 80056f4 <_vfiprintf_r+0x78>
 80056b8:	4629      	mov	r1, r5
 80056ba:	4630      	mov	r0, r6
 80056bc:	f000 f9c6 	bl	8005a4c <__swsetup_r>
 80056c0:	b1c0      	cbz	r0, 80056f4 <_vfiprintf_r+0x78>
 80056c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80056c4:	07dc      	lsls	r4, r3, #31
 80056c6:	d50e      	bpl.n	80056e6 <_vfiprintf_r+0x6a>
 80056c8:	f04f 30ff 	mov.w	r0, #4294967295
 80056cc:	b01d      	add	sp, #116	; 0x74
 80056ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056d2:	4b7b      	ldr	r3, [pc, #492]	; (80058c0 <_vfiprintf_r+0x244>)
 80056d4:	429d      	cmp	r5, r3
 80056d6:	d101      	bne.n	80056dc <_vfiprintf_r+0x60>
 80056d8:	68b5      	ldr	r5, [r6, #8]
 80056da:	e7df      	b.n	800569c <_vfiprintf_r+0x20>
 80056dc:	4b79      	ldr	r3, [pc, #484]	; (80058c4 <_vfiprintf_r+0x248>)
 80056de:	429d      	cmp	r5, r3
 80056e0:	bf08      	it	eq
 80056e2:	68f5      	ldreq	r5, [r6, #12]
 80056e4:	e7da      	b.n	800569c <_vfiprintf_r+0x20>
 80056e6:	89ab      	ldrh	r3, [r5, #12]
 80056e8:	0598      	lsls	r0, r3, #22
 80056ea:	d4ed      	bmi.n	80056c8 <_vfiprintf_r+0x4c>
 80056ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80056ee:	f7ff fb09 	bl	8004d04 <__retarget_lock_release_recursive>
 80056f2:	e7e9      	b.n	80056c8 <_vfiprintf_r+0x4c>
 80056f4:	2300      	movs	r3, #0
 80056f6:	9309      	str	r3, [sp, #36]	; 0x24
 80056f8:	2320      	movs	r3, #32
 80056fa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80056fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005702:	2330      	movs	r3, #48	; 0x30
 8005704:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80058c8 <_vfiprintf_r+0x24c>
 8005708:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800570c:	f04f 0901 	mov.w	r9, #1
 8005710:	4623      	mov	r3, r4
 8005712:	469a      	mov	sl, r3
 8005714:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005718:	b10a      	cbz	r2, 800571e <_vfiprintf_r+0xa2>
 800571a:	2a25      	cmp	r2, #37	; 0x25
 800571c:	d1f9      	bne.n	8005712 <_vfiprintf_r+0x96>
 800571e:	ebba 0b04 	subs.w	fp, sl, r4
 8005722:	d00b      	beq.n	800573c <_vfiprintf_r+0xc0>
 8005724:	465b      	mov	r3, fp
 8005726:	4622      	mov	r2, r4
 8005728:	4629      	mov	r1, r5
 800572a:	4630      	mov	r0, r6
 800572c:	f7ff ff93 	bl	8005656 <__sfputs_r>
 8005730:	3001      	adds	r0, #1
 8005732:	f000 80aa 	beq.w	800588a <_vfiprintf_r+0x20e>
 8005736:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005738:	445a      	add	r2, fp
 800573a:	9209      	str	r2, [sp, #36]	; 0x24
 800573c:	f89a 3000 	ldrb.w	r3, [sl]
 8005740:	2b00      	cmp	r3, #0
 8005742:	f000 80a2 	beq.w	800588a <_vfiprintf_r+0x20e>
 8005746:	2300      	movs	r3, #0
 8005748:	f04f 32ff 	mov.w	r2, #4294967295
 800574c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005750:	f10a 0a01 	add.w	sl, sl, #1
 8005754:	9304      	str	r3, [sp, #16]
 8005756:	9307      	str	r3, [sp, #28]
 8005758:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800575c:	931a      	str	r3, [sp, #104]	; 0x68
 800575e:	4654      	mov	r4, sl
 8005760:	2205      	movs	r2, #5
 8005762:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005766:	4858      	ldr	r0, [pc, #352]	; (80058c8 <_vfiprintf_r+0x24c>)
 8005768:	f7fa fd3a 	bl	80001e0 <memchr>
 800576c:	9a04      	ldr	r2, [sp, #16]
 800576e:	b9d8      	cbnz	r0, 80057a8 <_vfiprintf_r+0x12c>
 8005770:	06d1      	lsls	r1, r2, #27
 8005772:	bf44      	itt	mi
 8005774:	2320      	movmi	r3, #32
 8005776:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800577a:	0713      	lsls	r3, r2, #28
 800577c:	bf44      	itt	mi
 800577e:	232b      	movmi	r3, #43	; 0x2b
 8005780:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005784:	f89a 3000 	ldrb.w	r3, [sl]
 8005788:	2b2a      	cmp	r3, #42	; 0x2a
 800578a:	d015      	beq.n	80057b8 <_vfiprintf_r+0x13c>
 800578c:	9a07      	ldr	r2, [sp, #28]
 800578e:	4654      	mov	r4, sl
 8005790:	2000      	movs	r0, #0
 8005792:	f04f 0c0a 	mov.w	ip, #10
 8005796:	4621      	mov	r1, r4
 8005798:	f811 3b01 	ldrb.w	r3, [r1], #1
 800579c:	3b30      	subs	r3, #48	; 0x30
 800579e:	2b09      	cmp	r3, #9
 80057a0:	d94e      	bls.n	8005840 <_vfiprintf_r+0x1c4>
 80057a2:	b1b0      	cbz	r0, 80057d2 <_vfiprintf_r+0x156>
 80057a4:	9207      	str	r2, [sp, #28]
 80057a6:	e014      	b.n	80057d2 <_vfiprintf_r+0x156>
 80057a8:	eba0 0308 	sub.w	r3, r0, r8
 80057ac:	fa09 f303 	lsl.w	r3, r9, r3
 80057b0:	4313      	orrs	r3, r2
 80057b2:	9304      	str	r3, [sp, #16]
 80057b4:	46a2      	mov	sl, r4
 80057b6:	e7d2      	b.n	800575e <_vfiprintf_r+0xe2>
 80057b8:	9b03      	ldr	r3, [sp, #12]
 80057ba:	1d19      	adds	r1, r3, #4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	9103      	str	r1, [sp, #12]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bfbb      	ittet	lt
 80057c4:	425b      	neglt	r3, r3
 80057c6:	f042 0202 	orrlt.w	r2, r2, #2
 80057ca:	9307      	strge	r3, [sp, #28]
 80057cc:	9307      	strlt	r3, [sp, #28]
 80057ce:	bfb8      	it	lt
 80057d0:	9204      	strlt	r2, [sp, #16]
 80057d2:	7823      	ldrb	r3, [r4, #0]
 80057d4:	2b2e      	cmp	r3, #46	; 0x2e
 80057d6:	d10c      	bne.n	80057f2 <_vfiprintf_r+0x176>
 80057d8:	7863      	ldrb	r3, [r4, #1]
 80057da:	2b2a      	cmp	r3, #42	; 0x2a
 80057dc:	d135      	bne.n	800584a <_vfiprintf_r+0x1ce>
 80057de:	9b03      	ldr	r3, [sp, #12]
 80057e0:	1d1a      	adds	r2, r3, #4
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	9203      	str	r2, [sp, #12]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	bfb8      	it	lt
 80057ea:	f04f 33ff 	movlt.w	r3, #4294967295
 80057ee:	3402      	adds	r4, #2
 80057f0:	9305      	str	r3, [sp, #20]
 80057f2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80058d8 <_vfiprintf_r+0x25c>
 80057f6:	7821      	ldrb	r1, [r4, #0]
 80057f8:	2203      	movs	r2, #3
 80057fa:	4650      	mov	r0, sl
 80057fc:	f7fa fcf0 	bl	80001e0 <memchr>
 8005800:	b140      	cbz	r0, 8005814 <_vfiprintf_r+0x198>
 8005802:	2340      	movs	r3, #64	; 0x40
 8005804:	eba0 000a 	sub.w	r0, r0, sl
 8005808:	fa03 f000 	lsl.w	r0, r3, r0
 800580c:	9b04      	ldr	r3, [sp, #16]
 800580e:	4303      	orrs	r3, r0
 8005810:	3401      	adds	r4, #1
 8005812:	9304      	str	r3, [sp, #16]
 8005814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005818:	482c      	ldr	r0, [pc, #176]	; (80058cc <_vfiprintf_r+0x250>)
 800581a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800581e:	2206      	movs	r2, #6
 8005820:	f7fa fcde 	bl	80001e0 <memchr>
 8005824:	2800      	cmp	r0, #0
 8005826:	d03f      	beq.n	80058a8 <_vfiprintf_r+0x22c>
 8005828:	4b29      	ldr	r3, [pc, #164]	; (80058d0 <_vfiprintf_r+0x254>)
 800582a:	bb1b      	cbnz	r3, 8005874 <_vfiprintf_r+0x1f8>
 800582c:	9b03      	ldr	r3, [sp, #12]
 800582e:	3307      	adds	r3, #7
 8005830:	f023 0307 	bic.w	r3, r3, #7
 8005834:	3308      	adds	r3, #8
 8005836:	9303      	str	r3, [sp, #12]
 8005838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800583a:	443b      	add	r3, r7
 800583c:	9309      	str	r3, [sp, #36]	; 0x24
 800583e:	e767      	b.n	8005710 <_vfiprintf_r+0x94>
 8005840:	fb0c 3202 	mla	r2, ip, r2, r3
 8005844:	460c      	mov	r4, r1
 8005846:	2001      	movs	r0, #1
 8005848:	e7a5      	b.n	8005796 <_vfiprintf_r+0x11a>
 800584a:	2300      	movs	r3, #0
 800584c:	3401      	adds	r4, #1
 800584e:	9305      	str	r3, [sp, #20]
 8005850:	4619      	mov	r1, r3
 8005852:	f04f 0c0a 	mov.w	ip, #10
 8005856:	4620      	mov	r0, r4
 8005858:	f810 2b01 	ldrb.w	r2, [r0], #1
 800585c:	3a30      	subs	r2, #48	; 0x30
 800585e:	2a09      	cmp	r2, #9
 8005860:	d903      	bls.n	800586a <_vfiprintf_r+0x1ee>
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0c5      	beq.n	80057f2 <_vfiprintf_r+0x176>
 8005866:	9105      	str	r1, [sp, #20]
 8005868:	e7c3      	b.n	80057f2 <_vfiprintf_r+0x176>
 800586a:	fb0c 2101 	mla	r1, ip, r1, r2
 800586e:	4604      	mov	r4, r0
 8005870:	2301      	movs	r3, #1
 8005872:	e7f0      	b.n	8005856 <_vfiprintf_r+0x1da>
 8005874:	ab03      	add	r3, sp, #12
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	462a      	mov	r2, r5
 800587a:	4b16      	ldr	r3, [pc, #88]	; (80058d4 <_vfiprintf_r+0x258>)
 800587c:	a904      	add	r1, sp, #16
 800587e:	4630      	mov	r0, r6
 8005880:	f7fd fee6 	bl	8003650 <_printf_float>
 8005884:	4607      	mov	r7, r0
 8005886:	1c78      	adds	r0, r7, #1
 8005888:	d1d6      	bne.n	8005838 <_vfiprintf_r+0x1bc>
 800588a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800588c:	07d9      	lsls	r1, r3, #31
 800588e:	d405      	bmi.n	800589c <_vfiprintf_r+0x220>
 8005890:	89ab      	ldrh	r3, [r5, #12]
 8005892:	059a      	lsls	r2, r3, #22
 8005894:	d402      	bmi.n	800589c <_vfiprintf_r+0x220>
 8005896:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005898:	f7ff fa34 	bl	8004d04 <__retarget_lock_release_recursive>
 800589c:	89ab      	ldrh	r3, [r5, #12]
 800589e:	065b      	lsls	r3, r3, #25
 80058a0:	f53f af12 	bmi.w	80056c8 <_vfiprintf_r+0x4c>
 80058a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80058a6:	e711      	b.n	80056cc <_vfiprintf_r+0x50>
 80058a8:	ab03      	add	r3, sp, #12
 80058aa:	9300      	str	r3, [sp, #0]
 80058ac:	462a      	mov	r2, r5
 80058ae:	4b09      	ldr	r3, [pc, #36]	; (80058d4 <_vfiprintf_r+0x258>)
 80058b0:	a904      	add	r1, sp, #16
 80058b2:	4630      	mov	r0, r6
 80058b4:	f7fe f970 	bl	8003b98 <_printf_i>
 80058b8:	e7e4      	b.n	8005884 <_vfiprintf_r+0x208>
 80058ba:	bf00      	nop
 80058bc:	080060a0 	.word	0x080060a0
 80058c0:	080060c0 	.word	0x080060c0
 80058c4:	08006080 	.word	0x08006080
 80058c8:	0800623c 	.word	0x0800623c
 80058cc:	08006246 	.word	0x08006246
 80058d0:	08003651 	.word	0x08003651
 80058d4:	08005657 	.word	0x08005657
 80058d8:	08006242 	.word	0x08006242

080058dc <_sbrk_r>:
 80058dc:	b538      	push	{r3, r4, r5, lr}
 80058de:	4d06      	ldr	r5, [pc, #24]	; (80058f8 <_sbrk_r+0x1c>)
 80058e0:	2300      	movs	r3, #0
 80058e2:	4604      	mov	r4, r0
 80058e4:	4608      	mov	r0, r1
 80058e6:	602b      	str	r3, [r5, #0]
 80058e8:	f7fd faa6 	bl	8002e38 <_sbrk>
 80058ec:	1c43      	adds	r3, r0, #1
 80058ee:	d102      	bne.n	80058f6 <_sbrk_r+0x1a>
 80058f0:	682b      	ldr	r3, [r5, #0]
 80058f2:	b103      	cbz	r3, 80058f6 <_sbrk_r+0x1a>
 80058f4:	6023      	str	r3, [r4, #0]
 80058f6:	bd38      	pop	{r3, r4, r5, pc}
 80058f8:	20000210 	.word	0x20000210

080058fc <__sread>:
 80058fc:	b510      	push	{r4, lr}
 80058fe:	460c      	mov	r4, r1
 8005900:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005904:	f000 faa8 	bl	8005e58 <_read_r>
 8005908:	2800      	cmp	r0, #0
 800590a:	bfab      	itete	ge
 800590c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800590e:	89a3      	ldrhlt	r3, [r4, #12]
 8005910:	181b      	addge	r3, r3, r0
 8005912:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005916:	bfac      	ite	ge
 8005918:	6563      	strge	r3, [r4, #84]	; 0x54
 800591a:	81a3      	strhlt	r3, [r4, #12]
 800591c:	bd10      	pop	{r4, pc}

0800591e <__swrite>:
 800591e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005922:	461f      	mov	r7, r3
 8005924:	898b      	ldrh	r3, [r1, #12]
 8005926:	05db      	lsls	r3, r3, #23
 8005928:	4605      	mov	r5, r0
 800592a:	460c      	mov	r4, r1
 800592c:	4616      	mov	r6, r2
 800592e:	d505      	bpl.n	800593c <__swrite+0x1e>
 8005930:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005934:	2302      	movs	r3, #2
 8005936:	2200      	movs	r2, #0
 8005938:	f000 f9f8 	bl	8005d2c <_lseek_r>
 800593c:	89a3      	ldrh	r3, [r4, #12]
 800593e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005942:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005946:	81a3      	strh	r3, [r4, #12]
 8005948:	4632      	mov	r2, r6
 800594a:	463b      	mov	r3, r7
 800594c:	4628      	mov	r0, r5
 800594e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005952:	f000 b869 	b.w	8005a28 <_write_r>

08005956 <__sseek>:
 8005956:	b510      	push	{r4, lr}
 8005958:	460c      	mov	r4, r1
 800595a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800595e:	f000 f9e5 	bl	8005d2c <_lseek_r>
 8005962:	1c43      	adds	r3, r0, #1
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	bf15      	itete	ne
 8005968:	6560      	strne	r0, [r4, #84]	; 0x54
 800596a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800596e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005972:	81a3      	strheq	r3, [r4, #12]
 8005974:	bf18      	it	ne
 8005976:	81a3      	strhne	r3, [r4, #12]
 8005978:	bd10      	pop	{r4, pc}

0800597a <__sclose>:
 800597a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800597e:	f000 b8f1 	b.w	8005b64 <_close_r>
	...

08005984 <__swbuf_r>:
 8005984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005986:	460e      	mov	r6, r1
 8005988:	4614      	mov	r4, r2
 800598a:	4605      	mov	r5, r0
 800598c:	b118      	cbz	r0, 8005996 <__swbuf_r+0x12>
 800598e:	6983      	ldr	r3, [r0, #24]
 8005990:	b90b      	cbnz	r3, 8005996 <__swbuf_r+0x12>
 8005992:	f7ff f913 	bl	8004bbc <__sinit>
 8005996:	4b21      	ldr	r3, [pc, #132]	; (8005a1c <__swbuf_r+0x98>)
 8005998:	429c      	cmp	r4, r3
 800599a:	d12b      	bne.n	80059f4 <__swbuf_r+0x70>
 800599c:	686c      	ldr	r4, [r5, #4]
 800599e:	69a3      	ldr	r3, [r4, #24]
 80059a0:	60a3      	str	r3, [r4, #8]
 80059a2:	89a3      	ldrh	r3, [r4, #12]
 80059a4:	071a      	lsls	r2, r3, #28
 80059a6:	d52f      	bpl.n	8005a08 <__swbuf_r+0x84>
 80059a8:	6923      	ldr	r3, [r4, #16]
 80059aa:	b36b      	cbz	r3, 8005a08 <__swbuf_r+0x84>
 80059ac:	6923      	ldr	r3, [r4, #16]
 80059ae:	6820      	ldr	r0, [r4, #0]
 80059b0:	1ac0      	subs	r0, r0, r3
 80059b2:	6963      	ldr	r3, [r4, #20]
 80059b4:	b2f6      	uxtb	r6, r6
 80059b6:	4283      	cmp	r3, r0
 80059b8:	4637      	mov	r7, r6
 80059ba:	dc04      	bgt.n	80059c6 <__swbuf_r+0x42>
 80059bc:	4621      	mov	r1, r4
 80059be:	4628      	mov	r0, r5
 80059c0:	f000 f966 	bl	8005c90 <_fflush_r>
 80059c4:	bb30      	cbnz	r0, 8005a14 <__swbuf_r+0x90>
 80059c6:	68a3      	ldr	r3, [r4, #8]
 80059c8:	3b01      	subs	r3, #1
 80059ca:	60a3      	str	r3, [r4, #8]
 80059cc:	6823      	ldr	r3, [r4, #0]
 80059ce:	1c5a      	adds	r2, r3, #1
 80059d0:	6022      	str	r2, [r4, #0]
 80059d2:	701e      	strb	r6, [r3, #0]
 80059d4:	6963      	ldr	r3, [r4, #20]
 80059d6:	3001      	adds	r0, #1
 80059d8:	4283      	cmp	r3, r0
 80059da:	d004      	beq.n	80059e6 <__swbuf_r+0x62>
 80059dc:	89a3      	ldrh	r3, [r4, #12]
 80059de:	07db      	lsls	r3, r3, #31
 80059e0:	d506      	bpl.n	80059f0 <__swbuf_r+0x6c>
 80059e2:	2e0a      	cmp	r6, #10
 80059e4:	d104      	bne.n	80059f0 <__swbuf_r+0x6c>
 80059e6:	4621      	mov	r1, r4
 80059e8:	4628      	mov	r0, r5
 80059ea:	f000 f951 	bl	8005c90 <_fflush_r>
 80059ee:	b988      	cbnz	r0, 8005a14 <__swbuf_r+0x90>
 80059f0:	4638      	mov	r0, r7
 80059f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059f4:	4b0a      	ldr	r3, [pc, #40]	; (8005a20 <__swbuf_r+0x9c>)
 80059f6:	429c      	cmp	r4, r3
 80059f8:	d101      	bne.n	80059fe <__swbuf_r+0x7a>
 80059fa:	68ac      	ldr	r4, [r5, #8]
 80059fc:	e7cf      	b.n	800599e <__swbuf_r+0x1a>
 80059fe:	4b09      	ldr	r3, [pc, #36]	; (8005a24 <__swbuf_r+0xa0>)
 8005a00:	429c      	cmp	r4, r3
 8005a02:	bf08      	it	eq
 8005a04:	68ec      	ldreq	r4, [r5, #12]
 8005a06:	e7ca      	b.n	800599e <__swbuf_r+0x1a>
 8005a08:	4621      	mov	r1, r4
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	f000 f81e 	bl	8005a4c <__swsetup_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	d0cb      	beq.n	80059ac <__swbuf_r+0x28>
 8005a14:	f04f 37ff 	mov.w	r7, #4294967295
 8005a18:	e7ea      	b.n	80059f0 <__swbuf_r+0x6c>
 8005a1a:	bf00      	nop
 8005a1c:	080060a0 	.word	0x080060a0
 8005a20:	080060c0 	.word	0x080060c0
 8005a24:	08006080 	.word	0x08006080

08005a28 <_write_r>:
 8005a28:	b538      	push	{r3, r4, r5, lr}
 8005a2a:	4d07      	ldr	r5, [pc, #28]	; (8005a48 <_write_r+0x20>)
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	4608      	mov	r0, r1
 8005a30:	4611      	mov	r1, r2
 8005a32:	2200      	movs	r2, #0
 8005a34:	602a      	str	r2, [r5, #0]
 8005a36:	461a      	mov	r2, r3
 8005a38:	f7fc fff0 	bl	8002a1c <_write>
 8005a3c:	1c43      	adds	r3, r0, #1
 8005a3e:	d102      	bne.n	8005a46 <_write_r+0x1e>
 8005a40:	682b      	ldr	r3, [r5, #0]
 8005a42:	b103      	cbz	r3, 8005a46 <_write_r+0x1e>
 8005a44:	6023      	str	r3, [r4, #0]
 8005a46:	bd38      	pop	{r3, r4, r5, pc}
 8005a48:	20000210 	.word	0x20000210

08005a4c <__swsetup_r>:
 8005a4c:	4b32      	ldr	r3, [pc, #200]	; (8005b18 <__swsetup_r+0xcc>)
 8005a4e:	b570      	push	{r4, r5, r6, lr}
 8005a50:	681d      	ldr	r5, [r3, #0]
 8005a52:	4606      	mov	r6, r0
 8005a54:	460c      	mov	r4, r1
 8005a56:	b125      	cbz	r5, 8005a62 <__swsetup_r+0x16>
 8005a58:	69ab      	ldr	r3, [r5, #24]
 8005a5a:	b913      	cbnz	r3, 8005a62 <__swsetup_r+0x16>
 8005a5c:	4628      	mov	r0, r5
 8005a5e:	f7ff f8ad 	bl	8004bbc <__sinit>
 8005a62:	4b2e      	ldr	r3, [pc, #184]	; (8005b1c <__swsetup_r+0xd0>)
 8005a64:	429c      	cmp	r4, r3
 8005a66:	d10f      	bne.n	8005a88 <__swsetup_r+0x3c>
 8005a68:	686c      	ldr	r4, [r5, #4]
 8005a6a:	89a3      	ldrh	r3, [r4, #12]
 8005a6c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a70:	0719      	lsls	r1, r3, #28
 8005a72:	d42c      	bmi.n	8005ace <__swsetup_r+0x82>
 8005a74:	06dd      	lsls	r5, r3, #27
 8005a76:	d411      	bmi.n	8005a9c <__swsetup_r+0x50>
 8005a78:	2309      	movs	r3, #9
 8005a7a:	6033      	str	r3, [r6, #0]
 8005a7c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a80:	81a3      	strh	r3, [r4, #12]
 8005a82:	f04f 30ff 	mov.w	r0, #4294967295
 8005a86:	e03e      	b.n	8005b06 <__swsetup_r+0xba>
 8005a88:	4b25      	ldr	r3, [pc, #148]	; (8005b20 <__swsetup_r+0xd4>)
 8005a8a:	429c      	cmp	r4, r3
 8005a8c:	d101      	bne.n	8005a92 <__swsetup_r+0x46>
 8005a8e:	68ac      	ldr	r4, [r5, #8]
 8005a90:	e7eb      	b.n	8005a6a <__swsetup_r+0x1e>
 8005a92:	4b24      	ldr	r3, [pc, #144]	; (8005b24 <__swsetup_r+0xd8>)
 8005a94:	429c      	cmp	r4, r3
 8005a96:	bf08      	it	eq
 8005a98:	68ec      	ldreq	r4, [r5, #12]
 8005a9a:	e7e6      	b.n	8005a6a <__swsetup_r+0x1e>
 8005a9c:	0758      	lsls	r0, r3, #29
 8005a9e:	d512      	bpl.n	8005ac6 <__swsetup_r+0x7a>
 8005aa0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005aa2:	b141      	cbz	r1, 8005ab6 <__swsetup_r+0x6a>
 8005aa4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005aa8:	4299      	cmp	r1, r3
 8005aaa:	d002      	beq.n	8005ab2 <__swsetup_r+0x66>
 8005aac:	4630      	mov	r0, r6
 8005aae:	f7ff fcdb 	bl	8005468 <_free_r>
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005abc:	81a3      	strh	r3, [r4, #12]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	6063      	str	r3, [r4, #4]
 8005ac2:	6923      	ldr	r3, [r4, #16]
 8005ac4:	6023      	str	r3, [r4, #0]
 8005ac6:	89a3      	ldrh	r3, [r4, #12]
 8005ac8:	f043 0308 	orr.w	r3, r3, #8
 8005acc:	81a3      	strh	r3, [r4, #12]
 8005ace:	6923      	ldr	r3, [r4, #16]
 8005ad0:	b94b      	cbnz	r3, 8005ae6 <__swsetup_r+0x9a>
 8005ad2:	89a3      	ldrh	r3, [r4, #12]
 8005ad4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005ad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005adc:	d003      	beq.n	8005ae6 <__swsetup_r+0x9a>
 8005ade:	4621      	mov	r1, r4
 8005ae0:	4630      	mov	r0, r6
 8005ae2:	f000 f95b 	bl	8005d9c <__smakebuf_r>
 8005ae6:	89a0      	ldrh	r0, [r4, #12]
 8005ae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005aec:	f010 0301 	ands.w	r3, r0, #1
 8005af0:	d00a      	beq.n	8005b08 <__swsetup_r+0xbc>
 8005af2:	2300      	movs	r3, #0
 8005af4:	60a3      	str	r3, [r4, #8]
 8005af6:	6963      	ldr	r3, [r4, #20]
 8005af8:	425b      	negs	r3, r3
 8005afa:	61a3      	str	r3, [r4, #24]
 8005afc:	6923      	ldr	r3, [r4, #16]
 8005afe:	b943      	cbnz	r3, 8005b12 <__swsetup_r+0xc6>
 8005b00:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b04:	d1ba      	bne.n	8005a7c <__swsetup_r+0x30>
 8005b06:	bd70      	pop	{r4, r5, r6, pc}
 8005b08:	0781      	lsls	r1, r0, #30
 8005b0a:	bf58      	it	pl
 8005b0c:	6963      	ldrpl	r3, [r4, #20]
 8005b0e:	60a3      	str	r3, [r4, #8]
 8005b10:	e7f4      	b.n	8005afc <__swsetup_r+0xb0>
 8005b12:	2000      	movs	r0, #0
 8005b14:	e7f7      	b.n	8005b06 <__swsetup_r+0xba>
 8005b16:	bf00      	nop
 8005b18:	2000000c 	.word	0x2000000c
 8005b1c:	080060a0 	.word	0x080060a0
 8005b20:	080060c0 	.word	0x080060c0
 8005b24:	08006080 	.word	0x08006080

08005b28 <__assert_func>:
 8005b28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b2a:	4614      	mov	r4, r2
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	4b09      	ldr	r3, [pc, #36]	; (8005b54 <__assert_func+0x2c>)
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4605      	mov	r5, r0
 8005b34:	68d8      	ldr	r0, [r3, #12]
 8005b36:	b14c      	cbz	r4, 8005b4c <__assert_func+0x24>
 8005b38:	4b07      	ldr	r3, [pc, #28]	; (8005b58 <__assert_func+0x30>)
 8005b3a:	9100      	str	r1, [sp, #0]
 8005b3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005b40:	4906      	ldr	r1, [pc, #24]	; (8005b5c <__assert_func+0x34>)
 8005b42:	462b      	mov	r3, r5
 8005b44:	f000 f8e0 	bl	8005d08 <fiprintf>
 8005b48:	f000 f9a5 	bl	8005e96 <abort>
 8005b4c:	4b04      	ldr	r3, [pc, #16]	; (8005b60 <__assert_func+0x38>)
 8005b4e:	461c      	mov	r4, r3
 8005b50:	e7f3      	b.n	8005b3a <__assert_func+0x12>
 8005b52:	bf00      	nop
 8005b54:	2000000c 	.word	0x2000000c
 8005b58:	0800624d 	.word	0x0800624d
 8005b5c:	0800625a 	.word	0x0800625a
 8005b60:	08006288 	.word	0x08006288

08005b64 <_close_r>:
 8005b64:	b538      	push	{r3, r4, r5, lr}
 8005b66:	4d06      	ldr	r5, [pc, #24]	; (8005b80 <_close_r+0x1c>)
 8005b68:	2300      	movs	r3, #0
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	4608      	mov	r0, r1
 8005b6e:	602b      	str	r3, [r5, #0]
 8005b70:	f7fd f92d 	bl	8002dce <_close>
 8005b74:	1c43      	adds	r3, r0, #1
 8005b76:	d102      	bne.n	8005b7e <_close_r+0x1a>
 8005b78:	682b      	ldr	r3, [r5, #0]
 8005b7a:	b103      	cbz	r3, 8005b7e <_close_r+0x1a>
 8005b7c:	6023      	str	r3, [r4, #0]
 8005b7e:	bd38      	pop	{r3, r4, r5, pc}
 8005b80:	20000210 	.word	0x20000210

08005b84 <__sflush_r>:
 8005b84:	898a      	ldrh	r2, [r1, #12]
 8005b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b8a:	4605      	mov	r5, r0
 8005b8c:	0710      	lsls	r0, r2, #28
 8005b8e:	460c      	mov	r4, r1
 8005b90:	d458      	bmi.n	8005c44 <__sflush_r+0xc0>
 8005b92:	684b      	ldr	r3, [r1, #4]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	dc05      	bgt.n	8005ba4 <__sflush_r+0x20>
 8005b98:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	dc02      	bgt.n	8005ba4 <__sflush_r+0x20>
 8005b9e:	2000      	movs	r0, #0
 8005ba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ba4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005ba6:	2e00      	cmp	r6, #0
 8005ba8:	d0f9      	beq.n	8005b9e <__sflush_r+0x1a>
 8005baa:	2300      	movs	r3, #0
 8005bac:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bb0:	682f      	ldr	r7, [r5, #0]
 8005bb2:	602b      	str	r3, [r5, #0]
 8005bb4:	d032      	beq.n	8005c1c <__sflush_r+0x98>
 8005bb6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005bb8:	89a3      	ldrh	r3, [r4, #12]
 8005bba:	075a      	lsls	r2, r3, #29
 8005bbc:	d505      	bpl.n	8005bca <__sflush_r+0x46>
 8005bbe:	6863      	ldr	r3, [r4, #4]
 8005bc0:	1ac0      	subs	r0, r0, r3
 8005bc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005bc4:	b10b      	cbz	r3, 8005bca <__sflush_r+0x46>
 8005bc6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bc8:	1ac0      	subs	r0, r0, r3
 8005bca:	2300      	movs	r3, #0
 8005bcc:	4602      	mov	r2, r0
 8005bce:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bd0:	6a21      	ldr	r1, [r4, #32]
 8005bd2:	4628      	mov	r0, r5
 8005bd4:	47b0      	blx	r6
 8005bd6:	1c43      	adds	r3, r0, #1
 8005bd8:	89a3      	ldrh	r3, [r4, #12]
 8005bda:	d106      	bne.n	8005bea <__sflush_r+0x66>
 8005bdc:	6829      	ldr	r1, [r5, #0]
 8005bde:	291d      	cmp	r1, #29
 8005be0:	d82c      	bhi.n	8005c3c <__sflush_r+0xb8>
 8005be2:	4a2a      	ldr	r2, [pc, #168]	; (8005c8c <__sflush_r+0x108>)
 8005be4:	40ca      	lsrs	r2, r1
 8005be6:	07d6      	lsls	r6, r2, #31
 8005be8:	d528      	bpl.n	8005c3c <__sflush_r+0xb8>
 8005bea:	2200      	movs	r2, #0
 8005bec:	6062      	str	r2, [r4, #4]
 8005bee:	04d9      	lsls	r1, r3, #19
 8005bf0:	6922      	ldr	r2, [r4, #16]
 8005bf2:	6022      	str	r2, [r4, #0]
 8005bf4:	d504      	bpl.n	8005c00 <__sflush_r+0x7c>
 8005bf6:	1c42      	adds	r2, r0, #1
 8005bf8:	d101      	bne.n	8005bfe <__sflush_r+0x7a>
 8005bfa:	682b      	ldr	r3, [r5, #0]
 8005bfc:	b903      	cbnz	r3, 8005c00 <__sflush_r+0x7c>
 8005bfe:	6560      	str	r0, [r4, #84]	; 0x54
 8005c00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c02:	602f      	str	r7, [r5, #0]
 8005c04:	2900      	cmp	r1, #0
 8005c06:	d0ca      	beq.n	8005b9e <__sflush_r+0x1a>
 8005c08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c0c:	4299      	cmp	r1, r3
 8005c0e:	d002      	beq.n	8005c16 <__sflush_r+0x92>
 8005c10:	4628      	mov	r0, r5
 8005c12:	f7ff fc29 	bl	8005468 <_free_r>
 8005c16:	2000      	movs	r0, #0
 8005c18:	6360      	str	r0, [r4, #52]	; 0x34
 8005c1a:	e7c1      	b.n	8005ba0 <__sflush_r+0x1c>
 8005c1c:	6a21      	ldr	r1, [r4, #32]
 8005c1e:	2301      	movs	r3, #1
 8005c20:	4628      	mov	r0, r5
 8005c22:	47b0      	blx	r6
 8005c24:	1c41      	adds	r1, r0, #1
 8005c26:	d1c7      	bne.n	8005bb8 <__sflush_r+0x34>
 8005c28:	682b      	ldr	r3, [r5, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0c4      	beq.n	8005bb8 <__sflush_r+0x34>
 8005c2e:	2b1d      	cmp	r3, #29
 8005c30:	d001      	beq.n	8005c36 <__sflush_r+0xb2>
 8005c32:	2b16      	cmp	r3, #22
 8005c34:	d101      	bne.n	8005c3a <__sflush_r+0xb6>
 8005c36:	602f      	str	r7, [r5, #0]
 8005c38:	e7b1      	b.n	8005b9e <__sflush_r+0x1a>
 8005c3a:	89a3      	ldrh	r3, [r4, #12]
 8005c3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c40:	81a3      	strh	r3, [r4, #12]
 8005c42:	e7ad      	b.n	8005ba0 <__sflush_r+0x1c>
 8005c44:	690f      	ldr	r7, [r1, #16]
 8005c46:	2f00      	cmp	r7, #0
 8005c48:	d0a9      	beq.n	8005b9e <__sflush_r+0x1a>
 8005c4a:	0793      	lsls	r3, r2, #30
 8005c4c:	680e      	ldr	r6, [r1, #0]
 8005c4e:	bf08      	it	eq
 8005c50:	694b      	ldreq	r3, [r1, #20]
 8005c52:	600f      	str	r7, [r1, #0]
 8005c54:	bf18      	it	ne
 8005c56:	2300      	movne	r3, #0
 8005c58:	eba6 0807 	sub.w	r8, r6, r7
 8005c5c:	608b      	str	r3, [r1, #8]
 8005c5e:	f1b8 0f00 	cmp.w	r8, #0
 8005c62:	dd9c      	ble.n	8005b9e <__sflush_r+0x1a>
 8005c64:	6a21      	ldr	r1, [r4, #32]
 8005c66:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c68:	4643      	mov	r3, r8
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	4628      	mov	r0, r5
 8005c6e:	47b0      	blx	r6
 8005c70:	2800      	cmp	r0, #0
 8005c72:	dc06      	bgt.n	8005c82 <__sflush_r+0xfe>
 8005c74:	89a3      	ldrh	r3, [r4, #12]
 8005c76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c7a:	81a3      	strh	r3, [r4, #12]
 8005c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8005c80:	e78e      	b.n	8005ba0 <__sflush_r+0x1c>
 8005c82:	4407      	add	r7, r0
 8005c84:	eba8 0800 	sub.w	r8, r8, r0
 8005c88:	e7e9      	b.n	8005c5e <__sflush_r+0xda>
 8005c8a:	bf00      	nop
 8005c8c:	20400001 	.word	0x20400001

08005c90 <_fflush_r>:
 8005c90:	b538      	push	{r3, r4, r5, lr}
 8005c92:	690b      	ldr	r3, [r1, #16]
 8005c94:	4605      	mov	r5, r0
 8005c96:	460c      	mov	r4, r1
 8005c98:	b913      	cbnz	r3, 8005ca0 <_fflush_r+0x10>
 8005c9a:	2500      	movs	r5, #0
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ca0:	b118      	cbz	r0, 8005caa <_fflush_r+0x1a>
 8005ca2:	6983      	ldr	r3, [r0, #24]
 8005ca4:	b90b      	cbnz	r3, 8005caa <_fflush_r+0x1a>
 8005ca6:	f7fe ff89 	bl	8004bbc <__sinit>
 8005caa:	4b14      	ldr	r3, [pc, #80]	; (8005cfc <_fflush_r+0x6c>)
 8005cac:	429c      	cmp	r4, r3
 8005cae:	d11b      	bne.n	8005ce8 <_fflush_r+0x58>
 8005cb0:	686c      	ldr	r4, [r5, #4]
 8005cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d0ef      	beq.n	8005c9a <_fflush_r+0xa>
 8005cba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005cbc:	07d0      	lsls	r0, r2, #31
 8005cbe:	d404      	bmi.n	8005cca <_fflush_r+0x3a>
 8005cc0:	0599      	lsls	r1, r3, #22
 8005cc2:	d402      	bmi.n	8005cca <_fflush_r+0x3a>
 8005cc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005cc6:	f7ff f81c 	bl	8004d02 <__retarget_lock_acquire_recursive>
 8005cca:	4628      	mov	r0, r5
 8005ccc:	4621      	mov	r1, r4
 8005cce:	f7ff ff59 	bl	8005b84 <__sflush_r>
 8005cd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005cd4:	07da      	lsls	r2, r3, #31
 8005cd6:	4605      	mov	r5, r0
 8005cd8:	d4e0      	bmi.n	8005c9c <_fflush_r+0xc>
 8005cda:	89a3      	ldrh	r3, [r4, #12]
 8005cdc:	059b      	lsls	r3, r3, #22
 8005cde:	d4dd      	bmi.n	8005c9c <_fflush_r+0xc>
 8005ce0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ce2:	f7ff f80f 	bl	8004d04 <__retarget_lock_release_recursive>
 8005ce6:	e7d9      	b.n	8005c9c <_fflush_r+0xc>
 8005ce8:	4b05      	ldr	r3, [pc, #20]	; (8005d00 <_fflush_r+0x70>)
 8005cea:	429c      	cmp	r4, r3
 8005cec:	d101      	bne.n	8005cf2 <_fflush_r+0x62>
 8005cee:	68ac      	ldr	r4, [r5, #8]
 8005cf0:	e7df      	b.n	8005cb2 <_fflush_r+0x22>
 8005cf2:	4b04      	ldr	r3, [pc, #16]	; (8005d04 <_fflush_r+0x74>)
 8005cf4:	429c      	cmp	r4, r3
 8005cf6:	bf08      	it	eq
 8005cf8:	68ec      	ldreq	r4, [r5, #12]
 8005cfa:	e7da      	b.n	8005cb2 <_fflush_r+0x22>
 8005cfc:	080060a0 	.word	0x080060a0
 8005d00:	080060c0 	.word	0x080060c0
 8005d04:	08006080 	.word	0x08006080

08005d08 <fiprintf>:
 8005d08:	b40e      	push	{r1, r2, r3}
 8005d0a:	b503      	push	{r0, r1, lr}
 8005d0c:	4601      	mov	r1, r0
 8005d0e:	ab03      	add	r3, sp, #12
 8005d10:	4805      	ldr	r0, [pc, #20]	; (8005d28 <fiprintf+0x20>)
 8005d12:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d16:	6800      	ldr	r0, [r0, #0]
 8005d18:	9301      	str	r3, [sp, #4]
 8005d1a:	f7ff fcaf 	bl	800567c <_vfiprintf_r>
 8005d1e:	b002      	add	sp, #8
 8005d20:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d24:	b003      	add	sp, #12
 8005d26:	4770      	bx	lr
 8005d28:	2000000c 	.word	0x2000000c

08005d2c <_lseek_r>:
 8005d2c:	b538      	push	{r3, r4, r5, lr}
 8005d2e:	4d07      	ldr	r5, [pc, #28]	; (8005d4c <_lseek_r+0x20>)
 8005d30:	4604      	mov	r4, r0
 8005d32:	4608      	mov	r0, r1
 8005d34:	4611      	mov	r1, r2
 8005d36:	2200      	movs	r2, #0
 8005d38:	602a      	str	r2, [r5, #0]
 8005d3a:	461a      	mov	r2, r3
 8005d3c:	f7fd f86e 	bl	8002e1c <_lseek>
 8005d40:	1c43      	adds	r3, r0, #1
 8005d42:	d102      	bne.n	8005d4a <_lseek_r+0x1e>
 8005d44:	682b      	ldr	r3, [r5, #0]
 8005d46:	b103      	cbz	r3, 8005d4a <_lseek_r+0x1e>
 8005d48:	6023      	str	r3, [r4, #0]
 8005d4a:	bd38      	pop	{r3, r4, r5, pc}
 8005d4c:	20000210 	.word	0x20000210

08005d50 <__swhatbuf_r>:
 8005d50:	b570      	push	{r4, r5, r6, lr}
 8005d52:	460e      	mov	r6, r1
 8005d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d58:	2900      	cmp	r1, #0
 8005d5a:	b096      	sub	sp, #88	; 0x58
 8005d5c:	4614      	mov	r4, r2
 8005d5e:	461d      	mov	r5, r3
 8005d60:	da08      	bge.n	8005d74 <__swhatbuf_r+0x24>
 8005d62:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	602a      	str	r2, [r5, #0]
 8005d6a:	061a      	lsls	r2, r3, #24
 8005d6c:	d410      	bmi.n	8005d90 <__swhatbuf_r+0x40>
 8005d6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d72:	e00e      	b.n	8005d92 <__swhatbuf_r+0x42>
 8005d74:	466a      	mov	r2, sp
 8005d76:	f000 f895 	bl	8005ea4 <_fstat_r>
 8005d7a:	2800      	cmp	r0, #0
 8005d7c:	dbf1      	blt.n	8005d62 <__swhatbuf_r+0x12>
 8005d7e:	9a01      	ldr	r2, [sp, #4]
 8005d80:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005d84:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005d88:	425a      	negs	r2, r3
 8005d8a:	415a      	adcs	r2, r3
 8005d8c:	602a      	str	r2, [r5, #0]
 8005d8e:	e7ee      	b.n	8005d6e <__swhatbuf_r+0x1e>
 8005d90:	2340      	movs	r3, #64	; 0x40
 8005d92:	2000      	movs	r0, #0
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	b016      	add	sp, #88	; 0x58
 8005d98:	bd70      	pop	{r4, r5, r6, pc}
	...

08005d9c <__smakebuf_r>:
 8005d9c:	898b      	ldrh	r3, [r1, #12]
 8005d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005da0:	079d      	lsls	r5, r3, #30
 8005da2:	4606      	mov	r6, r0
 8005da4:	460c      	mov	r4, r1
 8005da6:	d507      	bpl.n	8005db8 <__smakebuf_r+0x1c>
 8005da8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005dac:	6023      	str	r3, [r4, #0]
 8005dae:	6123      	str	r3, [r4, #16]
 8005db0:	2301      	movs	r3, #1
 8005db2:	6163      	str	r3, [r4, #20]
 8005db4:	b002      	add	sp, #8
 8005db6:	bd70      	pop	{r4, r5, r6, pc}
 8005db8:	ab01      	add	r3, sp, #4
 8005dba:	466a      	mov	r2, sp
 8005dbc:	f7ff ffc8 	bl	8005d50 <__swhatbuf_r>
 8005dc0:	9900      	ldr	r1, [sp, #0]
 8005dc2:	4605      	mov	r5, r0
 8005dc4:	4630      	mov	r0, r6
 8005dc6:	f7ff fbbb 	bl	8005540 <_malloc_r>
 8005dca:	b948      	cbnz	r0, 8005de0 <__smakebuf_r+0x44>
 8005dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dd0:	059a      	lsls	r2, r3, #22
 8005dd2:	d4ef      	bmi.n	8005db4 <__smakebuf_r+0x18>
 8005dd4:	f023 0303 	bic.w	r3, r3, #3
 8005dd8:	f043 0302 	orr.w	r3, r3, #2
 8005ddc:	81a3      	strh	r3, [r4, #12]
 8005dde:	e7e3      	b.n	8005da8 <__smakebuf_r+0xc>
 8005de0:	4b0d      	ldr	r3, [pc, #52]	; (8005e18 <__smakebuf_r+0x7c>)
 8005de2:	62b3      	str	r3, [r6, #40]	; 0x28
 8005de4:	89a3      	ldrh	r3, [r4, #12]
 8005de6:	6020      	str	r0, [r4, #0]
 8005de8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dec:	81a3      	strh	r3, [r4, #12]
 8005dee:	9b00      	ldr	r3, [sp, #0]
 8005df0:	6163      	str	r3, [r4, #20]
 8005df2:	9b01      	ldr	r3, [sp, #4]
 8005df4:	6120      	str	r0, [r4, #16]
 8005df6:	b15b      	cbz	r3, 8005e10 <__smakebuf_r+0x74>
 8005df8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dfc:	4630      	mov	r0, r6
 8005dfe:	f000 f863 	bl	8005ec8 <_isatty_r>
 8005e02:	b128      	cbz	r0, 8005e10 <__smakebuf_r+0x74>
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	f023 0303 	bic.w	r3, r3, #3
 8005e0a:	f043 0301 	orr.w	r3, r3, #1
 8005e0e:	81a3      	strh	r3, [r4, #12]
 8005e10:	89a0      	ldrh	r0, [r4, #12]
 8005e12:	4305      	orrs	r5, r0
 8005e14:	81a5      	strh	r5, [r4, #12]
 8005e16:	e7cd      	b.n	8005db4 <__smakebuf_r+0x18>
 8005e18:	08004b55 	.word	0x08004b55

08005e1c <__ascii_mbtowc>:
 8005e1c:	b082      	sub	sp, #8
 8005e1e:	b901      	cbnz	r1, 8005e22 <__ascii_mbtowc+0x6>
 8005e20:	a901      	add	r1, sp, #4
 8005e22:	b142      	cbz	r2, 8005e36 <__ascii_mbtowc+0x1a>
 8005e24:	b14b      	cbz	r3, 8005e3a <__ascii_mbtowc+0x1e>
 8005e26:	7813      	ldrb	r3, [r2, #0]
 8005e28:	600b      	str	r3, [r1, #0]
 8005e2a:	7812      	ldrb	r2, [r2, #0]
 8005e2c:	1e10      	subs	r0, r2, #0
 8005e2e:	bf18      	it	ne
 8005e30:	2001      	movne	r0, #1
 8005e32:	b002      	add	sp, #8
 8005e34:	4770      	bx	lr
 8005e36:	4610      	mov	r0, r2
 8005e38:	e7fb      	b.n	8005e32 <__ascii_mbtowc+0x16>
 8005e3a:	f06f 0001 	mvn.w	r0, #1
 8005e3e:	e7f8      	b.n	8005e32 <__ascii_mbtowc+0x16>

08005e40 <__malloc_lock>:
 8005e40:	4801      	ldr	r0, [pc, #4]	; (8005e48 <__malloc_lock+0x8>)
 8005e42:	f7fe bf5e 	b.w	8004d02 <__retarget_lock_acquire_recursive>
 8005e46:	bf00      	nop
 8005e48:	20000204 	.word	0x20000204

08005e4c <__malloc_unlock>:
 8005e4c:	4801      	ldr	r0, [pc, #4]	; (8005e54 <__malloc_unlock+0x8>)
 8005e4e:	f7fe bf59 	b.w	8004d04 <__retarget_lock_release_recursive>
 8005e52:	bf00      	nop
 8005e54:	20000204 	.word	0x20000204

08005e58 <_read_r>:
 8005e58:	b538      	push	{r3, r4, r5, lr}
 8005e5a:	4d07      	ldr	r5, [pc, #28]	; (8005e78 <_read_r+0x20>)
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	4608      	mov	r0, r1
 8005e60:	4611      	mov	r1, r2
 8005e62:	2200      	movs	r2, #0
 8005e64:	602a      	str	r2, [r5, #0]
 8005e66:	461a      	mov	r2, r3
 8005e68:	f7fc ff94 	bl	8002d94 <_read>
 8005e6c:	1c43      	adds	r3, r0, #1
 8005e6e:	d102      	bne.n	8005e76 <_read_r+0x1e>
 8005e70:	682b      	ldr	r3, [r5, #0]
 8005e72:	b103      	cbz	r3, 8005e76 <_read_r+0x1e>
 8005e74:	6023      	str	r3, [r4, #0]
 8005e76:	bd38      	pop	{r3, r4, r5, pc}
 8005e78:	20000210 	.word	0x20000210

08005e7c <__ascii_wctomb>:
 8005e7c:	b149      	cbz	r1, 8005e92 <__ascii_wctomb+0x16>
 8005e7e:	2aff      	cmp	r2, #255	; 0xff
 8005e80:	bf85      	ittet	hi
 8005e82:	238a      	movhi	r3, #138	; 0x8a
 8005e84:	6003      	strhi	r3, [r0, #0]
 8005e86:	700a      	strbls	r2, [r1, #0]
 8005e88:	f04f 30ff 	movhi.w	r0, #4294967295
 8005e8c:	bf98      	it	ls
 8005e8e:	2001      	movls	r0, #1
 8005e90:	4770      	bx	lr
 8005e92:	4608      	mov	r0, r1
 8005e94:	4770      	bx	lr

08005e96 <abort>:
 8005e96:	b508      	push	{r3, lr}
 8005e98:	2006      	movs	r0, #6
 8005e9a:	f000 f84d 	bl	8005f38 <raise>
 8005e9e:	2001      	movs	r0, #1
 8005ea0:	f7fc ff6e 	bl	8002d80 <_exit>

08005ea4 <_fstat_r>:
 8005ea4:	b538      	push	{r3, r4, r5, lr}
 8005ea6:	4d07      	ldr	r5, [pc, #28]	; (8005ec4 <_fstat_r+0x20>)
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	4604      	mov	r4, r0
 8005eac:	4608      	mov	r0, r1
 8005eae:	4611      	mov	r1, r2
 8005eb0:	602b      	str	r3, [r5, #0]
 8005eb2:	f7fc ff98 	bl	8002de6 <_fstat>
 8005eb6:	1c43      	adds	r3, r0, #1
 8005eb8:	d102      	bne.n	8005ec0 <_fstat_r+0x1c>
 8005eba:	682b      	ldr	r3, [r5, #0]
 8005ebc:	b103      	cbz	r3, 8005ec0 <_fstat_r+0x1c>
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	bd38      	pop	{r3, r4, r5, pc}
 8005ec2:	bf00      	nop
 8005ec4:	20000210 	.word	0x20000210

08005ec8 <_isatty_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4d06      	ldr	r5, [pc, #24]	; (8005ee4 <_isatty_r+0x1c>)
 8005ecc:	2300      	movs	r3, #0
 8005ece:	4604      	mov	r4, r0
 8005ed0:	4608      	mov	r0, r1
 8005ed2:	602b      	str	r3, [r5, #0]
 8005ed4:	f7fc ff97 	bl	8002e06 <_isatty>
 8005ed8:	1c43      	adds	r3, r0, #1
 8005eda:	d102      	bne.n	8005ee2 <_isatty_r+0x1a>
 8005edc:	682b      	ldr	r3, [r5, #0]
 8005ede:	b103      	cbz	r3, 8005ee2 <_isatty_r+0x1a>
 8005ee0:	6023      	str	r3, [r4, #0]
 8005ee2:	bd38      	pop	{r3, r4, r5, pc}
 8005ee4:	20000210 	.word	0x20000210

08005ee8 <_raise_r>:
 8005ee8:	291f      	cmp	r1, #31
 8005eea:	b538      	push	{r3, r4, r5, lr}
 8005eec:	4604      	mov	r4, r0
 8005eee:	460d      	mov	r5, r1
 8005ef0:	d904      	bls.n	8005efc <_raise_r+0x14>
 8005ef2:	2316      	movs	r3, #22
 8005ef4:	6003      	str	r3, [r0, #0]
 8005ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8005efa:	bd38      	pop	{r3, r4, r5, pc}
 8005efc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005efe:	b112      	cbz	r2, 8005f06 <_raise_r+0x1e>
 8005f00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005f04:	b94b      	cbnz	r3, 8005f1a <_raise_r+0x32>
 8005f06:	4620      	mov	r0, r4
 8005f08:	f000 f830 	bl	8005f6c <_getpid_r>
 8005f0c:	462a      	mov	r2, r5
 8005f0e:	4601      	mov	r1, r0
 8005f10:	4620      	mov	r0, r4
 8005f12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f16:	f000 b817 	b.w	8005f48 <_kill_r>
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d00a      	beq.n	8005f34 <_raise_r+0x4c>
 8005f1e:	1c59      	adds	r1, r3, #1
 8005f20:	d103      	bne.n	8005f2a <_raise_r+0x42>
 8005f22:	2316      	movs	r3, #22
 8005f24:	6003      	str	r3, [r0, #0]
 8005f26:	2001      	movs	r0, #1
 8005f28:	e7e7      	b.n	8005efa <_raise_r+0x12>
 8005f2a:	2400      	movs	r4, #0
 8005f2c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005f30:	4628      	mov	r0, r5
 8005f32:	4798      	blx	r3
 8005f34:	2000      	movs	r0, #0
 8005f36:	e7e0      	b.n	8005efa <_raise_r+0x12>

08005f38 <raise>:
 8005f38:	4b02      	ldr	r3, [pc, #8]	; (8005f44 <raise+0xc>)
 8005f3a:	4601      	mov	r1, r0
 8005f3c:	6818      	ldr	r0, [r3, #0]
 8005f3e:	f7ff bfd3 	b.w	8005ee8 <_raise_r>
 8005f42:	bf00      	nop
 8005f44:	2000000c 	.word	0x2000000c

08005f48 <_kill_r>:
 8005f48:	b538      	push	{r3, r4, r5, lr}
 8005f4a:	4d07      	ldr	r5, [pc, #28]	; (8005f68 <_kill_r+0x20>)
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	4604      	mov	r4, r0
 8005f50:	4608      	mov	r0, r1
 8005f52:	4611      	mov	r1, r2
 8005f54:	602b      	str	r3, [r5, #0]
 8005f56:	f7fc ff03 	bl	8002d60 <_kill>
 8005f5a:	1c43      	adds	r3, r0, #1
 8005f5c:	d102      	bne.n	8005f64 <_kill_r+0x1c>
 8005f5e:	682b      	ldr	r3, [r5, #0]
 8005f60:	b103      	cbz	r3, 8005f64 <_kill_r+0x1c>
 8005f62:	6023      	str	r3, [r4, #0]
 8005f64:	bd38      	pop	{r3, r4, r5, pc}
 8005f66:	bf00      	nop
 8005f68:	20000210 	.word	0x20000210

08005f6c <_getpid_r>:
 8005f6c:	f7fc bef0 	b.w	8002d50 <_getpid>

08005f70 <_init>:
 8005f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f72:	bf00      	nop
 8005f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f76:	bc08      	pop	{r3}
 8005f78:	469e      	mov	lr, r3
 8005f7a:	4770      	bx	lr

08005f7c <_fini>:
 8005f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f7e:	bf00      	nop
 8005f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f82:	bc08      	pop	{r3}
 8005f84:	469e      	mov	lr, r3
 8005f86:	4770      	bx	lr
