#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 30 23:24:05 2023
# Process ID: 74092
# Current directory: /home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/crypto_sign/xsim_script.tcl}
# Log file: /home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/xsim.log
# Journal file: /home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/crypto_sign/xsim_script.tcl
# xsim {crypto_sign} -autoloadwcfg -tclbatch {crypto_sign.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source crypto_sign.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "25000000"
// RTL Simulation : 1 / 2 [n/a] @ "4151965000000"
// RTL Simulation : 2 / 2 [n/a] @ "6913215000000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6913255 us : File "/home/guest/Documents/experiments/dilithium_2/crypto_sign/solution1/sim/verilog/crypto_sign.autotb.v" Line 499
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:59 . Memory (MB): peak = 1446.578 ; gain = 0.000 ; free physical = 4398 ; free virtual = 10975
## quit
INFO: [Common 17-206] Exiting xsim at Thu Mar 30 23:25:15 2023...
