Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov  3 13:53:18 2023
| Host         : LAPTOP-HKFFG58C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.200        0.000                      0                   26        0.324        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkdiv_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.119 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.119    clkdiv_reg[24]_i_1_n_6
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.785 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.785    clkdiv_reg[20]_i_1_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.008 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.008    clkdiv_reg[24]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y70          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.005 r  clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.005    clkdiv_reg[20]_i_1_n_6
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[21]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.984 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.984    clkdiv_reg[20]_i_1_n_4
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[23]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.910 r  clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.910    clkdiv_reg[20]_i_1_n_5
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[22]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.910    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.425ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.671 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.671    clkdiv_reg[16]_i_1_n_0
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.894 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.894    clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.594    15.017    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y69          FDRE (Setup_fdre_C_D)        0.062    15.318    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  7.425    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.891 r  clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.891    clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[17]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.062    15.319    clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.450ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.870 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.870    clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[19]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.062    15.319    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.870    
  -------------------------------------------------------------------
                         slack                                  7.450    

Slack (MET) :             7.524ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.796 r  clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.796    clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[18]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.062    15.319    clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.796    
  -------------------------------------------------------------------
                         slack                                  7.524    

Slack (MET) :             7.540ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.720     5.323    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.541    clkdiv_reg_n_0_[1]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.215 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.215    clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.329 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.329    clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.443 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.443    clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.557 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.557    clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.780 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.780    clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.595    15.018    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)        0.062    15.319    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                  7.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    clkdiv_reg_n_0_[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    clkdiv[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.835    clkdiv_reg_n_0_[12]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.836    clkdiv_reg_n_0_[8]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.951 r  clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[8]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.176     1.833    clkdiv_reg_n_0_[20]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.948 r  clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    clkdiv_reg[20]_i_1_n_7
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.867     2.032    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  clkdiv_reg[20]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.620    clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clkdiv_reg[24]/Q
                         net (fo=1, routed)           0.176     1.832    clkdiv_reg_n_0_[24]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.947 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    clkdiv_reg[24]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.866     2.031    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.619    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.837    clkdiv_reg_n_0_[4]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.834    clkdiv_reg_n_0_[16]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.949 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.949    clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.868     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.621    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.600     1.519    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    clkdiv_reg_n_0_[0]
    SLICE_X0Y64          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    clkdiv[0]_i_2_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.984 r  clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    clkdiv_reg[0]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.872     2.037    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.835    clkdiv_reg_n_0_[12]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  clkdiv_reg[13]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.622    clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.599     1.518    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.836    clkdiv_reg_n_0_[8]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.987 r  clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.870     2.035    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.623    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y66     clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y67     clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68     clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67     clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.579ns  (logic 4.328ns (50.453%)  route 4.251ns (49.547%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.733     4.857    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     8.579 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.579    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.461ns  (logic 4.361ns (51.541%)  route 4.100ns (48.459%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.582     4.706    LED_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.755     8.461 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.461    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.343ns (54.984%)  route 3.556ns (45.016%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           3.038     4.162    LED_OBUF[0]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.899 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.899    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.227ns  (logic 4.360ns (60.321%)  route 2.868ns (39.679%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.350     3.474    LED_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.754     7.227 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.227    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.359ns (61.605%)  route 2.716ns (38.395%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.199     3.322    LED_OBUF[0]
    N14                  OBUF (Prop_obuf_I_O)         3.753     7.075 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.075    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.959ns  (logic 4.010ns (57.627%)  route 2.949ns (42.373%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  _/_/q_reg/Q
                         net (fo=10, routed)          2.949     3.405    LED_OBUF[8]
    V14                  OBUF (Prop_obuf_I_O)         3.554     6.959 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.959    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.918ns  (logic 4.360ns (63.020%)  route 2.558ns (36.980%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           2.041     3.164    LED_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         3.754     6.918 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.918    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 4.008ns (58.800%)  route 2.809ns (41.200%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  _/_/q_reg/Q
                         net (fo=10, routed)          2.809     3.265    LED_OBUF[8]
    U14                  OBUF (Prop_obuf_I_O)         3.552     6.817 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.817    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.363ns (64.341%)  route 2.418ns (35.659%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.517     0.973    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.150     1.123 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           1.901     3.024    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.757     6.782 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.782    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 4.025ns (60.221%)  route 2.659ns (39.779%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  _/_/q_reg/Q
                         net (fo=10, routed)          2.659     3.115    LED_OBUF[8]
    V11                  OBUF (Prop_obuf_I_O)         3.569     6.684 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.684    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            _/_/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.180     0.321    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT3 (Prop_lut3_I2_O)        0.045     0.366 r  _/_/d0/O
                         net (fo=1, routed)           0.000     0.366    _/_/d0_n_0
    SLICE_X1Y70          FDRE                                         r  _/_/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.373ns (79.243%)  route 0.360ns (20.757%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.360     0.501    LED_OBUF[8]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.733 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.733    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.396ns (79.838%)  route 0.353ns (20.162%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.353     0.494    LED_OBUF[8]
    T15                  OBUF (Prop_obuf_I_O)         1.255     1.748 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.748    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.393ns (73.996%)  route 0.490ns (26.004%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.490     0.631    LED_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.883 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.883    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.389ns (71.910%)  route 0.543ns (28.090%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.543     0.684    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.932 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.932    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.501ns (72.544%)  route 0.568ns (27.456%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.180     0.321    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.388     0.751    LED_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.318     2.069 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.069    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.412ns (66.967%)  route 0.696ns (33.033%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.696     0.837    LED_OBUF[8]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.108 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.108    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.501ns (70.196%)  route 0.637ns (29.804%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.180     0.321    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.457     0.820    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.318     2.138 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.138    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.410ns (64.815%)  route 0.766ns (35.185%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  _/_/q_reg/Q
                         net (fo=10, routed)          0.766     0.907    LED_OBUF[8]
    V11                  OBUF (Prop_obuf_I_O)         1.269     2.176 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.176    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _/_/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.497ns (68.448%)  route 0.690ns (31.552%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE                         0.000     0.000 r  _/_/q_reg/C
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  _/_/q_reg/Q
                         net (fo=10, routed)          0.180     0.321    _/_/LED_OBUF[1]
    SLICE_X1Y70          LUT1 (Prop_lut1_I0_O)        0.042     0.363 r  _/_/LED_OBUF[7]_inst_i_1/O
                         net (fo=8, routed)           0.510     0.873    LED_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.314     2.188 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.188    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





