#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Aug 17 16:56:46 2020
# Process ID: 7100
# Current directory: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1172 A:\COMP_ARCH\PYNQ_Projects\Vivado_prj\prefetch_with-log\prefetch_with-log.xpr
# Log file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log/vivado.log
# Journal file: A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log\vivado.jou
#-----------------------------------------------------------
start_gui
open_project A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log/prefetch_with-log.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'a:/COMP_ARCH/PYNQ_Projects/HLS_proj/proj_4_simple_add/add_example/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_add_0_2

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 883.555 ; gain = 220.281
open_bd_design {A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log/prefetch_with-log.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:hls:add:1.0 - add_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Excluding </processing_system7_0/S_AXI_ACP/ACP_DDR_LOWOCM> from </add_0/Data_m_axi_log_BUS>
Excluding </processing_system7_0/S_AXI_ACP/ACP_IOP> from </add_0/Data_m_axi_log_BUS>
Excluding </processing_system7_0/S_AXI_ACP/ACP_M_AXI_GP0> from </add_0/Data_m_axi_log_BUS>
Successfully read diagram <design_1> from BD file <A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/prefetch_with-log/prefetch_with-log.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 900.254 ; gain = 16.617
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 19:57:43 2020...
