<stg><name>conv2d.3_Pipeline_VITIS_LOOP_35_4</name>


<trans_list>

<trans id="223" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="34" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="34" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="54" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="55" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %fi = alloca i32 1

]]></Node>
<StgValue><ssdm name="fi"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:3 %select_ln31_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln31_4

]]></Node>
<StgValue><ssdm name="select_ln31_4_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %select_ln31_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %select_ln31

]]></Node>
<StgValue><ssdm name="select_ln31_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %select_ln31_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %select_ln31_2

]]></Node>
<StgValue><ssdm name="select_ln31_2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="10">
<![CDATA[
newFuncRoot:7 %select_ln31_2_cast = zext i10 %select_ln31_2_read

]]></Node>
<StgValue><ssdm name="select_ln31_2_cast"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i2 0, i2 %indvar

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i3 0, i3 %fi

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i32 0, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %VITIS_LOOP_37_5.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0:0 %fi_3 = load i3 %fi

]]></Node>
<StgValue><ssdm name="fi_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0:1 %indvar_load = load i2 %indvar

]]></Node>
<StgValue><ssdm name="indvar_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_37_5.0.0:3 %icmp_ln35 = icmp_ult  i3 %fi_3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_37_5.0.0:4 %add_ln35_1 = add i2 %indvar_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0:5 %br_ln35 = br i1 %icmp_ln35, void %VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub, void %VITIS_LOOP_37_5.0.0.split

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:3 %tmp_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %indvar_load, i6 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:4 %p_cast11 = zext i8 %tmp_25

]]></Node>
<StgValue><ssdm name="p_cast11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:5 %tmp = add i11 %select_ln31_2_cast, i11 %p_cast11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:6 %tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %tmp, i32 5, i32 10

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="6" op_2_bw="5" op_3_bw="2">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:7 %tmp_26 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i5.i2, i6 %tmp_s, i5 %select_ln31_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:8 %p_cast19 = zext i13 %tmp_26

]]></Node>
<StgValue><ssdm name="p_cast19"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:9 %empty_39 = add i64 %p_cast19, i64 %input_read

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:10 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_39, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:11 %sext_ln37 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:12 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln37

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:34 %tmp1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln31_4_read, i5 %select_ln31_read

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="10">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:35 %tmp1_cast = zext i10 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:36 %tmp27 = or i8 %tmp_25, i8 32

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="8">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:37 %tmp27_cast = zext i8 %tmp27

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:38 %empty_41 = add i11 %tmp27_cast, i11 %tmp1_cast

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:39 %tmp_27 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_41, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:40 %p_cast20 = zext i13 %tmp_27

]]></Node>
<StgValue><ssdm name="p_cast20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:41 %empty_42 = add i64 %p_cast20, i64 %input_read

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:42 %or_ln35 = or i3 %fi_3, i3 1

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:43 %icmp_ln35_1 = icmp_ult  i3 %or_ln35, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln35_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:44 %br_ln35 = br i1 %icmp_ln35_1, void %VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub, void %VITIS_LOOP_37_5.0.1

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:0 %trunc_ln37_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_42, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln37_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="62">
<![CDATA[
VITIS_LOOP_37_5.0.1:1 %sext_ln37_1 = sext i62 %trunc_ln37_1

]]></Node>
<StgValue><ssdm name="sext_ln37_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
VITIS_LOOP_37_5.0.1:2 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln37_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_37_5.0.1:24 %add_ln35 = add i3 %fi_3, i3 2

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:25 %store_ln35 = store i2 %add_ln35_1, i2 %indvar

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:26 %store_ln35 = store i3 %add_ln35, i3 %fi

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="105" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:13 %empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 5

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="115" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:14 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:15 %bitcast_ln38 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="bitcast_ln38"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:16 %mul = fmul i32 %bitcast_ln38, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:18 %gmem_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:16 %mul = fmul i32 %bitcast_ln38, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:19 %bitcast_ln38_1 = bitcast i32 %gmem_addr_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln38_1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:20 %mul27_s = fmul i32 %bitcast_ln38_1, i32 0

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:22 %gmem_addr_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_2"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:16 %mul = fmul i32 %bitcast_ln38, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:20 %mul27_s = fmul i32 %bitcast_ln38_1, i32 0

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:23 %bitcast_ln38_2 = bitcast i32 %gmem_addr_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln38_2"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:24 %mul27_2 = fmul i32 %bitcast_ln38_2, i32 0

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:26 %gmem_addr_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_3"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:0 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:17 %sum_8 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:20 %mul27_s = fmul i32 %bitcast_ln38_1, i32 0

]]></Node>
<StgValue><ssdm name="mul27_s"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:24 %mul27_2 = fmul i32 %bitcast_ln38_2, i32 0

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:27 %bitcast_ln38_3 = bitcast i32 %gmem_addr_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln38_3"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:28 %mul27_3 = fmul i32 %bitcast_ln38_3, i32 0

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:30 %gmem_addr_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read_4"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:3 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 5

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:17 %sum_8 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:24 %mul27_2 = fmul i32 %bitcast_ln38_2, i32 0

]]></Node>
<StgValue><ssdm name="mul27_2"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:28 %mul27_3 = fmul i32 %bitcast_ln38_3, i32 0

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:31 %bitcast_ln38_4 = bitcast i32 %gmem_addr_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln38_4"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:32 %mul27_4 = fmul i32 %bitcast_ln38_4, i32 0

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:4 %gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:17 %sum_8 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:28 %mul27_3 = fmul i32 %bitcast_ln38_3, i32 0

]]></Node>
<StgValue><ssdm name="mul27_3"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:32 %mul27_4 = fmul i32 %bitcast_ln38_4, i32 0

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:5 %bitcast_ln38_5 = bitcast i32 %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="bitcast_ln38_5"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:6 %mul27_0_1 = fmul i32 %bitcast_ln38_5, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:8 %gmem_addr_1_read_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="152" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:17 %sum_8 = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:32 %mul27_4 = fmul i32 %bitcast_ln38_4, i32 0

]]></Node>
<StgValue><ssdm name="mul27_4"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:6 %mul27_0_1 = fmul i32 %bitcast_ln38_5, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:9 %bitcast_ln38_6 = bitcast i32 %gmem_addr_1_read_1

]]></Node>
<StgValue><ssdm name="bitcast_ln38_6"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:10 %mul27_0_1_1 = fmul i32 %bitcast_ln38_6, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_1"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:12 %gmem_addr_1_read_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="158" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:21 %sum_8_1 = fadd i32 %sum_8, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:6 %mul27_0_1 = fmul i32 %bitcast_ln38_5, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:10 %mul27_0_1_1 = fmul i32 %bitcast_ln38_6, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_1"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:13 %bitcast_ln38_7 = bitcast i32 %gmem_addr_1_read_2

]]></Node>
<StgValue><ssdm name="bitcast_ln38_7"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:14 %mul27_0_1_2 = fmul i32 %bitcast_ln38_7, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_2"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:16 %gmem_addr_1_read_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="164" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:21 %sum_8_1 = fadd i32 %sum_8, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:10 %mul27_0_1_1 = fmul i32 %bitcast_ln38_6, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_1"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:14 %mul27_0_1_2 = fmul i32 %bitcast_ln38_7, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_2"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:17 %bitcast_ln38_8 = bitcast i32 %gmem_addr_1_read_3

]]></Node>
<StgValue><ssdm name="bitcast_ln38_8"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:18 %mul27_0_1_3 = fmul i32 %bitcast_ln38_8, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_3"/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:20 %gmem_addr_1_read_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="170" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:21 %sum_8_1 = fadd i32 %sum_8, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:14 %mul27_0_1_2 = fmul i32 %bitcast_ln38_7, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_2"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:18 %mul27_0_1_3 = fmul i32 %bitcast_ln38_8, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_3"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:21 %bitcast_ln38_9 = bitcast i32 %gmem_addr_1_read_4

]]></Node>
<StgValue><ssdm name="bitcast_ln38_9"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:22 %mul27_0_1_4 = fmul i32 %bitcast_ln38_9, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="175" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:21 %sum_8_1 = fadd i32 %sum_8, i32 %mul27_s

]]></Node>
<StgValue><ssdm name="sum_8_1"/></StgValue>
</operation>

<operation id="176" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:18 %mul27_0_1_3 = fmul i32 %bitcast_ln38_8, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_3"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:22 %mul27_0_1_4 = fmul i32 %bitcast_ln38_9, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_4"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="178" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:25 %sum_8_2 = fadd i32 %sum_8_1, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:22 %mul27_0_1_4 = fmul i32 %bitcast_ln38_9, i32 0

]]></Node>
<StgValue><ssdm name="mul27_0_1_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="180" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:25 %sum_8_2 = fadd i32 %sum_8_1, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="181" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:25 %sum_8_2 = fadd i32 %sum_8_1, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="182" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:25 %sum_8_2 = fadd i32 %sum_8_1, i32 %mul27_2

]]></Node>
<StgValue><ssdm name="sum_8_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:29 %sum_8_3 = fadd i32 %sum_8_2, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:29 %sum_8_3 = fadd i32 %sum_8_2, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:29 %sum_8_3 = fadd i32 %sum_8_2, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="186" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:29 %sum_8_3 = fadd i32 %sum_8_2, i32 %mul27_3

]]></Node>
<StgValue><ssdm name="sum_8_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="187" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:33 %sum_8_4 = fadd i32 %sum_8_3, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="188" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:33 %sum_8_4 = fadd i32 %sum_8_3, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:33 %sum_8_4 = fadd i32 %sum_8_3, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:1 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:2 %specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln35"/></StgValue>
</operation>

<operation id="192" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split:33 %sum_8_4 = fadd i32 %sum_8_3, i32 %mul27_4

]]></Node>
<StgValue><ssdm name="sum_8_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="193" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:7 %sum_s = fadd i32 %sum_8_4, i32 %mul27_0_1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="194" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:7 %sum_s = fadd i32 %sum_8_4, i32 %mul27_0_1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="195" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:7 %sum_s = fadd i32 %sum_8_4, i32 %mul27_0_1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="196" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:7 %sum_s = fadd i32 %sum_8_4, i32 %mul27_0_1

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="197" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:11 %sum_12_1 = fadd i32 %sum_s, i32 %mul27_0_1_1

]]></Node>
<StgValue><ssdm name="sum_12_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="198" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:11 %sum_12_1 = fadd i32 %sum_s, i32 %mul27_0_1_1

]]></Node>
<StgValue><ssdm name="sum_12_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="199" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
<literal name="icmp_ln35_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:11 %sum_12_1 = fadd i32 %sum_s, i32 %mul27_0_1_1

]]></Node>
<StgValue><ssdm name="sum_12_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="200" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:11 %sum_12_1 = fadd i32 %sum_s, i32 %mul27_0_1_1

]]></Node>
<StgValue><ssdm name="sum_12_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="201" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:15 %sum_12_2 = fadd i32 %sum_12_1, i32 %mul27_0_1_2

]]></Node>
<StgValue><ssdm name="sum_12_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="202" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:15 %sum_12_2 = fadd i32 %sum_12_1, i32 %mul27_0_1_2

]]></Node>
<StgValue><ssdm name="sum_12_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="203" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:15 %sum_12_2 = fadd i32 %sum_12_1, i32 %mul27_0_1_2

]]></Node>
<StgValue><ssdm name="sum_12_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="204" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:15 %sum_12_2 = fadd i32 %sum_12_1, i32 %mul27_0_1_2

]]></Node>
<StgValue><ssdm name="sum_12_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="205" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:19 %sum_12_3 = fadd i32 %sum_12_2, i32 %mul27_0_1_3

]]></Node>
<StgValue><ssdm name="sum_12_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="206" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:19 %sum_12_3 = fadd i32 %sum_12_2, i32 %mul27_0_1_3

]]></Node>
<StgValue><ssdm name="sum_12_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="207" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:19 %sum_12_3 = fadd i32 %sum_12_2, i32 %mul27_0_1_3

]]></Node>
<StgValue><ssdm name="sum_12_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="208" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:19 %sum_12_3 = fadd i32 %sum_12_2, i32 %mul27_0_1_3

]]></Node>
<StgValue><ssdm name="sum_12_3"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="209" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:23 %sum_12_4 = fadd i32 %sum_12_3, i32 %mul27_0_1_4

]]></Node>
<StgValue><ssdm name="sum_12_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="210" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:23 %sum_12_4 = fadd i32 %sum_12_3, i32 %mul27_0_1_4

]]></Node>
<StgValue><ssdm name="sum_12_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="211" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:23 %sum_12_4 = fadd i32 %sum_12_3, i32 %mul27_0_1_4

]]></Node>
<StgValue><ssdm name="sum_12_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="212" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.1:23 %sum_12_4 = fadd i32 %sum_12_3, i32 %mul27_0_1_4

]]></Node>
<StgValue><ssdm name="sum_12_4"/></StgValue>
</operation>

<operation id="213" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:27 %store_ln35 = store i32 %sum_12_4, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="214" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.1:28 %br_ln35 = br void %VITIS_LOOP_37_5.0.0

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="215" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub:0 %write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="216" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub:1 %write_ln38 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_8_4_out, i32 %sum_8_4

]]></Node>
<StgValue><ssdm name="write_ln38"/></StgValue>
</operation>

<operation id="217" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="218" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub:0 %sum_load11 = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load11"/></StgValue>
</operation>

<operation id="219" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="220" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub:2 %br_ln0 = br void %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="221" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0 %UnifiedRetVal = phi i1 1, void %VITIS_LOOP_37_5.0.0.for.inc42.0_crit_edge.exitStub, i1 0, void %VITIS_LOOP_37_5.0.0.split.for.inc42.0_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="222" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1">
<![CDATA[
UnifiedReturnBlock:1 %ret_ln0 = ret i1 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
