# VeriRISC_Processor
The VeriRISC model is a very-reduced-instruction-set processor coded in the Verilog HDL. Its instruction consists of a three-bit operation code and a five-bit operand. That restricts its instruction set to eight instructions and its address space to 32 locations
![Arch](https://github.com/MohabAmged/VeriRISC_Processor/assets/68222258/c9c6c327-01e9-4143-9722-b9d236eb4328)

The Simulation For The Processor
![RISC Simulation](https://github.com/MohabAmged/VeriRISC_Processor/assets/68222258/22f5da45-fc33-4698-bfc5-df9540740ed7)
