Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Oct 16 10:24:27 2019
| Host         : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1208 |
| Unused register locations in slices containing registers |   931 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      2 |           70 |
|      3 |           94 |
|      4 |           58 |
|      5 |           25 |
|      6 |           44 |
|      7 |           35 |
|      8 |          441 |
|      9 |           10 |
|     10 |           22 |
|     11 |            2 |
|     12 |           32 |
|     13 |            2 |
|     15 |            8 |
|    16+ |          336 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3340 |          823 |
| No           | No                    | Yes                    |              84 |           20 |
| No           | Yes                   | No                     |            1581 |          677 |
| Yes          | No                    | No                     |           14985 |         2542 |
| Yes          | No                    | Yes                    |             120 |           20 |
| Yes          | Yes                   | No                     |            8335 |         1446 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                      |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_pp5_stage0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                        | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ier9_out                                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                 |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                           | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__6_n_4                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                               |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__1_n_4                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__7_n_4                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__8_n_4                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__10_n_4                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__12_n_4                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__5_n_4                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__2_n_4                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__4_n_4                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__3_n_4                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1_n_4                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_pp6_stage0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                  |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_4                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_4                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_4                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_5                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                    |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/q_reg[64]_0[0]                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter2_reg_0                                                                                                                                                                             | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[155]                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__2_n_4                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                                  | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                    |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_4                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                       |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/q_reg[66]_0[0]                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__8_n_4                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__10_n_4                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                           |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                                   | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/waddr                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_3[0]                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_3[0]                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/i_3_reg_129960                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/i_1_reg_114400                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/i_2_reg_122180                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/i_reg_106680                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/waddr                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                                 |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_35[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_87[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_7[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_33[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_69[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_66[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_67[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_68[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_90[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_81[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_82[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_83[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_80[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_84[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_8[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_79[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_85[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_78[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_9[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_70[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_77[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_89[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_76[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_75[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_74[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_88[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_73[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_72[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_71[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_86[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_27[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_2[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_20[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_21[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_22[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_23[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_24[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_25[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_26[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_19[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_28[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_29[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_3[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_30[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_31[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_32[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_33[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_11[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_83[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_35[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_34[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_10[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_34[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_12[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_13[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_14[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_15[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_16[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_17[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_18[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_58[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_50[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_51[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_52[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_53[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_54[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_55[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_56[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_57[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_5[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_59[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_6[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_60[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_61[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_62[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_63[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_64[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_42[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_36[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_36[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_37[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_38[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_39[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_4[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_40[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_41[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_65[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_43[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_44[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_45[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_46[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_47[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_48[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_49[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_84[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_77[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_78[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_79[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_8[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_80[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_81[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_82[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_83[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_76[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_85[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_86[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_87[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_88[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_89[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_9[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_90[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_91[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_75[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_74[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_73[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_72[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_71[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_70[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_7[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_69[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_68[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_67[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_66[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_65[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_64[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_63[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_62[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_26[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_19[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_20[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_21[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_22[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_23[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_24[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_25[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_18[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_27[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_28[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_29[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_3[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_30[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_31[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_32[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_61[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_17[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_16[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_15[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_14[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_13[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_12[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_11[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_10[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_95[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_94[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_93[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_92[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_24[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_17[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_18[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_19[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_2[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_20[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_21[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_22[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_23[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_16[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_25[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_26[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_27[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_28[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_29[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_3[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_30[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_31[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_15[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_14[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_13[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_12[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_11[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_10[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_1[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_95[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_94[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_93[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_92[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__0_91[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_6[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_54[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_47[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_48[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_49[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_5[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_50[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_51[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_52[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_53[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_46[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_55[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_56[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_57[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_58[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_59[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_6[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_60[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_5[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_45[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_44[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_43[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_42[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_41[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_40[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_4[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_39[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_38[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_37[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_36[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_35[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_34[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_33[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter1_reg_rep__1_32[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_67[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_55[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_56[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_57[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_58[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_59[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_6[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_60[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_61[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_62[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_63[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_64[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_65[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_66[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_54[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_68[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_69[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_7[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_70[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_71[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_72[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_73[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_74[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_75[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_76[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_77[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_42[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_32[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_33[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_34[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_35[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_36[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_37[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_38[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_39[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_4[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_40[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_41[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_78[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_43[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_44[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_45[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_46[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_47[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_48[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_49[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_5[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_50[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_51[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_52[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_53[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_8[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_9[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_4                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__0_n_4                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                          |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1_n_4                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                                |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                    | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_7[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.WVALID_Dummy_reg_1[0]                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_2043                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_2275                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_41790                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_1811                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_1579                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                     |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_90[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_79[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_8[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_80[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_81[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_82[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_83[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_84[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_85[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_86[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_87[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_88[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_89[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_9[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_37[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_91[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_92[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_93[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_94[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_95[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_4[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_10[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/tmp_reg_9948_reg[0]_0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_68[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_59[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_6[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_60[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                        |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_61[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_62[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_63[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_64[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_65[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_66[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_67[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_58[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_69[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_7[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_70[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_71[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_31[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_73[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_74[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_75[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_76[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_4                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_77[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_47[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_38[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_39[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_4[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_40[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_41[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_42[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                          |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_43[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_44[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_45[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_46[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                            |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_72[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_48[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__4_n_4                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_49[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_5[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_50[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_51[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_52[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_53[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_54[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_55[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_56[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_57[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_2[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_10[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_11[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_12[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_13[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_78[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_15[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_16[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_17[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_18[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_19[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_14[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_20[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_21[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_22[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_23[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_24[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_25[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_26[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_27[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_28[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_29[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_3[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1_30[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_85[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1__1_n_4                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_79[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_8[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_80[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_81[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_82[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                        |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_84[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_86[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_87[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_88[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_89[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_93[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_95[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_94[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_9[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_92[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_91[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_9944_reg[1]_rep__0_90[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                                 |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                       |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_6[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                                        | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                          |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                       |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                              |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                          | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_6[0]                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_1[0]                                                                                                                                                                |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                             | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                        |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                       |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                     |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                7 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ce_r                                                                                                                                                                                              | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_4 |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U4/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT                                                       |                2 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fsub_32ns_32ns_32_4_full_dsp_1_U3/batch_align2D_ap_fsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT                                                       |                7 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U2/batch_align2D_ap_faddfsub_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/PATTERNDETECT                                               |                4 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/p_185_in                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_img_w[15]_i_1_n_4                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in0                                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               13 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                       |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp6_iter0_ref_patch_with_borde_1365_reg_22752                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp4_iter0_ref_patch_with_borde_1070_reg_18112                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp3_iter0_ref_patch_with_borde_878_reg_15792                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                9 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_phi_reg_pp5_iter0_ref_patch_with_borde_1262_reg_20432                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/state_reg[0]_1                                                                                                                                                                                            | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                      |                4 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/indvar_next_reg_99200                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                8 |             21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U12/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U16/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U13/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U15/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U11/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_fdiv_32ns_32ns_32_8_1_U14/batch_align2D_ap_fdiv_6_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[5].pipe_reg[5][2]                                                                                        |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_sitofp_32s_32_3_1_U17/batch_align2D_ap_sitofp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/flt_all_zero                                                                                              |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                  | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[15][0]                                                                                                                                                                  |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[178][0]                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[130]_0                                                                                                                                                                    |                3 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                            | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                           |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                5 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                       |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                       |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                5 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                       |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                              |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0]_3[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[3]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/p_t2_reg_9966_reg[1]_0[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[4]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0]_4[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ap_CS_fsm_reg[89][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/p_t2_reg_9966_reg[1][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_10_3_reg_22401                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_3[0]                                                                                                                                                              |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[2]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/int_n_iter[31]_i_1_n_4                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0]_2[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U5/ce_r                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ap_CS_fsm_reg[85][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/ce_r                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/ar_hs                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U6/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/ce_r                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0][0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0]_0[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rdata/tmp_85_reg_9970_reg[0]_1[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_fmul_32ns_32ns_32_2_max_dsp_1_U7/ap_CS_fsm_reg[47]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_10_1_reg_17761                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_1[0]                                                                                                                                                              |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[31]_i_1_n_4                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40720                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_10_2_reg_20081                                                                                                                                                                                | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2[0]                                                                                                                                                              |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[218][0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40470                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40640                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40550                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[191][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[127][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[127]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ap_CS_fsm_reg[87][0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/exitcond_i_2_reg_12214_pp5_iter1_reg_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/dout_valid_reg_0[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_param_s_axi_U/p_0_in[5]                                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                   |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_39960                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[63]_i_1_n_4                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[63]_i_1_n_4                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_ref_patch_with_border_ptr[31]_i_1_n_4                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_pyr_data_ptr[31]_i_1_n_4                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40040                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/tmp_7_reg_15200                                                                                                                                                                                   | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40210                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_inv_out[63]_i_1_n_4                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[63]_i_1_n_4                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_40800                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/int_cur_px_estimate_ptr[31]_i_1_n_4                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_41160                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               12 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               11 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                5 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                8 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[178][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               23 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               11 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                       |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                       |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               12 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                8 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                8 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             52 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_6[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_6[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               12 |             53 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rdata/pyr_addr_read_reg_99250                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               15 |             56 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               14 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_2[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               17 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               28 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               18 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               10 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state135                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state191                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state211                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/full_n_reg_8[0]                                                                                                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               12 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                5 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_4150[31]_i_1_n_4                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               22 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/reg_41230                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               35 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               17 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               16 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               18 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[130][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               35 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/rs_wreq/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               45 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                5 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ap_CS_fsm_reg[97]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               12 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                6 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               35 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               33 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[66][0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               42 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               13 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               16 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               15 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               13 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               11 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               13 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               14 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               24 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                       |               27 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                5 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                       |               23 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                       |               23 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             68 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               15 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               16 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               10 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |               13 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               19 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                       |               11 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               16 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               16 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                       |               12 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               11 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               11 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               16 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               18 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               15 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               16 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               14 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               16 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               18 |             70 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               15 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             73 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |                6 |             74 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               14 |             78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |             87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               30 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               27 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               31 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               29 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |             94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               12 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                      |               11 |            121 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               29 |            130 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               24 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               24 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               28 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_debug_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               27 |            132 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_3[0]                                                                                                                                                              |               71 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_1[0]                                                                                                                                                              |               76 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2[0]                                                                                                                                                              |               75 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                     |               76 |            135 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pyr_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               27 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_patches_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |               30 |            140 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                       |                9 |            144 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               22 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               21 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               14 |            146 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               13 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_faddfsub_32ns_32ns_32_4_full_dsp_1_U1/ce_r                                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               34 |            152 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               14 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state188                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               86 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state76                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               78 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state244                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               90 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state132                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               81 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_ctrl_s_axi_U/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               92 |            252 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                     |              149 |            436 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_3[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |              205 |            712 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_1[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |              199 |            712 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/batch_align2D_pos_r_m_axi_U/bus_write/fifo_resp_to_user/empty_n_reg_2[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |              201 |            712 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_0/inst/ap_CS_fsm_state30                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |              197 |            712 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |              823 |           3516 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


