Analysis & Synthesis report for Q8051
Sun Nov 23 14:29:48 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Nov 23 14:29:48 2014        ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name                      ; Q8051                                    ;
; Top-level Entity Name              ; QC8051_TOP                               ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; N/A until Partition Merge                ;
;     Total combinational functions  ; N/A until Partition Merge                ;
;     Dedicated logic registers      ; N/A until Partition Merge                ;
; Total registers                    ; N/A until Partition Merge                ;
; Total pins                         ; N/A until Partition Merge                ;
; Total virtual pins                 ; N/A until Partition Merge                ;
; Total memory bits                  ; N/A until Partition Merge                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs                         ; N/A until Partition Merge                ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; QC8051_TOP         ; Q8051              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sun Nov 23 14:29:47 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Q8051 -c Q8051
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file adder_8051.v
    Info: Found entity 1: ADDER_8051
Info: Found 1 design units, including 1 entities, in source file addrs_cmpr16.v
    Info: Found entity 1: ADDRS_CMPR16
Info: Found 1 design units, including 1 entities, in source file cntr_timr01.v
    Info: Found entity 1: timer_cntr01
Info: Found 1 design units, including 1 entities, in source file cpu_sfr_s.v
    Info: Found entity 1: CPU_SFR_S
Info: Found 1 design units, including 1 entities, in source file dac7512.v
    Info: Found entity 1: DAC7512
Info: Found 1 design units, including 1 entities, in source file debug_rt.v
    Info: Found entity 1: debug_RT
Info: Found 1 design units, including 1 entities, in source file extrnl_bus.v
    Info: Found entity 1: EXTRNL_BUS
Info: Found 1 design units, including 1 entities, in source file inst_ext.v
    Info: Found entity 1: INST_EXT
Info: Found 1 design units, including 1 entities, in source file pri_enc.v
    Info: Found entity 1: PRI_ENC8
Info: Found 1 design units, including 1 entities, in source file q8051_cpu.v
    Info: Found entity 1: Q8051_CPU
Info: Found 1 design units, including 1 entities, in source file qc8051_top.v
    Info: Found entity 1: QC8051_TOP
Info: Found 1 design units, including 1 entities, in source file ram_block.v
    Info: Found entity 1: RAM_BLOCK
Info: Found 1 design units, including 1 entities, in source file tap.v
    Info: Found entity 1: tap
Info: Found 1 design units, including 1 entities, in source file ujtag.v
    Info: Found entity 1: UJTAG
Info: Found 1 design units, including 1 entities, in source file usr_sfrs.v
    Info: Found entity 1: USR_SFRs
Info: Found 1 design units, including 1 entities, in source file q8051_tu.bdf
    Info: Found entity 1: Q8051_tu
Warning (10236): Verilog HDL Implicit Net warning at USR_SFRs.v(165): created implicit net for "TERM_COUNT1"
Info: Elaborating entity "QC8051_TOP" for the top level hierarchy
Info: Elaborating entity "Q8051_CPU" for hierarchy "Q8051_CPU:CPU"
Warning (10036): Verilog HDL or VHDL warning at Q8051_CPU.v(261): object "RD_EN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Q8051_CPU.v(278): object "OVERFLOW" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Q8051_CPU.v(279): object "HALF_CARRY" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Q8051_CPU.v(283): object "ZERO" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Q8051_CPU.v(385): object "PC_CY" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(1488): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2306): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2361): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2377): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2393): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2408): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2422): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2442): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2452): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2461): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2473): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2478): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2488): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2534): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2545): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2554): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2561): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2567): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2572): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2576): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2583): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2594): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2603): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2618): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2625): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2638): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2651): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2664): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2677): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2690): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2702): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2715): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at Q8051_CPU.v(2727): truncated value with size 4 to match size of target (3)
Info: Elaborating entity "EXTRNL_BUS" for hierarchy "Q8051_CPU:CPU|EXTRNL_BUS:EXTRNL_BUS"
Info: Elaborating entity "INST_EXT" for hierarchy "Q8051_CPU:CPU|INST_EXT:INST_EXT"
Info: Elaborating entity "debug_RT" for hierarchy "Q8051_CPU:CPU|debug_RT:debug"
Warning (10036): Verilog HDL or VHDL warning at debug_RT.v(124): object "SAMPLE" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at debug_RT.v(128): object "EXECUTE" assigned a value but never read
Info: Elaborating entity "ADDRS_CMPR16" for hierarchy "Q8051_CPU:CPU|debug_RT:debug|ADDRS_CMPR16:CMPR1"
Info: Elaborating entity "UJTAG" for hierarchy "Q8051_CPU:CPU|debug_RT:debug|UJTAG:ujtag"
Info: Elaborating entity "tap" for hierarchy "Q8051_CPU:CPU|debug_RT:debug|UJTAG:ujtag|tap:tap"
Info: Elaborating entity "ADDER_8051" for hierarchy "Q8051_CPU:CPU|ADDER_8051:ADDER_8051"
Info: Elaborating entity "CPU_SFR_S" for hierarchy "Q8051_CPU:CPU|CPU_SFR_S:SFRs"
Warning (10935): Verilog HDL Casex/Casez warning at CPU_SFR_S.v(293): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at CPU_SFR_S.v(298): casex/casez item expression overlaps with a previous casex/casez item expression
Warning (10935): Verilog HDL Casex/Casez warning at CPU_SFR_S.v(303): casex/casez item expression overlaps with a previous casex/casez item expression
Info: Elaborating entity "RAM_BLOCK" for hierarchy "Q8051_CPU:CPU|RAM_BLOCK:RAM0"
Warning (10036): Verilog HDL or VHDL warning at RAM_BLOCK.v(38): object "WRITE_EN" assigned a value but never read
Warning (10858): Verilog HDL warning at RAM_BLOCK.v(39): object RAM_DOUT used but never assigned
Warning (10858): Verilog HDL warning at RAM_BLOCK.v(42): object IND_ADDRS used but never assigned
Warning (10030): Net "RAM_DOUT" at RAM_BLOCK.v(39) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IND_ADDRS" at RAM_BLOCK.v(42) has no driver or initial value, using a default initial value '0'
Info: Elaborating entity "USR_SFRs" for hierarchy "USR_SFRs:USR_SFRs"
Info: Elaborating entity "timer_cntr01" for hierarchy "USR_SFRs:USR_SFRs|timer_cntr01:cntr"
Info: Elaborating entity "PRI_ENC8" for hierarchy "USR_SFRs:USR_SFRs|PRI_ENC8:ENC"
Info: Elaborating entity "DAC7512" for hierarchy "USR_SFRs:USR_SFRs|DAC7512:DAC_0"
Error: Node instance "TRACE" instantiates undefined entity "r128a144_25um" File: C:/Documents and Settings/Administrator/×ÀÃæ/Q8051/rtl/debug_RT.v Line: 273
Info: Generated suppressed messages file C:/Documents and Settings/Administrator/×ÀÃæ/Q8051/rtl/Q8051.map.smsg
Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 49 warnings
    Error: Peak virtual memory: 172 megabytes
    Error: Processing ended: Sun Nov 23 14:29:49 2014
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Documents and Settings/Administrator/×ÀÃæ/Q8051/rtl/Q8051.map.smsg.


