/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_ICSSM_UART_H_
#define CSLR_ICSSM_UART_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for uartaddressBlockTable
**************************************************************************/
typedef struct {
    volatile Uint32 RBR_TBR_REGS;
    volatile Uint32 INTR_EN_REG;
    volatile Uint32 INTR_IDENTIFICATION_REG_FIFO_CTRL;
    volatile Uint32 LINE_CTRL_REG;
    volatile Uint32 MODEM_CTRL_REG;
    volatile Uint32 LINE_STS_REG;
    volatile Uint32 MODEM_STS_REG;
    volatile Uint32 SCRATCH_REG;
    volatile Uint32 DIVISOR_REG_LSB;
    volatile Uint32 DIVISOR_REG_MSB;
    volatile Uint32 PERIPHERAL_ID_REG;
    volatile Uint8  RSVD0[4];
    volatile Uint32 POWERMANAGEMENT_AND_EMULATION_REG;
    volatile Uint32 MODE_DEFINITION_REG;
} CSL_icssm_uartRegs;


/**************************************************************************
* Register Macros
**************************************************************************/
#define CSL_ICSSM_UART_RBR_TBR_REGS                             (0x0U)
#define CSL_ICSSM_UART_INTR_EN_REG                              (0x4U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL        (0x8U)
#define CSL_ICSSM_UART_LINE_CTRL_REG                            (0xCU)
#define CSL_ICSSM_UART_MODEM_CTRL_REG                           (0x10U)
#define CSL_ICSSM_UART_LINE_STS_REG                             (0x14U)
#define CSL_ICSSM_UART_MODEM_STS_REG                            (0x18U)
#define CSL_ICSSM_UART_SCRATCH_REG                              (0x1CU)
#define CSL_ICSSM_UART_DIVISOR_REG_LSB                          (0x20U)
#define CSL_ICSSM_UART_DIVISOR_REG_MSB                          (0x24U)
#define CSL_ICSSM_UART_PERIPHERAL_ID_REG                        (0x28U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG        (0x30U)
#define CSL_ICSSM_UART_MODE_DEFINITION_REG                      (0x34U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* RBR_TBR_REGS */

#define CSL_ICSSM_UART_RBR_TBR_REGS_TBR_DATA_MASK               (0x0003FF00U)
#define CSL_ICSSM_UART_RBR_TBR_REGS_TBR_DATA_SHIFT              (0x00000008U)
#define CSL_ICSSM_UART_RBR_TBR_REGS_TBR_DATA_RESETVAL           (0x00000000U)
#define CSL_ICSSM_UART_RBR_TBR_REGS_TBR_DATA_MAX                (0x000003ffU)

#define CSL_ICSSM_UART_RBR_TBR_REGS_RBR_DATA_MASK               (0x000000FFU)
#define CSL_ICSSM_UART_RBR_TBR_REGS_RBR_DATA_SHIFT              (0x00000000U)
#define CSL_ICSSM_UART_RBR_TBR_REGS_RBR_DATA_RESETVAL           (0x00000000U)
#define CSL_ICSSM_UART_RBR_TBR_REGS_RBR_DATA_MAX                (0x000000ffU)

#define CSL_ICSSM_UART_RBR_TBR_REGS_RESETVAL                    (0x00000000U)

/* INTR_EN_REG */

#define CSL_ICSSM_UART_INTR_EN_REG_EDSSI_MASK                   (0x00000008U)
#define CSL_ICSSM_UART_INTR_EN_REG_EDSSI_SHIFT                  (0x00000003U)
#define CSL_ICSSM_UART_INTR_EN_REG_EDSSI_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_INTR_EN_REG_EDSSI_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_INTR_EN_REG_ELSI_MASK                    (0x00000004U)
#define CSL_ICSSM_UART_INTR_EN_REG_ELSI_SHIFT                   (0x00000002U)
#define CSL_ICSSM_UART_INTR_EN_REG_ELSI_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_INTR_EN_REG_ELSI_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_INTR_EN_REG_ETBEI_MASK                   (0x00000002U)
#define CSL_ICSSM_UART_INTR_EN_REG_ETBEI_SHIFT                  (0x00000001U)
#define CSL_ICSSM_UART_INTR_EN_REG_ETBEI_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_INTR_EN_REG_ETBEI_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_INTR_EN_REG_ERBI_MASK                    (0x00000001U)
#define CSL_ICSSM_UART_INTR_EN_REG_ERBI_SHIFT                   (0x00000000U)
#define CSL_ICSSM_UART_INTR_EN_REG_ERBI_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_INTR_EN_REG_ERBI_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_INTR_EN_REG_RESETVAL                     (0x00000000U)

/* INTR_IDENTIFICATION_REG_FIFO_CTRL */

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXFIFTL_MASK  (0x0000C000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXFIFTL_SHIFT  (0x0000000EU)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXFIFTL_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXFIFTL_MAX  (0x00000003U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_DMAMODE1_MASK  (0x00000800U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_DMAMODE1_SHIFT  (0x0000000BU)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_DMAMODE1_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_DMAMODE1_MAX  (0x00000001U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_TXCLR_MASK  (0x00000400U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_TXCLR_SHIFT  (0x0000000AU)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_TXCLR_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_TXCLR_MAX  (0x00000001U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXCLR_MASK  (0x00000200U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXCLR_SHIFT  (0x00000009U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXCLR_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_RXCLR_MAX  (0x00000001U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_FIFOEN_MASK  (0x00000100U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_FIFOEN_SHIFT  (0x00000008U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_FIFOEN_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_FCR_FIFOEN_MAX  (0x00000001U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_FIFOEN_MASK  (0x000000C0U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_FIFOEN_SHIFT  (0x00000006U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_FIFOEN_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_FIFOEN_MAX  (0x00000003U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_INTID_MASK  (0x0000000EU)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_INTID_SHIFT  (0x00000001U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_INTID_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_INTID_MAX  (0x00000007U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_IPEND_MASK  (0x00000001U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_IPEND_SHIFT  (0x00000000U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_IPEND_RESETVAL  (0x00000001U)
#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_IIR_IPEND_MAX  (0x00000001U)

#define CSL_ICSSM_UART_INTR_IDENTIFICATION_REG_FIFO_CTRL_RESETVAL  (0x00000001U)

/* LINE_CTRL_REG */

#define CSL_ICSSM_UART_LINE_CTRL_REG_DLAB_MASK                  (0x00000080U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_DLAB_SHIFT                 (0x00000007U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_DLAB_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_DLAB_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_BC_MASK                    (0x00000040U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_BC_SHIFT                   (0x00000006U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_BC_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_BC_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_SP_MASK                    (0x00000020U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_SP_SHIFT                   (0x00000005U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_SP_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_SP_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_EPS_MASK                   (0x00000010U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_EPS_SHIFT                  (0x00000004U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_EPS_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_EPS_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_PEN_MASK                   (0x00000008U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_PEN_SHIFT                  (0x00000003U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_PEN_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_PEN_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_STB_MASK                   (0x00000004U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_STB_SHIFT                  (0x00000002U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_STB_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_STB_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS1_MASK                  (0x00000002U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS1_SHIFT                 (0x00000001U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS1_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS1_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS0_MASK                  (0x00000001U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS0_SHIFT                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS0_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_LINE_CTRL_REG_WLS0_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_LINE_CTRL_REG_RESETVAL                   (0x00000000U)

/* MODEM_CTRL_REG */

#define CSL_ICSSM_UART_MODEM_CTRL_REG_AFE_MASK                  (0x00000020U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_AFE_SHIFT                 (0x00000005U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_AFE_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_AFE_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_MODEM_CTRL_REG_LOOP_MASK                 (0x00000010U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_LOOP_SHIFT                (0x00000004U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_LOOP_RESETVAL             (0x00000000U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_LOOP_MAX                  (0x00000001U)

#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT2_MASK                 (0x00000008U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT2_SHIFT                (0x00000003U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT2_RESETVAL             (0x00000000U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT2_MAX                  (0x00000001U)

#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT1_MASK                 (0x00000004U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT1_SHIFT                (0x00000002U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT1_RESETVAL             (0x00000000U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_OUT1_MAX                  (0x00000001U)

#define CSL_ICSSM_UART_MODEM_CTRL_REG_RTS_MASK                  (0x00000002U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_RTS_SHIFT                 (0x00000001U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_RTS_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_MODEM_CTRL_REG_RTS_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_MODEM_CTRL_REG_RESETVAL                  (0x00000000U)

/* LINE_STS_REG */

#define CSL_ICSSM_UART_LINE_STS_REG_RXFIFOE_MASK                (0x00000080U)
#define CSL_ICSSM_UART_LINE_STS_REG_RXFIFOE_SHIFT               (0x00000007U)
#define CSL_ICSSM_UART_LINE_STS_REG_RXFIFOE_RESETVAL            (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_RXFIFOE_MAX                 (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_TEMT_MASK                   (0x00000040U)
#define CSL_ICSSM_UART_LINE_STS_REG_TEMT_SHIFT                  (0x00000006U)
#define CSL_ICSSM_UART_LINE_STS_REG_TEMT_RESETVAL               (0x00000001U)
#define CSL_ICSSM_UART_LINE_STS_REG_TEMT_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_THRE_MASK                   (0x00000020U)
#define CSL_ICSSM_UART_LINE_STS_REG_THRE_SHIFT                  (0x00000005U)
#define CSL_ICSSM_UART_LINE_STS_REG_THRE_RESETVAL               (0x00000001U)
#define CSL_ICSSM_UART_LINE_STS_REG_THRE_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_BI_MASK                     (0x00000010U)
#define CSL_ICSSM_UART_LINE_STS_REG_BI_SHIFT                    (0x00000004U)
#define CSL_ICSSM_UART_LINE_STS_REG_BI_RESETVAL                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_BI_MAX                      (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_FE_MASK                     (0x00000008U)
#define CSL_ICSSM_UART_LINE_STS_REG_FE_SHIFT                    (0x00000003U)
#define CSL_ICSSM_UART_LINE_STS_REG_FE_RESETVAL                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_FE_MAX                      (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_PE_MASK                     (0x00000004U)
#define CSL_ICSSM_UART_LINE_STS_REG_PE_SHIFT                    (0x00000002U)
#define CSL_ICSSM_UART_LINE_STS_REG_PE_RESETVAL                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_PE_MAX                      (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_OE_MASK                     (0x00000002U)
#define CSL_ICSSM_UART_LINE_STS_REG_OE_SHIFT                    (0x00000001U)
#define CSL_ICSSM_UART_LINE_STS_REG_OE_RESETVAL                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_OE_MAX                      (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_DR_MASK                     (0x00000001U)
#define CSL_ICSSM_UART_LINE_STS_REG_DR_SHIFT                    (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_DR_RESETVAL                 (0x00000000U)
#define CSL_ICSSM_UART_LINE_STS_REG_DR_MAX                      (0x00000001U)

#define CSL_ICSSM_UART_LINE_STS_REG_RESETVAL                    (0x00000060U)

/* MODEM_STS_REG */

#define CSL_ICSSM_UART_MODEM_STS_REG_CD_MASK                    (0x00000080U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CD_SHIFT                   (0x00000007U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CD_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CD_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_RI_MASK                    (0x00000040U)
#define CSL_ICSSM_UART_MODEM_STS_REG_RI_SHIFT                   (0x00000006U)
#define CSL_ICSSM_UART_MODEM_STS_REG_RI_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_RI_MAX                     (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_DSR_MASK                   (0x00000020U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DSR_SHIFT                  (0x00000005U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DSR_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DSR_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_CTS_MASK                   (0x00000010U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CTS_SHIFT                  (0x00000004U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CTS_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_CTS_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_DCD_MASK                   (0x00000008U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCD_SHIFT                  (0x00000003U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCD_RESETVAL               (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCD_MAX                    (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_TERI_MASK                  (0x00000004U)
#define CSL_ICSSM_UART_MODEM_STS_REG_TERI_SHIFT                 (0x00000002U)
#define CSL_ICSSM_UART_MODEM_STS_REG_TERI_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_TERI_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_DDSR_MASK                  (0x00000002U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DDSR_SHIFT                 (0x00000001U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DDSR_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DDSR_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_DCTS_MASK                  (0x00000001U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCTS_SHIFT                 (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCTS_RESETVAL              (0x00000000U)
#define CSL_ICSSM_UART_MODEM_STS_REG_DCTS_MAX                   (0x00000001U)

#define CSL_ICSSM_UART_MODEM_STS_REG_RESETVAL                   (0x00000000U)

/* SCRATCH_REG */

#define CSL_ICSSM_UART_SCRATCH_REG_DATA_MASK                    (0x000000FFU)
#define CSL_ICSSM_UART_SCRATCH_REG_DATA_SHIFT                   (0x00000000U)
#define CSL_ICSSM_UART_SCRATCH_REG_DATA_RESETVAL                (0x00000000U)
#define CSL_ICSSM_UART_SCRATCH_REG_DATA_MAX                     (0x000000ffU)

#define CSL_ICSSM_UART_SCRATCH_REG_RESETVAL                     (0x00000000U)

/* DIVISOR_REG_LSB */

#define CSL_ICSSM_UART_DIVISOR_REG_LSB_DLL_MASK                 (0x000000FFU)
#define CSL_ICSSM_UART_DIVISOR_REG_LSB_DLL_SHIFT                (0x00000000U)
#define CSL_ICSSM_UART_DIVISOR_REG_LSB_DLL_RESETVAL             (0x00000000U)
#define CSL_ICSSM_UART_DIVISOR_REG_LSB_DLL_MAX                  (0x000000ffU)

#define CSL_ICSSM_UART_DIVISOR_REG_LSB_RESETVAL                 (0x00000000U)

/* DIVISOR_REG_MSB */

#define CSL_ICSSM_UART_DIVISOR_REG_MSB_DLH_MASK                 (0x000000FFU)
#define CSL_ICSSM_UART_DIVISOR_REG_MSB_DLH_SHIFT                (0x00000000U)
#define CSL_ICSSM_UART_DIVISOR_REG_MSB_DLH_RESETVAL             (0x00000000U)
#define CSL_ICSSM_UART_DIVISOR_REG_MSB_DLH_MAX                  (0x000000ffU)

#define CSL_ICSSM_UART_DIVISOR_REG_MSB_RESETVAL                 (0x00000000U)

/* PERIPHERAL_ID_REG */

#define CSL_ICSSM_UART_PERIPHERAL_ID_REG_PID_MASK               (0xFFFFFFFFU)
#define CSL_ICSSM_UART_PERIPHERAL_ID_REG_PID_SHIFT              (0x00000000U)
#define CSL_ICSSM_UART_PERIPHERAL_ID_REG_PID_RESETVAL           (0x44141102U)
#define CSL_ICSSM_UART_PERIPHERAL_ID_REG_PID_MAX                (0xffffffffU)

#define CSL_ICSSM_UART_PERIPHERAL_ID_REG_RESETVAL               (0x44141102U)

/* POWERMANAGEMENT_AND_EMULATION_REG */

#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_UTRST_MASK  (0x00004000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_UTRST_SHIFT  (0x0000000EU)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_UTRST_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_UTRST_MAX  (0x00000001U)

#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_URRST_MASK  (0x00002000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_URRST_SHIFT  (0x0000000DU)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_URRST_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_URRST_MAX  (0x00000001U)

#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_FREE_MASK  (0x00000001U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_FREE_SHIFT  (0x00000000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_FREE_RESETVAL  (0x00000000U)
#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_FREE_MAX  (0x00000001U)

#define CSL_ICSSM_UART_POWERMANAGEMENT_AND_EMULATION_REG_RESETVAL  (0x00000000U)

/* MODE_DEFINITION_REG */

#define CSL_ICSSM_UART_MODE_DEFINITION_REG_OSM_SEL_MASK         (0x00000001U)
#define CSL_ICSSM_UART_MODE_DEFINITION_REG_OSM_SEL_SHIFT        (0x00000000U)
#define CSL_ICSSM_UART_MODE_DEFINITION_REG_OSM_SEL_RESETVAL     (0x00000000U)
#define CSL_ICSSM_UART_MODE_DEFINITION_REG_OSM_SEL_MAX          (0x00000001U)

#define CSL_ICSSM_UART_MODE_DEFINITION_REG_RESETVAL             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
