Classic Timing Analyzer report for MultiFunctionSampProc
Thu May 24 16:30:27 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
  7. Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
  8. Clock Setup: 'TECLKOUT'
  9. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 10. Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
 11. Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+
; Type                                                               ; Slack    ; Required Time                     ; Actual Time                      ; From                                                                                                                                                                                           ; To                                                                                                                                               ; From Clock                                          ; To Clock                                            ; Failed Paths ;
+--------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+
; Worst-case tsu                                                     ; N/A      ; None                              ; 8.822 ns                         ; TEA[7]                                                                                                                                                                                         ; REG_PROG_INT[6]                                                                                                                                  ; --                                                  ; TECLKOUT                                            ; 0            ;
; Worst-case tco                                                     ; N/A      ; None                              ; 9.373 ns                         ; TED_OUT[7]                                                                                                                                                                                     ; TED[27]                                                                                                                                          ; TECLKOUT                                            ; --                                                  ; 0            ;
; Worst-case tpd                                                     ; N/A      ; None                              ; 2.267 ns                         ; altera_internal_jtag~TDO                                                                                                                                                                       ; altera_reserved_tdo                                                                                                                              ; --                                                  ; --                                                  ; 0            ;
; Worst-case th                                                      ; N/A      ; None                              ; 1.020 ns                         ; altera_internal_jtag~TMSUTAP                                                                                                                                                                   ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                         ; --                                                  ; altera_internal_jtag~TCKUTAP                        ; 0            ;
; Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1' ; 3.292 ns ; 100.00 MHz ( period = 10.000 ns ) ; 149.08 MHz ( period = 6.708 ns ) ; phase[0]                                                                                                                                                                                       ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9                          ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0' ; 4.114 ns ; 100.00 MHz ( period = 10.000 ns ) ; 169.89 MHz ( period = 5.886 ns ) ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                        ; N/A      ; None                              ; 71.03 MHz ( period = 14.078 ns ) ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                         ; altera_internal_jtag~TCKUTAP                        ; altera_internal_jtag~TCKUTAP                        ; 0            ;
; Clock Setup: 'TECLKOUT'                                            ; N/A      ; None                              ; 162.42 MHz ( period = 6.157 ns ) ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]                                                                                                                                                     ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]                                                                                                       ; TECLKOUT                                            ; TECLKOUT                                            ; 0            ;
; Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'  ; 0.393 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'  ; 0.411 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]                                                                                                                                                         ; Reset_Gen:Reset_Gen_M|reset                                                                                                                      ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                       ;          ;                                   ;                                  ;                                                                                                                                                                                                ;                                                                                                                                                  ;                                                     ;                                                     ; 0            ;
+--------------------------------------------------------------------+----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S90F1020I4      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 100                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                      ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                     ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_NX   ; 4                     ; 1                   ; -3.500 ns ;              ;
; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_NX   ; 4                     ; 1                   ; -3.500 ns ;              ;
; CLK_NX                                              ;                    ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; TECLKOUT                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; ADC1_CLK                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; ADC2_CLK                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; ADC3_CLK                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; ADC4_CLK                                            ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                        ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                              ; To                                                                                                                                                           ; From Clock                                          ; To Clock                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.114 ns                                ; 169.89 MHz ( period = 5.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.696 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.129 ns                                ; 170.33 MHz ( period = 5.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.670 ns                ;
; 4.252 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                      ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.560 ns                ;
; 4.252 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.560 ns                ;
; 4.252 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.560 ns                ;
; 4.252 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.560 ns                ;
; 4.252 ns                                ; 173.97 MHz ( period = 5.748 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.560 ns                ;
; 4.264 ns                                ; 174.34 MHz ( period = 5.736 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.546 ns                ;
; 4.264 ns                                ; 174.34 MHz ( period = 5.736 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.546 ns                ;
; 4.379 ns                                ; 177.90 MHz ( period = 5.621 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.433 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.520 ns                                ; 182.48 MHz ( period = 5.480 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 5.288 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                      ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.548 ns                                ; 183.42 MHz ( period = 5.452 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 5.262 ns                ;
; 4.553 ns                                ; 183.59 MHz ( period = 5.447 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.812 ns                  ; 5.259 ns                ;
; 4.583 ns                                ; 184.60 MHz ( period = 5.417 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 5.214 ns                ;
; 4.583 ns                                ; 184.60 MHz ( period = 5.417 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 5.214 ns                ;
; 4.583 ns                                ; 184.60 MHz ( period = 5.417 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 5.214 ns                ;
; 4.583 ns                                ; 184.60 MHz ( period = 5.417 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.797 ns                  ; 5.214 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.653 ns                                ; 187.02 MHz ( period = 5.347 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.799 ns                  ; 5.146 ns                ;
; 4.861 ns                                ; 194.59 MHz ( period = 5.139 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.810 ns                  ; 4.949 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.864 ns                                ; 194.70 MHz ( period = 5.136 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.934 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.879 ns                                ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.908 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.960 ns                                ; 198.41 MHz ( period = 5.040 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.838 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.975 ns                                ; 199.00 MHz ( period = 5.025 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.812 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 4.993 ns                                ; 199.72 MHz ( period = 5.007 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.805 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.000 ns                                ; 200.00 MHz ( period = 5.000 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.798 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.008 ns                                ; 200.32 MHz ( period = 4.992 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.779 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.015 ns                                ; 200.60 MHz ( period = 4.985 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.772 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.034 ns                                ; 201.37 MHz ( period = 4.966 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.766 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.038 ns                                ; 201.53 MHz ( period = 4.962 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 4.736 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.049 ns                                ; 201.98 MHz ( period = 4.951 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.789 ns                  ; 4.740 ns                ;
; 5.066 ns                                ; 202.68 MHz ( period = 4.934 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.808 ns                  ; 4.742 ns                ;
; 5.089 ns                                ; 203.62 MHz ( period = 4.911 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 4.694 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.116 ns                                ; 204.75 MHz ( period = 4.884 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.682 ns                ;
; 5.129 ns                                ; 205.30 MHz ( period = 4.871 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.671 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.131 ns                                ; 205.38 MHz ( period = 4.869 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.787 ns                  ; 4.656 ns                ;
; 5.225 ns                                ; 209.42 MHz ( period = 4.775 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.575 ns                ;
; 5.258 ns                                ; 210.88 MHz ( period = 4.742 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.542 ns                ;
; 5.265 ns                                ; 211.19 MHz ( period = 4.735 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.800 ns                  ; 4.535 ns                ;
; 5.269 ns                                ; 211.37 MHz ( period = 4.731 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.798 ns                  ; 4.529 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                   ;                                                                                                                                                              ;                                                     ;                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To                                                                                                                       ; From Clock                                          ; To Clock                                            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.292 ns                                ; 149.08 MHz ( period = 6.708 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.424 ns                ;
; 3.333 ns                                ; 149.99 MHz ( period = 6.667 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.383 ns                ;
; 3.374 ns                                ; 150.92 MHz ( period = 6.626 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.342 ns                ;
; 3.394 ns                                ; 151.38 MHz ( period = 6.606 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.322 ns                ;
; 3.396 ns                                ; 151.42 MHz ( period = 6.604 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.320 ns                ;
; 3.414 ns                                ; 151.84 MHz ( period = 6.586 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.297 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.301 ns                ;
; 3.427 ns                                ; 152.14 MHz ( period = 6.573 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.284 ns                ;
; 3.435 ns                                ; 152.32 MHz ( period = 6.565 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.281 ns                ;
; 3.437 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.279 ns                ;
; 3.455 ns                                ; 152.79 MHz ( period = 6.545 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.256 ns                ;
; 3.456 ns                                ; 152.81 MHz ( period = 6.544 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.260 ns                ;
; 3.468 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.243 ns                ;
; 3.476 ns                                ; 153.28 MHz ( period = 6.524 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.240 ns                ;
; 3.478 ns                                ; 153.33 MHz ( period = 6.522 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.238 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.215 ns                ;
; 3.497 ns                                ; 153.78 MHz ( period = 6.503 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.219 ns                ;
; 3.509 ns                                ; 154.06 MHz ( period = 6.491 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.202 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.199 ns                ;
; 3.519 ns                                ; 154.30 MHz ( period = 6.481 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.197 ns                ;
; 3.537 ns                                ; 154.73 MHz ( period = 6.463 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.174 ns                ;
; 3.538 ns                                ; 154.75 MHz ( period = 6.462 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.178 ns                ;
; 3.550 ns                                ; 155.04 MHz ( period = 6.450 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.161 ns                ;
; 3.558 ns                                ; 155.23 MHz ( period = 6.442 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.158 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.156 ns                ;
; 3.578 ns                                ; 155.71 MHz ( period = 6.422 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.133 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.124 ns                ;
; 3.580 ns                                ; 155.76 MHz ( period = 6.420 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.131 ns                ;
; 3.591 ns                                ; 156.03 MHz ( period = 6.409 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.120 ns                ;
; 3.596 ns                                ; 156.15 MHz ( period = 6.404 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 6.100 ns                ;
; 3.599 ns                                ; 156.23 MHz ( period = 6.401 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.117 ns                ;
; 3.601 ns                                ; 156.27 MHz ( period = 6.399 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.115 ns                ;
; 3.610 ns                                ; 156.49 MHz ( period = 6.390 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.106 ns                ;
; 3.619 ns                                ; 156.72 MHz ( period = 6.381 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.092 ns                ;
; 3.620 ns                                ; 156.74 MHz ( period = 6.380 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.083 ns                ;
; 3.621 ns                                ; 156.76 MHz ( period = 6.379 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.090 ns                ;
; 3.632 ns                                ; 157.04 MHz ( period = 6.368 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.079 ns                ;
; 3.636 ns                                ; 157.13 MHz ( period = 6.364 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.067 ns                ;
; 3.637 ns                                ; 157.16 MHz ( period = 6.363 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 6.059 ns                ;
; 3.640 ns                                ; 157.23 MHz ( period = 6.360 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.076 ns                ;
; 3.642 ns                                ; 157.28 MHz ( period = 6.358 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.074 ns                ;
; 3.660 ns                                ; 157.73 MHz ( period = 6.340 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.051 ns                ;
; 3.661 ns                                ; 157.75 MHz ( period = 6.339 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.042 ns                ;
; 3.662 ns                                ; 157.78 MHz ( period = 6.338 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.049 ns                ;
; 3.673 ns                                ; 158.05 MHz ( period = 6.327 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.038 ns                ;
; 3.677 ns                                ; 158.15 MHz ( period = 6.323 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.026 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 6.018 ns                ;
; 3.690 ns                                ; 158.48 MHz ( period = 6.310 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.026 ns                ;
; 3.702 ns                                ; 158.78 MHz ( period = 6.298 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 6.001 ns                ;
; 3.703 ns                                ; 158.81 MHz ( period = 6.297 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 6.008 ns                ;
; 3.711 ns                                ; 159.01 MHz ( period = 6.289 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.985 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.004 ns                ;
; 3.714 ns                                ; 159.08 MHz ( period = 6.286 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 6.002 ns                ;
; 3.718 ns                                ; 159.18 MHz ( period = 6.282 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.985 ns                ;
; 3.719 ns                                ; 159.21 MHz ( period = 6.281 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.977 ns                ;
; 3.731 ns                                ; 159.52 MHz ( period = 6.269 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.985 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.979 ns                ;
; 3.743 ns                                ; 159.82 MHz ( period = 6.257 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.960 ns                ;
; 3.744 ns                                ; 159.85 MHz ( period = 6.256 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.967 ns                ;
; 3.745 ns                                ; 159.87 MHz ( period = 6.255 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.966 ns                ;
; 3.752 ns                                ; 160.05 MHz ( period = 6.248 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.944 ns                ;
; 3.759 ns                                ; 160.23 MHz ( period = 6.241 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.944 ns                ;
; 3.760 ns                                ; 160.26 MHz ( period = 6.240 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.936 ns                ;
; 3.772 ns                                ; 160.57 MHz ( period = 6.228 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.944 ns                ;
; 3.782 ns                                ; 160.82 MHz ( period = 6.218 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.929 ns                ;
; 3.784 ns                                ; 160.88 MHz ( period = 6.216 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.919 ns                ;
; 3.785 ns                                ; 160.90 MHz ( period = 6.215 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.926 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.924 ns                ;
; 3.793 ns                                ; 161.11 MHz ( period = 6.207 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.903 ns                ;
; 3.794 ns                                ; 161.13 MHz ( period = 6.206 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.922 ns                ;
; 3.800 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.903 ns                ;
; 3.800 ns                                ; 161.29 MHz ( period = 6.200 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.903 ns                ;
; 3.801 ns                                ; 161.32 MHz ( period = 6.199 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.895 ns                ;
; 3.809 ns                                ; 161.52 MHz ( period = 6.191 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.887 ns                ;
; 3.812 ns                                ; 161.60 MHz ( period = 6.188 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.899 ns                ;
; 3.813 ns                                ; 161.63 MHz ( period = 6.187 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.903 ns                ;
; 3.823 ns                                ; 161.89 MHz ( period = 6.177 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.888 ns                ;
; 3.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.886 ns                ;
; 3.825 ns                                ; 161.94 MHz ( period = 6.175 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.878 ns                ;
; 3.826 ns                                ; 161.97 MHz ( period = 6.174 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.885 ns                ;
; 3.833 ns                                ; 162.15 MHz ( period = 6.167 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.883 ns                ;
; 3.834 ns                                ; 162.18 MHz ( period = 6.166 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.862 ns                ;
; 3.835 ns                                ; 162.21 MHz ( period = 6.165 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.881 ns                ;
; 3.839 ns                                ; 162.31 MHz ( period = 6.161 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.864 ns                ;
; 3.841 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.862 ns                ;
; 3.841 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.862 ns                ;
; 3.841 ns                                ; 162.36 MHz ( period = 6.159 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.862 ns                ;
; 3.842 ns                                ; 162.39 MHz ( period = 6.158 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.854 ns                ;
; 3.850 ns                                ; 162.60 MHz ( period = 6.150 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.846 ns                ;
; 3.853 ns                                ; 162.68 MHz ( period = 6.147 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.858 ns                ;
; 3.854 ns                                ; 162.71 MHz ( period = 6.146 ns )                    ; phase[12] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.862 ns                ;
; 3.864 ns                                ; 162.97 MHz ( period = 6.136 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.847 ns                ;
; 3.866 ns                                ; 163.03 MHz ( period = 6.134 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.845 ns                ;
; 3.874 ns                                ; 163.24 MHz ( period = 6.126 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.842 ns                ;
; 3.875 ns                                ; 163.27 MHz ( period = 6.125 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.821 ns                ;
; 3.876 ns                                ; 163.29 MHz ( period = 6.124 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.840 ns                ;
; 3.880 ns                                ; 163.40 MHz ( period = 6.120 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.823 ns                ;
; 3.882 ns                                ; 163.45 MHz ( period = 6.118 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.821 ns                ;
; 3.882 ns                                ; 163.45 MHz ( period = 6.118 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.821 ns                ;
; 3.882 ns                                ; 163.45 MHz ( period = 6.118 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.821 ns                ;
; 3.890 ns                                ; 163.67 MHz ( period = 6.110 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.821 ns                ;
; 3.891 ns                                ; 163.69 MHz ( period = 6.109 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.805 ns                ;
; 3.894 ns                                ; 163.77 MHz ( period = 6.106 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.817 ns                ;
; 3.895 ns                                ; 163.80 MHz ( period = 6.105 ns )                    ; phase[13] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.821 ns                ;
; 3.897 ns                                ; 163.85 MHz ( period = 6.103 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.806 ns                ;
; 3.898 ns                                ; 163.88 MHz ( period = 6.102 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.813 ns                ;
; 3.905 ns                                ; 164.07 MHz ( period = 6.095 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.806 ns                ;
; 3.907 ns                                ; 164.12 MHz ( period = 6.093 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.804 ns                ;
; 3.914 ns                                ; 164.31 MHz ( period = 6.086 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.782 ns                ;
; 3.915 ns                                ; 164.34 MHz ( period = 6.085 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.801 ns                ;
; 3.916 ns                                ; 164.37 MHz ( period = 6.084 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.780 ns                ;
; 3.917 ns                                ; 164.39 MHz ( period = 6.083 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.799 ns                ;
; 3.921 ns                                ; 164.50 MHz ( period = 6.079 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.782 ns                ;
; 3.923 ns                                ; 164.55 MHz ( period = 6.077 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.780 ns                ;
; 3.923 ns                                ; 164.55 MHz ( period = 6.077 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.780 ns                ;
; 3.931 ns                                ; 164.77 MHz ( period = 6.069 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.780 ns                ;
; 3.932 ns                                ; 164.80 MHz ( period = 6.068 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.764 ns                ;
; 3.935 ns                                ; 164.88 MHz ( period = 6.065 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.776 ns                ;
; 3.936 ns                                ; 164.91 MHz ( period = 6.064 ns )                    ; phase[14] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.780 ns                ;
; 3.942 ns                                ; 165.07 MHz ( period = 6.058 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.761 ns                ;
; 3.946 ns                                ; 165.18 MHz ( period = 6.054 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.765 ns                ;
; 3.948 ns                                ; 165.23 MHz ( period = 6.052 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.763 ns                ;
; 3.954 ns                                ; 165.40 MHz ( period = 6.046 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.749 ns                ;
; 3.956 ns                                ; 165.45 MHz ( period = 6.044 ns )                    ; phase[12] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.760 ns                ;
; 3.957 ns                                ; 165.48 MHz ( period = 6.043 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.739 ns                ;
; 3.958 ns                                ; 165.51 MHz ( period = 6.042 ns )                    ; phase[12] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.758 ns                ;
; 3.962 ns                                ; 165.62 MHz ( period = 6.038 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.741 ns                ;
; 3.964 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; phase[15] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.752 ns                ;
; 3.964 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.739 ns                ;
; 3.964 ns                                ; 165.67 MHz ( period = 6.036 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.739 ns                ;
; 3.972 ns                                ; 165.89 MHz ( period = 6.028 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.739 ns                ;
; 3.973 ns                                ; 165.92 MHz ( period = 6.027 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.723 ns                ;
; 3.973 ns                                ; 165.92 MHz ( period = 6.027 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.730 ns                ;
; 3.976 ns                                ; 166.00 MHz ( period = 6.024 ns )                    ; phase[12] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.735 ns                ;
; 3.977 ns                                ; 166.03 MHz ( period = 6.023 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.734 ns                ;
; 3.977 ns                                ; 166.03 MHz ( period = 6.023 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.726 ns                ;
; 3.978 ns                                ; 166.06 MHz ( period = 6.022 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.733 ns                ;
; 3.983 ns                                ; 166.20 MHz ( period = 6.017 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.720 ns                ;
; 3.987 ns                                ; 166.31 MHz ( period = 6.013 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.724 ns                ;
; 3.989 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; phase[12] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.722 ns                ;
; 3.989 ns                                ; 166.36 MHz ( period = 6.011 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.727 ns                ;
; 3.994 ns                                ; 166.50 MHz ( period = 6.006 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.702 ns                ;
; 3.997 ns                                ; 166.58 MHz ( period = 6.003 ns )                    ; phase[13] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.719 ns                ;
; 3.999 ns                                ; 166.64 MHz ( period = 6.001 ns )                    ; phase[13] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.717 ns                ;
; 4.003 ns                                ; 166.75 MHz ( period = 5.997 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.700 ns                ;
; 4.005 ns                                ; 166.81 MHz ( period = 5.995 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.698 ns                ;
; 4.005 ns                                ; 166.81 MHz ( period = 5.995 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.698 ns                ;
; 4.013 ns                                ; 167.03 MHz ( period = 5.987 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.698 ns                ;
; 4.014 ns                                ; 167.06 MHz ( period = 5.986 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.682 ns                ;
; 4.014 ns                                ; 167.06 MHz ( period = 5.986 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.689 ns                ;
; 4.017 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; phase[13] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.694 ns                ;
; 4.017 ns                                ; 167.14 MHz ( period = 5.983 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 5.702 ns                ;
; 4.018 ns                                ; 167.17 MHz ( period = 5.982 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.693 ns                ;
; 4.018 ns                                ; 167.17 MHz ( period = 5.982 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.685 ns                ;
; 4.019 ns                                ; 167.20 MHz ( period = 5.981 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.692 ns                ;
; 4.024 ns                                ; 167.34 MHz ( period = 5.976 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.679 ns                ;
; 4.028 ns                                ; 167.45 MHz ( period = 5.972 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.683 ns                ;
; 4.029 ns                                ; 167.48 MHz ( period = 5.971 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.667 ns                ;
; 4.030 ns                                ; 167.50 MHz ( period = 5.970 ns )                    ; phase[13] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.681 ns                ;
; 4.030 ns                                ; 167.50 MHz ( period = 5.970 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.686 ns                ;
; 4.034 ns                                ; 167.62 MHz ( period = 5.966 ns )                    ; phase[8]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.669 ns                ;
; 4.035 ns                                ; 167.64 MHz ( period = 5.965 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.661 ns                ;
; 4.038 ns                                ; 167.73 MHz ( period = 5.962 ns )                    ; phase[14] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.678 ns                ;
; 4.040 ns                                ; 167.79 MHz ( period = 5.960 ns )                    ; phase[14] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.676 ns                ;
; 4.044 ns                                ; 167.90 MHz ( period = 5.956 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.659 ns                ;
; 4.046 ns                                ; 167.95 MHz ( period = 5.954 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.657 ns                ;
; 4.046 ns                                ; 167.95 MHz ( period = 5.954 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.657 ns                ;
; 4.051 ns                                ; 168.10 MHz ( period = 5.949 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg8  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.665 ns                ;
; 4.054 ns                                ; 168.18 MHz ( period = 5.946 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.657 ns                ;
; 4.055 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.641 ns                ;
; 4.055 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.648 ns                ;
; 4.055 ns                                ; 168.21 MHz ( period = 5.945 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.724 ns                  ; 5.669 ns                ;
; 4.058 ns                                ; 168.29 MHz ( period = 5.942 ns )                    ; phase[14] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.653 ns                ;
; 4.058 ns                                ; 168.29 MHz ( period = 5.942 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 5.661 ns                ;
; 4.059 ns                                ; 168.32 MHz ( period = 5.941 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.652 ns                ;
; 4.059 ns                                ; 168.32 MHz ( period = 5.941 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.644 ns                ;
; 4.060 ns                                ; 168.35 MHz ( period = 5.940 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.651 ns                ;
; 4.065 ns                                ; 168.49 MHz ( period = 5.935 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.638 ns                ;
; 4.066 ns                                ; 168.52 MHz ( period = 5.934 ns )                    ; phase[15] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.650 ns                ;
; 4.067 ns                                ; 168.55 MHz ( period = 5.933 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg8  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.644 ns                ;
; 4.068 ns                                ; 168.58 MHz ( period = 5.932 ns )                    ; phase[15] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.648 ns                ;
; 4.071 ns                                ; 168.66 MHz ( period = 5.929 ns )                    ; phase[14] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.640 ns                ;
; 4.071 ns                                ; 168.66 MHz ( period = 5.929 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.645 ns                ;
; 4.075 ns                                ; 168.78 MHz ( period = 5.925 ns )                    ; phase[9]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.628 ns                ;
; 4.076 ns                                ; 168.80 MHz ( period = 5.924 ns )                    ; phase[10] ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.696 ns                  ; 5.620 ns                ;
; 4.085 ns                                ; 169.06 MHz ( period = 5.915 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.618 ns                ;
; 4.086 ns                                ; 169.09 MHz ( period = 5.914 ns )                    ; phase[15] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.625 ns                ;
; 4.087 ns                                ; 169.12 MHz ( period = 5.913 ns )                    ; phase[6]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.616 ns                ;
; 4.092 ns                                ; 169.26 MHz ( period = 5.908 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg8  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.624 ns                ;
; 4.095 ns                                ; 169.35 MHz ( period = 5.905 ns )                    ; phase[5]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg4 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.616 ns                ;
; 4.096 ns                                ; 169.38 MHz ( period = 5.904 ns )                    ; phase[0]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg6  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.716 ns                  ; 5.620 ns                ;
; 4.096 ns                                ; 169.38 MHz ( period = 5.904 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.607 ns                ;
; 4.096 ns                                ; 169.38 MHz ( period = 5.904 ns )                    ; phase[1]  ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.724 ns                  ; 5.628 ns                ;
; 4.099 ns                                ; 169.46 MHz ( period = 5.901 ns )                    ; phase[15] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg4  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.612 ns                ;
; 4.099 ns                                ; 169.46 MHz ( period = 5.901 ns )                    ; phase[2]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.719 ns                  ; 5.620 ns                ;
; 4.100 ns                                ; 169.49 MHz ( period = 5.900 ns )                    ; phase[3]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg9 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.611 ns                ;
; 4.100 ns                                ; 169.49 MHz ( period = 5.900 ns )                    ; phase[7]  ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a10~porta_address_reg7 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.611 ns                ;
; 4.100 ns                                ; 169.49 MHz ( period = 5.900 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.603 ns                ;
; 4.101 ns                                ; 169.52 MHz ( period = 5.899 ns )                    ; phase[11] ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg9  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.711 ns                  ; 5.610 ns                ;
; 4.106 ns                                ; 169.66 MHz ( period = 5.894 ns )                    ; phase[4]  ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a2~porta_address_reg7  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.703 ns                  ; 5.597 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                                                                                                          ;                                                     ;                                                     ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'TECLKOUT'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                        ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 162.42 MHz ( period = 6.157 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.944 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.25 MHz ( period = 6.015 ns )                    ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.795 ns                ;
; N/A                                     ; 167.90 MHz ( period = 5.956 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|clken_divBaudRate       ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|clken_divBaudRate       ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 168.66 MHz ( period = 5.929 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.716 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; REG_UART_A_BaudRate[12]                     ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 175.47 MHz ( period = 5.699 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|clken_divBaudRate       ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 178.89 MHz ( period = 5.590 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.377 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.12 MHz ( period = 5.583 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 180.02 MHz ( period = 5.555 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|clken_divBaudRate       ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.47 MHz ( period = 5.541 ns )                    ; REG_UART_A_BaudRate[5]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.315 ns                ;
; N/A                                     ; 182.82 MHz ( period = 5.470 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|clken_divBaudRate       ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.256 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 183.72 MHz ( period = 5.443 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[8]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.213 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[0]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[2]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[1]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[10] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[6]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[8]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[11] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 184.74 MHz ( period = 5.413 ns )                    ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[3]  ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[4]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.200 ns                ;
; N/A                                     ; 185.05 MHz ( period = 5.404 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[4]  ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[7]  ; UART_RXD:UART_RXD_A|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[11] ; UART_RXD:UART_RXD_B|cnt_for_divBaudRate[12] ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.179 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; REG_UART_A_BaudRate[7]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[7]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; REG_UART_A_BaudRate[7]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[5]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.166 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; REG_UART_A_BaudRate[7]                      ; UART_TXD:UART_TXD_A|cnt_for_divBaudRate[9]  ; TECLKOUT   ; TECLKOUT ; None                        ; None                      ; 5.166 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                             ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                             ; To                                                                                                                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 71.03 MHz ( period = 14.078 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.814 ns                ;
; N/A                                     ; 76.88 MHz ( period = 13.008 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.284 ns                ;
; N/A                                     ; 78.14 MHz ( period = 12.798 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.188 ns                ;
; N/A                                     ; 78.52 MHz ( period = 12.736 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 80.35 MHz ( period = 12.446 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 82.45 MHz ( period = 12.128 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][5]                                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.844 ns                ;
; N/A                                     ; 102.00 MHz ( period = 9.804 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.681 ns                ;
; N/A                                     ; 114.86 MHz ( period = 8.706 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.136 ns                ;
; N/A                                     ; 127.23 MHz ( period = 7.860 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 138.31 MHz ( period = 7.230 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                               ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 140.21 MHz ( period = 7.132 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.353 ns                ;
; N/A                                     ; 140.81 MHz ( period = 7.102 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.338 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 145.99 MHz ( period = 6.850 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.617 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 146.84 MHz ( period = 6.810 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.610 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 147.49 MHz ( period = 6.780 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.35 MHz ( period = 6.521 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.316 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.30 MHz ( period = 6.481 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.263 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.85 MHz ( period = 6.458 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.31 MHz ( period = 6.357 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 158.30 MHz ( period = 6.317 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.089 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.077 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.052 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.040 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; N/A                                     ; 160.69 MHz ( period = 6.223 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.015 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                  ;                                                                                                                                                                                                                                              ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                                                                                 ; To                                                                                                                                                                                                                                                                                                     ; From Clock                                          ; To Clock                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.393 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.456 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.402 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.465 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.403 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.466 ns                 ;
; 0.404 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.467 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[33]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.406 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.469 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.407 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.470 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.408 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.471 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[31]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.409 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.472 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[41]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[20]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[14]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[34]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[47]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.411 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.412 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.475 ns                 ;
; 0.413 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.476 ns                 ;
; 0.413 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.476 ns                 ;
; 0.413 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.476 ns                 ;
; 0.414 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.477 ns                 ;
; 0.414 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.477 ns                 ;
; 0.414 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[45]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.477 ns                 ;
; 0.414 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.477 ns                 ;
; 0.414 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.477 ns                 ;
; 0.415 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[43]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.478 ns                 ;
; 0.415 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.478 ns                 ;
; 0.415 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.478 ns                 ;
; 0.415 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.478 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[29]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[13]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.416 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.479 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[44]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[30]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.417 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.480 ns                 ;
; 0.418 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[16]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.481 ns                 ;
; 0.418 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.481 ns                 ;
; 0.418 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.481 ns                 ;
; 0.418 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[46]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.481 ns                 ;
; 0.418 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.481 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[27]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[19]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[5]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[36]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[28]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.419 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.482 ns                 ;
; 0.420 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.483 ns                 ;
; 0.420 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.483 ns                 ;
; 0.420 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[6]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.483 ns                 ;
; 0.421 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.484 ns                 ;
; 0.421 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.484 ns                 ;
; 0.421 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.484 ns                 ;
; 0.421 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.484 ns                 ;
; 0.421 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[15]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.484 ns                 ;
; 0.422 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.485 ns                 ;
; 0.422 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.485 ns                 ;
; 0.422 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.485 ns                 ;
; 0.422 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.485 ns                 ;
; 0.422 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.485 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.423 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[21]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.486 ns                 ;
; 0.425 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[20]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.488 ns                 ;
; 0.425 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[10]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.488 ns                 ;
; 0.498 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.498 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.498 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.511 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[1]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.574 ns                 ;
; 0.514 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[11]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.577 ns                 ;
; 0.521 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff    ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.584 ns                 ;
; 0.522 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[7]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.585 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[17]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.586 ns                 ;
; 0.523 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[33]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.586 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[31]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[22]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[25]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.526 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[26]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.589 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.590 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.590 ns                 ;
; 0.527 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.590 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[21]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[34]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[11]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[47]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.528 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[32]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.591 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.592 ns                 ;
; 0.529 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[12]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.592 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.593 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.593 ns                 ;
; 0.530 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.593 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[36]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[34]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[24]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[18]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[17]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[7]                                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[37]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[45]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[13]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.531 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.594 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[42]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[23]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff    ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.532 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.595 ns                 ;
; 0.533 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[40]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.596 ns                 ;
; 0.533 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.596 ns                 ;
; 0.533 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.596 ns                 ;
; 0.533 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                        ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.596 ns                 ;
; 0.533 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[24]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.596 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_reg[26]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[30]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.534 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[18]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.597 ns                 ;
; 0.535 ns                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                                                                                                                                       ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.063 ns                   ; 0.598 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                        ;                                                     ;                                                     ;                            ;                            ;                          ;
+-----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                                     ; From Clock                                          ; To Clock                                            ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.411 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|reset            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.474 ns                 ;
; 0.498 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.561 ns                 ;
; 0.637 ns                                ; phase[0]                                            ; phase[0]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[1]                                            ; phase[1]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[2]                                            ; phase[2]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[3]                                            ; phase[3]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[4]                                            ; phase[4]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[5]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[6]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[7]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[8]                                            ; phase[8]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[9]                                            ; phase[9]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[10]                                           ; phase[10]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[11]                                           ; phase[11]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[12]                                           ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[13]                                           ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[14]                                           ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[15]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[16]                                           ; phase[16]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[17]                                           ; phase[17]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[18]                                           ; phase[18]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[19]                                           ; phase[19]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[20]                                           ; phase[20]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[21]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[31]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[30]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[29]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[28]                                           ; phase[28]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[27]                                           ; phase[27]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[26]                                           ; phase[26]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[25]                                           ; phase[25]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[24]                                           ; phase[24]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[23]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; phase[22]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[9]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[9] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.637 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.700 ns                 ;
; 0.720 ns                                ; phase[0]                                            ; phase[1]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[1]                                            ; phase[2]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[2]                                            ; phase[3]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[3]                                            ; phase[4]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[4]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[5]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[6]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[8]                                            ; phase[9]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[9]                                            ; phase[10]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[10]                                           ; phase[11]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[11]                                           ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[12]                                           ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[13]                                           ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[14]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[16]                                           ; phase[17]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[17]                                           ; phase[18]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[18]                                           ; phase[19]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[19]                                           ; phase[20]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[20]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[30]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[29]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[28]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[27]                                           ; phase[28]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[26]                                           ; phase[27]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[25]                                           ; phase[26]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[24]                                           ; phase[25]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[22]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; phase[21]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.720 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.783 ns                 ;
; 0.730 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.793 ns                 ;
; 0.759 ns                                ; phase[7]                                            ; phase[8]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.822 ns                 ;
; 0.759 ns                                ; phase[23]                                           ; phase[24]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.822 ns                 ;
; 0.761 ns                                ; phase[0]                                            ; phase[2]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[1]                                            ; phase[3]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[2]                                            ; phase[4]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[3]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[4]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[5]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[8]                                            ; phase[10]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[9]                                            ; phase[11]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[10]                                           ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[11]                                           ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[12]                                           ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[13]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[16]                                           ; phase[18]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[17]                                           ; phase[19]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[18]                                           ; phase[20]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[19]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[29]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[28]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[27]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[26]                                           ; phase[28]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[25]                                           ; phase[27]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[24]                                           ; phase[26]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[21]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; phase[20]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.761 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.824 ns                 ;
; 0.796 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[9] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.859 ns                 ;
; 0.800 ns                                ; phase[7]                                            ; phase[9]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.863 ns                 ;
; 0.800 ns                                ; phase[23]                                           ; phase[25]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.863 ns                 ;
; 0.802 ns                                ; phase[0]                                            ; phase[3]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[1]                                            ; phase[4]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[2]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[3]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[4]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[8]                                            ; phase[11]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[9]                                            ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[10]                                           ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[11]                                           ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[12]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[16]                                           ; phase[19]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[17]                                           ; phase[20]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[18]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[28]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[27]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[26]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[25]                                           ; phase[28]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[24]                                           ; phase[27]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[20]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; phase[19]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.802 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.865 ns                 ;
; 0.803 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.866 ns                 ;
; 0.814 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|reset            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.877 ns                 ;
; 0.831 ns                                ; phase[6]                                            ; phase[8]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.894 ns                 ;
; 0.831 ns                                ; phase[22]                                           ; phase[24]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.894 ns                 ;
; 0.834 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.897 ns                 ;
; 0.841 ns                                ; phase[7]                                            ; phase[10]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.904 ns                 ;
; 0.841 ns                                ; phase[23]                                           ; phase[26]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.904 ns                 ;
; 0.843 ns                                ; phase[0]                                            ; phase[4]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[1]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[2]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[3]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[8]                                            ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[9]                                            ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[10]                                           ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[11]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[16]                                           ; phase[20]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[17]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[27]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[26]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[25]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[24]                                           ; phase[28]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[19]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; phase[18]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[5] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.843 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.906 ns                 ;
; 0.844 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.907 ns                 ;
; 0.845 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|reset            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.908 ns                 ;
; 0.863 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[9] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.926 ns                 ;
; 0.872 ns                                ; phase[5]                                            ; phase[8]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.935 ns                 ;
; 0.872 ns                                ; phase[6]                                            ; phase[9]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.935 ns                 ;
; 0.872 ns                                ; phase[22]                                           ; phase[25]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.935 ns                 ;
; 0.872 ns                                ; phase[21]                                           ; phase[24]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.935 ns                 ;
; 0.882 ns                                ; phase[7]                                            ; phase[11]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.945 ns                 ;
; 0.882 ns                                ; phase[23]                                           ; phase[27]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.945 ns                 ;
; 0.884 ns                                ; phase[0]                                            ; phase[5]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[1]                                            ; phase[6]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[2]                                            ; phase[7]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[8]                                            ; phase[13]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[9]                                            ; phase[14]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[10]                                           ; phase[15]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[16]                                           ; phase[21]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[26]                                           ; phase[31]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[25]                                           ; phase[30]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[24]                                           ; phase[29]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[18]                                           ; phase[23]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; phase[17]                                           ; phase[22]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[2]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[7] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[3]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[8] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.884 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[1]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.947 ns                 ;
; 0.885 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[4] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.948 ns                 ;
; 0.904 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[6]              ; Reset_Gen:Reset_Gen_M|cnt_for_reset[9] ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.967 ns                 ;
; 0.913 ns                                ; phase[4]                                            ; phase[8]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.913 ns                                ; phase[5]                                            ; phase[9]                               ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.913 ns                                ; phase[6]                                            ; phase[10]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.913 ns                                ; phase[22]                                           ; phase[26]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.913 ns                                ; phase[21]                                           ; phase[25]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.913 ns                                ; phase[20]                                           ; phase[24]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.976 ns                 ;
; 0.921 ns                                ; Reset_Gen:Reset_Gen_M|cnt_for_reset[0]              ; Reset_Gen:Reset_Gen_M|reset            ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.984 ns                 ;
; 0.923 ns                                ; phase[7]                                            ; phase[12]                              ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.063 ns                   ; 0.986 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                                     ;                                                     ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------------+-----------------------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From    ; To                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------+----------+
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.822 ns   ; TEA[7]  ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[13]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[26]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[11]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[25]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[15]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[29]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[18]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[30]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[0]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[14]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[21]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[9]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[24]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[31]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[4]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.498 ns   ; TEA[7]  ; REG_PROG_INT[8]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.380 ns   ; TEA[17] ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[10] ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[1]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[6]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[3]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[2]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[7]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.295 ns   ; TEA[7]  ; REG_UART_A_BaudRate[5]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.140 ns   ; TEA[10] ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[13]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[26]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[11]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[25]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[15]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[29]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[18]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[30]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[0]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[14]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[21]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[9]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[24]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[31]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[4]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.056 ns   ; TEA[17] ; REG_PROG_INT[8]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 8.027 ns   ; TEA[4]  ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[12]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[5]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[10]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[3]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[1]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[2]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.931 ns   ; TEA[7]  ; REG_PROG_INT[7]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[10] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[1]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[6]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[3]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[2]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[7]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.853 ns   ; TEA[17] ; REG_UART_A_BaudRate[5]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[13]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[26]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[11]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[25]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[15]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[29]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[18]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[30]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[0]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[14]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[21]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[9]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[24]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[31]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[4]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.816 ns   ; TEA[10] ; REG_PROG_INT[8]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[10] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[1]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[6]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[3]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[2]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[7]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.804 ns   ; TEA[4]  ; REG_UART_A_BaudRate[5]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.763 ns   ; TEA[7]  ; TED_OUT[3]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.763 ns   ; TEA[7]  ; TED_OUT[5]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.763 ns   ; TEA[7]  ; TED_OUT[1]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.763 ns   ; TEA[7]  ; TED_OUT[2]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.763 ns   ; TEA[7]  ; TED_OUT[4]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[13]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[26]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[11]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[25]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[15]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[29]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[18]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[30]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[0]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[14]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[21]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[9]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[24]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[31]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[4]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.703 ns   ; TEA[4]  ; REG_PROG_INT[8]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[0]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[8]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[11] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[12] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[4]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.657 ns   ; TEA[7]  ; REG_UART_A_BaudRate[9]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[0]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[12] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[6]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[1]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[10] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[2]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[3]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[7]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.591 ns   ; TEA[7]  ; REG_UART_B_BaudRate[5]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.585 ns   ; TSDWEn  ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[12]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[5]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[10]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[3]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[1]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[2]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.489 ns   ; TEA[17] ; REG_PROG_INT[7]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.427 ns   ; TEA[7]  ; REG_UART_B_BaudRate[4]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.427 ns   ; TEA[7]  ; REG_UART_B_BaudRate[9]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.427 ns   ; TEA[7]  ; REG_UART_B_BaudRate[11] ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.427 ns   ; TEA[7]  ; REG_UART_B_BaudRate[8]  ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.378 ns   ; TEA[18] ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[28]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[23]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[17]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[16]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[22]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[27]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[20]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.349 ns   ; TEA[16] ; REG_PROG_INT[6]         ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.347 ns   ; TEA[7]  ; TED_OUT[7]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.347 ns   ; TEA[7]  ; TED_OUT[6]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.321 ns   ; TEA[17] ; TED_OUT[3]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.321 ns   ; TEA[17] ; TED_OUT[5]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.321 ns   ; TEA[17] ; TED_OUT[1]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.321 ns   ; TEA[17] ; TED_OUT[2]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.321 ns   ; TEA[17] ; TED_OUT[4]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.272 ns   ; TEA[4]  ; TED_OUT[3]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.272 ns   ; TEA[4]  ; TED_OUT[5]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.272 ns   ; TEA[4]  ; TED_OUT[1]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.272 ns   ; TEA[4]  ; TED_OUT[2]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.272 ns   ; TEA[4]  ; TED_OUT[4]              ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.269 ns   ; TEA[15] ; REG_PROG_INT[19]        ; TECLKOUT ;
; N/A                                     ; None                                                ; 7.269 ns   ; TEA[15] ; REG_PROG_INT[28]        ; TECLKOUT ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;         ;                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+---------+-------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                           ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                            ; To         ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 9.373 ns   ; TED_OUT[7]                                                                                      ; TED[30]    ; TECLKOUT   ;
; N/A   ; None         ; 9.373 ns   ; TED_OUT[7]                                                                                      ; TED[27]    ; TECLKOUT   ;
; N/A   ; None         ; 9.363 ns   ; TED_OUT[7]                                                                                      ; TED[21]    ; TECLKOUT   ;
; N/A   ; None         ; 9.363 ns   ; TED_OUT[7]                                                                                      ; TED[23]    ; TECLKOUT   ;
; N/A   ; None         ; 9.296 ns   ; TED_OUT[7]                                                                                      ; TED[16]    ; TECLKOUT   ;
; N/A   ; None         ; 9.078 ns   ; TED_INOUT_SELECT                                                                                ; TED[30]    ; TECLKOUT   ;
; N/A   ; None         ; 9.078 ns   ; TED_INOUT_SELECT                                                                                ; TED[27]    ; TECLKOUT   ;
; N/A   ; None         ; 9.068 ns   ; TED_INOUT_SELECT                                                                                ; TED[21]    ; TECLKOUT   ;
; N/A   ; None         ; 9.068 ns   ; TED_INOUT_SELECT                                                                                ; TED[23]    ; TECLKOUT   ;
; N/A   ; None         ; 9.023 ns   ; TED_INOUT_SELECT                                                                                ; TED[16]    ; TECLKOUT   ;
; N/A   ; None         ; 9.007 ns   ; TED_OUT[7]                                                                                      ; TED[29]    ; TECLKOUT   ;
; N/A   ; None         ; 9.007 ns   ; TED_OUT[7]                                                                                      ; TED[28]    ; TECLKOUT   ;
; N/A   ; None         ; 8.991 ns   ; TED_OUT[7]                                                                                      ; TED[25]    ; TECLKOUT   ;
; N/A   ; None         ; 8.991 ns   ; TED_OUT[7]                                                                                      ; TED[22]    ; TECLKOUT   ;
; N/A   ; None         ; 8.957 ns   ; TED_OUT[7]                                                                                      ; TED[18]    ; TECLKOUT   ;
; N/A   ; None         ; 8.957 ns   ; TED_OUT[7]                                                                                      ; TED[17]    ; TECLKOUT   ;
; N/A   ; None         ; 8.896 ns   ; REG_INT_VALID_STATUS                                                                            ; EXTINT4    ; TECLKOUT   ;
; N/A   ; None         ; 8.830 ns   ; TED_INOUT_SELECT                                                                                ; TED[25]    ; TECLKOUT   ;
; N/A   ; None         ; 8.830 ns   ; TED_INOUT_SELECT                                                                                ; TED[22]    ; TECLKOUT   ;
; N/A   ; None         ; 8.706 ns   ; TED_INOUT_SELECT                                                                                ; TED[29]    ; TECLKOUT   ;
; N/A   ; None         ; 8.706 ns   ; TED_INOUT_SELECT                                                                                ; TED[28]    ; TECLKOUT   ;
; N/A   ; None         ; 8.671 ns   ; TED_INOUT_SELECT                                                                                ; TED[18]    ; TECLKOUT   ;
; N/A   ; None         ; 8.671 ns   ; TED_INOUT_SELECT                                                                                ; TED[17]    ; TECLKOUT   ;
; N/A   ; None         ; 8.622 ns   ; TED_OUT[7]                                                                                      ; TED[31]    ; TECLKOUT   ;
; N/A   ; None         ; 8.604 ns   ; TED_OUT[7]                                                                                      ; TED[24]    ; TECLKOUT   ;
; N/A   ; None         ; 8.604 ns   ; TED_OUT[7]                                                                                      ; TED[26]    ; TECLKOUT   ;
; N/A   ; None         ; 8.449 ns   ; TED_INOUT_SELECT                                                                                ; TED[31]    ; TECLKOUT   ;
; N/A   ; None         ; 8.420 ns   ; TED_OUT[7]                                                                                      ; TED[20]    ; TECLKOUT   ;
; N/A   ; None         ; 8.420 ns   ; TED_OUT[7]                                                                                      ; TED[19]    ; TECLKOUT   ;
; N/A   ; None         ; 8.404 ns   ; TED_OUT[7]                                                                                      ; TED[8]     ; TECLKOUT   ;
; N/A   ; None         ; 8.404 ns   ; TED_OUT[7]                                                                                      ; TED[7]     ; TECLKOUT   ;
; N/A   ; None         ; 8.388 ns   ; TED_OUT[7]                                                                                      ; TED[15]    ; TECLKOUT   ;
; N/A   ; None         ; 8.388 ns   ; TED_OUT[7]                                                                                      ; TED[14]    ; TECLKOUT   ;
; N/A   ; None         ; 8.300 ns   ; TED_INOUT_SELECT                                                                                ; TED[24]    ; TECLKOUT   ;
; N/A   ; None         ; 8.300 ns   ; TED_INOUT_SELECT                                                                                ; TED[26]    ; TECLKOUT   ;
; N/A   ; None         ; 8.255 ns   ; TED_INOUT_SELECT                                                                                ; TED[20]    ; TECLKOUT   ;
; N/A   ; None         ; 8.255 ns   ; TED_INOUT_SELECT                                                                                ; TED[19]    ; TECLKOUT   ;
; N/A   ; None         ; 8.221 ns   ; TED_OUT[7]                                                                                      ; TED[13]    ; TECLKOUT   ;
; N/A   ; None         ; 8.221 ns   ; TED_OUT[7]                                                                                      ; TED[12]    ; TECLKOUT   ;
; N/A   ; None         ; 8.177 ns   ; TED_OUT[7]                                                                                      ; TED[11]    ; TECLKOUT   ;
; N/A   ; None         ; 8.177 ns   ; TED_OUT[7]                                                                                      ; TED[10]    ; TECLKOUT   ;
; N/A   ; None         ; 8.152 ns   ; UART_TXD:UART_TXD_B|table_data[0]                                                               ; TXD_232[1] ; TECLKOUT   ;
; N/A   ; None         ; 8.023 ns   ; TED_INOUT_SELECT                                                                                ; TED[13]    ; TECLKOUT   ;
; N/A   ; None         ; 8.023 ns   ; TED_INOUT_SELECT                                                                                ; TED[12]    ; TECLKOUT   ;
; N/A   ; None         ; 7.984 ns   ; UART_TXD:UART_TXD_A|table_data[0]                                                               ; TXD_232[0] ; TECLKOUT   ;
; N/A   ; None         ; 7.858 ns   ; TED_INOUT_SELECT                                                                                ; TED[11]    ; TECLKOUT   ;
; N/A   ; None         ; 7.858 ns   ; TED_INOUT_SELECT                                                                                ; TED[10]    ; TECLKOUT   ;
; N/A   ; None         ; 7.811 ns   ; TED_OUT[0]                                                                                      ; TED[0]     ; TECLKOUT   ;
; N/A   ; None         ; 7.807 ns   ; TED_INOUT_SELECT                                                                                ; TED[9]     ; TECLKOUT   ;
; N/A   ; None         ; 7.695 ns   ; TED_OUT[7]                                                                                      ; TED[9]     ; TECLKOUT   ;
; N/A   ; None         ; 7.680 ns   ; TED_OUT[6]                                                                                      ; TED[6]     ; TECLKOUT   ;
; N/A   ; None         ; 7.489 ns   ; TED_OUT[1]                                                                                      ; TED[1]     ; TECLKOUT   ;
; N/A   ; None         ; 7.488 ns   ; TED_INOUT_SELECT                                                                                ; TED[4]     ; TECLKOUT   ;
; N/A   ; None         ; 7.441 ns   ; TED_INOUT_SELECT                                                                                ; TED[6]     ; TECLKOUT   ;
; N/A   ; None         ; 7.441 ns   ; TED_INOUT_SELECT                                                                                ; TED[5]     ; TECLKOUT   ;
; N/A   ; None         ; 7.440 ns   ; TED_INOUT_SELECT                                                                                ; TED[8]     ; TECLKOUT   ;
; N/A   ; None         ; 7.440 ns   ; TED_INOUT_SELECT                                                                                ; TED[7]     ; TECLKOUT   ;
; N/A   ; None         ; 7.410 ns   ; TED_INOUT_SELECT                                                                                ; TED[0]     ; TECLKOUT   ;
; N/A   ; None         ; 7.410 ns   ; TED_INOUT_SELECT                                                                                ; TED[1]     ; TECLKOUT   ;
; N/A   ; None         ; 7.221 ns   ; TED_OUT[5]                                                                                      ; TED[5]     ; TECLKOUT   ;
; N/A   ; None         ; 7.218 ns   ; TED_OUT[3]                                                                                      ; TED[3]     ; TECLKOUT   ;
; N/A   ; None         ; 7.217 ns   ; TED_OUT[2]                                                                                      ; TED[2]     ; TECLKOUT   ;
; N/A   ; None         ; 7.160 ns   ; TED_INOUT_SELECT                                                                                ; TED[15]    ; TECLKOUT   ;
; N/A   ; None         ; 7.160 ns   ; TED_INOUT_SELECT                                                                                ; TED[14]    ; TECLKOUT   ;
; N/A   ; None         ; 7.140 ns   ; TED_INOUT_SELECT                                                                                ; TED[2]     ; TECLKOUT   ;
; N/A   ; None         ; 7.140 ns   ; TED_INOUT_SELECT                                                                                ; TED[3]     ; TECLKOUT   ;
; N/A   ; None         ; 6.869 ns   ; TED_OUT[4]                                                                                      ; TED[4]     ; TECLKOUT   ;
; N/A   ; None         ; 5.860 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[9]  ; DAC2_D[7]  ; CLK_NX     ;
; N/A   ; None         ; 5.800 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[8]  ; DAC2_D[6]  ; CLK_NX     ;
; N/A   ; None         ; 5.136 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[7]  ; DAC2_D[5]  ; CLK_NX     ;
; N/A   ; None         ; 4.843 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC2_D[13] ; CLK_NX     ;
; N/A   ; None         ; 4.835 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC1_D[12] ; CLK_NX     ;
; N/A   ; None         ; 4.835 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC1_D[11] ; CLK_NX     ;
; N/A   ; None         ; 4.802 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[10] ; DAC2_D[8]  ; CLK_NX     ;
; N/A   ; None         ; 4.520 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC2_D[12] ; CLK_NX     ;
; N/A   ; None         ; 4.520 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC2_D[11] ; CLK_NX     ;
; N/A   ; None         ; 4.458 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[2]  ; DAC2_D[0]  ; CLK_NX     ;
; N/A   ; None         ; 4.447 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[2]  ; DAC1_D[0]  ; CLK_NX     ;
; N/A   ; None         ; 4.332 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[12] ; DAC1_D[10] ; CLK_NX     ;
; N/A   ; None         ; 4.330 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC3_D[12] ; CLK_NX     ;
; N/A   ; None         ; 4.330 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC3_D[11] ; CLK_NX     ;
; N/A   ; None         ; 4.320 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[11] ; DAC2_D[9]  ; CLK_NX     ;
; N/A   ; None         ; 4.292 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC1_D[13] ; CLK_NX     ;
; N/A   ; None         ; 4.285 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[7]  ; DAC1_D[5]  ; CLK_NX     ;
; N/A   ; None         ; 4.259 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[9]  ; DAC3_D[7]  ; CLK_NX     ;
; N/A   ; None         ; 4.170 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[8]  ; DAC1_D[6]  ; CLK_NX     ;
; N/A   ; None         ; 4.158 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[11] ; DAC1_D[9]  ; CLK_NX     ;
; N/A   ; None         ; 4.151 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[12] ; DAC2_D[10] ; CLK_NX     ;
; N/A   ; None         ; 4.144 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC3_D[13] ; CLK_NX     ;
; N/A   ; None         ; 4.144 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[10] ; DAC3_D[8]  ; CLK_NX     ;
; N/A   ; None         ; 4.143 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[6]  ; DAC2_D[4]  ; CLK_NX     ;
; N/A   ; None         ; 4.120 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[9]  ; DAC4_D[7]  ; CLK_NX     ;
; N/A   ; None         ; 4.083 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[2]  ; DAC3_D[0]  ; CLK_NX     ;
; N/A   ; None         ; 3.995 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[4]  ; DAC2_D[2]  ; CLK_NX     ;
; N/A   ; None         ; 3.986 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[9]  ; DAC1_D[7]  ; CLK_NX     ;
; N/A   ; None         ; 3.968 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[8]  ; DAC3_D[6]  ; CLK_NX     ;
; N/A   ; None         ; 3.945 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[5]  ; DAC2_D[3]  ; CLK_NX     ;
; N/A   ; None         ; 3.931 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[5]  ; DAC1_D[3]  ; CLK_NX     ;
; N/A   ; None         ; 3.904 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[5]  ; DAC3_D[3]  ; CLK_NX     ;
; N/A   ; None         ; 3.889 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[3]  ; DAC4_D[1]  ; CLK_NX     ;
; N/A   ; None         ; 3.872 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[5]  ; DAC4_D[3]  ; CLK_NX     ;
; N/A   ; None         ; 3.858 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[10] ; DAC1_D[8]  ; CLK_NX     ;
; N/A   ; None         ; 3.822 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC4_D[13] ; CLK_NX     ;
; N/A   ; None         ; 3.822 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC4_D[12] ; CLK_NX     ;
; N/A   ; None         ; 3.815 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[6]  ; DAC3_D[4]  ; CLK_NX     ;
; N/A   ; None         ; 3.813 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[6]  ; DAC1_D[4]  ; CLK_NX     ;
; N/A   ; None         ; 3.802 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[12] ; DAC3_D[10] ; CLK_NX     ;
; N/A   ; None         ; 3.789 ns   ; DAC_TABLE:DAC_TABLE_DAC2|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[3]  ; DAC2_D[1]  ; CLK_NX     ;
; N/A   ; None         ; 3.782 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[2]  ; DAC4_D[0]  ; CLK_NX     ;
; N/A   ; None         ; 3.778 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[4]  ; DAC4_D[2]  ; CLK_NX     ;
; N/A   ; None         ; 3.766 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[11] ; DAC3_D[9]  ; CLK_NX     ;
; N/A   ; None         ; 3.761 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[6]  ; DAC4_D[4]  ; CLK_NX     ;
; N/A   ; None         ; 3.761 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[7]  ; DAC3_D[5]  ; CLK_NX     ;
; N/A   ; None         ; 3.751 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[10] ; DAC4_D[8]  ; CLK_NX     ;
; N/A   ; None         ; 3.719 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[13] ; DAC4_D[11] ; CLK_NX     ;
; N/A   ; None         ; 3.663 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[4]  ; DAC1_D[2]  ; CLK_NX     ;
; N/A   ; None         ; 3.640 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[8]  ; DAC4_D[6]  ; CLK_NX     ;
; N/A   ; None         ; 3.637 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[4]  ; DAC3_D[2]  ; CLK_NX     ;
; N/A   ; None         ; 3.626 ns   ; DAC_TABLE:DAC_TABLE_DAC1|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[3]  ; DAC1_D[1]  ; CLK_NX     ;
; N/A   ; None         ; 3.605 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[12] ; DAC4_D[10] ; CLK_NX     ;
; N/A   ; None         ; 3.588 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[7]  ; DAC4_D[5]  ; CLK_NX     ;
; N/A   ; None         ; 3.585 ns   ; DAC_TABLE:DAC_TABLE_DAC3|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[3]  ; DAC3_D[1]  ; CLK_NX     ;
; N/A   ; None         ; 3.553 ns   ; DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|q_a[11] ; DAC4_D[9]  ; CLK_NX     ;
; N/A   ; None         ; 2.267 ns   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1                                             ; DAC4_CLK   ; CLK_NX     ;
; N/A   ; None         ; 2.257 ns   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1                                             ; DAC1_CLK   ; CLK_NX     ;
; N/A   ; None         ; 2.252 ns   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1                                             ; DAC2_CLK   ; CLK_NX     ;
; N/A   ; None         ; 2.252 ns   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0                                             ; ADC_CLOCK  ; CLK_NX     ;
; N/A   ; None         ; 2.245 ns   ; PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1                                             ; DAC3_CLK   ; CLK_NX     ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.267 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 1.020 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.020 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.020 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.777 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.647 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.646 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.450 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.450 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.429 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.409 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.395 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.291 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.287 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.283 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.278 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.244 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.220 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.220 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.181 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.095 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.095 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.095 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.095 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.083 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.030 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.049 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.229 ns ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.261 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.263 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.513 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.729 ns ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.302 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.302 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.415 ns ; TED[24]                      ; REG_PROG_INT[24]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.416 ns ; TED[26]                      ; REG_PROG_INT[26]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.721 ns ; TED[31]                      ; REG_PROG_INT[31]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.851 ns ; TED[11]                      ; REG_PROG_INT[11]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.898 ns ; TED[13]                      ; REG_PROG_INT[13]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.920 ns ; TED[18]                      ; REG_PROG_INT[18]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.933 ns ; TED[19]                      ; REG_PROG_INT[19]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.938 ns ; TED[20]                      ; REG_PROG_INT[20]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][7]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][5]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.984 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][6]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.985 ns ; TED[10]                      ; REG_UART_A_BaudRate[10]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.986 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.061 ns ; TED[25]                      ; REG_PROG_INT[25]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.083 ns ; TED[5]                       ; REG_PROG_INT[5]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.138 ns ; TED[0]                       ; REG_UART_A_BaudRate[0]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.151 ns ; TED[9]                       ; REG_PROG_INT[9]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.154 ns ; TED[11]                      ; REG_UART_A_BaudRate[11]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.155 ns ; TED[11]                      ; REG_UART_B_BaudRate[11]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.171 ns ; TED[29]                      ; REG_PROG_INT[29]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.231 ns ; TED[6]                       ; REG_UART_B_BaudRate[6]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.232 ns ; TED[12]                      ; REG_UART_A_BaudRate[12]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.236 ns ; TED[9]                       ; REG_UART_B_BaudRate[9]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.238 ns ; TED[9]                       ; REG_UART_A_BaudRate[9]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.247 ns ; TED[2]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a2~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.267 ns ; TED[3]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a2~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.291 ns ; TED[8]                       ; REG_UART_A_BaudRate[8]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.292 ns ; TED[7]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a6~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.293 ns ; TED[5]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a4~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.296 ns ; TED[5]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a4~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.297 ns ; TED[8]                       ; REG_UART_B_BaudRate[8]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.317 ns ; TED[4]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a4~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.319 ns ; TCE2n                        ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.343 ns ; ADC4_D[4]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[2]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.346 ns ; TED[4]                       ; REG_UART_B_BaudRate[4]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.347 ns ; TED[4]                       ; REG_UART_A_BaudRate[4]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.359 ns ; ADC4_D[3]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[1]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.367 ns ; TED[30]                      ; REG_PROG_INT[30]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.389 ns ; TEA[19]                      ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.399 ns ; TED[6]                       ; REG_PROG_INT[6]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.401 ns ; TED[6]                       ; REG_UART_A_BaudRate[6]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.410 ns ; TED[17]                      ; REG_PROG_INT[17]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.411 ns ; TED[15]                      ; REG_PROG_INT[15]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.413 ns ; TED[5]                       ; REG_UART_B_BaudRate[5]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.420 ns ; TED[4]                       ; REG_PROG_INT[4]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.420 ns ; TED[5]                       ; REG_UART_A_BaudRate[5]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.434 ns ; TED[4]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a4~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.435 ns ; TED[3]                       ; REG_UART_A_BaudRate[3]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.440 ns ; TED[0]                       ; REG_PROG_INT[0]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.456 ns ; TED[22]                      ; REG_PROG_INT[22]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.459 ns ; TED[27]                      ; REG_PROG_INT[27]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.462 ns ; TED[8]                       ; REG_PROG_INT[8]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.480 ns ; TED[21]                      ; REG_PROG_INT[21]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.486 ns ; TED[7]                       ; REG_UART_A_BaudRate[7]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.494 ns ; TEA[21]                      ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.496 ns ; TED[2]                       ; REG_PROG_INT[2]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.496 ns ; TED[2]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a2~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.501 ns ; TED[2]                       ; REG_UART_B_BaudRate[2]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.512 ns ; TED[0]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a0~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.529 ns ; TED[0]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a0~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.532 ns ; TEA[2]                       ; UART_A_WEn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.537 ns ; TED[3]                       ; REG_UART_B_BaudRate[3]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.539 ns ; TED[3]                       ; REG_PROG_INT[3]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.541 ns ; TEA[2]                       ; UART_B_WEn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.543 ns ; TED[1]                       ; REG_PROG_INT[1]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.546 ns ; TED[1]                       ; REG_UART_B_BaudRate[1]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.557 ns ; TEA[11]                      ; TED_OUT[4]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.558 ns ; TEA[11]                      ; TED_OUT[2]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.569 ns ; TED[6]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a6~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.569 ns ; TED[3]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a2~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.577 ns ; TED[7]                       ; REG_PROG_INT[7]                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.578 ns ; TED[7]                       ; REG_UART_B_BaudRate[7]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.584 ns ; TEA[20]                      ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.607 ns ; ADC1_D[8]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[6]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.629 ns ; TED[1]                       ; REG_UART_A_BaudRate[1]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.629 ns ; TCE2n                        ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.643 ns ; ADC1_D[11]                   ; DATA_LATCH:DATA_LATCH_CH1|dataout[9]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.653 ns ; ADC1_D[10]                   ; DATA_LATCH:DATA_LATCH_CH1|dataout[8]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.653 ns ; ADC1_D[4]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[2]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.663 ns ; ADC1_D[6]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[4]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.678 ns ; ADC4_D[8]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[6]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.679 ns ; ADC2_D[5]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[3]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -2.684 ns ; TED[28]                      ; REG_PROG_INT[28]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.697 ns ; ADC4_D[5]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[3]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.698 ns ; TED[14]                      ; REG_PROG_INT[14]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.699 ns ; TEA[19]                      ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.700 ns ; ADC1_D[5]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[3]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.702 ns ; TED[2]                       ; REG_UART_A_BaudRate[2]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.705 ns ; TSDRASn                      ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.706 ns ; TED[10]                      ; REG_PROG_INT[10]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.710 ns ; TEA[2]                       ; REG_INT_STATUS_CLEAR                                                                                                                                                                                                                         ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.712 ns ; TED[10]                      ; REG_UART_B_BaudRate[10]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.720 ns ; TED[16]                      ; REG_PROG_INT[16]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.736 ns ; RXD_232[0]                   ; UART_RXD:UART_RXD_A|RXD_DEL1                                                                                                                                                                                                                 ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.776 ns ; ADC1_D[3]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[1]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.795 ns ; TEA[11]                      ; TED_OUT[3]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.804 ns ; TEA[21]                      ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.812 ns ; ADC1_D[7]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[5]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.838 ns ; TEA[5]                       ; TED_OUT[4]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.839 ns ; TEA[5]                       ; TED_OUT[2]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.852 ns ; ADC4_D[6]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[4]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.868 ns ; ADC4_D[7]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[5]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -2.869 ns ; TED[12]                      ; REG_PROG_INT[12]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.875 ns ; TED[12]                      ; REG_UART_B_BaudRate[12]                                                                                                                                                                                                                      ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.887 ns ; TED[6]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a6~porta_datain_reg0                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.894 ns ; TEA[20]                      ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.904 ns ; TED[7]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a6~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.904 ns ; TED[23]                      ; REG_PROG_INT[23]                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.916 ns ; ADC3_D[8]                    ; DATA_LATCH:DATA_LATCH_CH3|dataout[6]                                                                                                                                                                                                         ; ADC3_CLK                     ;
; N/A                                     ; None                                                ; -2.918 ns ; TED[1]                       ; UART_TXD:UART_TXD_B|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a0~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.924 ns ; TCE2n                        ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.939 ns ; ADC1_D[9]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[7]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.945 ns ; ADC3_D[7]                    ; DATA_LATCH:DATA_LATCH_CH3|dataout[5]                                                                                                                                                                                                         ; ADC3_CLK                     ;
; N/A                                     ; None                                                ; -2.946 ns ; TEA[11]                      ; TED_OUT[5]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.946 ns ; TEA[11]                      ; TED_OUT[1]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.949 ns ; TED[1]                       ; UART_TXD:UART_TXD_A|FIFO8x2048:FIFO8x2048_UART_TXD|scfifo:scfifo_component|scfifo_0d31:auto_generated|a_dpfifo_7j31:dpfifo|dpram_c011:FIFOram|altsyncram_uvj1:altsyncram2|ram_block3a0~porta_datain_reg1                                     ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.956 ns ; ADC1_D[2]                    ; DATA_LATCH:DATA_LATCH_CH1|dataout[0]                                                                                                                                                                                                         ; ADC1_CLK                     ;
; N/A                                     ; None                                                ; -2.962 ns ; TEA[11]                      ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.970 ns ; TEA[14]                      ; TED_OUT[4]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.971 ns ; TEA[14]                      ; TED_OUT[2]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -2.984 ns ; ADC3_D[9]                    ; DATA_LATCH:DATA_LATCH_CH3|dataout[7]                                                                                                                                                                                                         ; ADC3_CLK                     ;
; N/A                                     ; None                                                ; -2.986 ns ; ADC2_D[6]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[4]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -2.988 ns ; ADC3_D[6]                    ; DATA_LATCH:DATA_LATCH_CH3|dataout[4]                                                                                                                                                                                                         ; ADC3_CLK                     ;
; N/A                                     ; None                                                ; -2.994 ns ; TEA[19]                      ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.015 ns ; TSDRASn                      ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.019 ns ; ADC4_D[13]                   ; DATA_LATCH:DATA_LATCH_CH4|dataout[11]                                                                                                                                                                                                        ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -3.023 ns ; ADC2_D[7]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[5]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -3.026 ns ; ADC4_D[9]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[7]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -3.029 ns ; ADC2_D[8]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[6]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -3.040 ns ; TEA[2]                       ; TED_OUT[0]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.054 ns ; RXD_232[1]                   ; UART_RXD:UART_RXD_B|RXD_DEL1                                                                                                                                                                                                                 ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.056 ns ; TEA[3]                       ; UART_B_WEn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.061 ns ; TEA[18]                      ; TED_INOUT_SELECT                                                                                                                                                                                                                             ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.069 ns ; ADC4_D[10]                   ; DATA_LATCH:DATA_LATCH_CH4|dataout[8]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -3.071 ns ; TEA[3]                       ; REG_INT_STATUS_CLEAR                                                                                                                                                                                                                         ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.076 ns ; TEA[5]                       ; TED_OUT[3]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.089 ns ; ADC2_D[9]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[7]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -3.095 ns ; ADC4_D[11]                   ; DATA_LATCH:DATA_LATCH_CH4|dataout[9]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -3.099 ns ; TEA[21]                      ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.105 ns ; ADC4_D[2]                    ; DATA_LATCH:DATA_LATCH_CH4|dataout[0]                                                                                                                                                                                                         ; ADC4_CLK                     ;
; N/A                                     ; None                                                ; -3.116 ns ; TEA[11]                      ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.167 ns ; TED[0]                       ; REG_UART_B_BaudRate[0]                                                                                                                                                                                                                       ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.182 ns ; ADC2_D[4]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[2]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -3.189 ns ; TEA[20]                      ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.204 ns ; TEA[9]                       ; TED_OUT[4]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.205 ns ; TEA[9]                       ; TED_OUT[2]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.208 ns ; TEA[14]                      ; TED_OUT[3]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.219 ns ; TEA[3]                       ; UART_A_WEn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.227 ns ; TEA[5]                       ; TED_OUT[5]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.227 ns ; TEA[5]                       ; TED_OUT[1]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.235 ns ; TEA[5]                       ; UART_B_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.243 ns ; TEA[5]                       ; UART_A_RDn_TEMP                                                                                                                                                                                                                              ; TECLKOUT                     ;
; N/A                                     ; None                                                ; -3.258 ns ; ADC2_D[2]                    ; DATA_LATCH:DATA_LATCH_CH2|dataout[0]                                                                                                                                                                                                         ; ADC2_CLK                     ;
; N/A                                     ; None                                                ; -3.277 ns ; TEA[2]                       ; TED_OUT[7]                                                                                                                                                                                                                                   ; TECLKOUT                     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu May 24 16:30:26 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "TECLKOUT" is an undefined clock
    Info: Assuming node "ADC1_CLK" is an undefined clock
    Info: Assuming node "ADC2_CLK" is an undefined clock
    Info: Assuming node "ADC3_CLK" is an undefined clock
    Info: Assuming node "ADC4_CLK" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Info: Found timing assignments -- calculating delays
Info: Slack time is 4.114 ns for clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]"
    Info: Fmax is 169.89 MHz (period= 5.886 ns)
    Info: + Largest register to register requirement is 9.810 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 6.500 ns
                Info: Clock period of Destination clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.023 ns
            Info: + Shortest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" to destination register is 3.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.642 ns; Loc. = LCFF_X59_Y49_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]'
                Info: Total cell delay = 0.710 ns ( 19.49 % )
                Info: Total interconnect delay = 2.932 ns ( 80.51 % )
            Info: - Longest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" to source register is 3.619 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.411 ns) + CELL(0.710 ns) = 3.619 ns; Loc. = LCFF_X87_Y41_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed'
                Info: Total cell delay = 0.710 ns ( 19.62 % )
                Info: Total interconnect delay = 2.909 ns ( 80.38 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: - Micro setup delay of destination is 0.104 ns
    Info: - Longest register to register delay is 5.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X87_Y41_N5; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed'
        Info: 2: + IC(2.372 ns) + CELL(0.435 ns) = 2.807 ns; Loc. = LCCOMB_X53_Y49_N20; Fanout = 15; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~18'
        Info: 3: + IC(1.173 ns) + CELL(0.060 ns) = 4.040 ns; Loc. = LCCOMB_X59_Y48_N28; Fanout = 4; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~19'
        Info: 4: + IC(0.265 ns) + CELL(0.259 ns) = 4.564 ns; Loc. = LCCOMB_X59_Y48_N24; Fanout = 34; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~1'
        Info: 5: + IC(0.675 ns) + CELL(0.457 ns) = 5.696 ns; Loc. = LCFF_X59_Y49_N15; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]'
        Info: Total cell delay = 1.211 ns ( 21.26 % )
        Info: Total interconnect delay = 4.485 ns ( 78.74 % )
Info: Slack time is 3.292 ns for clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" between source register "phase[0]" and destination memory "DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9"
    Info: Fmax is 149.08 MHz (period= 6.708 ns)
    Info: + Largest register to memory requirement is 9.716 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 6.500 ns
                Info: Clock period of Destination clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.150 ns
            Info: + Shortest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" to destination memory is 3.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.425 ns) + CELL(0.553 ns) = 3.476 ns; Loc. = M4K_X81_Y29; Fanout = 4; MEM Node = 'DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9'
                Info: Total cell delay = 0.553 ns ( 15.91 % )
                Info: Total interconnect delay = 2.923 ns ( 84.09 % )
            Info: - Longest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" to source register is 3.626 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.418 ns) + CELL(0.710 ns) = 3.626 ns; Loc. = LCFF_X59_Y29_N1; Fanout = 2; REG Node = 'phase[0]'
                Info: Total cell delay = 0.710 ns ( 19.58 % )
                Info: Total interconnect delay = 2.916 ns ( 80.42 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: - Micro setup delay of destination is 0.025 ns
    Info: - Longest register to memory delay is 6.424 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y29_N1; Fanout = 2; REG Node = 'phase[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.527 ns) = 0.527 ns; Loc. = LCCOMB_X59_Y29_N0; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.041 ns) = 0.568 ns; Loc. = LCCOMB_X59_Y29_N2; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.041 ns) = 0.609 ns; Loc. = LCCOMB_X59_Y29_N4; Fanout = 2; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.041 ns) = 0.650 ns; Loc. = LCCOMB_X59_Y29_N6; Fanout = 2; COMB Node = 'Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.041 ns) = 0.691 ns; Loc. = LCCOMB_X59_Y29_N8; Fanout = 2; COMB Node = 'Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 0.732 ns; Loc. = LCCOMB_X59_Y29_N10; Fanout = 2; COMB Node = 'Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 0.773 ns; Loc. = LCCOMB_X59_Y29_N12; Fanout = 2; COMB Node = 'Add0~26'
        Info: 9: + IC(0.000 ns) + CELL(0.111 ns) = 0.884 ns; Loc. = LCCOMB_X59_Y29_N14; Fanout = 2; COMB Node = 'Add0~30'
        Info: 10: + IC(0.000 ns) + CELL(0.041 ns) = 0.925 ns; Loc. = LCCOMB_X59_Y29_N16; Fanout = 2; COMB Node = 'Add0~34'
        Info: 11: + IC(0.000 ns) + CELL(0.041 ns) = 0.966 ns; Loc. = LCCOMB_X59_Y29_N18; Fanout = 2; COMB Node = 'Add0~38'
        Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 1.007 ns; Loc. = LCCOMB_X59_Y29_N20; Fanout = 2; COMB Node = 'Add0~42'
        Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 1.048 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 2; COMB Node = 'Add0~46'
        Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 1.089 ns; Loc. = LCCOMB_X59_Y29_N24; Fanout = 2; COMB Node = 'Add0~50'
        Info: 15: + IC(0.000 ns) + CELL(0.041 ns) = 1.130 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 2; COMB Node = 'Add0~54'
        Info: 16: + IC(0.000 ns) + CELL(0.041 ns) = 1.171 ns; Loc. = LCCOMB_X59_Y29_N28; Fanout = 2; COMB Node = 'Add0~58'
        Info: 17: + IC(0.000 ns) + CELL(0.231 ns) = 1.402 ns; Loc. = LCCOMB_X59_Y29_N30; Fanout = 2; COMB Node = 'Add0~62'
        Info: 18: + IC(0.000 ns) + CELL(0.041 ns) = 1.443 ns; Loc. = LCCOMB_X59_Y28_N0; Fanout = 2; COMB Node = 'Add0~66'
        Info: 19: + IC(0.000 ns) + CELL(0.041 ns) = 1.484 ns; Loc. = LCCOMB_X59_Y28_N2; Fanout = 2; COMB Node = 'Add0~70'
        Info: 20: + IC(0.000 ns) + CELL(0.041 ns) = 1.525 ns; Loc. = LCCOMB_X59_Y28_N4; Fanout = 2; COMB Node = 'Add0~74'
        Info: 21: + IC(0.000 ns) + CELL(0.041 ns) = 1.566 ns; Loc. = LCCOMB_X59_Y28_N6; Fanout = 2; COMB Node = 'Add0~78'
        Info: 22: + IC(0.000 ns) + CELL(0.041 ns) = 1.607 ns; Loc. = LCCOMB_X59_Y28_N8; Fanout = 2; COMB Node = 'Add0~82'
        Info: 23: + IC(0.000 ns) + CELL(0.041 ns) = 1.648 ns; Loc. = LCCOMB_X59_Y28_N10; Fanout = 2; COMB Node = 'Add0~86'
        Info: 24: + IC(0.000 ns) + CELL(0.041 ns) = 1.689 ns; Loc. = LCCOMB_X59_Y28_N12; Fanout = 2; COMB Node = 'Add0~90'
        Info: 25: + IC(0.000 ns) + CELL(0.111 ns) = 1.800 ns; Loc. = LCCOMB_X59_Y28_N14; Fanout = 2; COMB Node = 'Add0~94'
        Info: 26: + IC(0.000 ns) + CELL(0.041 ns) = 1.841 ns; Loc. = LCCOMB_X59_Y28_N16; Fanout = 2; COMB Node = 'Add0~98'
        Info: 27: + IC(0.000 ns) + CELL(0.041 ns) = 1.882 ns; Loc. = LCCOMB_X59_Y28_N18; Fanout = 2; COMB Node = 'Add0~102'
        Info: 28: + IC(0.000 ns) + CELL(0.041 ns) = 1.923 ns; Loc. = LCCOMB_X59_Y28_N20; Fanout = 2; COMB Node = 'Add0~106'
        Info: 29: + IC(0.000 ns) + CELL(0.041 ns) = 1.964 ns; Loc. = LCCOMB_X59_Y28_N22; Fanout = 2; COMB Node = 'Add0~110'
        Info: 30: + IC(0.000 ns) + CELL(0.041 ns) = 2.005 ns; Loc. = LCCOMB_X59_Y28_N24; Fanout = 2; COMB Node = 'Add0~114'
        Info: 31: + IC(0.000 ns) + CELL(0.041 ns) = 2.046 ns; Loc. = LCCOMB_X59_Y28_N26; Fanout = 2; COMB Node = 'Add0~118'
        Info: 32: + IC(0.000 ns) + CELL(0.041 ns) = 2.087 ns; Loc. = LCCOMB_X59_Y28_N28; Fanout = 1; COMB Node = 'Add0~122'
        Info: 33: + IC(0.000 ns) + CELL(0.144 ns) = 2.231 ns; Loc. = LCCOMB_X59_Y28_N30; Fanout = 13; COMB Node = 'Add0~125'
        Info: 34: + IC(4.075 ns) + CELL(0.118 ns) = 6.424 ns; Loc. = M4K_X81_Y29; Fanout = 4; MEM Node = 'DAC_TABLE:DAC_TABLE_DAC4|altsyncram:altsyncram_component|altsyncram_nj91:auto_generated|ram_block1a6~porta_address_reg9'
        Info: Total cell delay = 2.349 ns ( 36.57 % )
        Info: Total interconnect delay = 4.075 ns ( 63.43 % )
Info: No valid register-to-register data paths exist for clock "CLK_NX"
Info: Clock "TECLKOUT" has Internal fmax of 162.42 MHz between source register "UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]" and destination register "UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12]" (period= 6.157 ns)
    Info: + Longest register to register delay is 5.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y40_N9; Fanout = 3; REG Node = 'UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]'
        Info: 2: + IC(1.594 ns) + CELL(0.398 ns) = 1.992 ns; Loc. = LCCOMB_X11_Y42_N8; Fanout = 1; COMB Node = 'UART_TXD:UART_TXD_B|Equal0~0'
        Info: 3: + IC(0.281 ns) + CELL(0.313 ns) = 2.586 ns; Loc. = LCCOMB_X11_Y42_N22; Fanout = 1; COMB Node = 'UART_TXD:UART_TXD_B|Equal0~1'
        Info: 4: + IC(1.611 ns) + CELL(0.435 ns) = 4.632 ns; Loc. = LCCOMB_X26_Y40_N24; Fanout = 2; COMB Node = 'UART_TXD:UART_TXD_B|Equal0~5'
        Info: 5: + IC(0.350 ns) + CELL(0.259 ns) = 5.241 ns; Loc. = LCCOMB_X25_Y40_N26; Fanout = 13; COMB Node = 'UART_TXD:UART_TXD_B|cnt_for_divBaudRate[5]~26'
        Info: 6: + IC(0.246 ns) + CELL(0.457 ns) = 5.944 ns; Loc. = LCFF_X25_Y40_N25; Fanout = 2; REG Node = 'UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12]'
        Info: Total cell delay = 1.862 ns ( 31.33 % )
        Info: Total interconnect delay = 4.082 ns ( 68.67 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "TECLKOUT" to destination register is 3.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'
            Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'
            Info: 3: + IC(1.450 ns) + CELL(0.710 ns) = 3.526 ns; Loc. = LCFF_X25_Y40_N25; Fanout = 2; REG Node = 'UART_TXD:UART_TXD_B|cnt_for_divBaudRate[12]'
            Info: Total cell delay = 1.704 ns ( 48.33 % )
            Info: Total interconnect delay = 1.822 ns ( 51.67 % )
        Info: - Longest clock path from clock "TECLKOUT" to source register is 3.526 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'
            Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'
            Info: 3: + IC(1.450 ns) + CELL(0.710 ns) = 3.526 ns; Loc. = LCFF_X25_Y40_N9; Fanout = 3; REG Node = 'UART_TXD:UART_TXD_B|cnt_for_divBaudRate[4]'
            Info: Total cell delay = 1.704 ns ( 48.33 % )
            Info: Total interconnect delay = 1.822 ns ( 51.67 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Micro setup delay of destination is 0.104 ns
Info: No valid register-to-register data paths exist for clock "ADC1_CLK"
Info: No valid register-to-register data paths exist for clock "ADC2_CLK"
Info: No valid register-to-register data paths exist for clock "ADC3_CLK"
Info: No valid register-to-register data paths exist for clock "ADC4_CLK"
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 71.03 MHz between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 14.078 ns)
    Info: + Longest register to register delay is 6.814 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y48_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]'
        Info: 2: + IC(1.210 ns) + CELL(0.410 ns) = 1.620 ns; Loc. = LCCOMB_X48_Y50_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 3: + IC(1.588 ns) + CELL(0.398 ns) = 3.606 ns; Loc. = LCCOMB_X61_Y48_N26; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~5'
        Info: 4: + IC(1.518 ns) + CELL(0.421 ns) = 5.545 ns; Loc. = LCCOMB_X51_Y49_N22; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~7'
        Info: 5: + IC(0.240 ns) + CELL(0.259 ns) = 6.044 ns; Loc. = LCCOMB_X51_Y49_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 6: + IC(0.532 ns) + CELL(0.060 ns) = 6.636 ns; Loc. = LCCOMB_X49_Y49_N12; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.178 ns) = 6.814 ns; Loc. = LCFF_X49_Y49_N13; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.726 ns ( 25.33 % )
        Info: Total interconnect delay = 5.088 ns ( 74.67 % )
    Info: - Smallest clock skew is -0.012 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 3.228 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.457 ns) + CELL(0.710 ns) = 3.228 ns; Loc. = LCFF_X49_Y49_N13; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.710 ns ( 22.00 % )
            Info: Total interconnect delay = 2.518 ns ( 78.00 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 3.240 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.469 ns) + CELL(0.710 ns) = 3.240 ns; Loc. = LCFF_X56_Y48_N17; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]'
            Info: Total cell delay = 0.710 ns ( 21.91 % )
            Info: Total interconnect delay = 2.530 ns ( 78.09 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Micro setup delay of destination is 0.104 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 393 ps for clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig" and destination register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig"
    Info: + Shortest register to register delay is 0.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
        Info: 2: + IC(0.000 ns) + CELL(0.278 ns) = 0.278 ns; Loc. = LCCOMB_X60_Y49_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.456 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
        Info: Total cell delay = 0.456 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.063 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.500 ns
                Info: Clock period of Destination clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" to destination register is 3.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.436 ns) + CELL(0.710 ns) = 3.644 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
                Info: Total cell delay = 0.710 ns ( 19.48 % )
                Info: Total interconnect delay = 2.934 ns ( 80.52 % )
            Info: - Shortest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0" to source register is 3.644 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G5; Fanout = 912; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.436 ns) + CELL(0.710 ns) = 3.644 ns; Loc. = LCFF_X60_Y49_N17; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig'
                Info: Total cell delay = 0.710 ns ( 19.48 % )
                Info: Total interconnect delay = 2.934 ns ( 80.52 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: + Micro hold delay of destination is 0.172 ns
Info: Minimum slack time is 411 ps for clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" between source register "Reset_Gen:Reset_Gen_M|cnt_for_reset[1]" and destination register "Reset_Gen:Reset_Gen_M|reset"
    Info: + Shortest register to register delay is 0.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y28_N1; Fanout = 3; REG Node = 'Reset_Gen:Reset_Gen_M|cnt_for_reset[1]'
        Info: 2: + IC(0.236 ns) + CELL(0.060 ns) = 0.296 ns; Loc. = LCCOMB_X57_Y28_N22; Fanout = 11; COMB Node = 'Reset_Gen:Reset_Gen_M|Equal0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 0.474 ns; Loc. = LCFF_X57_Y28_N23; Fanout = 111; REG Node = 'Reset_Gen:Reset_Gen_M|reset'
        Info: Total cell delay = 0.238 ns ( 50.21 % )
        Info: Total interconnect delay = 0.236 ns ( 49.79 % )
    Info: - Smallest register to register requirement is 0.063 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -3.500 ns
                Info: Clock period of Destination clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -3.500 ns
                Info: Clock period of Source clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -3.500 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" to destination register is 3.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.404 ns) + CELL(0.710 ns) = 3.612 ns; Loc. = LCFF_X57_Y28_N23; Fanout = 111; REG Node = 'Reset_Gen:Reset_Gen_M|reset'
                Info: Total cell delay = 0.710 ns ( 19.66 % )
                Info: Total interconnect delay = 2.902 ns ( 80.34 % )
            Info: - Shortest clock path from clock "PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1" to source register is 3.612 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_12; Fanout = 1; CLK Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.498 ns) + CELL(0.000 ns) = 1.498 ns; Loc. = CLKCTRL_G4; Fanout = 215; COMB Node = 'PLL_25MxN:PLL_25MxN_M|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.404 ns) + CELL(0.710 ns) = 3.612 ns; Loc. = LCFF_X57_Y28_N1; Fanout = 3; REG Node = 'Reset_Gen:Reset_Gen_M|cnt_for_reset[1]'
                Info: Total cell delay = 0.710 ns ( 19.66 % )
                Info: Total interconnect delay = 2.902 ns ( 80.34 % )
        Info: - Micro clock to output delay of source is 0.109 ns
        Info: + Micro hold delay of destination is 0.172 ns
Info: tsu for register "REG_PROG_INT[19]" (data pin = "TEA[7]", clock pin = "TECLKOUT") is 8.822 ns
    Info: + Longest pin to register delay is 12.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_K24; Fanout = 1; PIN Node = 'TEA[7]'
        Info: 2: + IC(5.819 ns) + CELL(0.313 ns) = 7.035 ns; Loc. = LCCOMB_X1_Y43_N4; Fanout = 3; COMB Node = 'Equal3~1'
        Info: 3: + IC(0.281 ns) + CELL(0.313 ns) = 7.629 ns; Loc. = LCCOMB_X1_Y43_N8; Fanout = 4; COMB Node = 'Equal3~2'
        Info: 4: + IC(1.311 ns) + CELL(0.262 ns) = 9.202 ns; Loc. = LCCOMB_X15_Y43_N12; Fanout = 32; COMB Node = 'REG_PROG_INT[0]~96'
        Info: 5: + IC(2.222 ns) + CELL(0.858 ns) = 12.282 ns; Loc. = LCFF_X3_Y46_N11; Fanout = 1; REG Node = 'REG_PROG_INT[19]'
        Info: Total cell delay = 2.649 ns ( 21.57 % )
        Info: Total interconnect delay = 9.633 ns ( 78.43 % )
    Info: + Micro setup delay of destination is 0.104 ns
    Info: - Shortest clock path from clock "TECLKOUT" to destination register is 3.564 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'
        Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'
        Info: 3: + IC(1.488 ns) + CELL(0.710 ns) = 3.564 ns; Loc. = LCFF_X3_Y46_N11; Fanout = 1; REG Node = 'REG_PROG_INT[19]'
        Info: Total cell delay = 1.704 ns ( 47.81 % )
        Info: Total interconnect delay = 1.860 ns ( 52.19 % )
Info: tco from clock "TECLKOUT" to destination pin "TED[30]" through register "TED_OUT[7]" is 9.373 ns
    Info: + Longest clock path from clock "TECLKOUT" to source register is 3.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_U32; Fanout = 1; CLK Node = 'TECLKOUT'
        Info: 2: + IC(0.372 ns) + CELL(0.000 ns) = 1.366 ns; Loc. = CLKCTRL_G3; Fanout = 798; COMB Node = 'TECLKOUT~clkctrl'
        Info: 3: + IC(1.477 ns) + CELL(0.710 ns) = 3.553 ns; Loc. = LCFF_X15_Y43_N25; Fanout = 25; REG Node = 'TED_OUT[7]'
        Info: Total cell delay = 1.704 ns ( 47.96 % )
        Info: Total interconnect delay = 1.849 ns ( 52.04 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Longest register to pin delay is 5.711 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y43_N25; Fanout = 25; REG Node = 'TED_OUT[7]'
        Info: 2: + IC(3.256 ns) + CELL(2.455 ns) = 5.711 ns; Loc. = PIN_G28; Fanout = 0; PIN Node = 'TED[30]'
        Info: Total cell delay = 2.455 ns ( 42.99 % )
        Info: Total interconnect delay = 3.256 ns ( 57.01 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.267 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.267 ns) = 2.267 ns; Loc. = PIN_C3; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.267 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 1.020 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 3.205 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(1.061 ns) + CELL(0.000 ns) = 1.061 ns; Loc. = CLKCTRL_G1; Fanout = 674; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.434 ns) + CELL(0.710 ns) = 3.205 ns; Loc. = LCFF_X51_Y37_N5; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]'
        Info: Total cell delay = 0.710 ns ( 22.15 % )
        Info: Total interconnect delay = 2.495 ns ( 77.85 % )
    Info: + Micro hold delay of destination is 0.172 ns
    Info: - Shortest pin to register delay is 2.357 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X0_Y34_N1; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(1.900 ns) + CELL(0.457 ns) = 2.357 ns; Loc. = LCFF_X51_Y37_N5; Fanout = 12; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]'
        Info: Total cell delay = 0.457 ns ( 19.39 % )
        Info: Total interconnect delay = 1.900 ns ( 80.61 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Thu May 24 16:30:28 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


