// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AXIvideo2Mat (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        inputStream_TDATA,
        inputStream_TVALID,
        inputStream_TREADY,
        inputStream_TKEEP,
        inputStream_TSTRB,
        inputStream_TUSER,
        inputStream_TLAST,
        inputStream_TID,
        inputStream_TDEST,
        img_rows_V_dout,
        img_rows_V_empty_n,
        img_rows_V_read,
        img_cols_V_dout,
        img_cols_V_empty_n,
        img_cols_V_read,
        img_data_stream_0_V_din,
        img_data_stream_0_V_full_n,
        img_data_stream_0_V_write,
        img_data_stream_1_V_din,
        img_data_stream_1_V_full_n,
        img_data_stream_1_V_write,
        img_data_stream_2_V_din,
        img_data_stream_2_V_full_n,
        img_data_stream_2_V_write,
        img_rows_V_out_din,
        img_rows_V_out_full_n,
        img_rows_V_out_write,
        img_cols_V_out_din,
        img_cols_V_out_full_n,
        img_cols_V_out_write
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_pp1_stage0 = 8'd16;
parameter    ap_ST_fsm_state7 = 8'd32;
parameter    ap_ST_fsm_state8 = 8'd64;
parameter    ap_ST_fsm_state9 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] inputStream_TDATA;
input   inputStream_TVALID;
output   inputStream_TREADY;
input  [3:0] inputStream_TKEEP;
input  [3:0] inputStream_TSTRB;
input  [0:0] inputStream_TUSER;
input  [0:0] inputStream_TLAST;
input  [0:0] inputStream_TID;
input  [0:0] inputStream_TDEST;
input  [9:0] img_rows_V_dout;
input   img_rows_V_empty_n;
output   img_rows_V_read;
input  [9:0] img_cols_V_dout;
input   img_cols_V_empty_n;
output   img_cols_V_read;
output  [7:0] img_data_stream_0_V_din;
input   img_data_stream_0_V_full_n;
output   img_data_stream_0_V_write;
output  [7:0] img_data_stream_1_V_din;
input   img_data_stream_1_V_full_n;
output   img_data_stream_1_V_write;
output  [7:0] img_data_stream_2_V_din;
input   img_data_stream_2_V_full_n;
output   img_data_stream_2_V_write;
output  [9:0] img_rows_V_out_din;
input   img_rows_V_out_full_n;
output   img_rows_V_out_write;
output  [9:0] img_cols_V_out_din;
input   img_cols_V_out_full_n;
output   img_cols_V_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg inputStream_TREADY;
reg img_rows_V_read;
reg img_cols_V_read;
reg img_data_stream_0_V_write;
reg img_data_stream_1_V_write;
reg img_data_stream_2_V_write;
reg img_rows_V_out_write;
reg img_cols_V_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    inputStream_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage0;
wire   [0:0] icmp_ln73_fu_416_p2;
wire   [0:0] or_ln76_fu_430_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] ap_phi_mux_eol_2_i_phi_fu_371_p4;
reg    img_rows_V_blk_n;
reg    img_cols_V_blk_n;
reg    img_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp1_iter1;
reg   [0:0] icmp_ln73_reg_504;
reg    img_data_stream_1_V_blk_n;
reg    img_data_stream_2_V_blk_n;
reg    img_rows_V_out_blk_n;
reg    img_cols_V_out_blk_n;
reg   [0:0] eol_reg_274;
reg   [31:0] axi_data_V_1_i_reg_285;
reg   [31:0] t_V_4_reg_296;
reg   [0:0] eol_0_i_reg_307;
reg   [0:0] axi_last_V_2_i_reg_319;
reg   [31:0] p_Val2_s_reg_332;
wire  signed [31:0] rows_V_fu_388_p1;
reg  signed [31:0] rows_V_reg_465;
reg    ap_block_state1;
wire  signed [31:0] cols_V_fu_392_p1;
reg  signed [31:0] cols_V_reg_470;
reg   [31:0] tmp_data_V_reg_475;
reg   [0:0] tmp_last_V_reg_483;
wire   [0:0] icmp_ln71_fu_405_p2;
wire    ap_CS_fsm_state4;
wire   [31:0] i_V_fu_410_p2;
reg   [31:0] i_V_reg_499;
reg    ap_predicate_op67_read_state5;
reg    ap_block_state5_pp1_stage0_iter0;
reg    ap_block_state6_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [31:0] j_V_fu_421_p2;
wire   [7:0] tmp_fu_436_p1;
reg   [7:0] tmp_reg_517;
reg   [7:0] tmp_7_reg_522;
reg   [7:0] tmp_8_reg_527;
reg    ap_block_state8;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg   [0:0] axi_last_V_3_i_reg_344;
reg   [0:0] axi_last_V_0_i_reg_243;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state3;
reg   [31:0] axi_data_V_3_i_reg_356;
reg   [31:0] axi_data_V_0_i_reg_253;
reg   [31:0] t_V_reg_263;
reg   [0:0] ap_phi_mux_eol_phi_fu_277_p4;
reg   [31:0] ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4;
reg   [0:0] ap_phi_mux_eol_0_i_phi_fu_311_p4;
wire   [0:0] ap_phi_reg_pp1_iter0_axi_last_V_2_i_reg_319;
reg   [31:0] ap_phi_mux_p_Val2_s_phi_fu_336_p4;
wire   [31:0] ap_phi_reg_pp1_iter0_p_Val2_s_reg_332;
wire    ap_CS_fsm_state7;
reg   [0:0] eol_2_i_reg_368;
reg   [0:0] sof_1_i_fu_172;
reg    ap_block_pp1_stage0_01001;
wire  signed [9:0] rows_V_fu_388_p0;
wire  signed [9:0] cols_V_fu_392_p0;
wire   [0:0] tmp_user_V_fu_396_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_200;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_data_V_0_i_reg_253 <= tmp_data_V_reg_475;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_data_V_0_i_reg_253 <= axi_data_V_3_i_reg_356;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        axi_data_V_1_i_reg_285 <= p_Val2_s_reg_332;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
        axi_data_V_1_i_reg_285 <= axi_data_V_0_i_reg_253;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_data_V_3_i_reg_356 <= axi_data_V_1_i_reg_285;
    end else if ((~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0))) begin
        axi_data_V_3_i_reg_356 <= inputStream_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        axi_last_V_0_i_reg_243 <= tmp_last_V_reg_483;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        axi_last_V_0_i_reg_243 <= axi_last_V_3_i_reg_344;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_200)) begin
        if (((or_ln76_fu_430_p2 == 1'd1) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
            axi_last_V_2_i_reg_319 <= ap_phi_mux_eol_phi_fu_277_p4;
        end else if (((or_ln76_fu_430_p2 == 1'd0) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
            axi_last_V_2_i_reg_319 <= inputStream_TLAST;
        end else if ((1'b1 == 1'b1)) begin
            axi_last_V_2_i_reg_319 <= ap_phi_reg_pp1_iter0_axi_last_V_2_i_reg_319;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        axi_last_V_3_i_reg_344 <= eol_reg_274;
    end else if ((~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0))) begin
        axi_last_V_3_i_reg_344 <= inputStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        eol_0_i_reg_307 <= axi_last_V_2_i_reg_319;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
        eol_0_i_reg_307 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        eol_2_i_reg_368 <= eol_0_i_reg_307;
    end else if ((~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0))) begin
        eol_2_i_reg_368 <= inputStream_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        eol_reg_274 <= axi_last_V_2_i_reg_319;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
        eol_reg_274 <= axi_last_V_0_i_reg_243;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_200)) begin
        if (((or_ln76_fu_430_p2 == 1'd1) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
            p_Val2_s_reg_332 <= ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4;
        end else if (((or_ln76_fu_430_p2 == 1'd0) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
            p_Val2_s_reg_332 <= inputStream_TDATA;
        end else if ((1'b1 == 1'b1)) begin
            p_Val2_s_reg_332 <= ap_phi_reg_pp1_iter0_p_Val2_s_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
        sof_1_i_fu_172 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        sof_1_i_fu_172 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
        t_V_4_reg_296 <= j_V_fu_421_p2;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd0))) begin
        t_V_4_reg_296 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_reg_263 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        t_V_reg_263 <= i_V_reg_499;
    end
end

always @ (posedge ap_clk) begin
    if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        cols_V_reg_470 <= cols_V_fu_392_p1;
        rows_V_reg_465 <= rows_V_fu_388_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_reg_499 <= i_V_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln73_reg_504 <= icmp_ln73_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_fu_416_p2 == 1'd0))) begin
        tmp_7_reg_522 <= {{ap_phi_mux_p_Val2_s_phi_fu_336_p4[15:8]}};
        tmp_8_reg_527 <= {{ap_phi_mux_p_Val2_s_phi_fu_336_p4[23:16]}};
        tmp_reg_517 <= tmp_fu_436_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((inputStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_data_V_reg_475 <= inputStream_TDATA;
        tmp_last_V_reg_483 <= inputStream_TLAST;
    end
end

always @ (*) begin
    if ((icmp_ln73_fu_416_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4 = p_Val2_s_reg_332;
    end else begin
        ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4 = axi_data_V_1_i_reg_285;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        ap_phi_mux_eol_0_i_phi_fu_311_p4 = axi_last_V_2_i_reg_319;
    end else begin
        ap_phi_mux_eol_0_i_phi_fu_311_p4 = eol_0_i_reg_307;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        ap_phi_mux_eol_phi_fu_277_p4 = axi_last_V_2_i_reg_319;
    end else begin
        ap_phi_mux_eol_phi_fu_277_p4 = eol_reg_274;
    end
end

always @ (*) begin
    if ((icmp_ln73_fu_416_p2 == 1'd0)) begin
        if ((or_ln76_fu_430_p2 == 1'd1)) begin
            ap_phi_mux_p_Val2_s_phi_fu_336_p4 = ap_phi_mux_axi_data_V_1_i_phi_fu_288_p4;
        end else if ((or_ln76_fu_430_p2 == 1'd0)) begin
            ap_phi_mux_p_Val2_s_phi_fu_336_p4 = inputStream_TDATA;
        end else begin
            ap_phi_mux_p_Val2_s_phi_fu_336_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_332;
        end
    end else begin
        ap_phi_mux_p_Val2_s_phi_fu_336_p4 = ap_phi_reg_pp1_iter0_p_Val2_s_reg_332;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_cols_V_blk_n = img_cols_V_empty_n;
    end else begin
        img_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_cols_V_out_blk_n = img_cols_V_out_full_n;
    end else begin
        img_cols_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_cols_V_out_write = 1'b1;
    end else begin
        img_cols_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_cols_V_read = 1'b1;
    end else begin
        img_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_0_V_blk_n = img_data_stream_0_V_full_n;
    end else begin
        img_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_0_V_write = 1'b1;
    end else begin
        img_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_1_V_blk_n = img_data_stream_1_V_full_n;
    end else begin
        img_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_1_V_write = 1'b1;
    end else begin
        img_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_2_V_blk_n = img_data_stream_2_V_full_n;
    end else begin
        img_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln73_reg_504 == 1'd0))) begin
        img_data_stream_2_V_write = 1'b1;
    end else begin
        img_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_rows_V_blk_n = img_rows_V_empty_n;
    end else begin
        img_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_rows_V_out_blk_n = img_rows_V_out_full_n;
    end else begin
        img_rows_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_rows_V_out_write = 1'b1;
    end else begin
        img_rows_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        img_rows_V_read = 1'b1;
    end else begin
        img_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (or_ln76_fu_430_p2 == 1'd0) & (icmp_ln73_fu_416_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0)))) begin
        inputStream_TDATA_blk_n = inputStream_TVALID;
    end else begin
        inputStream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_predicate_op67_read_state5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((inputStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | (~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0)))) begin
        inputStream_TREADY = 1'b1;
    end else begin
        inputStream_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((inputStream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (tmp_user_V_fu_396_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((inputStream_TVALID == 1'b1) & (tmp_user_V_fu_396_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln71_fu_405_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln73_fu_416_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln73_fu_416_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (eol_2_i_reg_368 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0)) & (1'b1 == ap_CS_fsm_state8) & (ap_phi_mux_eol_2_i_phi_fu_371_p4 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((inputStream_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op67_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((img_data_stream_2_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_1_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_0_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((inputStream_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op67_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((img_data_stream_2_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_1_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_0_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((inputStream_TVALID == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (ap_predicate_op67_read_state5 == 1'b1)) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (((img_data_stream_2_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_1_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_0_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)))));
end

always @ (*) begin
    ap_block_state1 = ((img_cols_V_out_full_n == 1'b0) | (img_rows_V_out_full_n == 1'b0) | (img_cols_V_empty_n == 1'b0) | (img_rows_V_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state5_pp1_stage0_iter0 = ((inputStream_TVALID == 1'b0) & (ap_predicate_op67_read_state5 == 1'b1));
end

always @ (*) begin
    ap_block_state6_pp1_stage0_iter1 = (((img_data_stream_2_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_1_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)) | ((img_data_stream_0_V_full_n == 1'b0) & (icmp_ln73_reg_504 == 1'd0)));
end

always @ (*) begin
    ap_block_state8 = ((inputStream_TVALID == 1'b0) & (eol_2_i_reg_368 == 1'd0));
end

always @ (*) begin
    ap_condition_200 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001));
end

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_eol_2_i_phi_fu_371_p4 = eol_2_i_reg_368;

assign ap_phi_reg_pp1_iter0_axi_last_V_2_i_reg_319 = 'bx;

assign ap_phi_reg_pp1_iter0_p_Val2_s_reg_332 = 'bx;

always @ (*) begin
    ap_predicate_op67_read_state5 = ((or_ln76_fu_430_p2 == 1'd0) & (icmp_ln73_fu_416_p2 == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign cols_V_fu_392_p0 = img_cols_V_dout;

assign cols_V_fu_392_p1 = cols_V_fu_392_p0;

assign i_V_fu_410_p2 = (t_V_reg_263 + 32'd1);

assign icmp_ln71_fu_405_p2 = ((t_V_reg_263 == rows_V_reg_465) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_416_p2 = ((t_V_4_reg_296 == cols_V_reg_470) ? 1'b1 : 1'b0);

assign img_cols_V_out_din = img_cols_V_dout;

assign img_data_stream_0_V_din = tmp_reg_517;

assign img_data_stream_1_V_din = tmp_7_reg_522;

assign img_data_stream_2_V_din = tmp_8_reg_527;

assign img_rows_V_out_din = img_rows_V_dout;

assign j_V_fu_421_p2 = (t_V_4_reg_296 + 32'd1);

assign or_ln76_fu_430_p2 = (sof_1_i_fu_172 | ap_phi_mux_eol_0_i_phi_fu_311_p4);

assign rows_V_fu_388_p0 = img_rows_V_dout;

assign rows_V_fu_388_p1 = rows_V_fu_388_p0;

assign start_out = real_start;

assign tmp_fu_436_p1 = ap_phi_mux_p_Val2_s_phi_fu_336_p4[7:0];

assign tmp_user_V_fu_396_p1 = inputStream_TUSER;

endmodule //AXIvideo2Mat
