INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mingl/Desktop/test/share/codes/4.2_sync_fifo/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
