-- ==============================================================
-- Generated by Vitis HLS v2023.2.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mem_streaming is
generic (
    C_M_AXI_OUT_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_OUT_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_R_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_OUT_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_R_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_IN_R_ID_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_DATA_WIDTH : INTEGER := 256;
    C_M_AXI_IN_R_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN_R_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_IN_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_IN_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_IN_R_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_OUT_R_USER_VALUE : INTEGER := 0;
    C_M_AXI_OUT_R_PROT_VALUE : INTEGER := 0;
    C_M_AXI_OUT_R_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_out_r_AWVALID : OUT STD_LOGIC;
    m_axi_out_r_AWREADY : IN STD_LOGIC;
    m_axi_out_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_out_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ID_WIDTH-1 downto 0);
    m_axi_out_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_AWUSER_WIDTH-1 downto 0);
    m_axi_out_r_WVALID : OUT STD_LOGIC;
    m_axi_out_r_WREADY : IN STD_LOGIC;
    m_axi_out_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_DATA_WIDTH-1 downto 0);
    m_axi_out_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_DATA_WIDTH/8-1 downto 0);
    m_axi_out_r_WLAST : OUT STD_LOGIC;
    m_axi_out_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ID_WIDTH-1 downto 0);
    m_axi_out_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_WUSER_WIDTH-1 downto 0);
    m_axi_out_r_ARVALID : OUT STD_LOGIC;
    m_axi_out_r_ARREADY : IN STD_LOGIC;
    m_axi_out_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ADDR_WIDTH-1 downto 0);
    m_axi_out_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ID_WIDTH-1 downto 0);
    m_axi_out_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ARUSER_WIDTH-1 downto 0);
    m_axi_out_r_RVALID : IN STD_LOGIC;
    m_axi_out_r_RREADY : OUT STD_LOGIC;
    m_axi_out_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_R_DATA_WIDTH-1 downto 0);
    m_axi_out_r_RLAST : IN STD_LOGIC;
    m_axi_out_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ID_WIDTH-1 downto 0);
    m_axi_out_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_R_RUSER_WIDTH-1 downto 0);
    m_axi_out_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_BVALID : IN STD_LOGIC;
    m_axi_out_r_BREADY : OUT STD_LOGIC;
    m_axi_out_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_R_ID_WIDTH-1 downto 0);
    m_axi_out_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_R_BUSER_WIDTH-1 downto 0);
    m_axi_in_r_AWVALID : OUT STD_LOGIC;
    m_axi_in_r_AWREADY : IN STD_LOGIC;
    m_axi_in_r_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ADDR_WIDTH-1 downto 0);
    m_axi_in_r_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ID_WIDTH-1 downto 0);
    m_axi_in_r_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_AWUSER_WIDTH-1 downto 0);
    m_axi_in_r_WVALID : OUT STD_LOGIC;
    m_axi_in_r_WREADY : IN STD_LOGIC;
    m_axi_in_r_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_DATA_WIDTH-1 downto 0);
    m_axi_in_r_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_DATA_WIDTH/8-1 downto 0);
    m_axi_in_r_WLAST : OUT STD_LOGIC;
    m_axi_in_r_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ID_WIDTH-1 downto 0);
    m_axi_in_r_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_WUSER_WIDTH-1 downto 0);
    m_axi_in_r_ARVALID : OUT STD_LOGIC;
    m_axi_in_r_ARREADY : IN STD_LOGIC;
    m_axi_in_r_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ADDR_WIDTH-1 downto 0);
    m_axi_in_r_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ID_WIDTH-1 downto 0);
    m_axi_in_r_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in_r_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN_R_ARUSER_WIDTH-1 downto 0);
    m_axi_in_r_RVALID : IN STD_LOGIC;
    m_axi_in_r_RREADY : OUT STD_LOGIC;
    m_axi_in_r_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_IN_R_DATA_WIDTH-1 downto 0);
    m_axi_in_r_RLAST : IN STD_LOGIC;
    m_axi_in_r_RID : IN STD_LOGIC_VECTOR (C_M_AXI_IN_R_ID_WIDTH-1 downto 0);
    m_axi_in_r_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN_R_RUSER_WIDTH-1 downto 0);
    m_axi_in_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_BVALID : IN STD_LOGIC;
    m_axi_in_r_BREADY : OUT STD_LOGIC;
    m_axi_in_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in_r_BID : IN STD_LOGIC_VECTOR (C_M_AXI_IN_R_ID_WIDTH-1 downto 0);
    m_axi_in_r_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN_R_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of mem_streaming is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mem_streaming_mem_streaming,hls_ip_2023_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=87,HLS_SYN_TPT=none,HLS_SYN_MEM=60,HLS_SYN_DSP=0,HLS_SYN_FF=3268,HLS_SYN_LUT=3864,HLS_VERSION=2023_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (19 downto 0) := "00000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (19 downto 0) := "00000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (19 downto 0) := "00000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (19 downto 0) := "00000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (19 downto 0) := "00000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (19 downto 0) := "00000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (19 downto 0) := "00001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (19 downto 0) := "00010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (19 downto 0) := "00100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (19 downto 0) := "01000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (19 downto 0) := "10000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant C_M_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal out_r_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal in_r_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln9_reg_186 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln_reg_192 : STD_LOGIC_VECTOR (58 downto 0);
    signal data_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_ce0 : STD_LOGIC;
    signal data_buf_we0 : STD_LOGIC;
    signal data_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_ce1 : STD_LOGIC;
    signal data_buf_we1 : STD_LOGIC;
    signal data_buf_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_1_ce0 : STD_LOGIC;
    signal data_buf_1_we0 : STD_LOGIC;
    signal data_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_1_ce1 : STD_LOGIC;
    signal data_buf_1_we1 : STD_LOGIC;
    signal data_buf_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_2_ce0 : STD_LOGIC;
    signal data_buf_2_we0 : STD_LOGIC;
    signal data_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_2_ce1 : STD_LOGIC;
    signal data_buf_2_we1 : STD_LOGIC;
    signal data_buf_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_3_ce0 : STD_LOGIC;
    signal data_buf_3_we0 : STD_LOGIC;
    signal data_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_3_ce1 : STD_LOGIC;
    signal data_buf_3_we1 : STD_LOGIC;
    signal data_buf_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_4_ce0 : STD_LOGIC;
    signal data_buf_4_we0 : STD_LOGIC;
    signal data_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal data_buf_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_4_ce1 : STD_LOGIC;
    signal data_buf_4_we1 : STD_LOGIC;
    signal data_buf_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_idle : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_ready : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WLAST : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_RREADY : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_BREADY : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_idle : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_ready : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_we0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_idle : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_ready : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WLAST : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARVALID : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_RREADY : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_BREADY : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce1 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce0 : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce1 : STD_LOGIC;
    signal in_r_AWREADY : STD_LOGIC;
    signal in_r_WREADY : STD_LOGIC;
    signal in_r_ARVALID : STD_LOGIC;
    signal in_r_ARREADY : STD_LOGIC;
    signal in_r_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal in_r_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal in_r_RVALID : STD_LOGIC;
    signal in_r_RREADY : STD_LOGIC;
    signal in_r_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal in_r_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal in_r_BVALID : STD_LOGIC;
    signal out_r_AWVALID : STD_LOGIC;
    signal out_r_AWREADY : STD_LOGIC;
    signal out_r_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r_WVALID : STD_LOGIC;
    signal out_r_WREADY : STD_LOGIC;
    signal out_r_ARREADY : STD_LOGIC;
    signal out_r_RVALID : STD_LOGIC;
    signal out_r_RDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal out_r_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal out_r_BVALID : STD_LOGIC;
    signal out_r_BREADY : STD_LOGIC;
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal sext_ln9_fu_166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln25_fu_176_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_in_r_AWVALID : OUT STD_LOGIC;
        m_axi_in_r_AWREADY : IN STD_LOGIC;
        m_axi_in_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_WVALID : OUT STD_LOGIC;
        m_axi_in_r_WREADY : IN STD_LOGIC;
        m_axi_in_r_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_in_r_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_r_WLAST : OUT STD_LOGIC;
        m_axi_in_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_ARVALID : OUT STD_LOGIC;
        m_axi_in_r_ARREADY : IN STD_LOGIC;
        m_axi_in_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_in_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_in_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_in_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_in_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_RVALID : IN STD_LOGIC;
        m_axi_in_r_RREADY : OUT STD_LOGIC;
        m_axi_in_r_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_in_r_RLAST : IN STD_LOGIC;
        m_axi_in_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_in_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_BVALID : IN STD_LOGIC;
        m_axi_in_r_BREADY : OUT STD_LOGIC;
        m_axi_in_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_in_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_in_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln9 : IN STD_LOGIC_VECTOR (58 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce1 : OUT STD_LOGIC;
        data_buf_we1 : OUT STD_LOGIC;
        data_buf_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce0 : OUT STD_LOGIC;
        data_buf_1_we0 : OUT STD_LOGIC;
        data_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce1 : OUT STD_LOGIC;
        data_buf_1_we1 : OUT STD_LOGIC;
        data_buf_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce0 : OUT STD_LOGIC;
        data_buf_2_we0 : OUT STD_LOGIC;
        data_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce1 : OUT STD_LOGIC;
        data_buf_2_we1 : OUT STD_LOGIC;
        data_buf_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce0 : OUT STD_LOGIC;
        data_buf_3_we0 : OUT STD_LOGIC;
        data_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce1 : OUT STD_LOGIC;
        data_buf_3_we1 : OUT STD_LOGIC;
        data_buf_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce0 : OUT STD_LOGIC;
        data_buf_4_we0 : OUT STD_LOGIC;
        data_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce1 : OUT STD_LOGIC;
        data_buf_4_we1 : OUT STD_LOGIC;
        data_buf_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_buf_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce0 : OUT STD_LOGIC;
        data_buf_4_we0 : OUT STD_LOGIC;
        data_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce1 : OUT STD_LOGIC;
        data_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce0 : OUT STD_LOGIC;
        data_buf_3_we0 : OUT STD_LOGIC;
        data_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce1 : OUT STD_LOGIC;
        data_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce0 : OUT STD_LOGIC;
        data_buf_2_we0 : OUT STD_LOGIC;
        data_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce1 : OUT STD_LOGIC;
        data_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce0 : OUT STD_LOGIC;
        data_buf_1_we0 : OUT STD_LOGIC;
        data_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce1 : OUT STD_LOGIC;
        data_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_we0 : OUT STD_LOGIC;
        data_buf_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        data_buf_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce1 : OUT STD_LOGIC;
        data_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_out_r_AWVALID : OUT STD_LOGIC;
        m_axi_out_r_AWREADY : IN STD_LOGIC;
        m_axi_out_r_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_r_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_r_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_r_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_r_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_WVALID : OUT STD_LOGIC;
        m_axi_out_r_WREADY : IN STD_LOGIC;
        m_axi_out_r_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_out_r_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_r_WLAST : OUT STD_LOGIC;
        m_axi_out_r_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_ARVALID : OUT STD_LOGIC;
        m_axi_out_r_ARREADY : IN STD_LOGIC;
        m_axi_out_r_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_out_r_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_out_r_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_r_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_out_r_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_out_r_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_RVALID : IN STD_LOGIC;
        m_axi_out_r_RREADY : OUT STD_LOGIC;
        m_axi_out_r_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_out_r_RLAST : IN STD_LOGIC;
        m_axi_out_r_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_out_r_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_BVALID : IN STD_LOGIC;
        m_axi_out_r_BREADY : OUT STD_LOGIC;
        m_axi_out_r_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_out_r_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_out_r_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln25 : IN STD_LOGIC_VECTOR (58 downto 0);
        data_buf_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce0 : OUT STD_LOGIC;
        data_buf_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_ce1 : OUT STD_LOGIC;
        data_buf_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce0 : OUT STD_LOGIC;
        data_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_1_ce1 : OUT STD_LOGIC;
        data_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce0 : OUT STD_LOGIC;
        data_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_2_ce1 : OUT STD_LOGIC;
        data_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce0 : OUT STD_LOGIC;
        data_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_3_ce1 : OUT STD_LOGIC;
        data_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce0 : OUT STD_LOGIC;
        data_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        data_buf_4_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        data_buf_4_ce1 : OUT STD_LOGIC;
        data_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mem_streaming_data_buf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mem_streaming_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        data_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component mem_streaming_in_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component mem_streaming_out_r_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (31 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    data_buf_U : component mem_streaming_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_buf_address0,
        ce0 => data_buf_ce0,
        we0 => data_buf_we0,
        d0 => data_buf_d0,
        q0 => data_buf_q0,
        address1 => data_buf_address1,
        ce1 => data_buf_ce1,
        we1 => data_buf_we1,
        d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d1,
        q1 => data_buf_q1);

    data_buf_1_U : component mem_streaming_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_buf_1_address0,
        ce0 => data_buf_1_ce0,
        we0 => data_buf_1_we0,
        d0 => data_buf_1_d0,
        q0 => data_buf_1_q0,
        address1 => data_buf_1_address1,
        ce1 => data_buf_1_ce1,
        we1 => data_buf_1_we1,
        d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d1,
        q1 => data_buf_1_q1);

    data_buf_2_U : component mem_streaming_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_buf_2_address0,
        ce0 => data_buf_2_ce0,
        we0 => data_buf_2_we0,
        d0 => data_buf_2_d0,
        q0 => data_buf_2_q0,
        address1 => data_buf_2_address1,
        ce1 => data_buf_2_ce1,
        we1 => data_buf_2_we1,
        d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d1,
        q1 => data_buf_2_q1);

    data_buf_3_U : component mem_streaming_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_buf_3_address0,
        ce0 => data_buf_3_ce0,
        we0 => data_buf_3_we0,
        d0 => data_buf_3_d0,
        q0 => data_buf_3_q0,
        address1 => data_buf_3_address1,
        ce1 => data_buf_3_ce1,
        we1 => data_buf_3_we1,
        d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d1,
        q1 => data_buf_3_q1);

    data_buf_4_U : component mem_streaming_data_buf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => data_buf_4_address0,
        ce0 => data_buf_4_ce0,
        we0 => data_buf_4_we0,
        d0 => data_buf_4_d0,
        q0 => data_buf_4_q0,
        address1 => data_buf_4_address1,
        ce1 => data_buf_4_ce1,
        we1 => data_buf_4_we1,
        d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d1,
        q1 => data_buf_4_q1);

    grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113 : component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_9_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start,
        ap_done => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done,
        ap_idle => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_idle,
        ap_ready => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_ready,
        m_axi_in_r_AWVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWVALID,
        m_axi_in_r_AWREADY => ap_const_logic_0,
        m_axi_in_r_AWADDR => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWADDR,
        m_axi_in_r_AWID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWID,
        m_axi_in_r_AWLEN => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWLEN,
        m_axi_in_r_AWSIZE => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWSIZE,
        m_axi_in_r_AWBURST => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWBURST,
        m_axi_in_r_AWLOCK => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWLOCK,
        m_axi_in_r_AWCACHE => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWCACHE,
        m_axi_in_r_AWPROT => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWPROT,
        m_axi_in_r_AWQOS => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWQOS,
        m_axi_in_r_AWREGION => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWREGION,
        m_axi_in_r_AWUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_AWUSER,
        m_axi_in_r_WVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WVALID,
        m_axi_in_r_WREADY => ap_const_logic_0,
        m_axi_in_r_WDATA => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WDATA,
        m_axi_in_r_WSTRB => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WSTRB,
        m_axi_in_r_WLAST => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WLAST,
        m_axi_in_r_WID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WID,
        m_axi_in_r_WUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_WUSER,
        m_axi_in_r_ARVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARVALID,
        m_axi_in_r_ARREADY => in_r_ARREADY,
        m_axi_in_r_ARADDR => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARADDR,
        m_axi_in_r_ARID => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARID,
        m_axi_in_r_ARLEN => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLEN,
        m_axi_in_r_ARSIZE => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARSIZE,
        m_axi_in_r_ARBURST => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARBURST,
        m_axi_in_r_ARLOCK => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLOCK,
        m_axi_in_r_ARCACHE => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARCACHE,
        m_axi_in_r_ARPROT => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARPROT,
        m_axi_in_r_ARQOS => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARQOS,
        m_axi_in_r_ARREGION => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARREGION,
        m_axi_in_r_ARUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARUSER,
        m_axi_in_r_RVALID => in_r_RVALID,
        m_axi_in_r_RREADY => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_RREADY,
        m_axi_in_r_RDATA => in_r_RDATA,
        m_axi_in_r_RLAST => ap_const_logic_0,
        m_axi_in_r_RID => ap_const_lv1_0,
        m_axi_in_r_RFIFONUM => in_r_RFIFONUM,
        m_axi_in_r_RUSER => ap_const_lv1_0,
        m_axi_in_r_RRESP => ap_const_lv2_0,
        m_axi_in_r_BVALID => ap_const_logic_0,
        m_axi_in_r_BREADY => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_BREADY,
        m_axi_in_r_BRESP => ap_const_lv2_0,
        m_axi_in_r_BID => ap_const_lv1_0,
        m_axi_in_r_BUSER => ap_const_lv1_0,
        sext_ln9 => trunc_ln9_reg_186,
        data_buf_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address0,
        data_buf_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce0,
        data_buf_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we0,
        data_buf_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d0,
        data_buf_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address1,
        data_buf_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce1,
        data_buf_we1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we1,
        data_buf_d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d1,
        data_buf_1_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address0,
        data_buf_1_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce0,
        data_buf_1_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we0,
        data_buf_1_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d0,
        data_buf_1_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address1,
        data_buf_1_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce1,
        data_buf_1_we1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we1,
        data_buf_1_d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d1,
        data_buf_2_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address0,
        data_buf_2_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce0,
        data_buf_2_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we0,
        data_buf_2_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d0,
        data_buf_2_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address1,
        data_buf_2_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce1,
        data_buf_2_we1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we1,
        data_buf_2_d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d1,
        data_buf_3_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address0,
        data_buf_3_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce0,
        data_buf_3_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we0,
        data_buf_3_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d0,
        data_buf_3_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address1,
        data_buf_3_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce1,
        data_buf_3_we1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we1,
        data_buf_3_d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d1,
        data_buf_4_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address0,
        data_buf_4_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce0,
        data_buf_4_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we0,
        data_buf_4_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d0,
        data_buf_4_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address1,
        data_buf_4_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce1,
        data_buf_4_we1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we1,
        data_buf_4_d1 => grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d1);

    grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125 : component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_40_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start,
        ap_done => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done,
        ap_idle => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_idle,
        ap_ready => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_ready,
        data_buf_4_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address0,
        data_buf_4_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce0,
        data_buf_4_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_we0,
        data_buf_4_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_d0,
        data_buf_4_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address1,
        data_buf_4_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce1,
        data_buf_4_q1 => data_buf_4_q1,
        data_buf_3_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address0,
        data_buf_3_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce0,
        data_buf_3_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_we0,
        data_buf_3_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_d0,
        data_buf_3_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address1,
        data_buf_3_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce1,
        data_buf_3_q1 => data_buf_3_q1,
        data_buf_2_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address0,
        data_buf_2_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce0,
        data_buf_2_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_we0,
        data_buf_2_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_d0,
        data_buf_2_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address1,
        data_buf_2_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce1,
        data_buf_2_q1 => data_buf_2_q1,
        data_buf_1_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address0,
        data_buf_1_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce0,
        data_buf_1_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_we0,
        data_buf_1_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_d0,
        data_buf_1_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address1,
        data_buf_1_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce1,
        data_buf_1_q1 => data_buf_1_q1,
        data_buf_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address0,
        data_buf_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce0,
        data_buf_we0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_we0,
        data_buf_d0 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_d0,
        data_buf_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address1,
        data_buf_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce1,
        data_buf_q1 => data_buf_q1);

    grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134 : component mem_streaming_mem_streaming_Pipeline_VITIS_LOOP_25_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start,
        ap_done => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done,
        ap_idle => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_idle,
        ap_ready => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_ready,
        m_axi_out_r_AWVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWVALID,
        m_axi_out_r_AWREADY => out_r_AWREADY,
        m_axi_out_r_AWADDR => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWADDR,
        m_axi_out_r_AWID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWID,
        m_axi_out_r_AWLEN => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLEN,
        m_axi_out_r_AWSIZE => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWSIZE,
        m_axi_out_r_AWBURST => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWBURST,
        m_axi_out_r_AWLOCK => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLOCK,
        m_axi_out_r_AWCACHE => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWCACHE,
        m_axi_out_r_AWPROT => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWPROT,
        m_axi_out_r_AWQOS => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWQOS,
        m_axi_out_r_AWREGION => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWREGION,
        m_axi_out_r_AWUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWUSER,
        m_axi_out_r_WVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WVALID,
        m_axi_out_r_WREADY => out_r_WREADY,
        m_axi_out_r_WDATA => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WDATA,
        m_axi_out_r_WSTRB => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WSTRB,
        m_axi_out_r_WLAST => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WLAST,
        m_axi_out_r_WID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WID,
        m_axi_out_r_WUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WUSER,
        m_axi_out_r_ARVALID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARVALID,
        m_axi_out_r_ARREADY => ap_const_logic_0,
        m_axi_out_r_ARADDR => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARADDR,
        m_axi_out_r_ARID => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARID,
        m_axi_out_r_ARLEN => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARLEN,
        m_axi_out_r_ARSIZE => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARSIZE,
        m_axi_out_r_ARBURST => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARBURST,
        m_axi_out_r_ARLOCK => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARLOCK,
        m_axi_out_r_ARCACHE => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARCACHE,
        m_axi_out_r_ARPROT => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARPROT,
        m_axi_out_r_ARQOS => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARQOS,
        m_axi_out_r_ARREGION => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARREGION,
        m_axi_out_r_ARUSER => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_ARUSER,
        m_axi_out_r_RVALID => ap_const_logic_0,
        m_axi_out_r_RREADY => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_RREADY,
        m_axi_out_r_RDATA => ap_const_lv256_lc_1,
        m_axi_out_r_RLAST => ap_const_logic_0,
        m_axi_out_r_RID => ap_const_lv1_0,
        m_axi_out_r_RFIFONUM => ap_const_lv9_0,
        m_axi_out_r_RUSER => ap_const_lv1_0,
        m_axi_out_r_RRESP => ap_const_lv2_0,
        m_axi_out_r_BVALID => out_r_BVALID,
        m_axi_out_r_BREADY => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_BREADY,
        m_axi_out_r_BRESP => ap_const_lv2_0,
        m_axi_out_r_BID => ap_const_lv1_0,
        m_axi_out_r_BUSER => ap_const_lv1_0,
        sext_ln25 => trunc_ln_reg_192,
        data_buf_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address0,
        data_buf_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce0,
        data_buf_q0 => data_buf_q0,
        data_buf_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address1,
        data_buf_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce1,
        data_buf_q1 => data_buf_q1,
        data_buf_1_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address0,
        data_buf_1_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce0,
        data_buf_1_q0 => data_buf_1_q0,
        data_buf_1_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address1,
        data_buf_1_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce1,
        data_buf_1_q1 => data_buf_1_q1,
        data_buf_2_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address0,
        data_buf_2_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce0,
        data_buf_2_q0 => data_buf_2_q0,
        data_buf_2_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address1,
        data_buf_2_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce1,
        data_buf_2_q1 => data_buf_2_q1,
        data_buf_3_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address0,
        data_buf_3_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce0,
        data_buf_3_q0 => data_buf_3_q0,
        data_buf_3_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address1,
        data_buf_3_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce1,
        data_buf_3_q1 => data_buf_3_q1,
        data_buf_4_address0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address0,
        data_buf_4_ce0 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce0,
        data_buf_4_q0 => data_buf_4_q0,
        data_buf_4_address1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address1,
        data_buf_4_ce1 => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce1,
        data_buf_4_q1 => data_buf_4_q1);

    control_s_axi_U : component mem_streaming_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        data_out => data_out,
        data_in => data_in,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    in_r_m_axi_U : component mem_streaming_in_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 7,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_IN_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_IN_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_IN_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_IN_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_IN_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_IN_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_IN_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_IN_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_IN_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_IN_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_IN_R_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_in_r_AWVALID,
        AWREADY => m_axi_in_r_AWREADY,
        AWADDR => m_axi_in_r_AWADDR,
        AWID => m_axi_in_r_AWID,
        AWLEN => m_axi_in_r_AWLEN,
        AWSIZE => m_axi_in_r_AWSIZE,
        AWBURST => m_axi_in_r_AWBURST,
        AWLOCK => m_axi_in_r_AWLOCK,
        AWCACHE => m_axi_in_r_AWCACHE,
        AWPROT => m_axi_in_r_AWPROT,
        AWQOS => m_axi_in_r_AWQOS,
        AWREGION => m_axi_in_r_AWREGION,
        AWUSER => m_axi_in_r_AWUSER,
        WVALID => m_axi_in_r_WVALID,
        WREADY => m_axi_in_r_WREADY,
        WDATA => m_axi_in_r_WDATA,
        WSTRB => m_axi_in_r_WSTRB,
        WLAST => m_axi_in_r_WLAST,
        WID => m_axi_in_r_WID,
        WUSER => m_axi_in_r_WUSER,
        ARVALID => m_axi_in_r_ARVALID,
        ARREADY => m_axi_in_r_ARREADY,
        ARADDR => m_axi_in_r_ARADDR,
        ARID => m_axi_in_r_ARID,
        ARLEN => m_axi_in_r_ARLEN,
        ARSIZE => m_axi_in_r_ARSIZE,
        ARBURST => m_axi_in_r_ARBURST,
        ARLOCK => m_axi_in_r_ARLOCK,
        ARCACHE => m_axi_in_r_ARCACHE,
        ARPROT => m_axi_in_r_ARPROT,
        ARQOS => m_axi_in_r_ARQOS,
        ARREGION => m_axi_in_r_ARREGION,
        ARUSER => m_axi_in_r_ARUSER,
        RVALID => m_axi_in_r_RVALID,
        RREADY => m_axi_in_r_RREADY,
        RDATA => m_axi_in_r_RDATA,
        RLAST => m_axi_in_r_RLAST,
        RID => m_axi_in_r_RID,
        RUSER => m_axi_in_r_RUSER,
        RRESP => m_axi_in_r_RRESP,
        BVALID => m_axi_in_r_BVALID,
        BREADY => m_axi_in_r_BREADY,
        BRESP => m_axi_in_r_BRESP,
        BID => m_axi_in_r_BID,
        BUSER => m_axi_in_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => in_r_ARVALID,
        I_ARREADY => in_r_ARREADY,
        I_ARADDR => in_r_ARADDR,
        I_ARLEN => in_r_ARLEN,
        I_RVALID => in_r_RVALID,
        I_RREADY => in_r_RREADY,
        I_RDATA => in_r_RDATA,
        I_RFIFONUM => in_r_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => in_r_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => in_r_WREADY,
        I_WDATA => ap_const_lv256_lc_1,
        I_WSTRB => ap_const_lv32_0,
        I_BVALID => in_r_BVALID,
        I_BREADY => ap_const_logic_0);

    out_r_m_axi_U : component mem_streaming_out_r_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 4,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_OUT_R_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_OUT_R_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_OUT_R_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_OUT_R_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_OUT_R_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_OUT_R_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_OUT_R_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_OUT_R_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_OUT_R_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_OUT_R_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_OUT_R_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 9,
        USER_DW => 256,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_out_r_AWVALID,
        AWREADY => m_axi_out_r_AWREADY,
        AWADDR => m_axi_out_r_AWADDR,
        AWID => m_axi_out_r_AWID,
        AWLEN => m_axi_out_r_AWLEN,
        AWSIZE => m_axi_out_r_AWSIZE,
        AWBURST => m_axi_out_r_AWBURST,
        AWLOCK => m_axi_out_r_AWLOCK,
        AWCACHE => m_axi_out_r_AWCACHE,
        AWPROT => m_axi_out_r_AWPROT,
        AWQOS => m_axi_out_r_AWQOS,
        AWREGION => m_axi_out_r_AWREGION,
        AWUSER => m_axi_out_r_AWUSER,
        WVALID => m_axi_out_r_WVALID,
        WREADY => m_axi_out_r_WREADY,
        WDATA => m_axi_out_r_WDATA,
        WSTRB => m_axi_out_r_WSTRB,
        WLAST => m_axi_out_r_WLAST,
        WID => m_axi_out_r_WID,
        WUSER => m_axi_out_r_WUSER,
        ARVALID => m_axi_out_r_ARVALID,
        ARREADY => m_axi_out_r_ARREADY,
        ARADDR => m_axi_out_r_ARADDR,
        ARID => m_axi_out_r_ARID,
        ARLEN => m_axi_out_r_ARLEN,
        ARSIZE => m_axi_out_r_ARSIZE,
        ARBURST => m_axi_out_r_ARBURST,
        ARLOCK => m_axi_out_r_ARLOCK,
        ARCACHE => m_axi_out_r_ARCACHE,
        ARPROT => m_axi_out_r_ARPROT,
        ARQOS => m_axi_out_r_ARQOS,
        ARREGION => m_axi_out_r_ARREGION,
        ARUSER => m_axi_out_r_ARUSER,
        RVALID => m_axi_out_r_RVALID,
        RREADY => m_axi_out_r_RREADY,
        RDATA => m_axi_out_r_RDATA,
        RLAST => m_axi_out_r_RLAST,
        RID => m_axi_out_r_RID,
        RUSER => m_axi_out_r_RUSER,
        RRESP => m_axi_out_r_RRESP,
        BVALID => m_axi_out_r_BVALID,
        BREADY => m_axi_out_r_BREADY,
        BRESP => m_axi_out_r_BRESP,
        BID => m_axi_out_r_BID,
        BUSER => m_axi_out_r_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => out_r_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => out_r_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => out_r_RDATA,
        I_RFIFONUM => out_r_RFIFONUM,
        I_AWVALID => out_r_AWVALID,
        I_AWREADY => out_r_AWREADY,
        I_AWADDR => out_r_AWADDR,
        I_AWLEN => out_r_AWLEN,
        I_WVALID => out_r_WVALID,
        I_WREADY => out_r_WREADY,
        I_WDATA => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WDATA,
        I_WSTRB => grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WSTRB,
        I_BVALID => out_r_BVALID,
        I_BREADY => out_r_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_ready = ap_const_logic_1)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_ready = ap_const_logic_1)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_ready = ap_const_logic_1)) then 
                    grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln9_reg_186 <= data_in(63 downto 5);
                trunc_ln_reg_192 <= data_out(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, ap_CS_fsm_state20, ap_CS_fsm_state2, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done, in_r_ARREADY, out_r_AWREADY, out_r_BVALID, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((in_r_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if ((not(((out_r_AWREADY = ap_const_logic_0) or (grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                if (((out_r_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done)
    begin
        if ((grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done, out_r_AWREADY)
    begin
        if (((out_r_AWREADY = ap_const_logic_0) or (grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done = ap_const_logic_0))) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done)
    begin
        if ((grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(out_r_BVALID)
    begin
        if ((out_r_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(in_r_ARREADY)
    begin
        if ((in_r_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state20, out_r_BVALID)
    begin
        if (((out_r_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, out_r_BVALID)
    begin
        if (((out_r_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    data_buf_1_address0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_1_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address0;
        else 
            data_buf_1_address0 <= "XXXX";
        end if; 
    end process;


    data_buf_1_address1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_1_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_address1;
        else 
            data_buf_1_address1 <= "XXXX";
        end if; 
    end process;


    data_buf_1_ce0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_1_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce0;
        else 
            data_buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_1_ce1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_1_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_ce1;
        else 
            data_buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_1_d0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_d0;
        else 
            data_buf_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_1_we0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_1_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we0;
        else 
            data_buf_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_1_we1_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_1_we1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_1_we1;
        else 
            data_buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_2_address0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_2_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address0;
        else 
            data_buf_2_address0 <= "XXXX";
        end if; 
    end process;


    data_buf_2_address1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_2_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_address1;
        else 
            data_buf_2_address1 <= "XXXX";
        end if; 
    end process;


    data_buf_2_ce0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_2_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce0;
        else 
            data_buf_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_2_ce1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_2_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_ce1;
        else 
            data_buf_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_2_d0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_d0;
        else 
            data_buf_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_2_we0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_2_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we0;
        else 
            data_buf_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_2_we1_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_2_we1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_2_we1;
        else 
            data_buf_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_3_address0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_3_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address0;
        else 
            data_buf_3_address0 <= "XXXX";
        end if; 
    end process;


    data_buf_3_address1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_3_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_address1;
        else 
            data_buf_3_address1 <= "XXXX";
        end if; 
    end process;


    data_buf_3_ce0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_3_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce0;
        else 
            data_buf_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_3_ce1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_3_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_ce1;
        else 
            data_buf_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_3_d0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_d0;
        else 
            data_buf_3_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_3_we0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_3_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we0;
        else 
            data_buf_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_3_we1_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_3_we1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_3_we1;
        else 
            data_buf_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_4_address0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_4_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address0;
        else 
            data_buf_4_address0 <= "XXXX";
        end if; 
    end process;


    data_buf_4_address1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_4_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_address1;
        else 
            data_buf_4_address1 <= "XXXX";
        end if; 
    end process;


    data_buf_4_ce0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_4_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce0;
        else 
            data_buf_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_4_ce1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_4_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_ce1;
        else 
            data_buf_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_4_d0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_d0;
        else 
            data_buf_4_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_4_we0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_4_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we0;
        else 
            data_buf_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_4_we1_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_4_we1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_4_we1;
        else 
            data_buf_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_address0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_address0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address0;
        else 
            data_buf_address0 <= "XXXX";
        end if; 
    end process;


    data_buf_address1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_address1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_address1;
        else 
            data_buf_address1 <= "XXXX";
        end if; 
    end process;


    data_buf_ce0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce0, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce0, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_ce0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce0;
        else 
            data_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_ce1_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce1, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce1, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            data_buf_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_data_buf_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_ce1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_ce1;
        else 
            data_buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_d0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_d0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_d0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_d0;
        else 
            data_buf_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    data_buf_we0_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we0, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            data_buf_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_data_buf_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_we0 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we0;
        else 
            data_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    data_buf_we1_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            data_buf_we1 <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_data_buf_we1;
        else 
            data_buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_ap_start_reg;
    grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start <= grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_start_reg;
    grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_ap_start_reg;

    in_r_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARADDR, in_r_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11, sext_ln9_fu_166_p1)
    begin
        if (((in_r_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_r_ARADDR <= sext_ln9_fu_166_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            in_r_ARADDR <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARADDR;
        else 
            in_r_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_r_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLEN, in_r_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((in_r_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_r_ARLEN <= ap_const_lv32_5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            in_r_ARLEN <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARLEN;
        else 
            in_r_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    in_r_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARVALID, in_r_ARREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((in_r_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_r_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            in_r_ARVALID <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_ARVALID;
        else 
            in_r_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    in_r_RREADY_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_RREADY, ap_CS_fsm_state10, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            in_r_RREADY <= grp_mem_streaming_Pipeline_VITIS_LOOP_9_1_fu_113_m_axi_in_r_RREADY;
        else 
            in_r_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    in_r_blk_n_AR_assign_proc : process(m_axi_in_r_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in_r_blk_n_AR <= m_axi_in_r_ARREADY;
        else 
            in_r_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    out_r_AWADDR_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWADDR, out_r_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15, sext_ln25_fu_176_p1)
    begin
        if ((not(((out_r_AWREADY = ap_const_logic_0) or (grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            out_r_AWADDR <= sext_ln25_fu_176_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_AWADDR <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWADDR;
        else 
            out_r_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_r_AWLEN_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLEN, out_r_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((out_r_AWREADY = ap_const_logic_0) or (grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            out_r_AWLEN <= ap_const_lv32_5;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_AWLEN <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWLEN;
        else 
            out_r_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_r_AWVALID_assign_proc : process(ap_CS_fsm_state13, grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWVALID, out_r_AWREADY, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if ((not(((out_r_AWREADY = ap_const_logic_0) or (grp_mem_streaming_Pipeline_VITIS_LOOP_40_1_fu_125_ap_done = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            out_r_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_AWVALID <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_AWVALID;
        else 
            out_r_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_r_BREADY_assign_proc : process(ap_CS_fsm_state20, grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_BREADY, out_r_BVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((out_r_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            out_r_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_BREADY <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_BREADY;
        else 
            out_r_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    out_r_WVALID_assign_proc : process(grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WVALID, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            out_r_WVALID <= grp_mem_streaming_Pipeline_VITIS_LOOP_25_1_fu_134_m_axi_out_r_WVALID;
        else 
            out_r_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_r_blk_n_AW_assign_proc : process(m_axi_out_r_AWREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            out_r_blk_n_AW <= m_axi_out_r_AWREADY;
        else 
            out_r_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    out_r_blk_n_B_assign_proc : process(m_axi_out_r_BVALID, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            out_r_blk_n_B <= m_axi_out_r_BVALID;
        else 
            out_r_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

        sext_ln25_fu_176_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_192),64));

        sext_ln9_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_reg_186),64));

end behav;
