// Seed: 2794351946
module module_0;
endmodule
program module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  always $clog2(12);
  ;
  assign id_2 = -1;
  module_0 modCall_1 ();
endprogram
module module_2 #(
    parameter id_15 = 32'd21,
    parameter id_4  = 32'd42,
    parameter id_7  = 32'd68
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8[1-id_15 : id_7],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15
);
  input wire _id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  input wire _id_7;
  output wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wand id_1;
  assign id_1 = ((-1)) || id_5;
  reg ["" : -1 'd0] id_16[id_4 : 1];
  id_17 :
  assert property (@(id_4) 1'b0) id_16 = id_7;
endmodule
