
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001764  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00081764  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009c  20000434  00081b98  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004d0  00081c34  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008d0  00082034  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000aaca  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001a5a  00000000  00000000  0002af80  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000002b0  00000000  00000000  0002c9da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001f0  00000000  00000000  0002cc8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00014588  00000000  00000000  0002ce7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00007114  00000000  00000000  00041402  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000558e0  00000000  00000000  00048516  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000007c4  00000000  00000000  0009ddf8  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000010f6  00000000  00000000  0009e5bc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	d0 08 00 20 ed 03 08 00 e9 03 08 00 e9 03 08 00     ... ............
   80010:	e9 03 08 00 e9 03 08 00 e9 03 08 00 00 00 00 00     ................
	...
   8002c:	e9 03 08 00 e9 03 08 00 00 00 00 00 e9 03 08 00     ................
   8003c:	09 0c 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   8004c:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   8005c:	e9 03 08 00 b5 0c 08 00 e9 03 08 00 00 00 00 00     ................
   8006c:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
	...
   80084:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   80094:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   800a4:	00 00 00 00 e9 03 08 00 ed 05 08 00 e9 03 08 00     ................
   800b4:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   800c4:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   800d4:	e9 03 08 00 e9 03 08 00 e9 03 08 00 e9 03 08 00     ................
   800e4:	e9 03 08 00 e9 03 08 00 21 03 08 00 e9 03 08 00     ........!.......

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00081764 	.word	0x00081764

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00081764 	.word	0x00081764
   80154:	20000438 	.word	0x20000438
   80158:	00081764 	.word	0x00081764
   8015c:	00000000 	.word	0x00000000

00080160 <ADC_init>:
#include "ADC.h"


void ADC_init(void){	
	
	ADC->ADC_WPMR = 0x41444300;			//Write-protect OFF
   80160:	4b0b      	ldr	r3, [pc, #44]	; (80190 <ADC_init+0x30>)
   80162:	4a0c      	ldr	r2, [pc, #48]	; (80194 <ADC_init+0x34>)
   80164:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
		
	PMC->PMC_PCR = PMC_PCR_EN					// Enable Peripheral clock
   80168:	f1a2 729b 	sub.w	r2, r2, #20316160	; 0x1360000
   8016c:	f5a2 5274 	sub.w	r2, r2, #15616	; 0x3d00
   80170:	4909      	ldr	r1, [pc, #36]	; (80198 <ADC_init+0x38>)
   80172:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
				 | PMC_PCR_DIV_PERIPH_DIV_MCK	// clock = MCK
				 | (ID_ADC << PMC_PCR_PID_Pos); // Peripheral ID set to ID 37 (ADC)
	PMC->PMC_PCER1 |= (1 << 5);					// Enable specific peripheral clock for ADC (ID is 37, but 5 for clock 1) (ID=37 minus regsize= 32)
   80176:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   8017a:	f041 0120 	orr.w	r1, r1, #32
   8017e:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
	
	ADC->ADC_CHER = ADC_CHER_CH0;				//Enable channel 0
   80182:	2201      	movs	r2, #1
   80184:	611a      	str	r2, [r3, #16]
	
	ADC->ADC_MR = ADC_MR_FREERUN;				//Set mode to freerun so the ADC converts continuously
   80186:	2280      	movs	r2, #128	; 0x80
   80188:	605a      	str	r2, [r3, #4]
	
	ADC->ADC_CR = ADC_CR_START;					// Start ADC
   8018a:	2202      	movs	r2, #2
   8018c:	601a      	str	r2, [r3, #0]
   8018e:	4770      	bx	lr
   80190:	400c0000 	.word	0x400c0000
   80194:	41444300 	.word	0x41444300
   80198:	10000025 	.word	0x10000025

0008019c <ADC_read>:
	// | ADC_CR_SWRST;				// Software-reset of ADC
	//_delay_ms(50);
}

uint16_t ADC_read(void){
	return ADC->ADC_CDR[ADC_channel];
   8019c:	4b01      	ldr	r3, [pc, #4]	; (801a4 <ADC_read+0x8>)
   8019e:	6d18      	ldr	r0, [r3, #80]	; 0x50
}
   801a0:	b280      	uxth	r0, r0
   801a2:	4770      	bx	lr
   801a4:	400c0000 	.word	0x400c0000

000801a8 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   801a8:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8 )|( num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   801aa:	1857      	adds	r7, r2, r1
   801ac:	2f08      	cmp	r7, #8
   801ae:	bfd4      	ite	le
   801b0:	2300      	movle	r3, #0
   801b2:	2301      	movgt	r3, #1
   801b4:	2908      	cmp	r1, #8
   801b6:	bf98      	it	ls
   801b8:	2a08      	cmpls	r2, #8
   801ba:	d85c      	bhi.n	80276 <can_init+0xce>
   801bc:	460d      	mov	r5, r1
   801be:	2b00      	cmp	r3, #0
   801c0:	d159      	bne.n	80276 <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801c2:	4a2e      	ldr	r2, [pc, #184]	; (8027c <can_init+0xd4>)
   801c4:	6813      	ldr	r3, [r2, #0]
   801c6:	f023 0301 	bic.w	r3, r3, #1
   801ca:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801cc:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801ce:	4b2c      	ldr	r3, [pc, #176]	; (80280 <can_init+0xd8>)
   801d0:	f44f 7440 	mov.w	r4, #768	; 0x300
   801d4:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801d6:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801d8:	f024 0403 	bic.w	r4, r4, #3
   801dc:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801de:	2403      	movs	r4, #3
   801e0:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801e2:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   801e4:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801e8:	4c26      	ldr	r4, [pc, #152]	; (80284 <can_init+0xdc>)
   801ea:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801ee:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801f2:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801f6:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801fa:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801fc:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801fe:	e019      	b.n	80234 <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80200:	481e      	ldr	r0, [pc, #120]	; (8027c <can_init+0xd4>)
   80202:	f101 0310 	add.w	r3, r1, #16
   80206:	015b      	lsls	r3, r3, #5
   80208:	18c2      	adds	r2, r0, r3
   8020a:	2600      	movs	r6, #0
   8020c:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8020e:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   80212:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   80216:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   8021a:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   8021e:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80220:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   80224:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80228:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   8022c:	2301      	movs	r3, #1
   8022e:	408b      	lsls	r3, r1
   80230:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80232:	3101      	adds	r1, #1
   80234:	42b9      	cmp	r1, r7
   80236:	dde3      	ble.n	80200 <can_init+0x58>
   80238:	2300      	movs	r3, #0
   8023a:	e00d      	b.n	80258 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   8023c:	490f      	ldr	r1, [pc, #60]	; (8027c <can_init+0xd4>)
   8023e:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   80242:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   80246:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   8024a:	f103 0210 	add.w	r2, r3, #16
   8024e:	0152      	lsls	r2, r2, #5
   80250:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   80254:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   80256:	3301      	adds	r3, #1
   80258:	42ab      	cmp	r3, r5
   8025a:	dbef      	blt.n	8023c <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   8025c:	4b07      	ldr	r3, [pc, #28]	; (8027c <can_init+0xd4>)
   8025e:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80260:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80264:	4a08      	ldr	r2, [pc, #32]	; (80288 <can_init+0xe0>)
   80266:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80268:	681a      	ldr	r2, [r3, #0]
   8026a:	f042 0201 	orr.w	r2, r2, #1
   8026e:	601a      	str	r2, [r3, #0]

	return 0;
   80270:	2000      	movs	r0, #0
}
   80272:	bcf0      	pop	{r4, r5, r6, r7}
   80274:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   80276:	2001      	movs	r0, #1
   80278:	e7fb      	b.n	80272 <can_init+0xca>
   8027a:	bf00      	nop
   8027c:	400b4000 	.word	0x400b4000
   80280:	400e0e00 	.word	0x400e0e00
   80284:	1000102b 	.word	0x1000102b
   80288:	e000e100 	.word	0xe000e100

0008028c <can_init_def_tx_rx_mb>:
uint8_t can_init_def_tx_rx_mb(uint32_t can_br){
   8028c:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   8028e:	2202      	movs	r2, #2
   80290:	2101      	movs	r1, #1
   80292:	4b01      	ldr	r3, [pc, #4]	; (80298 <can_init_def_tx_rx_mb+0xc>)
   80294:	4798      	blx	r3
}
   80296:	bd08      	pop	{r3, pc}
   80298:	000801a9 	.word	0x000801a9

0008029c <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   8029c:	014b      	lsls	r3, r1, #5
   8029e:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802a2:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802a6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802aa:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   802ae:	d033      	beq.n	80318 <can_receive+0x7c>
{
   802b0:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   802b2:	014b      	lsls	r3, r1, #5
   802b4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802b8:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802bc:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   802c0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   802c4:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   802c8:	f3c5 458a 	ubfx	r5, r5, #18, #11
   802cc:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   802ce:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   802d2:	f3c5 4503 	ubfx	r5, r5, #16, #4
   802d6:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   802d8:	2300      	movs	r3, #0
   802da:	e003      	b.n	802e4 <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802dc:	18c6      	adds	r6, r0, r3
   802de:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   802e0:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802e2:	3301      	adds	r3, #1
   802e4:	42ab      	cmp	r3, r5
   802e6:	da05      	bge.n	802f4 <can_receive+0x58>
			if(i < 4)
   802e8:	2b03      	cmp	r3, #3
   802ea:	dcf7      	bgt.n	802dc <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   802ec:	18c6      	adds	r6, r0, r3
   802ee:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   802f0:	0a24      	lsrs	r4, r4, #8
   802f2:	e7f6      	b.n	802e2 <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802f4:	4b09      	ldr	r3, [pc, #36]	; (8031c <can_receive+0x80>)
   802f6:	f101 0210 	add.w	r2, r1, #16
   802fa:	0152      	lsls	r2, r2, #5
   802fc:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80300:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   80302:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   80306:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8030a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8030e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   80312:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   80314:	bc70      	pop	{r4, r5, r6}
   80316:	4770      	bx	lr
		return 1;
   80318:	2001      	movs	r0, #1
   8031a:	4770      	bx	lr
   8031c:	400b4000 	.word	0x400b4000

00080320 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80320:	b510      	push	{r4, lr}
   80322:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   80324:	4b15      	ldr	r3, [pc, #84]	; (8037c <CAN0_Handler+0x5c>)
   80326:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80328:	f014 0f06 	tst.w	r4, #6
   8032c:	d019      	beq.n	80362 <CAN0_Handler+0x42>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   8032e:	f014 0f02 	tst.w	r4, #2
   80332:	d108      	bne.n	80346 <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   80334:	f014 0f04 	tst.w	r4, #4
   80338:	d00a      	beq.n	80350 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   8033a:	2102      	movs	r1, #2
   8033c:	a801      	add	r0, sp, #4
   8033e:	4b10      	ldr	r3, [pc, #64]	; (80380 <CAN0_Handler+0x60>)
   80340:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   80342:	2300      	movs	r3, #0
   80344:	e009      	b.n	8035a <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   80346:	2101      	movs	r1, #1
   80348:	a801      	add	r0, sp, #4
   8034a:	4b0d      	ldr	r3, [pc, #52]	; (80380 <CAN0_Handler+0x60>)
   8034c:	4798      	blx	r3
   8034e:	e7f8      	b.n	80342 <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80350:	480c      	ldr	r0, [pc, #48]	; (80384 <CAN0_Handler+0x64>)
   80352:	4b0d      	ldr	r3, [pc, #52]	; (80388 <CAN0_Handler+0x68>)
   80354:	4798      	blx	r3
   80356:	e7f4      	b.n	80342 <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   80358:	3301      	adds	r3, #1
   8035a:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8035e:	4293      	cmp	r3, r2
   80360:	dbfa      	blt.n	80358 <CAN0_Handler+0x38>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   80362:	f014 0f01 	tst.w	r4, #1
   80366:	d002      	beq.n	8036e <CAN0_Handler+0x4e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80368:	2201      	movs	r2, #1
   8036a:	4b04      	ldr	r3, [pc, #16]	; (8037c <CAN0_Handler+0x5c>)
   8036c:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8036e:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80372:	4b06      	ldr	r3, [pc, #24]	; (8038c <CAN0_Handler+0x6c>)
   80374:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80378:	b004      	add	sp, #16
   8037a:	bd10      	pop	{r4, pc}
   8037c:	400b4000 	.word	0x400b4000
   80380:	0008029d 	.word	0x0008029d
   80384:	0008169c 	.word	0x0008169c
   80388:	00080aa5 	.word	0x00080aa5
   8038c:	e000e100 	.word	0xe000e100

00080390 <DAC_Init>:
 */ 

#include "DAC.h"

void DAC_Init(void){
	DACC->DACC_WPMR = 0x44414300; //Write protect
   80390:	4b0e      	ldr	r3, [pc, #56]	; (803cc <DAC_Init+0x3c>)
   80392:	4a0f      	ldr	r2, [pc, #60]	; (803d0 <DAC_Init+0x40>)
   80394:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PMC->PMC_PCER1 |= PMC_PCER1_PID38;
   80398:	490e      	ldr	r1, [pc, #56]	; (803d4 <DAC_Init+0x44>)
   8039a:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   8039e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   803a2:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOB->PIO_PDR |= PIO_PDR_P16;	// Disable Register
   803a6:	4a0c      	ldr	r2, [pc, #48]	; (803d8 <DAC_Init+0x48>)
   803a8:	6851      	ldr	r1, [r2, #4]
   803aa:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
   803ae:	6051      	str	r1, [r2, #4]
	PIOB->PIO_ABSR &= ~(1 << 16);	// Peripheral Select A
   803b0:	6f11      	ldr	r1, [r2, #112]	; 0x70
   803b2:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
   803b6:	6711      	str	r1, [r2, #112]	; 0x70
	//PMC->PMC_PCR = PMC_PCR_EN;
	
	DACC->DACC_MR |= (1 << 16);		//Mode Register, USER_SEL= Ch1
   803b8:	685a      	ldr	r2, [r3, #4]
   803ba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   803be:	605a      	str	r2, [r3, #4]
				
	DACC->DACC_CHER |= (1 << 1);	//Channel enable register
   803c0:	691a      	ldr	r2, [r3, #16]
   803c2:	f042 0202 	orr.w	r2, r2, #2
   803c6:	611a      	str	r2, [r3, #16]
   803c8:	4770      	bx	lr
   803ca:	bf00      	nop
   803cc:	400c8000 	.word	0x400c8000
   803d0:	44414300 	.word	0x44414300
   803d4:	400e0600 	.word	0x400e0600
   803d8:	400e1000 	.word	0x400e1000

000803dc <DAC_Control_Motor_Speed>:
}


void DAC_Control_Motor_Speed(uint16_t input){
	DACC->DACC_CDR = input;	//Conversion Data Register, Data to convert	
   803dc:	4b01      	ldr	r3, [pc, #4]	; (803e4 <DAC_Control_Motor_Speed+0x8>)
   803de:	6218      	str	r0, [r3, #32]
   803e0:	4770      	bx	lr
   803e2:	bf00      	nop
   803e4:	400c8000 	.word	0x400c8000

000803e8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   803e8:	e7fe      	b.n	803e8 <Dummy_Handler>
	...

000803ec <Reset_Handler>:
{
   803ec:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   803ee:	4b11      	ldr	r3, [pc, #68]	; (80434 <Reset_Handler+0x48>)
   803f0:	4a11      	ldr	r2, [pc, #68]	; (80438 <Reset_Handler+0x4c>)
   803f2:	429a      	cmp	r2, r3
   803f4:	d009      	beq.n	8040a <Reset_Handler+0x1e>
   803f6:	4b0f      	ldr	r3, [pc, #60]	; (80434 <Reset_Handler+0x48>)
   803f8:	4a0f      	ldr	r2, [pc, #60]	; (80438 <Reset_Handler+0x4c>)
   803fa:	e003      	b.n	80404 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   803fc:	6811      	ldr	r1, [r2, #0]
   803fe:	6019      	str	r1, [r3, #0]
   80400:	3304      	adds	r3, #4
   80402:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   80404:	490d      	ldr	r1, [pc, #52]	; (8043c <Reset_Handler+0x50>)
   80406:	428b      	cmp	r3, r1
   80408:	d3f8      	bcc.n	803fc <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   8040a:	4b0d      	ldr	r3, [pc, #52]	; (80440 <Reset_Handler+0x54>)
   8040c:	e002      	b.n	80414 <Reset_Handler+0x28>
                *pDest++ = 0;
   8040e:	2200      	movs	r2, #0
   80410:	601a      	str	r2, [r3, #0]
   80412:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80414:	4a0b      	ldr	r2, [pc, #44]	; (80444 <Reset_Handler+0x58>)
   80416:	4293      	cmp	r3, r2
   80418:	d3f9      	bcc.n	8040e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8041a:	4b0b      	ldr	r3, [pc, #44]	; (80448 <Reset_Handler+0x5c>)
   8041c:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80420:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   80424:	4a09      	ldr	r2, [pc, #36]	; (8044c <Reset_Handler+0x60>)
   80426:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80428:	4b09      	ldr	r3, [pc, #36]	; (80450 <Reset_Handler+0x64>)
   8042a:	4798      	blx	r3
        main();
   8042c:	4b09      	ldr	r3, [pc, #36]	; (80454 <Reset_Handler+0x68>)
   8042e:	4798      	blx	r3
   80430:	e7fe      	b.n	80430 <Reset_Handler+0x44>
   80432:	bf00      	nop
   80434:	20000000 	.word	0x20000000
   80438:	00081764 	.word	0x00081764
   8043c:	20000434 	.word	0x20000434
   80440:	20000434 	.word	0x20000434
   80444:	200004d0 	.word	0x200004d0
   80448:	00080000 	.word	0x00080000
   8044c:	e000ed00 	.word	0xe000ed00
   80450:	0008152d 	.word	0x0008152d
   80454:	00080531 	.word	0x00080531

00080458 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80458:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8045c:	4a20      	ldr	r2, [pc, #128]	; (804e0 <SystemInit+0x88>)
   8045e:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80460:	f502 7200 	add.w	r2, r2, #512	; 0x200
   80464:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   80466:	4b1f      	ldr	r3, [pc, #124]	; (804e4 <SystemInit+0x8c>)
   80468:	6a1b      	ldr	r3, [r3, #32]
   8046a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8046e:	d107      	bne.n	80480 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80470:	4a1d      	ldr	r2, [pc, #116]	; (804e8 <SystemInit+0x90>)
   80472:	4b1c      	ldr	r3, [pc, #112]	; (804e4 <SystemInit+0x8c>)
   80474:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   80476:	4b1b      	ldr	r3, [pc, #108]	; (804e4 <SystemInit+0x8c>)
   80478:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8047a:	f013 0f01 	tst.w	r3, #1
   8047e:	d0fa      	beq.n	80476 <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80480:	4a1a      	ldr	r2, [pc, #104]	; (804ec <SystemInit+0x94>)
   80482:	4b18      	ldr	r3, [pc, #96]	; (804e4 <SystemInit+0x8c>)
   80484:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80486:	4b17      	ldr	r3, [pc, #92]	; (804e4 <SystemInit+0x8c>)
   80488:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8048a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8048e:	d0fa      	beq.n	80486 <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80490:	4a14      	ldr	r2, [pc, #80]	; (804e4 <SystemInit+0x8c>)
   80492:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80494:	f023 0303 	bic.w	r3, r3, #3
   80498:	f043 0301 	orr.w	r3, r3, #1
   8049c:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   8049e:	4b11      	ldr	r3, [pc, #68]	; (804e4 <SystemInit+0x8c>)
   804a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804a2:	f013 0f08 	tst.w	r3, #8
   804a6:	d0fa      	beq.n	8049e <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   804a8:	4a11      	ldr	r2, [pc, #68]	; (804f0 <SystemInit+0x98>)
   804aa:	4b0e      	ldr	r3, [pc, #56]	; (804e4 <SystemInit+0x8c>)
   804ac:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   804ae:	4b0d      	ldr	r3, [pc, #52]	; (804e4 <SystemInit+0x8c>)
   804b0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804b2:	f013 0f02 	tst.w	r3, #2
   804b6:	d0fa      	beq.n	804ae <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804b8:	2211      	movs	r2, #17
   804ba:	4b0a      	ldr	r3, [pc, #40]	; (804e4 <SystemInit+0x8c>)
   804bc:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804be:	4b09      	ldr	r3, [pc, #36]	; (804e4 <SystemInit+0x8c>)
   804c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804c2:	f013 0f08 	tst.w	r3, #8
   804c6:	d0fa      	beq.n	804be <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804c8:	2212      	movs	r2, #18
   804ca:	4b06      	ldr	r3, [pc, #24]	; (804e4 <SystemInit+0x8c>)
   804cc:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804ce:	4b05      	ldr	r3, [pc, #20]	; (804e4 <SystemInit+0x8c>)
   804d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804d2:	f013 0f08 	tst.w	r3, #8
   804d6:	d0fa      	beq.n	804ce <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804d8:	4a06      	ldr	r2, [pc, #24]	; (804f4 <SystemInit+0x9c>)
   804da:	4b07      	ldr	r3, [pc, #28]	; (804f8 <SystemInit+0xa0>)
   804dc:	601a      	str	r2, [r3, #0]
   804de:	4770      	bx	lr
   804e0:	400e0a00 	.word	0x400e0a00
   804e4:	400e0600 	.word	0x400e0600
   804e8:	00370809 	.word	0x00370809
   804ec:	01370809 	.word	0x01370809
   804f0:	200d3f01 	.word	0x200d3f01
   804f4:	0501bd00 	.word	0x0501bd00
   804f8:	20000000 	.word	0x20000000

000804fc <Game_Score_Keeper>:
 */ 

#include "game.h"


void Game_Score_Keeper(int* game_score, int* score_flag){
   804fc:	b538      	push	{r3, r4, r5, lr}
   804fe:	460c      	mov	r4, r1
	//printf("VAUE: %u\r\n", ADC_read());
	if(*score_flag == 0){
   80500:	680b      	ldr	r3, [r1, #0]
   80502:	b13b      	cbz	r3, 80514 <Game_Score_Keeper+0x18>
		if(ADC_read() < GOAL_TRESHOLD){
			*game_score -= 1;
			*score_flag = 1;
		}
	}
	if(ADC_read()>GOAL_TRESHOLD + 500){
   80504:	4b09      	ldr	r3, [pc, #36]	; (8052c <Game_Score_Keeper+0x30>)
   80506:	4798      	blx	r3
   80508:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
   8050c:	d901      	bls.n	80512 <Game_Score_Keeper+0x16>
		*score_flag = 0;
   8050e:	2300      	movs	r3, #0
   80510:	6023      	str	r3, [r4, #0]
   80512:	bd38      	pop	{r3, r4, r5, pc}
   80514:	4605      	mov	r5, r0
		if(ADC_read() < GOAL_TRESHOLD){
   80516:	4b05      	ldr	r3, [pc, #20]	; (8052c <Game_Score_Keeper+0x30>)
   80518:	4798      	blx	r3
   8051a:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
   8051e:	d2f1      	bcs.n	80504 <Game_Score_Keeper+0x8>
			*game_score -= 1;
   80520:	682b      	ldr	r3, [r5, #0]
   80522:	3b01      	subs	r3, #1
   80524:	602b      	str	r3, [r5, #0]
			*score_flag = 1;
   80526:	2301      	movs	r3, #1
   80528:	6023      	str	r3, [r4, #0]
   8052a:	e7eb      	b.n	80504 <Game_Score_Keeper+0x8>
   8052c:	0008019d 	.word	0x0008019d

00080530 <main>:

//Global variables
volatile CAN_MESSAGE msg;
volatile uint16_t motor_speed_PI;

int main(void){
   80530:	b500      	push	{lr}
   80532:	b083      	sub	sp, #12
    /* Initialize the SAM system */
	SystemInit();
   80534:	4b19      	ldr	r3, [pc, #100]	; (8059c <main+0x6c>)
   80536:	4798      	blx	r3
		
	//Disables watchdog-timer
	WDT->WDT_MR = WDT_MR_WDDIS;
   80538:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8053c:	4b18      	ldr	r3, [pc, #96]	; (805a0 <main+0x70>)
   8053e:	605a      	str	r2, [r3, #4]
	
	// Other Inits
	
	configure_uart();
   80540:	4b18      	ldr	r3, [pc, #96]	; (805a4 <main+0x74>)
   80542:	4798      	blx	r3
	can_init_def_tx_rx_mb(CAN_BR_values);
   80544:	4818      	ldr	r0, [pc, #96]	; (805a8 <main+0x78>)
   80546:	4b19      	ldr	r3, [pc, #100]	; (805ac <main+0x7c>)
   80548:	4798      	blx	r3
	ADC_init();
   8054a:	4b19      	ldr	r3, [pc, #100]	; (805b0 <main+0x80>)
   8054c:	4798      	blx	r3
	PWM_init();
   8054e:	4b19      	ldr	r3, [pc, #100]	; (805b4 <main+0x84>)
   80550:	4798      	blx	r3
	DAC_Init();
   80552:	4b19      	ldr	r3, [pc, #100]	; (805b8 <main+0x88>)
   80554:	4798      	blx	r3
	MOTOR_init();
   80556:	4b19      	ldr	r3, [pc, #100]	; (805bc <main+0x8c>)
   80558:	4798      	blx	r3
	Utilities_init();
   8055a:	4b19      	ldr	r3, [pc, #100]	; (805c0 <main+0x90>)
   8055c:	4798      	blx	r3
	POS_CTRL_timer_interrupt_init();
   8055e:	4b19      	ldr	r3, [pc, #100]	; (805c4 <main+0x94>)
   80560:	4798      	blx	r3
	
	int game_lives = 10;
   80562:	230a      	movs	r3, #10
   80564:	9301      	str	r3, [sp, #4]
	int score_flags = 0;
   80566:	2300      	movs	r3, #0
   80568:	9300      	str	r3, [sp, #0]
	
	while (1) {
		// Receive control-signals from Node 1
		can_receive(&msg, 0);
   8056a:	4c17      	ldr	r4, [pc, #92]	; (805c8 <main+0x98>)
   8056c:	2100      	movs	r1, #0
   8056e:	4620      	mov	r0, r4
   80570:	4b16      	ldr	r3, [pc, #88]	; (805cc <main+0x9c>)
   80572:	4798      	blx	r3
		
		// Test-prints
			//printf("Left button: %u , Right button: %u \r\n", msg.data[2], msg.data[3]);
			//printf("Joystick_X: %u \t Joystick Y: %u \t Slider: %u \t Button A: %u \t Button B: %u \r\n", msg.data[0], msg.data[4], msg.data[1], msg.data[2], msg.data[3]);
		
		PWM_DC_from_joystick(msg.data[0]);		// Control Servo with joystick
   80574:	78e0      	ldrb	r0, [r4, #3]
   80576:	4b16      	ldr	r3, [pc, #88]	; (805d0 <main+0xa0>)
   80578:	4798      	blx	r3
		
		Utilities_activate_solenoide(msg.data[2]);	// Activate solenoide
   8057a:	7960      	ldrb	r0, [r4, #5]
   8057c:	4b15      	ldr	r3, [pc, #84]	; (805d4 <main+0xa4>)
   8057e:	4798      	blx	r3
		
		DAC_Control_Motor_Speed(motor_speed_PI);	// Update motor-speed
   80580:	4b15      	ldr	r3, [pc, #84]	; (805d8 <main+0xa8>)
   80582:	8818      	ldrh	r0, [r3, #0]
   80584:	b280      	uxth	r0, r0
   80586:	4b15      	ldr	r3, [pc, #84]	; (805dc <main+0xac>)
   80588:	4798      	blx	r3
		
		// Run Game-logic and print status
		Game_Score_Keeper(&game_lives, &score_flags);	
   8058a:	4669      	mov	r1, sp
   8058c:	a801      	add	r0, sp, #4
   8058e:	4b14      	ldr	r3, [pc, #80]	; (805e0 <main+0xb0>)
   80590:	4798      	blx	r3
		printf("Game Lives: %d \r\n", game_lives);	
   80592:	9901      	ldr	r1, [sp, #4]
   80594:	4813      	ldr	r0, [pc, #76]	; (805e4 <main+0xb4>)
   80596:	4b14      	ldr	r3, [pc, #80]	; (805e8 <main+0xb8>)
   80598:	4798      	blx	r3
   8059a:	e7e6      	b.n	8056a <main+0x3a>
   8059c:	00080459 	.word	0x00080459
   805a0:	400e1a50 	.word	0x400e1a50
   805a4:	00080c29 	.word	0x00080c29
   805a8:	00290165 	.word	0x00290165
   805ac:	0008028d 	.word	0x0008028d
   805b0:	00080161 	.word	0x00080161
   805b4:	00080af1 	.word	0x00080af1
   805b8:	00080391 	.word	0x00080391
   805bc:	000806ed 	.word	0x000806ed
   805c0:	00080d1d 	.word	0x00080d1d
   805c4:	000807ad 	.word	0x000807ad
   805c8:	2000045c 	.word	0x2000045c
   805cc:	0008029d 	.word	0x0008029d
   805d0:	00080b61 	.word	0x00080b61
   805d4:	00080d3d 	.word	0x00080d3d
   805d8:	20000458 	.word	0x20000458
   805dc:	000803dd 	.word	0x000803dd
   805e0:	000804fd 	.word	0x000804fd
   805e4:	000816c8 	.word	0x000816c8
   805e8:	00080aa5 	.word	0x00080aa5

000805ec <TC0_Handler>:
    }
}

void TC0_Handler(void){
   805ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	// Read the status register to clear the interrupt flag
	uint32_t status;
	status = TC0->TC_CHANNEL[TC_ch].TC_SR;
   805f0:	4b31      	ldr	r3, [pc, #196]	; (806b8 <TC0_Handler+0xcc>)
   805f2:	6a1b      	ldr	r3, [r3, #32]
	
	// Init static variables
	static uint16_t integral_value = 0;
	
	// Compute values
	uint16_t setpoint = msg.data[1] * 14;					// Right Slider-value	// 14 to scale setpoint to encoder-interval
   805f4:	4b31      	ldr	r3, [pc, #196]	; (806bc <TC0_Handler+0xd0>)
   805f6:	791b      	ldrb	r3, [r3, #4]
   805f8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
   805fc:	005a      	lsls	r2, r3, #1
   805fe:	b295      	uxth	r5, r2
	uint16_t process_value = MOTOR_read_encoder();			// Process-value is read from Encoder
   80600:	4b2f      	ldr	r3, [pc, #188]	; (806c0 <TC0_Handler+0xd4>)
   80602:	4798      	blx	r3
   80604:	4604      	mov	r4, r0
	if(process_value > 50000){
   80606:	f24c 3350 	movw	r3, #50000	; 0xc350
   8060a:	4298      	cmp	r0, r3
   8060c:	d900      	bls.n	80610 <TC0_Handler+0x24>
		process_value = 0;
   8060e:	2400      	movs	r4, #0
	}
	
	//int error = setpoint - process_value;					// Error
	
	uint16_t abs_error = abs(setpoint - process_value) ;	// Absolute value of error
   80610:	1b28      	subs	r0, r5, r4
   80612:	2800      	cmp	r0, #0
   80614:	bfb8      	it	lt
   80616:	4240      	neglt	r0, r0
   80618:	b283      	uxth	r3, r0
	
	uint16_t proportional_value = Kp * abs_error;
   8061a:	005a      	lsls	r2, r3, #1
   8061c:	b296      	uxth	r6, r2
	
 	if (abs_error > 50){
   8061e:	2b32      	cmp	r3, #50	; 0x32
   80620:	d941      	bls.n	806a6 <TC0_Handler+0xba>
 		 integral_value = integral_value + (Ki * abs_error * T);
   80622:	f8df a0c0 	ldr.w	sl, [pc, #192]	; 806e4 <TC0_Handler+0xf8>
   80626:	4618      	mov	r0, r3
   80628:	47d0      	blx	sl
   8062a:	2200      	movs	r2, #0
   8062c:	4b25      	ldr	r3, [pc, #148]	; (806c4 <TC0_Handler+0xd8>)
   8062e:	4f26      	ldr	r7, [pc, #152]	; (806c8 <TC0_Handler+0xdc>)
   80630:	47b8      	blx	r7
   80632:	2200      	movs	r2, #0
   80634:	4b25      	ldr	r3, [pc, #148]	; (806cc <TC0_Handler+0xe0>)
   80636:	4f26      	ldr	r7, [pc, #152]	; (806d0 <TC0_Handler+0xe4>)
   80638:	47b8      	blx	r7
   8063a:	4680      	mov	r8, r0
   8063c:	4689      	mov	r9, r1
   8063e:	4f25      	ldr	r7, [pc, #148]	; (806d4 <TC0_Handler+0xe8>)
   80640:	8838      	ldrh	r0, [r7, #0]
   80642:	47d0      	blx	sl
   80644:	4642      	mov	r2, r8
   80646:	464b      	mov	r3, r9
   80648:	f8df 809c 	ldr.w	r8, [pc, #156]	; 806e8 <TC0_Handler+0xfc>
   8064c:	47c0      	blx	r8
   8064e:	4b22      	ldr	r3, [pc, #136]	; (806d8 <TC0_Handler+0xec>)
   80650:	4798      	blx	r3
   80652:	b280      	uxth	r0, r0
   80654:	8038      	strh	r0, [r7, #0]
		 motor_speed_PI = (uint16_t)((proportional_value) + integral_value);
   80656:	4430      	add	r0, r6
   80658:	b280      	uxth	r0, r0
   8065a:	4b20      	ldr	r3, [pc, #128]	; (806dc <TC0_Handler+0xf0>)
   8065c:	8018      	strh	r0, [r3, #0]
		 if (motor_speed_PI >= 4095){
   8065e:	881b      	ldrh	r3, [r3, #0]
   80660:	b29b      	uxth	r3, r3
   80662:	f640 72fe 	movw	r2, #4094	; 0xffe
   80666:	4293      	cmp	r3, r2
   80668:	d90b      	bls.n	80682 <TC0_Handler+0x96>
			 motor_speed_PI = 4095;	 
   8066a:	f640 72ff 	movw	r2, #4095	; 0xfff
   8066e:	4b1b      	ldr	r3, [pc, #108]	; (806dc <TC0_Handler+0xf0>)
   80670:	801a      	strh	r2, [r3, #0]
		 }else if (motor_speed_PI < 1300){
			 motor_speed_PI = 1300;
		}	
		
		// Update the direction of the servo, depending on the error-sign
		if (setpoint > process_value){
   80672:	42ac      	cmp	r4, r5
   80674:	d211      	bcs.n	8069a <TC0_Handler+0xae>
			PIOD->PIO_CODR = DIR;	// DIR = 1
   80676:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8067a:	4b19      	ldr	r3, [pc, #100]	; (806e0 <TC0_Handler+0xf4>)
   8067c:	635a      	str	r2, [r3, #52]	; 0x34
   8067e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		 }else if (motor_speed_PI < 1300){
   80682:	4b16      	ldr	r3, [pc, #88]	; (806dc <TC0_Handler+0xf0>)
   80684:	881b      	ldrh	r3, [r3, #0]
   80686:	b29b      	uxth	r3, r3
   80688:	f240 5213 	movw	r2, #1299	; 0x513
   8068c:	4293      	cmp	r3, r2
   8068e:	d8f0      	bhi.n	80672 <TC0_Handler+0x86>
			 motor_speed_PI = 1300;
   80690:	f240 5214 	movw	r2, #1300	; 0x514
   80694:	4b11      	ldr	r3, [pc, #68]	; (806dc <TC0_Handler+0xf0>)
   80696:	801a      	strh	r2, [r3, #0]
   80698:	e7eb      	b.n	80672 <TC0_Handler+0x86>
		}else{
			PIOD->PIO_SODR = DIR;	// DIR = 0
   8069a:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8069e:	4b10      	ldr	r3, [pc, #64]	; (806e0 <TC0_Handler+0xf4>)
   806a0:	631a      	str	r2, [r3, #48]	; 0x30
   806a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		}
		
	// If motor within deadzone, reset integral_value and set low (no) motorspeed
	}else{
		integral_value = 0;	
   806a6:	2200      	movs	r2, #0
   806a8:	4b0a      	ldr	r3, [pc, #40]	; (806d4 <TC0_Handler+0xe8>)
   806aa:	801a      	strh	r2, [r3, #0]
		motor_speed_PI = 1000;
   806ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   806b0:	4b0a      	ldr	r3, [pc, #40]	; (806dc <TC0_Handler+0xf0>)
   806b2:	801a      	strh	r2, [r3, #0]
   806b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   806b8:	40080000 	.word	0x40080000
   806bc:	2000045c 	.word	0x2000045c
   806c0:	00080765 	.word	0x00080765
   806c4:	3ff80000 	.word	0x3ff80000
   806c8:	000810c9 	.word	0x000810c9
   806cc:	40180000 	.word	0x40180000
   806d0:	0008131d 	.word	0x0008131d
   806d4:	20000450 	.word	0x20000450
   806d8:	000814ed 	.word	0x000814ed
   806dc:	20000458 	.word	0x20000458
   806e0:	400e1400 	.word	0x400e1400
   806e4:	00080ffd 	.word	0x00080ffd
   806e8:	00080d65 	.word	0x00080d65

000806ec <MOTOR_init>:
 */ 

#include "motor.h"


void MOTOR_init(void){
   806ec:	b570      	push	{r4, r5, r6, lr}
	PMC->PMC_PCER0 |= PMC_PCER0_PID13;	// Peripheral Clock Enable 0, PIOC
   806ee:	4a16      	ldr	r2, [pc, #88]	; (80748 <MOTOR_init+0x5c>)
   806f0:	6913      	ldr	r3, [r2, #16]
   806f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   806f6:	6113      	str	r3, [r2, #16]
	
	PIOD->PIO_PER |= EN|NOT_RST|NOT_OE|SEL|DIR;	//Enable perpiherals
   806f8:	4c14      	ldr	r4, [pc, #80]	; (8074c <MOTOR_init+0x60>)
   806fa:	6822      	ldr	r2, [r4, #0]
   806fc:	f240 6107 	movw	r1, #1543	; 0x607
   80700:	430a      	orrs	r2, r1
   80702:	6022      	str	r2, [r4, #0]
	
	PIOD->PIO_OER |= EN|NOT_RST|NOT_OE|SEL|DIR;	//Set as outputs
   80704:	6923      	ldr	r3, [r4, #16]
   80706:	430b      	orrs	r3, r1
   80708:	6123      	str	r3, [r4, #16]
	
	PIOD->PIO_SODR = EN|NOT_OE;	//NOT_OE for å ikke sample i utgangspunkt?
   8070a:	f240 2301 	movw	r3, #513	; 0x201
   8070e:	6323      	str	r3, [r4, #48]	; 0x30
	
	//Kalibrering, kjør motor til en side
	PIOD->PIO_SODR = DIR;
   80710:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80714:	6323      	str	r3, [r4, #48]	; 0x30
	DAC_Control_Motor_Speed(2500);
   80716:	f640 10c4 	movw	r0, #2500	; 0x9c4
   8071a:	4d0d      	ldr	r5, [pc, #52]	; (80750 <MOTOR_init+0x64>)
   8071c:	47a8      	blx	r5
	_delay_ms(2000);
   8071e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   80722:	4e0c      	ldr	r6, [pc, #48]	; (80754 <MOTOR_init+0x68>)
   80724:	47b0      	blx	r6
	DAC_Control_Motor_Speed(0);
   80726:	2000      	movs	r0, #0
   80728:	47a8      	blx	r5
	
	
	PIOD->PIO_CODR = NOT_RST; //Reset enkoder
   8072a:	2502      	movs	r5, #2
   8072c:	6365      	str	r5, [r4, #52]	; 0x34
	_delay_ms(50);
   8072e:	2032      	movs	r0, #50	; 0x32
   80730:	47b0      	blx	r6
	PIOD->PIO_SODR = NOT_RST; //Reset enkoder
   80732:	6325      	str	r5, [r4, #48]	; 0x30
	
	PIOC->PIO_ODR |= 0x1FE;	//PIN 1 til 8, pins for å lese fra enkoder
   80734:	4a08      	ldr	r2, [pc, #32]	; (80758 <MOTOR_init+0x6c>)
   80736:	6953      	ldr	r3, [r2, #20]
   80738:	f443 73ff 	orr.w	r3, r3, #510	; 0x1fe
   8073c:	6153      	str	r3, [r2, #20]
	printf("motor init complete \n\r");
   8073e:	4807      	ldr	r0, [pc, #28]	; (8075c <MOTOR_init+0x70>)
   80740:	4b07      	ldr	r3, [pc, #28]	; (80760 <MOTOR_init+0x74>)
   80742:	4798      	blx	r3
   80744:	bd70      	pop	{r4, r5, r6, pc}
   80746:	bf00      	nop
   80748:	400e0600 	.word	0x400e0600
   8074c:	400e1400 	.word	0x400e1400
   80750:	000803dd 	.word	0x000803dd
   80754:	00080bc5 	.word	0x00080bc5
   80758:	400e1200 	.word	0x400e1200
   8075c:	000816dc 	.word	0x000816dc
   80760:	00080aa5 	.word	0x00080aa5

00080764 <MOTOR_read_encoder>:
}



uint16_t MOTOR_read_encoder(void){
   80764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	// 1: Set !OE low, to sample and hold the encoder value
	PIOD->PIO_CODR = NOT_OE;
   80768:	4c0d      	ldr	r4, [pc, #52]	; (807a0 <MOTOR_read_encoder+0x3c>)
   8076a:	2601      	movs	r6, #1
   8076c:	6366      	str	r6, [r4, #52]	; 0x34

	// 2: Set SEL low to output high byte
	PIOD->PIO_CODR = SEL;
   8076e:	f04f 0904 	mov.w	r9, #4
   80772:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
	
	// 3: Wait approx. 20 microseconds for output to settle
	
	_delay_us(20);
   80776:	2014      	movs	r0, #20
   80778:	f8df 802c 	ldr.w	r8, [pc, #44]	; 807a8 <MOTOR_read_encoder+0x44>
   8077c:	47c0      	blx	r8
	
	// 4: Read MJ2 to get high byte
	uint8_t encoder_high_byte = (PIOC->PIO_PDSR >> 1);
   8077e:	4f09      	ldr	r7, [pc, #36]	; (807a4 <MOTOR_read_encoder+0x40>)
   80780:	6bfd      	ldr	r5, [r7, #60]	; 0x3c
   80782:	40f5      	lsrs	r5, r6
	
	// 5: Set SEL high to output low byte
	PIOD->PIO_SODR = SEL;
   80784:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	
	// 6: Wait approx. 20 microseconds

	_delay_us(20);
   80788:	2014      	movs	r0, #20
   8078a:	47c0      	blx	r8
	
	// 7: Read MJ2 to get low byte
	uint8_t encoder_low_byte = (PIOC->PIO_PDSR >> 1);
   8078c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
   8078e:	f3c0 0047 	ubfx	r0, r0, #1, #8

	// 8: Set !OE to hi
	PIOD->PIO_SODR = NOT_OE;
   80792:	6326      	str	r6, [r4, #48]	; 0x30
	
	return (uint16_t)(encoder_high_byte << 8 | encoder_low_byte); //Sette sammen high og low byte til uint16
   80794:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
	
	//printf("WORD: %u \t HIGH: %u \t LOW: %u \r\n", encoder_value, encoder_high_byte, encoder_low_byte);
}
   80798:	b280      	uxth	r0, r0
   8079a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8079e:	bf00      	nop
   807a0:	400e1400 	.word	0x400e1400
   807a4:	400e1200 	.word	0x400e1200
   807a8:	00080be9 	.word	0x00080be9

000807ac <POS_CTRL_timer_interrupt_init>:
 *  Author: adriatom
 */ 

#include "POS_CTRL.h"

void POS_CTRL_timer_interrupt_init(){
   807ac:	b508      	push	{r3, lr}
	
	// Enable clock for TC0
	PMC->PMC_PCER0 |= PMC_PCER0_PID27;		// Peripheral Clock Enable 0, ID 27
   807ae:	4b11      	ldr	r3, [pc, #68]	; (807f4 <POS_CTRL_timer_interrupt_init+0x48>)
   807b0:	691a      	ldr	r2, [r3, #16]
   807b2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   807b6:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = (PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_TC0 << PMC_PCR_PID_Pos));
   807b8:	4a0f      	ldr	r2, [pc, #60]	; (807f8 <POS_CTRL_timer_interrupt_init+0x4c>)
   807ba:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c

	// Write Protection Off
	TC0->TC_WPMR = 0x54494D00;
   807be:	4b0f      	ldr	r3, [pc, #60]	; (807fc <POS_CTRL_timer_interrupt_init+0x50>)
   807c0:	4a0f      	ldr	r2, [pc, #60]	; (80800 <POS_CTRL_timer_interrupt_init+0x54>)
   807c2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	// Disable clock to configure it before it starts
	TC0->TC_CHANNEL[TC_ch].TC_CCR = TC_CCR_CLKDIS;	// Disable clock for TC0 to configure it
   807c6:	2202      	movs	r2, #2
   807c8:	601a      	str	r2, [r3, #0]

	// TC Channel Mode Register
	TC0->TC_CHANNEL[TC_ch].TC_CMR = (TC_CMR_TCCLKS_TIMER_CLOCK1 | TC_CMR_WAVSEL_UP_RC | TC_CMR_WAVE); //Prescaler MCK/2, Waveform and automatic trigger on RC Compare
   807ca:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   807ce:	605a      	str	r2, [r3, #4]
	
	// TC Register Compare ("time-step")
	TC0->TC_CHANNEL[TC_ch].TC_RC = TC_RC_value; // RC is the register used for Register Compare. When the timer reaches this value, it generates an interrupt and resets the counter
   807d0:	4a0c      	ldr	r2, [pc, #48]	; (80804 <POS_CTRL_timer_interrupt_init+0x58>)
   807d2:	61da      	str	r2, [r3, #28]
	
	// Enable Interrupt for RC
	TC0->TC_CHANNEL[TC_ch].TC_IER = TC_IER_CPCS;
   807d4:	2210      	movs	r2, #16
   807d6:	625a      	str	r2, [r3, #36]	; 0x24
	
	// Enable the counter clock. Reset the counter and start the clock
	TC0->TC_CHANNEL[TC_ch].TC_CCR = (TC_CCR_CLKEN | TC_CCR_SWTRG);	
   807d8:	2205      	movs	r2, #5
   807da:	601a      	str	r2, [r3, #0]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   807dc:	4b0a      	ldr	r3, [pc, #40]	; (80808 <POS_CTRL_timer_interrupt_init+0x5c>)
   807de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   807e2:	601a      	str	r2, [r3, #0]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   807e4:	2120      	movs	r1, #32
   807e6:	f883 131b 	strb.w	r1, [r3, #795]	; 0x31b
	
	// Enable NVIC interrupt
	NVIC_EnableIRQ(ID_TC0);
	NVIC_SetPriority(TC0_IRQn, 2);
	
	printf("Interrupt Init completed, %c", ' ');
   807ea:	4808      	ldr	r0, [pc, #32]	; (8080c <POS_CTRL_timer_interrupt_init+0x60>)
   807ec:	4b08      	ldr	r3, [pc, #32]	; (80810 <POS_CTRL_timer_interrupt_init+0x64>)
   807ee:	4798      	blx	r3
   807f0:	bd08      	pop	{r3, pc}
   807f2:	bf00      	nop
   807f4:	400e0600 	.word	0x400e0600
   807f8:	1000001b 	.word	0x1000001b
   807fc:	40080000 	.word	0x40080000
   80800:	54494d00 	.word	0x54494d00
   80804:	006acfc0 	.word	0x006acfc0
   80808:	e000e100 	.word	0xe000e100
   8080c:	000816f4 	.word	0x000816f4
   80810:	00080aa5 	.word	0x00080aa5

00080814 <printchar>:
//#include "printf_stdarg.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80814:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80816:	b2c8      	uxtb	r0, r1
   80818:	4b01      	ldr	r3, [pc, #4]	; (80820 <printchar+0xc>)
   8081a:	4798      	blx	r3
   8081c:	bd08      	pop	{r3, pc}
   8081e:	bf00      	nop
   80820:	00080c91 	.word	0x00080c91

00080824 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80828:	4607      	mov	r7, r0
   8082a:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   8082c:	1e15      	subs	r5, r2, #0
   8082e:	dd02      	ble.n	80836 <prints+0x12>
   80830:	460a      	mov	r2, r1
   80832:	2100      	movs	r1, #0
   80834:	e004      	b.n	80840 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80836:	f04f 0820 	mov.w	r8, #32
   8083a:	e00e      	b.n	8085a <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   8083c:	3101      	adds	r1, #1
   8083e:	3201      	adds	r2, #1
   80840:	7810      	ldrb	r0, [r2, #0]
   80842:	2800      	cmp	r0, #0
   80844:	d1fa      	bne.n	8083c <prints+0x18>
		if (len >= width) width = 0;
   80846:	42a9      	cmp	r1, r5
   80848:	da01      	bge.n	8084e <prints+0x2a>
		else width -= len;
   8084a:	1a6d      	subs	r5, r5, r1
   8084c:	e000      	b.n	80850 <prints+0x2c>
		if (len >= width) width = 0;
   8084e:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80850:	f013 0f02 	tst.w	r3, #2
   80854:	d106      	bne.n	80864 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80856:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   8085a:	f013 0401 	ands.w	r4, r3, #1
   8085e:	d00a      	beq.n	80876 <prints+0x52>
	register int pc = 0, padchar = ' ';
   80860:	2400      	movs	r4, #0
   80862:	e010      	b.n	80886 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80864:	f04f 0830 	mov.w	r8, #48	; 0x30
   80868:	e7f7      	b.n	8085a <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   8086a:	4641      	mov	r1, r8
   8086c:	4638      	mov	r0, r7
   8086e:	4b0d      	ldr	r3, [pc, #52]	; (808a4 <prints+0x80>)
   80870:	4798      	blx	r3
			++pc;
   80872:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80874:	3d01      	subs	r5, #1
   80876:	2d00      	cmp	r5, #0
   80878:	dcf7      	bgt.n	8086a <prints+0x46>
   8087a:	e004      	b.n	80886 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   8087c:	4638      	mov	r0, r7
   8087e:	4b09      	ldr	r3, [pc, #36]	; (808a4 <prints+0x80>)
   80880:	4798      	blx	r3
		++pc;
   80882:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80884:	3601      	adds	r6, #1
   80886:	7831      	ldrb	r1, [r6, #0]
   80888:	2900      	cmp	r1, #0
   8088a:	d1f7      	bne.n	8087c <prints+0x58>
   8088c:	e005      	b.n	8089a <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   8088e:	4641      	mov	r1, r8
   80890:	4638      	mov	r0, r7
   80892:	4b04      	ldr	r3, [pc, #16]	; (808a4 <prints+0x80>)
   80894:	4798      	blx	r3
		++pc;
   80896:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80898:	3d01      	subs	r5, #1
   8089a:	2d00      	cmp	r5, #0
   8089c:	dcf7      	bgt.n	8088e <prints+0x6a>
	}

	return pc;
}
   8089e:	4620      	mov	r0, r4
   808a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   808a4:	00080815 	.word	0x00080815

000808a8 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   808a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   808aa:	b085      	sub	sp, #20
   808ac:	4607      	mov	r7, r0
   808ae:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   808b0:	b151      	cbz	r1, 808c8 <printi+0x20>
   808b2:	461e      	mov	r6, r3
   808b4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   808b6:	b113      	cbz	r3, 808be <printi+0x16>
   808b8:	2a0a      	cmp	r2, #10
   808ba:	d012      	beq.n	808e2 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   808bc:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   808be:	ad04      	add	r5, sp, #16
   808c0:	2300      	movs	r3, #0
   808c2:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   808c6:	e018      	b.n	808fa <printi+0x52>
		print_buf[0] = '0';
   808c8:	2330      	movs	r3, #48	; 0x30
   808ca:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   808ce:	2300      	movs	r3, #0
   808d0:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   808d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   808d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   808d8:	a901      	add	r1, sp, #4
   808da:	4638      	mov	r0, r7
   808dc:	4c1b      	ldr	r4, [pc, #108]	; (8094c <printi+0xa4>)
   808de:	47a0      	blx	r4
   808e0:	e029      	b.n	80936 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   808e2:	2900      	cmp	r1, #0
   808e4:	db01      	blt.n	808ea <printi+0x42>
	register int t, neg = 0, pc = 0;
   808e6:	2600      	movs	r6, #0
   808e8:	e7e9      	b.n	808be <printi+0x16>
		u = -i;
   808ea:	424c      	negs	r4, r1
		neg = 1;
   808ec:	2601      	movs	r6, #1
   808ee:	e7e6      	b.n	808be <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   808f0:	3330      	adds	r3, #48	; 0x30
   808f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   808f6:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   808fa:	b14c      	cbz	r4, 80910 <printi+0x68>
		t = u % b;
   808fc:	fbb4 f3f2 	udiv	r3, r4, r2
   80900:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80904:	2b09      	cmp	r3, #9
   80906:	ddf3      	ble.n	808f0 <printi+0x48>
			t += letbase - '0' - 10;
   80908:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   8090c:	440b      	add	r3, r1
   8090e:	e7ef      	b.n	808f0 <printi+0x48>
	}

	if (neg) {
   80910:	b156      	cbz	r6, 80928 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80914:	b11b      	cbz	r3, 8091e <printi+0x76>
   80916:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80918:	f013 0f02 	tst.w	r3, #2
   8091c:	d10d      	bne.n	8093a <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8091e:	232d      	movs	r3, #45	; 0x2d
   80920:	f805 3c01 	strb.w	r3, [r5, #-1]
   80924:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80926:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8092a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8092c:	4629      	mov	r1, r5
   8092e:	4638      	mov	r0, r7
   80930:	4c06      	ldr	r4, [pc, #24]	; (8094c <printi+0xa4>)
   80932:	47a0      	blx	r4
   80934:	4430      	add	r0, r6
}
   80936:	b005      	add	sp, #20
   80938:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   8093a:	212d      	movs	r1, #45	; 0x2d
   8093c:	4638      	mov	r0, r7
   8093e:	4b04      	ldr	r3, [pc, #16]	; (80950 <printi+0xa8>)
   80940:	4798      	blx	r3
			--width;
   80942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80944:	3b01      	subs	r3, #1
   80946:	930a      	str	r3, [sp, #40]	; 0x28
   80948:	e7ee      	b.n	80928 <printi+0x80>
   8094a:	bf00      	nop
   8094c:	00080825 	.word	0x00080825
   80950:	00080815 	.word	0x00080815

00080954 <print>:

static int print( char **out, const char *format, va_list args )
{
   80954:	b5f0      	push	{r4, r5, r6, r7, lr}
   80956:	b089      	sub	sp, #36	; 0x24
   80958:	4606      	mov	r6, r0
   8095a:	460c      	mov	r4, r1
   8095c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   8095e:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80960:	e081      	b.n	80a66 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80962:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80964:	2301      	movs	r3, #1
   80966:	e08b      	b.n	80a80 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80968:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   8096a:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   8096e:	7822      	ldrb	r2, [r4, #0]
   80970:	2a30      	cmp	r2, #48	; 0x30
   80972:	d0f9      	beq.n	80968 <print+0x14>
   80974:	2200      	movs	r2, #0
   80976:	e006      	b.n	80986 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80978:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8097c:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   8097e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80982:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80984:	3401      	adds	r4, #1
   80986:	7821      	ldrb	r1, [r4, #0]
   80988:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   8098c:	b2c0      	uxtb	r0, r0
   8098e:	2809      	cmp	r0, #9
   80990:	d9f2      	bls.n	80978 <print+0x24>
			}
			if( *format == 's' ) {
   80992:	2973      	cmp	r1, #115	; 0x73
   80994:	d018      	beq.n	809c8 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80996:	2964      	cmp	r1, #100	; 0x64
   80998:	d022      	beq.n	809e0 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   8099a:	2978      	cmp	r1, #120	; 0x78
   8099c:	d02f      	beq.n	809fe <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   8099e:	2958      	cmp	r1, #88	; 0x58
   809a0:	d03c      	beq.n	80a1c <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   809a2:	2975      	cmp	r1, #117	; 0x75
   809a4:	d049      	beq.n	80a3a <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   809a6:	2963      	cmp	r1, #99	; 0x63
   809a8:	d15c      	bne.n	80a64 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   809aa:	9905      	ldr	r1, [sp, #20]
   809ac:	1d08      	adds	r0, r1, #4
   809ae:	9005      	str	r0, [sp, #20]
   809b0:	7809      	ldrb	r1, [r1, #0]
   809b2:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   809b6:	2100      	movs	r1, #0
   809b8:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   809bc:	a907      	add	r1, sp, #28
   809be:	4630      	mov	r0, r6
   809c0:	4f34      	ldr	r7, [pc, #208]	; (80a94 <print+0x140>)
   809c2:	47b8      	blx	r7
   809c4:	4405      	add	r5, r0
				continue;
   809c6:	e04d      	b.n	80a64 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   809c8:	9905      	ldr	r1, [sp, #20]
   809ca:	1d08      	adds	r0, r1, #4
   809cc:	9005      	str	r0, [sp, #20]
   809ce:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   809d0:	b121      	cbz	r1, 809dc <print+0x88>
   809d2:	4630      	mov	r0, r6
   809d4:	4f2f      	ldr	r7, [pc, #188]	; (80a94 <print+0x140>)
   809d6:	47b8      	blx	r7
   809d8:	4405      	add	r5, r0
				continue;
   809da:	e043      	b.n	80a64 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   809dc:	492e      	ldr	r1, [pc, #184]	; (80a98 <print+0x144>)
   809de:	e7f8      	b.n	809d2 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   809e0:	9905      	ldr	r1, [sp, #20]
   809e2:	1d08      	adds	r0, r1, #4
   809e4:	9005      	str	r0, [sp, #20]
   809e6:	6809      	ldr	r1, [r1, #0]
   809e8:	2061      	movs	r0, #97	; 0x61
   809ea:	9002      	str	r0, [sp, #8]
   809ec:	9301      	str	r3, [sp, #4]
   809ee:	9200      	str	r2, [sp, #0]
   809f0:	2301      	movs	r3, #1
   809f2:	220a      	movs	r2, #10
   809f4:	4630      	mov	r0, r6
   809f6:	4f29      	ldr	r7, [pc, #164]	; (80a9c <print+0x148>)
   809f8:	47b8      	blx	r7
   809fa:	4405      	add	r5, r0
				continue;
   809fc:	e032      	b.n	80a64 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   809fe:	9905      	ldr	r1, [sp, #20]
   80a00:	1d08      	adds	r0, r1, #4
   80a02:	9005      	str	r0, [sp, #20]
   80a04:	6809      	ldr	r1, [r1, #0]
   80a06:	2061      	movs	r0, #97	; 0x61
   80a08:	9002      	str	r0, [sp, #8]
   80a0a:	9301      	str	r3, [sp, #4]
   80a0c:	9200      	str	r2, [sp, #0]
   80a0e:	2300      	movs	r3, #0
   80a10:	2210      	movs	r2, #16
   80a12:	4630      	mov	r0, r6
   80a14:	4f21      	ldr	r7, [pc, #132]	; (80a9c <print+0x148>)
   80a16:	47b8      	blx	r7
   80a18:	4405      	add	r5, r0
				continue;
   80a1a:	e023      	b.n	80a64 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80a1c:	9905      	ldr	r1, [sp, #20]
   80a1e:	1d08      	adds	r0, r1, #4
   80a20:	9005      	str	r0, [sp, #20]
   80a22:	6809      	ldr	r1, [r1, #0]
   80a24:	2041      	movs	r0, #65	; 0x41
   80a26:	9002      	str	r0, [sp, #8]
   80a28:	9301      	str	r3, [sp, #4]
   80a2a:	9200      	str	r2, [sp, #0]
   80a2c:	2300      	movs	r3, #0
   80a2e:	2210      	movs	r2, #16
   80a30:	4630      	mov	r0, r6
   80a32:	4f1a      	ldr	r7, [pc, #104]	; (80a9c <print+0x148>)
   80a34:	47b8      	blx	r7
   80a36:	4405      	add	r5, r0
				continue;
   80a38:	e014      	b.n	80a64 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80a3a:	9905      	ldr	r1, [sp, #20]
   80a3c:	1d08      	adds	r0, r1, #4
   80a3e:	9005      	str	r0, [sp, #20]
   80a40:	6809      	ldr	r1, [r1, #0]
   80a42:	2061      	movs	r0, #97	; 0x61
   80a44:	9002      	str	r0, [sp, #8]
   80a46:	9301      	str	r3, [sp, #4]
   80a48:	9200      	str	r2, [sp, #0]
   80a4a:	2300      	movs	r3, #0
   80a4c:	220a      	movs	r2, #10
   80a4e:	4630      	mov	r0, r6
   80a50:	4f12      	ldr	r7, [pc, #72]	; (80a9c <print+0x148>)
   80a52:	47b8      	blx	r7
   80a54:	4405      	add	r5, r0
				continue;
   80a56:	e005      	b.n	80a64 <print+0x110>
			++format;
   80a58:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80a5a:	7821      	ldrb	r1, [r4, #0]
   80a5c:	4630      	mov	r0, r6
   80a5e:	4b10      	ldr	r3, [pc, #64]	; (80aa0 <print+0x14c>)
   80a60:	4798      	blx	r3
			++pc;
   80a62:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80a64:	3401      	adds	r4, #1
   80a66:	7823      	ldrb	r3, [r4, #0]
   80a68:	b163      	cbz	r3, 80a84 <print+0x130>
		if (*format == '%') {
   80a6a:	2b25      	cmp	r3, #37	; 0x25
   80a6c:	d1f5      	bne.n	80a5a <print+0x106>
			++format;
   80a6e:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80a70:	7863      	ldrb	r3, [r4, #1]
   80a72:	b13b      	cbz	r3, 80a84 <print+0x130>
			if (*format == '%') goto out;
   80a74:	2b25      	cmp	r3, #37	; 0x25
   80a76:	d0ef      	beq.n	80a58 <print+0x104>
			if (*format == '-') {
   80a78:	2b2d      	cmp	r3, #45	; 0x2d
   80a7a:	f43f af72 	beq.w	80962 <print+0xe>
			width = pad = 0;
   80a7e:	2300      	movs	r3, #0
   80a80:	4614      	mov	r4, r2
   80a82:	e774      	b.n	8096e <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80a84:	b116      	cbz	r6, 80a8c <print+0x138>
   80a86:	6833      	ldr	r3, [r6, #0]
   80a88:	2200      	movs	r2, #0
   80a8a:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80a8c:	4628      	mov	r0, r5
   80a8e:	b009      	add	sp, #36	; 0x24
   80a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80a92:	bf00      	nop
   80a94:	00080825 	.word	0x00080825
   80a98:	00081714 	.word	0x00081714
   80a9c:	000808a9 	.word	0x000808a9
   80aa0:	00080815 	.word	0x00080815

00080aa4 <printf>:

int printf(const char *format, ...)
{
   80aa4:	b40f      	push	{r0, r1, r2, r3}
   80aa6:	b500      	push	{lr}
   80aa8:	b083      	sub	sp, #12
   80aaa:	aa04      	add	r2, sp, #16
   80aac:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80ab0:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80ab2:	2000      	movs	r0, #0
   80ab4:	4b03      	ldr	r3, [pc, #12]	; (80ac4 <printf+0x20>)
   80ab6:	4798      	blx	r3
}
   80ab8:	b003      	add	sp, #12
   80aba:	f85d eb04 	ldr.w	lr, [sp], #4
   80abe:	b004      	add	sp, #16
   80ac0:	4770      	bx	lr
   80ac2:	bf00      	nop
   80ac4:	00080955 	.word	0x00080955

00080ac8 <PWM_duty_cycle_update>:
	
	PWM_duty_cycle_update(122); //start servo in the middle
}

void PWM_duty_cycle_update(int CDTYUPD){ //Set CDTYUPD as duty cycle and assures values in safe interval
	if (CDTYUPD < (DC_Value_Min)){
   80ac8:	284f      	cmp	r0, #79	; 0x4f
   80aca:	dd05      	ble.n	80ad8 <PWM_duty_cycle_update+0x10>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
	}else if(CDTYUPD > DC_Value_Max){
   80acc:	28a5      	cmp	r0, #165	; 0xa5
   80ace:	dc08      	bgt.n	80ae2 <PWM_duty_cycle_update+0x1a>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
	}else{
		PWM->PWM_CH_NUM[CH].PWM_CDTY = CDTYUPD;
   80ad0:	4b06      	ldr	r3, [pc, #24]	; (80aec <PWM_duty_cycle_update+0x24>)
   80ad2:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
   80ad6:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
   80ad8:	2250      	movs	r2, #80	; 0x50
   80ada:	4b04      	ldr	r3, [pc, #16]	; (80aec <PWM_duty_cycle_update+0x24>)
   80adc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   80ae0:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
   80ae2:	22a5      	movs	r2, #165	; 0xa5
   80ae4:	4b01      	ldr	r3, [pc, #4]	; (80aec <PWM_duty_cycle_update+0x24>)
   80ae6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   80aea:	4770      	bx	lr
   80aec:	40094000 	.word	0x40094000

00080af0 <PWM_init>:
void PWM_init(void){
   80af0:	b508      	push	{r3, lr}
	PWM->PWM_WPCR = 0x50574D00;				// Assures no write protection for PWM.
   80af2:	4b16      	ldr	r3, [pc, #88]	; (80b4c <PWM_init+0x5c>)
   80af4:	4a16      	ldr	r2, [pc, #88]	; (80b50 <PWM_init+0x60>)
   80af6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PWM->PWM_ENA = PWM_ENA_CHID5;		// Enable PWM channel 5.
   80afa:	2220      	movs	r2, #32
   80afc:	605a      	str	r2, [r3, #4]
	PMC->PMC_PCER1 |= PMC_PCER1_PID36;	// Peripheral Clock Enable, 1
   80afe:	4915      	ldr	r1, [pc, #84]	; (80b54 <PWM_init+0x64>)
   80b00:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80b04:	f042 0210 	orr.w	r2, r2, #16
   80b08:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOC->PIO_PDR |= PIO_PDR_P19;		// Disable Register, to use peripheral
   80b0c:	4a12      	ldr	r2, [pc, #72]	; (80b58 <PWM_init+0x68>)
   80b0e:	6850      	ldr	r0, [r2, #4]
   80b10:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   80b14:	6050      	str	r0, [r2, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;		// Peripheral Select, B
   80b16:	6f10      	ldr	r0, [r2, #112]	; 0x70
   80b18:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   80b1c:	6710      	str	r0, [r2, #112]	; 0x70
	PMC->PMC_PCR = PMC_PCR_EN;	
   80b1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80b22:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
	PWM->PWM_CLK |= PWM_CLK_DIVA(1);	// No dividing	
   80b26:	681a      	ldr	r2, [r3, #0]
   80b28:	f042 0201 	orr.w	r2, r2, #1
   80b2c:	601a      	str	r2, [r3, #0]
	PWM->PWM_CLK |= PWM_CLK_PREA(0);	// CLK = MCK
   80b2e:	681a      	ldr	r2, [r3, #0]
   80b30:	601a      	str	r2, [r3, #0]
	PWM->PWM_CH_NUM[CH].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024 | PWM_CMR_CPOL; // Divide MCK by 1024,  CPOL starts high level
   80b32:	f240 220a 	movw	r2, #522	; 0x20a
   80b36:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	PWM->PWM_CH_NUM[CH].PWM_CPRD = CPRD; // sets period to 20ms
   80b3a:	f240 6269 	movw	r2, #1641	; 0x669
   80b3e:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	PWM_duty_cycle_update(122); //start servo in the middle
   80b42:	207a      	movs	r0, #122	; 0x7a
   80b44:	4b05      	ldr	r3, [pc, #20]	; (80b5c <PWM_init+0x6c>)
   80b46:	4798      	blx	r3
   80b48:	bd08      	pop	{r3, pc}
   80b4a:	bf00      	nop
   80b4c:	40094000 	.word	0x40094000
   80b50:	50574d00 	.word	0x50574d00
   80b54:	400e0600 	.word	0x400e0600
   80b58:	400e1200 	.word	0x400e1200
   80b5c:	00080ac9 	.word	0x00080ac9

00080b60 <PWM_DC_from_joystick>:
	}
}

void PWM_DC_from_joystick(uint8_t x_percentage){ //connect joystick to pwm 
   80b60:	b508      	push	{r3, lr}
	
	int CDTYUPD = (DC_Value_Min + ((x_percentage)*(DC_Value_Max-DC_Value_Min))/100);
   80b62:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80b66:	eb00 1000 	add.w	r0, r0, r0, lsl #4
   80b6a:	4a0b      	ldr	r2, [pc, #44]	; (80b98 <PWM_DC_from_joystick+0x38>)
   80b6c:	fb82 3200 	smull	r3, r2, r2, r0
   80b70:	17c3      	asrs	r3, r0, #31
   80b72:	ebc3 1362 	rsb	r3, r3, r2, asr #5
   80b76:	3350      	adds	r3, #80	; 0x50
	//printf("CDTYUPD: %u \t X-perc: %u \r\n", CDTYUPD, x_percentage);
	uint8_t scaled_CDTYUPD = 245 - CDTYUPD; //mirror direction
   80b78:	b2db      	uxtb	r3, r3
   80b7a:	f1c3 00f5 	rsb	r0, r3, #245	; 0xf5
	if ((scaled_CDTYUPD > 132) || (scaled_CDTYUPD<112)){  //Set deadzone for servo
   80b7e:	f1c3 0385 	rsb	r3, r3, #133	; 0x85
   80b82:	b2db      	uxtb	r3, r3
   80b84:	2b14      	cmp	r3, #20
   80b86:	d803      	bhi.n	80b90 <PWM_DC_from_joystick+0x30>
	PWM_duty_cycle_update(scaled_CDTYUPD);
	} else{
		PWM_duty_cycle_update(122);
   80b88:	207a      	movs	r0, #122	; 0x7a
   80b8a:	4b04      	ldr	r3, [pc, #16]	; (80b9c <PWM_DC_from_joystick+0x3c>)
   80b8c:	4798      	blx	r3
   80b8e:	bd08      	pop	{r3, pc}
   80b90:	b2c0      	uxtb	r0, r0
	PWM_duty_cycle_update(scaled_CDTYUPD);
   80b92:	4b02      	ldr	r3, [pc, #8]	; (80b9c <PWM_DC_from_joystick+0x3c>)
   80b94:	4798      	blx	r3
   80b96:	bd08      	pop	{r3, pc}
   80b98:	51eb851f 	.word	0x51eb851f
   80b9c:	00080ac9 	.word	0x00080ac9

00080ba0 <SysTick_init>:

volatile uint32_t down_counter = 0;

static void SysTick_init(int us) {
	
	SysTick->LOAD = (us*84) - 1;    //Reload-value is N-1, where N is 84*input in microseconds
   80ba0:	2354      	movs	r3, #84	; 0x54
   80ba2:	fb03 f000 	mul.w	r0, r3, r0
   80ba6:	3801      	subs	r0, #1
   80ba8:	4b05      	ldr	r3, [pc, #20]	; (80bc0 <SysTick_init+0x20>)
   80baa:	6058      	str	r0, [r3, #4]

	SysTick->VAL = 0;		// Sets counter-value to 0
   80bac:	2200      	movs	r2, #0
   80bae:	609a      	str	r2, [r3, #8]

	SysTick->CTRL = 0b111;	// Sets Control to: Clock=MCK, Tickint = countdown to zero asserts SystTick exception-request (interrupt), and enables counter
   80bb0:	2207      	movs	r2, #7
   80bb2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80bb4:	2210      	movs	r2, #16
   80bb6:	f503 634f 	add.w	r3, r3, #3312	; 0xcf0
   80bba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
   80bbe:	4770      	bx	lr
   80bc0:	e000e010 	.word	0xe000e010

00080bc4 <_delay_ms>:
	
	NVIC_SetPriority(SysTick_IRQn, 1);	// set the priorty of the interrupt to 1 (less than the TC0-handler)
}

void _delay_ms(uint16_t ms) {
   80bc4:	b510      	push	{r4, lr}
   80bc6:	4604      	mov	r4, r0
	SysTick_init(1000);	//Initialize Systick init function with 1000 microseconds (1 millisecond)
   80bc8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80bcc:	4b04      	ldr	r3, [pc, #16]	; (80be0 <_delay_ms+0x1c>)
   80bce:	4798      	blx	r3
	down_counter = ms;
   80bd0:	4b04      	ldr	r3, [pc, #16]	; (80be4 <_delay_ms+0x20>)
   80bd2:	601c      	str	r4, [r3, #0]
	
	while(down_counter != 0){
   80bd4:	4b03      	ldr	r3, [pc, #12]	; (80be4 <_delay_ms+0x20>)
   80bd6:	681b      	ldr	r3, [r3, #0]
   80bd8:	2b00      	cmp	r3, #0
   80bda:	d1fb      	bne.n	80bd4 <_delay_ms+0x10>
		};
}
   80bdc:	bd10      	pop	{r4, pc}
   80bde:	bf00      	nop
   80be0:	00080ba1 	.word	0x00080ba1
   80be4:	20000454 	.word	0x20000454

00080be8 <_delay_us>:

void _delay_us(uint16_t us) {
   80be8:	b510      	push	{r4, lr}
   80bea:	4604      	mov	r4, r0
	SysTick_init(1);	//Initialize Systick init function with 1 microseconds
   80bec:	2001      	movs	r0, #1
   80bee:	4b04      	ldr	r3, [pc, #16]	; (80c00 <_delay_us+0x18>)
   80bf0:	4798      	blx	r3
	down_counter = us;
   80bf2:	4b04      	ldr	r3, [pc, #16]	; (80c04 <_delay_us+0x1c>)
   80bf4:	601c      	str	r4, [r3, #0]
	
	while(down_counter != 0){
   80bf6:	4b03      	ldr	r3, [pc, #12]	; (80c04 <_delay_us+0x1c>)
   80bf8:	681b      	ldr	r3, [r3, #0]
   80bfa:	2b00      	cmp	r3, #0
   80bfc:	d1fb      	bne.n	80bf6 <_delay_us+0xe>
		};
}
   80bfe:	bd10      	pop	{r4, pc}
   80c00:	00080ba1 	.word	0x00080ba1
   80c04:	20000454 	.word	0x20000454

00080c08 <SysTick_Handler>:



void SysTick_Handler(void) {
	if(down_counter!=0) {
   80c08:	4b05      	ldr	r3, [pc, #20]	; (80c20 <SysTick_Handler+0x18>)
   80c0a:	681b      	ldr	r3, [r3, #0]
   80c0c:	b91b      	cbnz	r3, 80c16 <SysTick_Handler+0xe>
		down_counter = down_counter - 1; //Decrements the downcounter to update the delay_functions
	}
	else {
		SysTick->CTRL = 0;	//Resets Control-register and disables counter
   80c0e:	2200      	movs	r2, #0
   80c10:	4b04      	ldr	r3, [pc, #16]	; (80c24 <SysTick_Handler+0x1c>)
   80c12:	601a      	str	r2, [r3, #0]
   80c14:	4770      	bx	lr
		down_counter = down_counter - 1; //Decrements the downcounter to update the delay_functions
   80c16:	4a02      	ldr	r2, [pc, #8]	; (80c20 <SysTick_Handler+0x18>)
   80c18:	6813      	ldr	r3, [r2, #0]
   80c1a:	3b01      	subs	r3, #1
   80c1c:	6013      	str	r3, [r2, #0]
   80c1e:	4770      	bx	lr
   80c20:	20000454 	.word	0x20000454
   80c24:	e000e010 	.word	0xe000e010

00080c28 <configure_uart>:
 */
void configure_uart(void){
	uint32_t ul_sr;

	//Initialize UART ring buffer as empty
	rx_buffer.head=0;
   80c28:	4b16      	ldr	r3, [pc, #88]	; (80c84 <configure_uart+0x5c>)
   80c2a:	2200      	movs	r2, #0
   80c2c:	701a      	strb	r2, [r3, #0]
	rx_buffer.tail=0;
   80c2e:	705a      	strb	r2, [r3, #1]

	//Initialize UART communication
		// Pin configuration
		// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
		PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c30:	4b15      	ldr	r3, [pc, #84]	; (80c88 <configure_uart+0x60>)
   80c32:	f44f 7140 	mov.w	r1, #768	; 0x300
   80c36:	6459      	str	r1, [r3, #68]	; 0x44

		// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
		PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c38:	6059      	str	r1, [r3, #4]

		// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
		ul_sr = PIOA->PIO_ABSR;
   80c3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80c3c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80c3e:	4002      	ands	r2, r0
   80c40:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80c44:	671a      	str	r2, [r3, #112]	; 0x70

		// Enable pull up resistor on URXD and UTXD pin
		PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80c46:	6659      	str	r1, [r3, #100]	; 0x64

		// Uart configuration
	
		// Enable the peripheral UART controller in Power Management Controller (PMC)
		PMC->PMC_PCER0 = 1 << ID_UART;
   80c48:	f44f 7280 	mov.w	r2, #256	; 0x100
   80c4c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80c50:	611a      	str	r2, [r3, #16]

		// Reset and disable receiver and transmitter
		UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80c52:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80c56:	21ac      	movs	r1, #172	; 0xac
   80c58:	6019      	str	r1, [r3, #0]

		// Set the baudrate
		UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80c5a:	f240 2123 	movw	r1, #547	; 0x223
   80c5e:	6219      	str	r1, [r3, #32]

		// No parity bits
		UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80c60:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80c64:	6059      	str	r1, [r3, #4]

		// Disable PDC channel
		UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80c66:	f240 2102 	movw	r1, #514	; 0x202
   80c6a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

		// Configure interrupts on receive ready and errors
		UART->UART_IDR = 0xFFFFFFFF;
   80c6e:	f04f 31ff 	mov.w	r1, #4294967295
   80c72:	60d9      	str	r1, [r3, #12]
		UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80c74:	21e1      	movs	r1, #225	; 0xe1
   80c76:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80c78:	4904      	ldr	r1, [pc, #16]	; (80c8c <configure_uart+0x64>)
   80c7a:	600a      	str	r2, [r1, #0]

		// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
		NVIC_EnableIRQ((IRQn_Type) ID_UART);

		// Enable UART receiver and transmitter
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80c7c:	2250      	movs	r2, #80	; 0x50
   80c7e:	601a      	str	r2, [r3, #0]
   80c80:	4770      	bx	lr
   80c82:	bf00      	nop
   80c84:	20000468 	.word	0x20000468
   80c88:	400e0e00 	.word	0x400e0e00
   80c8c:	e000e100 	.word	0xe000e100

00080c90 <uart_putchar>:
 *
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c){
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80c90:	4b07      	ldr	r3, [pc, #28]	; (80cb0 <uart_putchar+0x20>)
   80c92:	695b      	ldr	r3, [r3, #20]
   80c94:	f013 0f02 	tst.w	r3, #2
   80c98:	d008      	beq.n	80cac <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80c9a:	4b05      	ldr	r3, [pc, #20]	; (80cb0 <uart_putchar+0x20>)
   80c9c:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80c9e:	4b04      	ldr	r3, [pc, #16]	; (80cb0 <uart_putchar+0x20>)
   80ca0:	695b      	ldr	r3, [r3, #20]
   80ca2:	f413 7f00 	tst.w	r3, #512	; 0x200
   80ca6:	d0fa      	beq.n	80c9e <uart_putchar+0xe>
	return 0;
   80ca8:	2000      	movs	r0, #0
   80caa:	4770      	bx	lr
	return 1;
   80cac:	2001      	movs	r0, #1
}
   80cae:	4770      	bx	lr
   80cb0:	400e0800 	.word	0x400e0800

00080cb4 <UART_Handler>:

void UART_Handler(void){
   80cb4:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80cb6:	4b15      	ldr	r3, [pc, #84]	; (80d0c <UART_Handler+0x58>)
   80cb8:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE)){
   80cba:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80cbe:	d003      	beq.n	80cc8 <UART_Handler+0x14>
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80cc0:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80cc4:	4a11      	ldr	r2, [pc, #68]	; (80d0c <UART_Handler+0x58>)
   80cc6:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80cc8:	f013 0f01 	tst.w	r3, #1
   80ccc:	d012      	beq.n	80cf4 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80cce:	4810      	ldr	r0, [pc, #64]	; (80d10 <UART_Handler+0x5c>)
   80cd0:	7842      	ldrb	r2, [r0, #1]
   80cd2:	1c53      	adds	r3, r2, #1
   80cd4:	4259      	negs	r1, r3
   80cd6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80cda:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80cde:	bf58      	it	pl
   80ce0:	424b      	negpl	r3, r1
   80ce2:	7801      	ldrb	r1, [r0, #0]
   80ce4:	428b      	cmp	r3, r1
   80ce6:	d006      	beq.n	80cf6 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80ce8:	4908      	ldr	r1, [pc, #32]	; (80d0c <UART_Handler+0x58>)
   80cea:	6988      	ldr	r0, [r1, #24]
   80cec:	4908      	ldr	r1, [pc, #32]	; (80d10 <UART_Handler+0x5c>)
   80cee:	440a      	add	r2, r1
   80cf0:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80cf2:	704b      	strb	r3, [r1, #1]
   80cf4:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80cf6:	4807      	ldr	r0, [pc, #28]	; (80d14 <UART_Handler+0x60>)
   80cf8:	4b07      	ldr	r3, [pc, #28]	; (80d18 <UART_Handler+0x64>)
   80cfa:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80cfc:	4b04      	ldr	r3, [pc, #16]	; (80d10 <UART_Handler+0x5c>)
   80cfe:	7859      	ldrb	r1, [r3, #1]
   80d00:	4a02      	ldr	r2, [pc, #8]	; (80d0c <UART_Handler+0x58>)
   80d02:	6992      	ldr	r2, [r2, #24]
   80d04:	440b      	add	r3, r1
   80d06:	709a      	strb	r2, [r3, #2]
			return;
   80d08:	bd08      	pop	{r3, pc}
   80d0a:	bf00      	nop
   80d0c:	400e0800 	.word	0x400e0800
   80d10:	20000468 	.word	0x20000468
   80d14:	0008171c 	.word	0x0008171c
   80d18:	00080aa5 	.word	0x00080aa5

00080d1c <Utilities_init>:

#include "Utilities.h"

void Utilities_init(void){
	//LEDs
	PIOA->PIO_PER = (1 << 19)|(1 << 20);
   80d1c:	4b06      	ldr	r3, [pc, #24]	; (80d38 <Utilities_init+0x1c>)
   80d1e:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
   80d22:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER = (1 << 19)|(1 << 20);
   80d24:	611a      	str	r2, [r3, #16]
	PIOA->PIO_SODR = (1 << 19)|(1 << 20);
   80d26:	631a      	str	r2, [r3, #48]	; 0x30
	
	//Button
	PIOC->PIO_PER = (1 << 17);
   80d28:	f503 6380 	add.w	r3, r3, #1024	; 0x400
   80d2c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80d30:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER = (1 << 17);
   80d32:	611a      	str	r2, [r3, #16]
	PIOC->PIO_SODR = (1 << 17);
   80d34:	631a      	str	r2, [r3, #48]	; 0x30
   80d36:	4770      	bx	lr
   80d38:	400e0e00 	.word	0x400e0e00

00080d3c <Utilities_activate_solenoide>:
}

void Utilities_activate_solenoide(uint8_t button){
	if (button == 1){
   80d3c:	2801      	cmp	r0, #1
   80d3e:	d004      	beq.n	80d4a <Utilities_activate_solenoide+0xe>
		PIOC->PIO_CODR = (1 << 17);
	}else{
		PIOC->PIO_SODR = (1 << 17);
   80d40:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80d44:	4b03      	ldr	r3, [pc, #12]	; (80d54 <Utilities_activate_solenoide+0x18>)
   80d46:	631a      	str	r2, [r3, #48]	; 0x30
   80d48:	4770      	bx	lr
		PIOC->PIO_CODR = (1 << 17);
   80d4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   80d4e:	4b01      	ldr	r3, [pc, #4]	; (80d54 <Utilities_activate_solenoide+0x18>)
   80d50:	635a      	str	r2, [r3, #52]	; 0x34
   80d52:	4770      	bx	lr
   80d54:	400e1200 	.word	0x400e1200

00080d58 <__aeabi_drsub>:
   80d58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   80d5c:	e002      	b.n	80d64 <__adddf3>
   80d5e:	bf00      	nop

00080d60 <__aeabi_dsub>:
   80d60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00080d64 <__adddf3>:
   80d64:	b530      	push	{r4, r5, lr}
   80d66:	ea4f 0441 	mov.w	r4, r1, lsl #1
   80d6a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   80d6e:	ea94 0f05 	teq	r4, r5
   80d72:	bf08      	it	eq
   80d74:	ea90 0f02 	teqeq	r0, r2
   80d78:	bf1f      	itttt	ne
   80d7a:	ea54 0c00 	orrsne.w	ip, r4, r0
   80d7e:	ea55 0c02 	orrsne.w	ip, r5, r2
   80d82:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   80d86:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80d8a:	f000 80e2 	beq.w	80f52 <__adddf3+0x1ee>
   80d8e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   80d92:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   80d96:	bfb8      	it	lt
   80d98:	426d      	neglt	r5, r5
   80d9a:	dd0c      	ble.n	80db6 <__adddf3+0x52>
   80d9c:	442c      	add	r4, r5
   80d9e:	ea80 0202 	eor.w	r2, r0, r2
   80da2:	ea81 0303 	eor.w	r3, r1, r3
   80da6:	ea82 0000 	eor.w	r0, r2, r0
   80daa:	ea83 0101 	eor.w	r1, r3, r1
   80dae:	ea80 0202 	eor.w	r2, r0, r2
   80db2:	ea81 0303 	eor.w	r3, r1, r3
   80db6:	2d36      	cmp	r5, #54	; 0x36
   80db8:	bf88      	it	hi
   80dba:	bd30      	pophi	{r4, r5, pc}
   80dbc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   80dc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   80dc4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   80dc8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   80dcc:	d002      	beq.n	80dd4 <__adddf3+0x70>
   80dce:	4240      	negs	r0, r0
   80dd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   80dd4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   80dd8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   80ddc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   80de0:	d002      	beq.n	80de8 <__adddf3+0x84>
   80de2:	4252      	negs	r2, r2
   80de4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   80de8:	ea94 0f05 	teq	r4, r5
   80dec:	f000 80a7 	beq.w	80f3e <__adddf3+0x1da>
   80df0:	f1a4 0401 	sub.w	r4, r4, #1
   80df4:	f1d5 0e20 	rsbs	lr, r5, #32
   80df8:	db0d      	blt.n	80e16 <__adddf3+0xb2>
   80dfa:	fa02 fc0e 	lsl.w	ip, r2, lr
   80dfe:	fa22 f205 	lsr.w	r2, r2, r5
   80e02:	1880      	adds	r0, r0, r2
   80e04:	f141 0100 	adc.w	r1, r1, #0
   80e08:	fa03 f20e 	lsl.w	r2, r3, lr
   80e0c:	1880      	adds	r0, r0, r2
   80e0e:	fa43 f305 	asr.w	r3, r3, r5
   80e12:	4159      	adcs	r1, r3
   80e14:	e00e      	b.n	80e34 <__adddf3+0xd0>
   80e16:	f1a5 0520 	sub.w	r5, r5, #32
   80e1a:	f10e 0e20 	add.w	lr, lr, #32
   80e1e:	2a01      	cmp	r2, #1
   80e20:	fa03 fc0e 	lsl.w	ip, r3, lr
   80e24:	bf28      	it	cs
   80e26:	f04c 0c02 	orrcs.w	ip, ip, #2
   80e2a:	fa43 f305 	asr.w	r3, r3, r5
   80e2e:	18c0      	adds	r0, r0, r3
   80e30:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   80e34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80e38:	d507      	bpl.n	80e4a <__adddf3+0xe6>
   80e3a:	f04f 0e00 	mov.w	lr, #0
   80e3e:	f1dc 0c00 	rsbs	ip, ip, #0
   80e42:	eb7e 0000 	sbcs.w	r0, lr, r0
   80e46:	eb6e 0101 	sbc.w	r1, lr, r1
   80e4a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   80e4e:	d31b      	bcc.n	80e88 <__adddf3+0x124>
   80e50:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   80e54:	d30c      	bcc.n	80e70 <__adddf3+0x10c>
   80e56:	0849      	lsrs	r1, r1, #1
   80e58:	ea5f 0030 	movs.w	r0, r0, rrx
   80e5c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   80e60:	f104 0401 	add.w	r4, r4, #1
   80e64:	ea4f 5244 	mov.w	r2, r4, lsl #21
   80e68:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   80e6c:	f080 809a 	bcs.w	80fa4 <__adddf3+0x240>
   80e70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   80e74:	bf08      	it	eq
   80e76:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   80e7a:	f150 0000 	adcs.w	r0, r0, #0
   80e7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   80e82:	ea41 0105 	orr.w	r1, r1, r5
   80e86:	bd30      	pop	{r4, r5, pc}
   80e88:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   80e8c:	4140      	adcs	r0, r0
   80e8e:	eb41 0101 	adc.w	r1, r1, r1
   80e92:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   80e96:	f1a4 0401 	sub.w	r4, r4, #1
   80e9a:	d1e9      	bne.n	80e70 <__adddf3+0x10c>
   80e9c:	f091 0f00 	teq	r1, #0
   80ea0:	bf04      	itt	eq
   80ea2:	4601      	moveq	r1, r0
   80ea4:	2000      	moveq	r0, #0
   80ea6:	fab1 f381 	clz	r3, r1
   80eaa:	bf08      	it	eq
   80eac:	3320      	addeq	r3, #32
   80eae:	f1a3 030b 	sub.w	r3, r3, #11
   80eb2:	f1b3 0220 	subs.w	r2, r3, #32
   80eb6:	da0c      	bge.n	80ed2 <__adddf3+0x16e>
   80eb8:	320c      	adds	r2, #12
   80eba:	dd08      	ble.n	80ece <__adddf3+0x16a>
   80ebc:	f102 0c14 	add.w	ip, r2, #20
   80ec0:	f1c2 020c 	rsb	r2, r2, #12
   80ec4:	fa01 f00c 	lsl.w	r0, r1, ip
   80ec8:	fa21 f102 	lsr.w	r1, r1, r2
   80ecc:	e00c      	b.n	80ee8 <__adddf3+0x184>
   80ece:	f102 0214 	add.w	r2, r2, #20
   80ed2:	bfd8      	it	le
   80ed4:	f1c2 0c20 	rsble	ip, r2, #32
   80ed8:	fa01 f102 	lsl.w	r1, r1, r2
   80edc:	fa20 fc0c 	lsr.w	ip, r0, ip
   80ee0:	bfdc      	itt	le
   80ee2:	ea41 010c 	orrle.w	r1, r1, ip
   80ee6:	4090      	lslle	r0, r2
   80ee8:	1ae4      	subs	r4, r4, r3
   80eea:	bfa2      	ittt	ge
   80eec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   80ef0:	4329      	orrge	r1, r5
   80ef2:	bd30      	popge	{r4, r5, pc}
   80ef4:	ea6f 0404 	mvn.w	r4, r4
   80ef8:	3c1f      	subs	r4, #31
   80efa:	da1c      	bge.n	80f36 <__adddf3+0x1d2>
   80efc:	340c      	adds	r4, #12
   80efe:	dc0e      	bgt.n	80f1e <__adddf3+0x1ba>
   80f00:	f104 0414 	add.w	r4, r4, #20
   80f04:	f1c4 0220 	rsb	r2, r4, #32
   80f08:	fa20 f004 	lsr.w	r0, r0, r4
   80f0c:	fa01 f302 	lsl.w	r3, r1, r2
   80f10:	ea40 0003 	orr.w	r0, r0, r3
   80f14:	fa21 f304 	lsr.w	r3, r1, r4
   80f18:	ea45 0103 	orr.w	r1, r5, r3
   80f1c:	bd30      	pop	{r4, r5, pc}
   80f1e:	f1c4 040c 	rsb	r4, r4, #12
   80f22:	f1c4 0220 	rsb	r2, r4, #32
   80f26:	fa20 f002 	lsr.w	r0, r0, r2
   80f2a:	fa01 f304 	lsl.w	r3, r1, r4
   80f2e:	ea40 0003 	orr.w	r0, r0, r3
   80f32:	4629      	mov	r1, r5
   80f34:	bd30      	pop	{r4, r5, pc}
   80f36:	fa21 f004 	lsr.w	r0, r1, r4
   80f3a:	4629      	mov	r1, r5
   80f3c:	bd30      	pop	{r4, r5, pc}
   80f3e:	f094 0f00 	teq	r4, #0
   80f42:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   80f46:	bf06      	itte	eq
   80f48:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   80f4c:	3401      	addeq	r4, #1
   80f4e:	3d01      	subne	r5, #1
   80f50:	e74e      	b.n	80df0 <__adddf3+0x8c>
   80f52:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80f56:	bf18      	it	ne
   80f58:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   80f5c:	d029      	beq.n	80fb2 <__adddf3+0x24e>
   80f5e:	ea94 0f05 	teq	r4, r5
   80f62:	bf08      	it	eq
   80f64:	ea90 0f02 	teqeq	r0, r2
   80f68:	d005      	beq.n	80f76 <__adddf3+0x212>
   80f6a:	ea54 0c00 	orrs.w	ip, r4, r0
   80f6e:	bf04      	itt	eq
   80f70:	4619      	moveq	r1, r3
   80f72:	4610      	moveq	r0, r2
   80f74:	bd30      	pop	{r4, r5, pc}
   80f76:	ea91 0f03 	teq	r1, r3
   80f7a:	bf1e      	ittt	ne
   80f7c:	2100      	movne	r1, #0
   80f7e:	2000      	movne	r0, #0
   80f80:	bd30      	popne	{r4, r5, pc}
   80f82:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   80f86:	d105      	bne.n	80f94 <__adddf3+0x230>
   80f88:	0040      	lsls	r0, r0, #1
   80f8a:	4149      	adcs	r1, r1
   80f8c:	bf28      	it	cs
   80f8e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   80f92:	bd30      	pop	{r4, r5, pc}
   80f94:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   80f98:	bf3c      	itt	cc
   80f9a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   80f9e:	bd30      	popcc	{r4, r5, pc}
   80fa0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   80fa4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   80fa8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   80fac:	f04f 0000 	mov.w	r0, #0
   80fb0:	bd30      	pop	{r4, r5, pc}
   80fb2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   80fb6:	bf1a      	itte	ne
   80fb8:	4619      	movne	r1, r3
   80fba:	4610      	movne	r0, r2
   80fbc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   80fc0:	bf1c      	itt	ne
   80fc2:	460b      	movne	r3, r1
   80fc4:	4602      	movne	r2, r0
   80fc6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   80fca:	bf06      	itte	eq
   80fcc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   80fd0:	ea91 0f03 	teqeq	r1, r3
   80fd4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   80fd8:	bd30      	pop	{r4, r5, pc}
   80fda:	bf00      	nop

00080fdc <__aeabi_ui2d>:
   80fdc:	f090 0f00 	teq	r0, #0
   80fe0:	bf04      	itt	eq
   80fe2:	2100      	moveq	r1, #0
   80fe4:	4770      	bxeq	lr
   80fe6:	b530      	push	{r4, r5, lr}
   80fe8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   80fec:	f104 0432 	add.w	r4, r4, #50	; 0x32
   80ff0:	f04f 0500 	mov.w	r5, #0
   80ff4:	f04f 0100 	mov.w	r1, #0
   80ff8:	e750      	b.n	80e9c <__adddf3+0x138>
   80ffa:	bf00      	nop

00080ffc <__aeabi_i2d>:
   80ffc:	f090 0f00 	teq	r0, #0
   81000:	bf04      	itt	eq
   81002:	2100      	moveq	r1, #0
   81004:	4770      	bxeq	lr
   81006:	b530      	push	{r4, r5, lr}
   81008:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8100c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81010:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81014:	bf48      	it	mi
   81016:	4240      	negmi	r0, r0
   81018:	f04f 0100 	mov.w	r1, #0
   8101c:	e73e      	b.n	80e9c <__adddf3+0x138>
   8101e:	bf00      	nop

00081020 <__aeabi_f2d>:
   81020:	0042      	lsls	r2, r0, #1
   81022:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81026:	ea4f 0131 	mov.w	r1, r1, rrx
   8102a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8102e:	bf1f      	itttt	ne
   81030:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81034:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81038:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8103c:	4770      	bxne	lr
   8103e:	f092 0f00 	teq	r2, #0
   81042:	bf14      	ite	ne
   81044:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81048:	4770      	bxeq	lr
   8104a:	b530      	push	{r4, r5, lr}
   8104c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81050:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81054:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81058:	e720      	b.n	80e9c <__adddf3+0x138>
   8105a:	bf00      	nop

0008105c <__aeabi_ul2d>:
   8105c:	ea50 0201 	orrs.w	r2, r0, r1
   81060:	bf08      	it	eq
   81062:	4770      	bxeq	lr
   81064:	b530      	push	{r4, r5, lr}
   81066:	f04f 0500 	mov.w	r5, #0
   8106a:	e00a      	b.n	81082 <__aeabi_l2d+0x16>

0008106c <__aeabi_l2d>:
   8106c:	ea50 0201 	orrs.w	r2, r0, r1
   81070:	bf08      	it	eq
   81072:	4770      	bxeq	lr
   81074:	b530      	push	{r4, r5, lr}
   81076:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8107a:	d502      	bpl.n	81082 <__aeabi_l2d+0x16>
   8107c:	4240      	negs	r0, r0
   8107e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81082:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81086:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8108a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8108e:	f43f aedc 	beq.w	80e4a <__adddf3+0xe6>
   81092:	f04f 0203 	mov.w	r2, #3
   81096:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8109a:	bf18      	it	ne
   8109c:	3203      	addne	r2, #3
   8109e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   810a2:	bf18      	it	ne
   810a4:	3203      	addne	r2, #3
   810a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   810aa:	f1c2 0320 	rsb	r3, r2, #32
   810ae:	fa00 fc03 	lsl.w	ip, r0, r3
   810b2:	fa20 f002 	lsr.w	r0, r0, r2
   810b6:	fa01 fe03 	lsl.w	lr, r1, r3
   810ba:	ea40 000e 	orr.w	r0, r0, lr
   810be:	fa21 f102 	lsr.w	r1, r1, r2
   810c2:	4414      	add	r4, r2
   810c4:	e6c1      	b.n	80e4a <__adddf3+0xe6>
   810c6:	bf00      	nop

000810c8 <__aeabi_dmul>:
   810c8:	b570      	push	{r4, r5, r6, lr}
   810ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
   810ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   810d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   810d6:	bf1d      	ittte	ne
   810d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   810dc:	ea94 0f0c 	teqne	r4, ip
   810e0:	ea95 0f0c 	teqne	r5, ip
   810e4:	f000 f8de 	bleq	812a4 <__aeabi_dmul+0x1dc>
   810e8:	442c      	add	r4, r5
   810ea:	ea81 0603 	eor.w	r6, r1, r3
   810ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   810f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   810f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   810fa:	bf18      	it	ne
   810fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81100:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81104:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81108:	d038      	beq.n	8117c <__aeabi_dmul+0xb4>
   8110a:	fba0 ce02 	umull	ip, lr, r0, r2
   8110e:	f04f 0500 	mov.w	r5, #0
   81112:	fbe1 e502 	umlal	lr, r5, r1, r2
   81116:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8111a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8111e:	f04f 0600 	mov.w	r6, #0
   81122:	fbe1 5603 	umlal	r5, r6, r1, r3
   81126:	f09c 0f00 	teq	ip, #0
   8112a:	bf18      	it	ne
   8112c:	f04e 0e01 	orrne.w	lr, lr, #1
   81130:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81134:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81138:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8113c:	d204      	bcs.n	81148 <__aeabi_dmul+0x80>
   8113e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81142:	416d      	adcs	r5, r5
   81144:	eb46 0606 	adc.w	r6, r6, r6
   81148:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8114c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81150:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81154:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81158:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8115c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81160:	bf88      	it	hi
   81162:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81166:	d81e      	bhi.n	811a6 <__aeabi_dmul+0xde>
   81168:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8116c:	bf08      	it	eq
   8116e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81172:	f150 0000 	adcs.w	r0, r0, #0
   81176:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8117a:	bd70      	pop	{r4, r5, r6, pc}
   8117c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81180:	ea46 0101 	orr.w	r1, r6, r1
   81184:	ea40 0002 	orr.w	r0, r0, r2
   81188:	ea81 0103 	eor.w	r1, r1, r3
   8118c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81190:	bfc2      	ittt	gt
   81192:	ebd4 050c 	rsbsgt	r5, r4, ip
   81196:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8119a:	bd70      	popgt	{r4, r5, r6, pc}
   8119c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   811a0:	f04f 0e00 	mov.w	lr, #0
   811a4:	3c01      	subs	r4, #1
   811a6:	f300 80ab 	bgt.w	81300 <__aeabi_dmul+0x238>
   811aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
   811ae:	bfde      	ittt	le
   811b0:	2000      	movle	r0, #0
   811b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   811b6:	bd70      	pople	{r4, r5, r6, pc}
   811b8:	f1c4 0400 	rsb	r4, r4, #0
   811bc:	3c20      	subs	r4, #32
   811be:	da35      	bge.n	8122c <__aeabi_dmul+0x164>
   811c0:	340c      	adds	r4, #12
   811c2:	dc1b      	bgt.n	811fc <__aeabi_dmul+0x134>
   811c4:	f104 0414 	add.w	r4, r4, #20
   811c8:	f1c4 0520 	rsb	r5, r4, #32
   811cc:	fa00 f305 	lsl.w	r3, r0, r5
   811d0:	fa20 f004 	lsr.w	r0, r0, r4
   811d4:	fa01 f205 	lsl.w	r2, r1, r5
   811d8:	ea40 0002 	orr.w	r0, r0, r2
   811dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   811e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   811e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   811e8:	fa21 f604 	lsr.w	r6, r1, r4
   811ec:	eb42 0106 	adc.w	r1, r2, r6
   811f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   811f4:	bf08      	it	eq
   811f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   811fa:	bd70      	pop	{r4, r5, r6, pc}
   811fc:	f1c4 040c 	rsb	r4, r4, #12
   81200:	f1c4 0520 	rsb	r5, r4, #32
   81204:	fa00 f304 	lsl.w	r3, r0, r4
   81208:	fa20 f005 	lsr.w	r0, r0, r5
   8120c:	fa01 f204 	lsl.w	r2, r1, r4
   81210:	ea40 0002 	orr.w	r0, r0, r2
   81214:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81218:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8121c:	f141 0100 	adc.w	r1, r1, #0
   81220:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81224:	bf08      	it	eq
   81226:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8122a:	bd70      	pop	{r4, r5, r6, pc}
   8122c:	f1c4 0520 	rsb	r5, r4, #32
   81230:	fa00 f205 	lsl.w	r2, r0, r5
   81234:	ea4e 0e02 	orr.w	lr, lr, r2
   81238:	fa20 f304 	lsr.w	r3, r0, r4
   8123c:	fa01 f205 	lsl.w	r2, r1, r5
   81240:	ea43 0302 	orr.w	r3, r3, r2
   81244:	fa21 f004 	lsr.w	r0, r1, r4
   81248:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8124c:	fa21 f204 	lsr.w	r2, r1, r4
   81250:	ea20 0002 	bic.w	r0, r0, r2
   81254:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81258:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8125c:	bf08      	it	eq
   8125e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81262:	bd70      	pop	{r4, r5, r6, pc}
   81264:	f094 0f00 	teq	r4, #0
   81268:	d10f      	bne.n	8128a <__aeabi_dmul+0x1c2>
   8126a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8126e:	0040      	lsls	r0, r0, #1
   81270:	eb41 0101 	adc.w	r1, r1, r1
   81274:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81278:	bf08      	it	eq
   8127a:	3c01      	subeq	r4, #1
   8127c:	d0f7      	beq.n	8126e <__aeabi_dmul+0x1a6>
   8127e:	ea41 0106 	orr.w	r1, r1, r6
   81282:	f095 0f00 	teq	r5, #0
   81286:	bf18      	it	ne
   81288:	4770      	bxne	lr
   8128a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8128e:	0052      	lsls	r2, r2, #1
   81290:	eb43 0303 	adc.w	r3, r3, r3
   81294:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81298:	bf08      	it	eq
   8129a:	3d01      	subeq	r5, #1
   8129c:	d0f7      	beq.n	8128e <__aeabi_dmul+0x1c6>
   8129e:	ea43 0306 	orr.w	r3, r3, r6
   812a2:	4770      	bx	lr
   812a4:	ea94 0f0c 	teq	r4, ip
   812a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   812ac:	bf18      	it	ne
   812ae:	ea95 0f0c 	teqne	r5, ip
   812b2:	d00c      	beq.n	812ce <__aeabi_dmul+0x206>
   812b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   812b8:	bf18      	it	ne
   812ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   812be:	d1d1      	bne.n	81264 <__aeabi_dmul+0x19c>
   812c0:	ea81 0103 	eor.w	r1, r1, r3
   812c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   812c8:	f04f 0000 	mov.w	r0, #0
   812cc:	bd70      	pop	{r4, r5, r6, pc}
   812ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   812d2:	bf06      	itte	eq
   812d4:	4610      	moveq	r0, r2
   812d6:	4619      	moveq	r1, r3
   812d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   812dc:	d019      	beq.n	81312 <__aeabi_dmul+0x24a>
   812de:	ea94 0f0c 	teq	r4, ip
   812e2:	d102      	bne.n	812ea <__aeabi_dmul+0x222>
   812e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   812e8:	d113      	bne.n	81312 <__aeabi_dmul+0x24a>
   812ea:	ea95 0f0c 	teq	r5, ip
   812ee:	d105      	bne.n	812fc <__aeabi_dmul+0x234>
   812f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   812f4:	bf1c      	itt	ne
   812f6:	4610      	movne	r0, r2
   812f8:	4619      	movne	r1, r3
   812fa:	d10a      	bne.n	81312 <__aeabi_dmul+0x24a>
   812fc:	ea81 0103 	eor.w	r1, r1, r3
   81300:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81304:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81308:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8130c:	f04f 0000 	mov.w	r0, #0
   81310:	bd70      	pop	{r4, r5, r6, pc}
   81312:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81316:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8131a:	bd70      	pop	{r4, r5, r6, pc}

0008131c <__aeabi_ddiv>:
   8131c:	b570      	push	{r4, r5, r6, lr}
   8131e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81322:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81326:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8132a:	bf1d      	ittte	ne
   8132c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81330:	ea94 0f0c 	teqne	r4, ip
   81334:	ea95 0f0c 	teqne	r5, ip
   81338:	f000 f8a7 	bleq	8148a <__aeabi_ddiv+0x16e>
   8133c:	eba4 0405 	sub.w	r4, r4, r5
   81340:	ea81 0e03 	eor.w	lr, r1, r3
   81344:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81348:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8134c:	f000 8088 	beq.w	81460 <__aeabi_ddiv+0x144>
   81350:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81354:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81358:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8135c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81360:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81364:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81368:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8136c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81370:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81374:	429d      	cmp	r5, r3
   81376:	bf08      	it	eq
   81378:	4296      	cmpeq	r6, r2
   8137a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8137e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81382:	d202      	bcs.n	8138a <__aeabi_ddiv+0x6e>
   81384:	085b      	lsrs	r3, r3, #1
   81386:	ea4f 0232 	mov.w	r2, r2, rrx
   8138a:	1ab6      	subs	r6, r6, r2
   8138c:	eb65 0503 	sbc.w	r5, r5, r3
   81390:	085b      	lsrs	r3, r3, #1
   81392:	ea4f 0232 	mov.w	r2, r2, rrx
   81396:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8139a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8139e:	ebb6 0e02 	subs.w	lr, r6, r2
   813a2:	eb75 0e03 	sbcs.w	lr, r5, r3
   813a6:	bf22      	ittt	cs
   813a8:	1ab6      	subcs	r6, r6, r2
   813aa:	4675      	movcs	r5, lr
   813ac:	ea40 000c 	orrcs.w	r0, r0, ip
   813b0:	085b      	lsrs	r3, r3, #1
   813b2:	ea4f 0232 	mov.w	r2, r2, rrx
   813b6:	ebb6 0e02 	subs.w	lr, r6, r2
   813ba:	eb75 0e03 	sbcs.w	lr, r5, r3
   813be:	bf22      	ittt	cs
   813c0:	1ab6      	subcs	r6, r6, r2
   813c2:	4675      	movcs	r5, lr
   813c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   813c8:	085b      	lsrs	r3, r3, #1
   813ca:	ea4f 0232 	mov.w	r2, r2, rrx
   813ce:	ebb6 0e02 	subs.w	lr, r6, r2
   813d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   813d6:	bf22      	ittt	cs
   813d8:	1ab6      	subcs	r6, r6, r2
   813da:	4675      	movcs	r5, lr
   813dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   813e0:	085b      	lsrs	r3, r3, #1
   813e2:	ea4f 0232 	mov.w	r2, r2, rrx
   813e6:	ebb6 0e02 	subs.w	lr, r6, r2
   813ea:	eb75 0e03 	sbcs.w	lr, r5, r3
   813ee:	bf22      	ittt	cs
   813f0:	1ab6      	subcs	r6, r6, r2
   813f2:	4675      	movcs	r5, lr
   813f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   813f8:	ea55 0e06 	orrs.w	lr, r5, r6
   813fc:	d018      	beq.n	81430 <__aeabi_ddiv+0x114>
   813fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81402:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81406:	ea4f 1606 	mov.w	r6, r6, lsl #4
   8140a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   8140e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81412:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81416:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   8141a:	d1c0      	bne.n	8139e <__aeabi_ddiv+0x82>
   8141c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81420:	d10b      	bne.n	8143a <__aeabi_ddiv+0x11e>
   81422:	ea41 0100 	orr.w	r1, r1, r0
   81426:	f04f 0000 	mov.w	r0, #0
   8142a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   8142e:	e7b6      	b.n	8139e <__aeabi_ddiv+0x82>
   81430:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81434:	bf04      	itt	eq
   81436:	4301      	orreq	r1, r0
   81438:	2000      	moveq	r0, #0
   8143a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8143e:	bf88      	it	hi
   81440:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81444:	f63f aeaf 	bhi.w	811a6 <__aeabi_dmul+0xde>
   81448:	ebb5 0c03 	subs.w	ip, r5, r3
   8144c:	bf04      	itt	eq
   8144e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81452:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81456:	f150 0000 	adcs.w	r0, r0, #0
   8145a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8145e:	bd70      	pop	{r4, r5, r6, pc}
   81460:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81464:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81468:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8146c:	bfc2      	ittt	gt
   8146e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81472:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81476:	bd70      	popgt	{r4, r5, r6, pc}
   81478:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8147c:	f04f 0e00 	mov.w	lr, #0
   81480:	3c01      	subs	r4, #1
   81482:	e690      	b.n	811a6 <__aeabi_dmul+0xde>
   81484:	ea45 0e06 	orr.w	lr, r5, r6
   81488:	e68d      	b.n	811a6 <__aeabi_dmul+0xde>
   8148a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8148e:	ea94 0f0c 	teq	r4, ip
   81492:	bf08      	it	eq
   81494:	ea95 0f0c 	teqeq	r5, ip
   81498:	f43f af3b 	beq.w	81312 <__aeabi_dmul+0x24a>
   8149c:	ea94 0f0c 	teq	r4, ip
   814a0:	d10a      	bne.n	814b8 <__aeabi_ddiv+0x19c>
   814a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   814a6:	f47f af34 	bne.w	81312 <__aeabi_dmul+0x24a>
   814aa:	ea95 0f0c 	teq	r5, ip
   814ae:	f47f af25 	bne.w	812fc <__aeabi_dmul+0x234>
   814b2:	4610      	mov	r0, r2
   814b4:	4619      	mov	r1, r3
   814b6:	e72c      	b.n	81312 <__aeabi_dmul+0x24a>
   814b8:	ea95 0f0c 	teq	r5, ip
   814bc:	d106      	bne.n	814cc <__aeabi_ddiv+0x1b0>
   814be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   814c2:	f43f aefd 	beq.w	812c0 <__aeabi_dmul+0x1f8>
   814c6:	4610      	mov	r0, r2
   814c8:	4619      	mov	r1, r3
   814ca:	e722      	b.n	81312 <__aeabi_dmul+0x24a>
   814cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   814d0:	bf18      	it	ne
   814d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   814d6:	f47f aec5 	bne.w	81264 <__aeabi_dmul+0x19c>
   814da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   814de:	f47f af0d 	bne.w	812fc <__aeabi_dmul+0x234>
   814e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   814e6:	f47f aeeb 	bne.w	812c0 <__aeabi_dmul+0x1f8>
   814ea:	e712      	b.n	81312 <__aeabi_dmul+0x24a>

000814ec <__aeabi_d2uiz>:
   814ec:	004a      	lsls	r2, r1, #1
   814ee:	d211      	bcs.n	81514 <__aeabi_d2uiz+0x28>
   814f0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   814f4:	d211      	bcs.n	8151a <__aeabi_d2uiz+0x2e>
   814f6:	d50d      	bpl.n	81514 <__aeabi_d2uiz+0x28>
   814f8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   814fc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81500:	d40e      	bmi.n	81520 <__aeabi_d2uiz+0x34>
   81502:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81506:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8150a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8150e:	fa23 f002 	lsr.w	r0, r3, r2
   81512:	4770      	bx	lr
   81514:	f04f 0000 	mov.w	r0, #0
   81518:	4770      	bx	lr
   8151a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8151e:	d102      	bne.n	81526 <__aeabi_d2uiz+0x3a>
   81520:	f04f 30ff 	mov.w	r0, #4294967295
   81524:	4770      	bx	lr
   81526:	f04f 0000 	mov.w	r0, #0
   8152a:	4770      	bx	lr

0008152c <__libc_init_array>:
   8152c:	b570      	push	{r4, r5, r6, lr}
   8152e:	4e0f      	ldr	r6, [pc, #60]	; (8156c <__libc_init_array+0x40>)
   81530:	4d0f      	ldr	r5, [pc, #60]	; (81570 <__libc_init_array+0x44>)
   81532:	1b76      	subs	r6, r6, r5
   81534:	10b6      	asrs	r6, r6, #2
   81536:	bf18      	it	ne
   81538:	2400      	movne	r4, #0
   8153a:	d005      	beq.n	81548 <__libc_init_array+0x1c>
   8153c:	3401      	adds	r4, #1
   8153e:	f855 3b04 	ldr.w	r3, [r5], #4
   81542:	4798      	blx	r3
   81544:	42a6      	cmp	r6, r4
   81546:	d1f9      	bne.n	8153c <__libc_init_array+0x10>
   81548:	4e0a      	ldr	r6, [pc, #40]	; (81574 <__libc_init_array+0x48>)
   8154a:	4d0b      	ldr	r5, [pc, #44]	; (81578 <__libc_init_array+0x4c>)
   8154c:	f000 f8f8 	bl	81740 <_init>
   81550:	1b76      	subs	r6, r6, r5
   81552:	10b6      	asrs	r6, r6, #2
   81554:	bf18      	it	ne
   81556:	2400      	movne	r4, #0
   81558:	d006      	beq.n	81568 <__libc_init_array+0x3c>
   8155a:	3401      	adds	r4, #1
   8155c:	f855 3b04 	ldr.w	r3, [r5], #4
   81560:	4798      	blx	r3
   81562:	42a6      	cmp	r6, r4
   81564:	d1f9      	bne.n	8155a <__libc_init_array+0x2e>
   81566:	bd70      	pop	{r4, r5, r6, pc}
   81568:	bd70      	pop	{r4, r5, r6, pc}
   8156a:	bf00      	nop
   8156c:	0008174c 	.word	0x0008174c
   81570:	0008174c 	.word	0x0008174c
   81574:	00081754 	.word	0x00081754
   81578:	0008174c 	.word	0x0008174c

0008157c <register_fini>:
   8157c:	4b02      	ldr	r3, [pc, #8]	; (81588 <register_fini+0xc>)
   8157e:	b113      	cbz	r3, 81586 <register_fini+0xa>
   81580:	4802      	ldr	r0, [pc, #8]	; (8158c <register_fini+0x10>)
   81582:	f000 b805 	b.w	81590 <atexit>
   81586:	4770      	bx	lr
   81588:	00000000 	.word	0x00000000
   8158c:	0008159d 	.word	0x0008159d

00081590 <atexit>:
   81590:	2300      	movs	r3, #0
   81592:	4601      	mov	r1, r0
   81594:	461a      	mov	r2, r3
   81596:	4618      	mov	r0, r3
   81598:	f000 b81e 	b.w	815d8 <__register_exitproc>

0008159c <__libc_fini_array>:
   8159c:	b538      	push	{r3, r4, r5, lr}
   8159e:	4c0a      	ldr	r4, [pc, #40]	; (815c8 <__libc_fini_array+0x2c>)
   815a0:	4d0a      	ldr	r5, [pc, #40]	; (815cc <__libc_fini_array+0x30>)
   815a2:	1b64      	subs	r4, r4, r5
   815a4:	10a4      	asrs	r4, r4, #2
   815a6:	d00a      	beq.n	815be <__libc_fini_array+0x22>
   815a8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   815ac:	3b01      	subs	r3, #1
   815ae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   815b2:	3c01      	subs	r4, #1
   815b4:	f855 3904 	ldr.w	r3, [r5], #-4
   815b8:	4798      	blx	r3
   815ba:	2c00      	cmp	r4, #0
   815bc:	d1f9      	bne.n	815b2 <__libc_fini_array+0x16>
   815be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   815c2:	f000 b8c7 	b.w	81754 <_fini>
   815c6:	bf00      	nop
   815c8:	00081764 	.word	0x00081764
   815cc:	00081760 	.word	0x00081760

000815d0 <__retarget_lock_acquire_recursive>:
   815d0:	4770      	bx	lr
   815d2:	bf00      	nop

000815d4 <__retarget_lock_release_recursive>:
   815d4:	4770      	bx	lr
   815d6:	bf00      	nop

000815d8 <__register_exitproc>:
   815d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   815dc:	4d2c      	ldr	r5, [pc, #176]	; (81690 <__register_exitproc+0xb8>)
   815de:	4606      	mov	r6, r0
   815e0:	6828      	ldr	r0, [r5, #0]
   815e2:	4698      	mov	r8, r3
   815e4:	460f      	mov	r7, r1
   815e6:	4691      	mov	r9, r2
   815e8:	f7ff fff2 	bl	815d0 <__retarget_lock_acquire_recursive>
   815ec:	4b29      	ldr	r3, [pc, #164]	; (81694 <__register_exitproc+0xbc>)
   815ee:	681c      	ldr	r4, [r3, #0]
   815f0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   815f4:	2b00      	cmp	r3, #0
   815f6:	d03e      	beq.n	81676 <__register_exitproc+0x9e>
   815f8:	685a      	ldr	r2, [r3, #4]
   815fa:	2a1f      	cmp	r2, #31
   815fc:	dc1c      	bgt.n	81638 <__register_exitproc+0x60>
   815fe:	f102 0e01 	add.w	lr, r2, #1
   81602:	b176      	cbz	r6, 81622 <__register_exitproc+0x4a>
   81604:	2101      	movs	r1, #1
   81606:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8160a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   8160e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   81612:	4091      	lsls	r1, r2
   81614:	4308      	orrs	r0, r1
   81616:	2e02      	cmp	r6, #2
   81618:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   8161c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   81620:	d023      	beq.n	8166a <__register_exitproc+0x92>
   81622:	3202      	adds	r2, #2
   81624:	f8c3 e004 	str.w	lr, [r3, #4]
   81628:	6828      	ldr	r0, [r5, #0]
   8162a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   8162e:	f7ff ffd1 	bl	815d4 <__retarget_lock_release_recursive>
   81632:	2000      	movs	r0, #0
   81634:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81638:	4b17      	ldr	r3, [pc, #92]	; (81698 <__register_exitproc+0xc0>)
   8163a:	b30b      	cbz	r3, 81680 <__register_exitproc+0xa8>
   8163c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   81640:	f3af 8000 	nop.w
   81644:	4603      	mov	r3, r0
   81646:	b1d8      	cbz	r0, 81680 <__register_exitproc+0xa8>
   81648:	2000      	movs	r0, #0
   8164a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   8164e:	f04f 0e01 	mov.w	lr, #1
   81652:	6058      	str	r0, [r3, #4]
   81654:	6019      	str	r1, [r3, #0]
   81656:	4602      	mov	r2, r0
   81658:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8165c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   81660:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   81664:	2e00      	cmp	r6, #0
   81666:	d0dc      	beq.n	81622 <__register_exitproc+0x4a>
   81668:	e7cc      	b.n	81604 <__register_exitproc+0x2c>
   8166a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   8166e:	4301      	orrs	r1, r0
   81670:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   81674:	e7d5      	b.n	81622 <__register_exitproc+0x4a>
   81676:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8167a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   8167e:	e7bb      	b.n	815f8 <__register_exitproc+0x20>
   81680:	6828      	ldr	r0, [r5, #0]
   81682:	f7ff ffa7 	bl	815d4 <__retarget_lock_release_recursive>
   81686:	f04f 30ff 	mov.w	r0, #4294967295
   8168a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8168e:	bf00      	nop
   81690:	20000430 	.word	0x20000430
   81694:	0008173c 	.word	0x0008173c
   81698:	00000000 	.word	0x00000000
   8169c:	304e4143 	.word	0x304e4143
   816a0:	73656d20 	.word	0x73656d20
   816a4:	65676173 	.word	0x65676173
   816a8:	72726120 	.word	0x72726120
   816ac:	64657669 	.word	0x64657669
   816b0:	206e6920 	.word	0x206e6920
   816b4:	2d6e6f6e 	.word	0x2d6e6f6e
   816b8:	64657375 	.word	0x64657375
   816bc:	69616d20 	.word	0x69616d20
   816c0:	786f626c 	.word	0x786f626c
   816c4:	00000d0a 	.word	0x00000d0a
   816c8:	656d6147 	.word	0x656d6147
   816cc:	76694c20 	.word	0x76694c20
   816d0:	203a7365 	.word	0x203a7365
   816d4:	0d206425 	.word	0x0d206425
   816d8:	0000000a 	.word	0x0000000a
   816dc:	6f746f6d 	.word	0x6f746f6d
   816e0:	6e692072 	.word	0x6e692072
   816e4:	63207469 	.word	0x63207469
   816e8:	6c706d6f 	.word	0x6c706d6f
   816ec:	20657465 	.word	0x20657465
   816f0:	00000d0a 	.word	0x00000d0a
   816f4:	65746e49 	.word	0x65746e49
   816f8:	70757272 	.word	0x70757272
   816fc:	6e492074 	.word	0x6e492074
   81700:	63207469 	.word	0x63207469
   81704:	6c706d6f 	.word	0x6c706d6f
   81708:	64657465 	.word	0x64657465
   8170c:	6325202c 	.word	0x6325202c
   81710:	00000000 	.word	0x00000000
   81714:	6c756e28 	.word	0x6c756e28
   81718:	0000296c 	.word	0x0000296c
   8171c:	3a525245 	.word	0x3a525245
   81720:	52415520 	.word	0x52415520
   81724:	58522054 	.word	0x58522054
   81728:	66756220 	.word	0x66756220
   8172c:	20726566 	.word	0x20726566
   81730:	66207369 	.word	0x66207369
   81734:	0a6c6c75 	.word	0x0a6c6c75
   81738:	0000000d 	.word	0x0000000d

0008173c <_global_impure_ptr>:
   8173c:	20000008                                ... 

00081740 <_init>:
   81740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81742:	bf00      	nop
   81744:	bcf8      	pop	{r3, r4, r5, r6, r7}
   81746:	bc08      	pop	{r3}
   81748:	469e      	mov	lr, r3
   8174a:	4770      	bx	lr

0008174c <__init_array_start>:
   8174c:	0008157d 	.word	0x0008157d

00081750 <__frame_dummy_init_array_entry>:
   81750:	00080119                                ....

00081754 <_fini>:
   81754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81756:	bf00      	nop
   81758:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8175a:	bc08      	pop	{r3}
   8175c:	469e      	mov	lr, r3
   8175e:	4770      	bx	lr

00081760 <__fini_array_start>:
   81760:	000800f5 	.word	0x000800f5
