	component Fix_Mul is
		port (
			clk    : in  std_logic                     := 'X';             -- clk
			rst    : in  std_logic                     := 'X';             -- reset
			en     : in  std_logic_vector(0 downto 0)  := (others => 'X'); -- en
			a      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- a
			b      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- b
			result : out std_logic_vector(63 downto 0)                     -- result
		);
	end component Fix_Mul;

