# APB-BUS-
In this project ,Full APB 2.0 protocol implementation (IDLE → SETUP → ACCESS FSM),UART peripheral with 9600 baud full-duplex communication,I2C master controller with proper START/STOP conditions,Comprehensive testbench with automated verification, Successfully synthesized &amp; verified on Artix-7 FPGA (5.12% LUT utilization!)
