{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697220569029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697220569030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 15:09:28 2023 " "Processing started: Fri Oct 13 15:09:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697220569030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220569030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gol -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off gol -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220569030 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697220569226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697220569226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../../../__BUILD-RISC-V/hwtest/vga.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220576650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220576650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220576650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220576650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../../../__BUILD-RISC-V/hwtest/random.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220576651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220576651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v" { { "Info" "ISGN_ENTITY_NAME" "1 gol " "Found entity 1: gol" {  } { { "../../../__BUILD-RISC-V/hwtest/gol.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220576651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220576651 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_PIXEL top.v(28) " "Verilog HDL Implicit Net warning at top.v(28): created implicit net for \"VGA_PIXEL\"" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220576652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697220576721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:video " "Elaborating entity \"vga\" for hierarchy \"vga:video\"" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "video" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220576835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gol gol:board " "Elaborating entity \"gol\" for hierarchy \"gol:board\"" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "board" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220576846 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gol.v(11) " "Verilog HDL Declaration warning at gol.v(11): vector has more than 2**16 bits" {  } { { "../../../__BUILD-RISC-V/hwtest/gol.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v" 11 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697220576846 "|top|gol:board"}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 gol.v(30) " "Verilog HDL Declaration warning at gol.v(30): vector has more than 2**16 bits" {  } { { "../../../__BUILD-RISC-V/hwtest/gol.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v" 30 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1697220577006 "|top|gol:board"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random gol:board\|random:lfsr " "Elaborating entity \"random\" for hierarchy \"gol:board\|random:lfsr\"" {  } { { "../../../__BUILD-RISC-V/hwtest/gol.v" "lfsr" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/gol.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220601387 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "gol:board\|fifo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"gol:board\|fifo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 306557 " "Parameter TAP_DISTANCE set to 306557" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697220651181 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "gol:board\|row1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"gol:board\|row1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 638 " "Parameter TAP_DISTANCE set to 638" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1697220651181 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697220651181 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697220651181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gol:board\|altshift_taps:fifo_rtl_0 " "Elaborated megafunction instantiation \"gol:board\|altshift_taps:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220651819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gol:board\|altshift_taps:fifo_rtl_0 " "Instantiated megafunction \"gol:board\|altshift_taps:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220651819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 306557 " "Parameter \"TAP_DISTANCE\" = \"306557\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220651819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220651819 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697220651819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_42n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_42n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_42n " "Found entity 1: shift_taps_42n" {  } { { "db/shift_taps_42n.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_42n.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220651877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220651877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a291 " "Found entity 1: altsyncram_a291" {  } { { "db/altsyncram_a291.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_a291.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220651929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220651929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_b2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_b2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_b2b " "Found entity 1: decode_b2b" {  } { { "db/decode_b2b.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/decode_b2b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ksb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ksb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ksb " "Found entity 1: mux_ksb" {  } { { "db/mux_ksb.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/mux_ksb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t6g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t6g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t6g " "Found entity 1: cntr_t6g" {  } { { "db/cntr_t6g.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_t6g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_amc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_amc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_amc " "Found entity 1: cmpr_amc" {  } { { "db/cmpr_amc.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_amc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gol:board\|altshift_taps:row1_rtl_0 " "Elaborated megafunction instantiation \"gol:board\|altshift_taps:row1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220652312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gol:board\|altshift_taps:row1_rtl_0 " "Instantiated megafunction \"gol:board\|altshift_taps:row1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220652312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 638 " "Parameter \"TAP_DISTANCE\" = \"638\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220652312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697220652312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697220652312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ctm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ctm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ctm " "Found entity 1: shift_taps_ctm" {  } { { "db/shift_taps_ctm.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/shift_taps_ctm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o81 " "Found entity 1: altsyncram_8o81" {  } { { "db/altsyncram_8o81.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/altsyncram_8o81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r1g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r1g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r1g " "Found entity 1: cntr_r1g" {  } { { "db/cntr_r1g.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cntr_r1g.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1mc " "Found entity 1: cmpr_1mc" {  } { { "db/cmpr_1mc.tdf" "" { Text "/home/esl/Workspace/BUILD-RISC-V/hwtest/de2i150/db/cmpr_1mc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697220652453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220652453 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697220654844 "|top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "../../../__BUILD-RISC-V/hwtest/top.v" "" { Text "/home/esl/Workspace/__BUILD-RISC-V/hwtest/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697220654844 "|top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697220654844 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697220654969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697220656009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697220656009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "317 " "Implemented 317 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697220656601 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697220656601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "243 " "Implemented 243 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697220656601 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1697220656601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697220656601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1681 " "Peak virtual memory: 1681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697220656610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 15:10:56 2023 " "Processing ended: Fri Oct 13 15:10:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697220656610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697220656610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697220656610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697220656610 ""}
