# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
# Date created = 22:28:56  November 28, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		KeyBoard_Reader_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY KeyBoard_Reader
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:28:56  NOVEMBER 28, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 16.0.0
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/PS2_Controller/timer_3s.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/PS2_Controller/PS2_Controller.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/PS2_Controller/Keyboard_Parser_Modifier.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/PS2_Controller/Altera_UP_PS2_Data_In.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/PS2_Controller/Altera_UP_PS2_Command_Out.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/VGA_sequence_drawing.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/VGA_score.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/vga_pll.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/vga_controller.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/VGA_character_drawing.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/vga_address_translator.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/vga_adapter.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/hex_decoder.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/datapath_sequence.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/datapath_draw.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/control_sequence.v"
set_global_assignment -name VERILOG_FILE "//SRVD/Homes\$/wangka45/Desktop/QuartusProject - Copy/sequence_drawing_module/control_draw.v"
set_global_assignment -name VERILOG_FILE KeyBoard_Reader.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR simulation/modelsim -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation