{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712527401782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712527401782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 19:03:21 2024 " "Processing started: Sun Apr 07 19:03:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712527401782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712527401782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712527401782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712527402016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712527402016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtracao-Behavior " "Found design unit 1: Subtracao-Behavior" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtracao " "Found entity 1: Subtracao" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Soma-Behavior " "Found design unit 1: Soma-Behavior" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Soma " "Found entity 1: Soma" {  } { { "soma.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/soma.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRight-Behavior " "Found design unit 1: ShiftRight-Behavior" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRight " "Found entity 1: ShiftRight" {  } { { "shiftright.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftright.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-Behavior " "Found design unit 1: ShiftLeft-Behavior" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd-comportamento " "Found design unit 1: sd-comportamento" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd " "Found entity 1: sd" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or_Logic-Behavior " "Found design unit 1: Or_Logic-Behavior" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or_Logic " "Found entity 1: Or_Logic" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notb-comportamento " "Found design unit 1: notb-comportamento" {  } { { "not_b.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 notb " "Found entity 1: notb" {  } { { "not_b.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_a-comportamento " "Found design unit 1: not_a-comportamento" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_a " "Found entity 1: not_a" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmenosum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmenosum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmenosUm-Behavior " "Found design unit 1: NmenosUm-Behavior" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmenosUm " "Found entity 1: NmenosUm" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmaisum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nmaisum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NmaisUm-Behavior " "Found design unit 1: NmaisUm-Behavior" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""} { "Info" "ISGN_ENTITY_NAME" "1 NmaisUm " "Found entity 1: NmaisUm" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And_Logic-Behavior " "Found design unit 1: And_Logic-Behavior" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""} { "Info" "ISGN_ENTITY_NAME" "1 And_Logic " "Found entity 1: And_Logic" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712527408907 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712527408923 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A testbench.vhd(41) " "Using initial value X (don't care) for net \"A\" at testbench.vhd(41)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408923 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "B testbench.vhd(41) " "Using initial value X (don't care) for net \"B\" at testbench.vhd(41)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408923 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sel testbench.vhd(42) " "Using initial value X (don't care) for net \"sel\" at testbench.vhd(42)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 42 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408923 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:dut " "Elaborating entity \"sd\" for hierarchy \"sd:dut\"" {  } { { "testbench.vhd" "dut" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Soma sd:dut\|Soma:inst_soma " "Elaborating entity \"Soma\" for hierarchy \"sd:dut\|Soma:inst_soma\"" {  } { { "sd.vhd" "inst_soma" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtracao sd:dut\|Subtracao:inst_subtracao " "Elaborating entity \"Subtracao\" for hierarchy \"sd:dut\|Subtracao:inst_subtracao\"" {  } { { "sd.vhd" "inst_subtracao" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408954 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] subtracao.vhd(20) " "Inferred latch for \"S\[0\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] subtracao.vhd(20) " "Inferred latch for \"S\[1\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] subtracao.vhd(20) " "Inferred latch for \"S\[2\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] subtracao.vhd(20) " "Inferred latch for \"S\[3\]\" at subtracao.vhd(20)" {  } { { "subtracao.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/subtracao.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|Subtracao:inst_subtracao"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_Logic sd:dut\|And_Logic:inst_and " "Elaborating entity \"And_Logic\" for hierarchy \"sd:dut\|And_Logic:inst_and\"" {  } { { "sd.vhd" "inst_and" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408954 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] and_logic.vhd(19) " "Inferred latch for \"S\[0\]\" at and_logic.vhd(19)" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|And_Logic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] and_logic.vhd(19) " "Inferred latch for \"S\[1\]\" at and_logic.vhd(19)" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|And_Logic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] and_logic.vhd(19) " "Inferred latch for \"S\[2\]\" at and_logic.vhd(19)" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|And_Logic:inst_and"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] and_logic.vhd(19) " "Inferred latch for \"S\[3\]\" at and_logic.vhd(19)" {  } { { "and_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/and_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408954 "|testbench|sd:dut|And_Logic:inst_and"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_Logic sd:dut\|Or_Logic:inst_or " "Elaborating entity \"Or_Logic\" for hierarchy \"sd:dut\|Or_Logic:inst_or\"" {  } { { "sd.vhd" "inst_or" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408969 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] or_logic.vhd(19) " "Inferred latch for \"S\[0\]\" at or_logic.vhd(19)" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|Or_Logic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] or_logic.vhd(19) " "Inferred latch for \"S\[1\]\" at or_logic.vhd(19)" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|Or_Logic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] or_logic.vhd(19) " "Inferred latch for \"S\[2\]\" at or_logic.vhd(19)" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|Or_Logic:inst_or"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] or_logic.vhd(19) " "Inferred latch for \"S\[3\]\" at or_logic.vhd(19)" {  } { { "or_logic.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/or_logic.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|Or_Logic:inst_or"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_a sd:dut\|not_a:inst_notA " "Elaborating entity \"not_a\" for hierarchy \"sd:dut\|not_a:inst_notA\"" {  } { { "sd.vhd" "inst_notA" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408969 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] not_a.vhd(20) " "Inferred latch for \"S\[0\]\" at not_a.vhd(20)" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|not_a:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] not_a.vhd(20) " "Inferred latch for \"S\[1\]\" at not_a.vhd(20)" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|not_a:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] not_a.vhd(20) " "Inferred latch for \"S\[2\]\" at not_a.vhd(20)" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|not_a:inst_notA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] not_a.vhd(20) " "Inferred latch for \"S\[3\]\" at not_a.vhd(20)" {  } { { "not_a.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/not_a.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|not_a:inst_notA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft sd:dut\|ShiftLeft:inst_shiftLeft " "Elaborating entity \"ShiftLeft\" for hierarchy \"sd:dut\|ShiftLeft:inst_shiftLeft\"" {  } { { "sd.vhd" "inst_shiftLeft" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408969 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] shiftleft.vhd(19) " "Inferred latch for \"S\[0\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] shiftleft.vhd(19) " "Inferred latch for \"S\[1\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] shiftleft.vhd(19) " "Inferred latch for \"S\[2\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] shiftleft.vhd(19) " "Inferred latch for \"S\[3\]\" at shiftleft.vhd(19)" {  } { { "shiftleft.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shiftleft.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408969 "|testbench|sd:dut|ShiftLeft:inst_shiftLeft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRight sd:dut\|ShiftRight:inst_shiftRight " "Elaborating entity \"ShiftRight\" for hierarchy \"sd:dut\|ShiftRight:inst_shiftRight\"" {  } { { "sd.vhd" "inst_shiftRight" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NmaisUm sd:dut\|NmaisUm:inst_nmaisum " "Elaborating entity \"NmaisUm\" for hierarchy \"sd:dut\|NmaisUm:inst_nmaisum\"" {  } { { "sd.vhd" "inst_nmaisum" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] nmaisum.vhd(19) " "Inferred latch for \"S\[0\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] nmaisum.vhd(19) " "Inferred latch for \"S\[1\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] nmaisum.vhd(19) " "Inferred latch for \"S\[2\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] nmaisum.vhd(19) " "Inferred latch for \"S\[3\]\" at nmaisum.vhd(19)" {  } { { "nmaisum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmaisum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmaisUm:inst_nmaisum"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NmenosUm sd:dut\|NmenosUm:inst_nmenosum " "Elaborating entity \"NmenosUm\" for hierarchy \"sd:dut\|NmenosUm:inst_nmenosum\"" {  } { { "sd.vhd" "inst_nmenosum" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712527408985 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] nmenosum.vhd(19) " "Inferred latch for \"S\[0\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] nmenosum.vhd(19) " "Inferred latch for \"S\[1\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] nmenosum.vhd(19) " "Inferred latch for \"S\[2\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] nmenosum.vhd(19) " "Inferred latch for \"S\[3\]\" at nmenosum.vhd(19)" {  } { { "nmenosum.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/nmenosum.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712527408985 "|testbench|sd:dut|NmenosUm:inst_nmenosum"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst_notB not_b " "Node instance \"inst_notB\" instantiates undefined entity \"not_b\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "sd.vhd" "inst_notB" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 131 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Design Software" 0 -1 1712527408985 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712527409032 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 07 19:03:29 2024 " "Processing ended: Sun Apr 07 19:03:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712527409032 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712527409032 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712527409032 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712527409032 ""}
