Release 14.2 - xst P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /tmp/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
Reading design: cam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cam"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No
Use New Parser                     : yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
change_error_to_warning            : "HDLCompiler:1511"
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Changing 'HDLCompiler:1511' to warning

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/julian/stereovision2/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/julian/stereovision2/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/julian/stereovision2/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/julian/stereovision2/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/julian/stereovision2/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/julian/stereovision2/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/julian/stereovision2/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/dcm_fixed.vhd" into library work
Parsing entity <dcm_fixed>.
Parsing architecture <xilinx> of entity <dcm_fixed>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/dcm_recfg.vhd" into library work
Parsing entity <dcm_recfg>.
Parsing architecture <xilinx> of entity <dcm_recfg>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/pixel_fifo.vhd" into library work
Parsing entity <pixel_fifo>.
Parsing architecture <pixel_fifo_a> of entity <pixel_fifo>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/mcb_pixel_fifo.vhd" into library work
Parsing entity <mcb_pixel_fifo>.
Parsing architecture <mcb_pixel_fifo_a> of entity <mcb_pixel_fifo>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/mcb_aux_fifo.vhd" into library work
Parsing entity <mcb_aux_fifo>.
Parsing architecture <mcb_aux_fifo_a> of entity <mcb_aux_fifo>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/cam_fifo.vhd" into library work
Parsing entity <cam_fifo>.
Parsing architecture <cam_fifo_a> of entity <cam_fifo>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/fx2.vhd" into library work
Parsing entity <fx2>.
Parsing architecture <xilinx> of entity <fx2>.
Parsing VHDL file "/home/julian/stereovision2/iodrp_mcb_controller.vhd" into library work
Parsing entity <iodrp_mcb_controller>.
Parsing architecture <trans> of entity <iodrp_mcb_controller>.
Parsing VHDL file "/home/julian/stereovision2/iodrp_controller.vhd" into library work
Parsing entity <iodrp_controller>.
Parsing architecture <trans> of entity <iodrp_controller>.
Parsing VHDL file "/home/julian/stereovision2/mcb_soft_calibration.vhd" into library work
Parsing entity <mcb_soft_calibration>.
Parsing architecture <trans> of entity <mcb_soft_calibration>.
Parsing VHDL file "/home/julian/stereovision2/mcb_soft_calibration_top.vhd" into library work
Parsing entity <mcb_soft_calibration_top>.
Parsing architecture <trans> of entity <mcb_soft_calibration_top>.
Parsing VHDL file "/home/julian/stereovision2/mcb_raw_wrapper.vhd" into library work
Parsing entity <mcb_raw_wrapper>.
Parsing architecture <aarch> of entity <mcb_raw_wrapper>.
Parsing VHDL file "/home/julian/stereovision2/memc3_wrapper.vhd" into library work
Parsing entity <memc3_wrapper>.
Parsing architecture <acch> of entity <memc3_wrapper>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/Video.vhd" into library digilent
Parsing package <Video>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/TWICtl.vhd" into library digilent
Parsing package <TWIUtils>.
Parsing package body <TWIUtils>.
Parsing entity <TWICtl>.
Parsing architecture <Behavioral> of entity <twictl>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/TMDSEncoder.vhd" into library digilent
Parsing entity <TMDSEncoder>.
Parsing architecture <Behavioral> of entity <tmdsencoder>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/SerializerN_1.vhd" into library digilent
Parsing entity <SerializerN_1>.
Parsing architecture <Behavioral> of entity <serializern_1>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/LocalRst.vhd" into library digilent
Parsing entity <LocalRst>.
Parsing architecture <Behavioral> of entity <localrst>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/InputSync.vhd" into library digilent
Parsing entity <InputSync>.
Parsing architecture <Behavioral> of entity <inputsync>.
Parsing entity <InputSyncV>.
Parsing architecture <Behavioral> of entity <inputsyncv>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/VideoTimingCtl.vhd" into library digilent
Parsing entity <VideoTimingCtl>.
Parsing architecture <Behavioral> of entity <videotimingctl>.
Parsing VHDL file "/home/julian/stereovision2/remote_sources/_/lib/digilent/DVITransmitter.vhd" into library digilent
Parsing entity <DVITransmitter>.
Parsing architecture <Behavioral> of entity <dvitransmitter>.
Parsing VHDL file "/home/julian/stereovision2/comm_fpga_fx2.vhdl" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/julian/stereovision2/cam_pkg.vhd" into library work
Parsing package <cam_pkg>.
Parsing package body <cam_pkg>.
Parsing VHDL file "/home/julian/stereovision2/pipe_head.vhd" into library work
Parsing entity <pipe_head>.
Parsing architecture <impl> of entity <pipe_head>.
Parsing VHDL file "/home/julian/stereovision2/mcb_feed.vhd" into library work
Parsing entity <mcb_feed>.
Parsing architecture <impl> of entity <mcb_feed>.
Parsing VHDL file "/home/julian/stereovision2/mcb_feed_dual.vhd" into library work
Parsing entity <mcb_feed_dual>.
Parsing architecture <impl> of entity <mcb_feed_dual>.
Parsing VHDL file "/home/julian/stereovision2/mcb_sink.vhd" into library work
Parsing entity <mcb_sink>.
Parsing architecture <impl> of entity <mcb_sink>.
Parsing VHDL file "/home/julian/stereovision2/fifo_sink.vhd" into library work
Parsing entity <fifo_sink>.
Parsing architecture <impl> of entity <fifo_sink>.
Parsing VHDL file "/home/julian/stereovision2/null.vhd" into library work
Parsing entity <null_filter>.
Parsing architecture <impl> of entity <null_filter>.
Parsing VHDL file "/home/julian/stereovision2/testpic.vhd" into library work
Parsing entity <testpic>.
Parsing architecture <impl> of entity <testpic>.
Parsing VHDL file "/home/julian/stereovision2/color_mux.vhd" into library work
Parsing entity <color_mux>.
Parsing architecture <impl> of entity <color_mux>.
Parsing VHDL file "/home/julian/stereovision2/skinfilter.vhd" into library work
Parsing entity <skinfilter>.
Parsing architecture <impl> of entity <skinfilter>.
Parsing VHDL file "/home/julian/stereovision2/romdata.vhd" into library work
Parsing entity <romdata>.
Parsing architecture <rtl> of entity <romdata>.
Parsing VHDL file "/home/julian/stereovision2/rom.vhd" into library work
Parsing entity <rom>.
Parsing architecture <rtl> of entity <rom>.
Parsing VHDL file "/home/julian/stereovision2/bilinear.vhd" into library work
Parsing entity <bilinear>.
Parsing architecture <arch> of entity <bilinear>.
Parsing VHDL file "/home/julian/stereovision2/bi.vhd" into library work
Parsing entity <bi>.
Parsing architecture <impl> of entity <bi>.
Parsing VHDL file "/home/julian/stereovision2/bi2.vhd" into library work
Parsing entity <bi2>.
Parsing architecture <impl> of entity <bi2>.
Parsing VHDL file "/home/julian/stereovision2/bi2_x.vhd" into library work
Parsing entity <bi2_x>.
Parsing architecture <impl> of entity <bi2_x>.
Parsing VHDL file "/home/julian/stereovision2/bi2_y.vhd" into library work
Parsing entity <bi2_y>.
Parsing architecture <impl> of entity <bi2_y>.
Parsing VHDL file "/home/julian/stereovision2/bi3.vhd" into library work
Parsing entity <bi3>.
Parsing architecture <impl> of entity <bi3>.
Parsing VHDL file "/home/julian/stereovision2/bit_ram.vhd" into library work
Parsing entity <bit_ram>.
Parsing architecture <myarch> of entity <bit_ram>.
Parsing VHDL file "/home/julian/stereovision2/translate.vhd" into library work
Parsing entity <translate>.
Parsing architecture <impl> of entity <translate>.
Parsing VHDL file "/home/julian/stereovision2/inf_shiftreg.vhd" into library work
Parsing entity <shiftreg>.
Parsing architecture <myarch> of entity <shiftreg>.
Parsing VHDL file "/home/julian/stereovision2/shiftreg.vhd" into library work
Parsing entity <shiftregister>.
Parsing architecture <rtl> of entity <shiftregister>.
Parsing VHDL file "/home/julian/stereovision2/line_buffer_mono_new.vhd" into library work
Parsing entity <line_buffer_mono>.
Parsing architecture <impl> of entity <line_buffer_mono>.
Parsing VHDL file "/home/julian/stereovision2/line_buffer_gray8_new.vhd" into library work
Parsing entity <line_buffer_gray8>.
Parsing architecture <impl> of entity <line_buffer_gray8>.
Parsing VHDL file "/home/julian/stereovision2/line_buffer_rgb565_new.vhd" into library work
Parsing entity <line_buffer_rgb565>.
Parsing architecture <impl> of entity <line_buffer_rgb565>.
Parsing VHDL file "/home/julian/stereovision2/win_buffer_mono.vhd" into library work
Parsing entity <window_mono>.
Parsing architecture <impl> of entity <window_mono>.
Parsing VHDL file "/home/julian/stereovision2/win_buffer_gray8.vhd" into library work
Parsing entity <window_gray8>.
Parsing architecture <impl> of entity <window_gray8>.
Parsing VHDL file "/home/julian/stereovision2/win_buffer_rgb565.vhd" into library work
Parsing entity <window_rgb565>.
Parsing architecture <impl> of entity <window_rgb565>.
Parsing VHDL file "/home/julian/stereovision2/translate_win_mono.vhd" into library work
Parsing entity <translate_win_mono>.
Parsing architecture <impl> of entity <translate_win_mono>.
Parsing VHDL file "/home/julian/stereovision2/translate_win_gray8.vhd" into library work
Parsing entity <translate_win_gray8>.
Parsing architecture <impl> of entity <translate_win_gray8>.
Parsing VHDL file "/home/julian/stereovision2/translate_win_rgb565.vhd" into library work
Parsing entity <translate_win_rgb565>.
Parsing architecture <impl> of entity <translate_win_rgb565>.
Parsing VHDL file "/home/julian/stereovision2/win_test_mono.vhd" into library work
Parsing entity <win_test_mono>.
Parsing architecture <impl> of entity <win_test_mono>.
Parsing VHDL file "/home/julian/stereovision2/win_test_gray8.vhd" into library work
Parsing entity <win_test_gray8>.
Parsing architecture <impl> of entity <win_test_gray8>.
Parsing VHDL file "/home/julian/stereovision2/win_test_rgb565.vhd" into library work
Parsing entity <win_test_rgb565>.
Parsing architecture <impl> of entity <win_test_rgb565>.
Parsing VHDL file "/home/julian/stereovision2/window_mono.vhd" into library work
Parsing entity <win_mono>.
Parsing architecture <myrtl> of entity <win_mono>.
Parsing VHDL file "/home/julian/stereovision2/morph_kernel.vhd" into library work
Parsing entity <morph_kernel>.
Parsing architecture <impl> of entity <morph_kernel>.
Parsing VHDL file "/home/julian/stereovision2/morph_new.vhd" into library work
Parsing entity <morph>.
Parsing architecture <myrtl> of entity <morph>.
Parsing VHDL file "/home/julian/stereovision2/morph_set.vhd" into library work
Parsing entity <morph_set>.
Parsing architecture <myrtl> of entity <morph_set>.
Parsing VHDL file "/home/julian/stereovision2/distort.vhd" into library work
Parsing entity <distort>.
Parsing architecture <myrtl> of entity <distort>.
Parsing VHDL file "/home/julian/stereovision2/cfg_sync.vhd" into library work
Parsing entity <cfg_sync>.
Parsing architecture <myrtl> of entity <cfg_sync>.
Parsing VHDL file "/home/julian/stereovision2/inspect_sync.vhd" into library work
Parsing entity <inspect_sync>.
Parsing architecture <myrtl> of entity <inspect_sync>.
Parsing VHDL file "/home/julian/stereovision2/SysCon.vhd" into library work
Parsing entity <SysCon>.
Parsing architecture <Behavioral> of entity <syscon>.
Parsing VHDL file "/home/julian/stereovision2/FBCtl.vhd" into library work
Parsing entity <FBCtl>.
Parsing architecture <Behavioral> of entity <fbctl>.
Parsing VHDL file "/home/julian/stereovision2/ipcore_dir/i2cfifo.vhd" into library work
Parsing entity <i2cfifo>.
Parsing architecture <i2cfifo_a> of entity <i2cfifo>.
Parsing VHDL file "/home/julian/stereovision2/i2c.vhd" into library work
Parsing entity <i2c>.
Parsing architecture <rtl> of entity <i2c>.
Parsing VHDL file "/home/julian/stereovision2/CamCtl.vhd" into library work
Parsing entity <CamCtl>.
Parsing architecture <Behavioral> of entity <camctl>.
Parsing VHDL file "/home/julian/stereovision2/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <behavioral> of entity <top>.
WARNING:HDLCompiler:946 - "/home/julian/stereovision2/top.vhd" Line 299: Actual for formal port dcam_a is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/julian/stereovision2/top.vhd" Line 360: Actual for formal port red_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/julian/stereovision2/top.vhd" Line 361: Actual for formal port green_i is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/julian/stereovision2/top.vhd" Line 362: Actual for formal port blue_i is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <SysCon> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm_fixed> (architecture <xilinx>) from library <work>.

Elaborating entity <dcm_recfg> (architecture <xilinx>) from library <work>.

Elaborating entity <VideoTimingCtl> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <LocalRst> (architecture <Behavioral>) with generics from library <digilent>.

Elaborating entity <FBCtl> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <memc3_wrapper> (architecture <acch>) with generics from library <work>.

Elaborating entity <mcb_raw_wrapper> (architecture <aarch>) with generics from library <work>.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 577: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 581: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:871 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 620: Using initial value "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for allzero since it is never assigned
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 3120: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 3408: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 3670: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 3877: Comparison between arrays of unequal length always returns FALSE.

Elaborating entity <mcb_soft_calibration_top> (architecture <trans>) with generics from library <work>.

Elaborating entity <mcb_soft_calibration> (architecture <trans>) with generics from library <work>.
WARNING:HDLCompiler:871 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 368: Using initial value '1' for start_broadcast since it is never assigned
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 483: Assignment to half_mv_du ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 485: Assignment to half_mv_dd ignored, since the identifier is never used

Elaborating entity <iodrp_controller> (architecture <trans>) from library <work>.
INFO:HDLCompiler:679 - "/home/julian/stereovision2/iodrp_controller.vhd" Line 352. Case statement is complete. others clause is never selected

Elaborating entity <iodrp_mcb_controller> (architecture <trans>) from library <work>.
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/iodrp_mcb_controller.vhd" Line 443: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/iodrp_mcb_controller.vhd" Line 467: bit_cnt7 should be on the sensitivity list of the process
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 559: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 773: Assignment to mcb_uodatavalid_u ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" Line 817: Assignment to iodrpctrlr_use_bkst ignored, since the identifier is never used
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_soft_calibration_top.vhd" Line 376: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6887: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6918: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6919: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6944: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6945: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6969: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6980: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6981: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6985: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:321 - "/home/julian/stereovision2/mcb_raw_wrapper.vhd" Line 6986: Comparison between arrays of unequal length always returns FALSE.
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 985: clkc should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 989: rd_data_sel should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 990: clkc should be on the sensitivity list of the process

Elaborating entity <InputSync> (architecture <Behavioral>) from library <digilent>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/FBCtl.vhd" Line 1040: Assignment to pa_wr_addr ignored, since the identifier is never used

Elaborating entity <mcb_pixel_fifo> (architecture <mcb_pixel_fifo_a>) from library <work>.

Elaborating entity <mcb_aux_fifo> (architecture <mcb_aux_fifo_a>) from library <work>.
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1408: pra_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1411: prb_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1414: auxr_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1417: pw_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1420: auxw_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1427: p0_cmd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1431: my_pixel_a_rd_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1436: p0_rd_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1441: p0_rd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1452: p0_cmd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1456: my_pixel_b_rd_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1461: p0_rd_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1466: p0_rd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1477: p0_cmd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1481: my_aux_rd_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1486: p0_rd_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1491: p0_rd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1504: pw_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1505: p0_wr_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1513: p0_cmd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1517: my_pixel_wr_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1522: p0_wr_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1531: auxw_out should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1532: p0_wr_count should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1540: p0_cmd_empty should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1544: my_aux_wr_addr should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/FBCtl.vhd" Line 1549: p0_wr_empty should be on the sensitivity list of the process
INFO:HDLCompiler:679 - "/home/julian/stereovision2/FBCtl.vhd" Line 1557. Case statement is complete. others clause is never selected

Elaborating entity <cfg_sync> (architecture <myrtl>) from library <work>.

Elaborating entity <pipe_head> (architecture <impl>) with generics from library <work>.

Elaborating entity <mcb_feed_dual> (architecture <impl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 52: Assignment to src_valid ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 90: word_a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 91: word_a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 92: word_a should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 94: word_b should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 95: word_b should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 96: word_b should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/mcb_feed_dual.vhd" Line 74: Assignment to brightness_a ignored, since the identifier is never used

Elaborating entity <color_mux> (architecture <impl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/color_mux.vhd" Line 41: Assignment to src_valid ignored, since the identifier is never used

Elaborating entity <fifo_sink> (architecture <impl>) with generics from library <work>.

Elaborating entity <mcb_sink> (architecture <impl>) with generics from library <work>.

Elaborating entity <pixel_fifo> (architecture <pixel_fifo_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 515: Net <p1_cmd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 516: Net <p1_cmd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 517: Net <p1_cmd_instr[2]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 518: Net <p1_cmd_bl[5]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 519: Net <p1_cmd_byte_addr[29]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 522: Net <p1_rd_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 523: Net <p1_rd_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 530: Net <p1_wr_clk> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 531: Net <p1_wr_en> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 532: Net <p1_wr_data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 533: Net <p1_wr_mask[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/FBCtl.vhd" Line 659: Net <stall[8]> does not have a driver.

Elaborating entity <DVITransmitter> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <TMDSEncoder> (architecture <Behavioral>) from library <digilent>.

Elaborating entity <SerializerN_1> (architecture <Behavioral>) with generics from library <digilent>.
Going to verilog side to elaborate module dvi_decoder

Elaborating module <dvi_decoder>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/dvi_decoder.v" Line 123: Assignment to sdout ignored, since the identifier is never used

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <BUFG>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/dvi_decoder.v" Line 148: Assignment to tmdsclk ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,CLKOUT3_DIVIDE=20,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:1511 - "/home/julian/stereovision2/serdes_1_to_5_diff_data.v" Line 82: Mix of blocking and non-blocking assignments to variable <inc_data_int> is not a recommended coding practice.
WARNING:HDLCompiler:413 - "/home/julian/stereovision2/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/julian/stereovision2/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/julian/stereovision2/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/julian/stereovision2/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/julian/stereovision2/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/dvi_decoder.v" Line 243: Assignment to de_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/dvi_decoder.v" Line 265: Assignment to de_r ignored, since the identifier is never used
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/top.vhd" Line 412: Assignment to rd ignored, since the identifier is never used

Elaborating entity <inspect_sync> (architecture <myrtl>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/top.vhd" Line 560: Assignment to wr_en_a ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/julian/stereovision2/top.vhd" Line 561: Assignment to wr_en_b ignored, since the identifier is never used

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.
WARNING:HDLCompiler:634 - "/home/julian/stereovision2/top.vhd" Line 177: Net <cfg[0]_p[2][7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/julian/stereovision2/top.vhd".
        c3_num_dq_pins = 16
        c3_mem_addr_width = 13
        c3_mem_bankaddr_width = 3
        fpgalink = 1
WARNING:Xst:647 - Input <sup_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 244: Output port <RSEL_O> of the instance <inst_syscon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 244: Output port <CLK_O> of the instance <inst_syscon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 244: Output port <CAMCLK_180_O> of the instance <inst_syscon> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 270: Output port <HCNT_O> of the instance <inst_videotimingctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 270: Output port <VCNT_O> of the instance <inst_videotimingctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 284: Output port <LED_O> of the instance <inst_fbctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 284: Output port <d_fe> of the instance <inst_fbctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 284: Output port <d_off2> of the instance <inst_fbctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <reset> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <myclk> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pclkx2> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pclkx10> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pllclk0> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pllclk1> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pllclk2> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <pll_lckd> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <hsync> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 384: Output port <psalgnerr> of the instance <my_dvi_decoder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/top.vhd" line 577: Output port <s> of the instance <comm.comm_fpga_fx2> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <cfg<0>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<0>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<0>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<0>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<1>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<1>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<1>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<1>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<2>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<2>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<2>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<2>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<3>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<3>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<3>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<3>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<4>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<4>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<4>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<4>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<5>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<5>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<5>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<5>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<6>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<6>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<6>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<6>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<7>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<7>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<7>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<7>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<8>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<8>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<8>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<8>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<9>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<9>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<9>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<9>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<10>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<10>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<10>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<10>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<11>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<11>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<11>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<11>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<12>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<12>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<12>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<12>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<13>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<13>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<13>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<13>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<14>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<14>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<14>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<14>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<15>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<15>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<15>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<15>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<16>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<16>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<16>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<16>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<17>_p<2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<17>_p<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<17>_p<4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <cfg<17>_p<5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <dec_vsync_event>.
    Found 5-bit register for signal <adr>.
    Found 1-bit register for signal <cfg[0]_enable>.
    Found 1-bit register for signal <cfg[0]_identify>.
    Found 8-bit register for signal <cfg<0>_p<0>>.
    Found 8-bit register for signal <cfg<0>_p<1>>.
    Found 1-bit register for signal <cfg[1]_enable>.
    Found 1-bit register for signal <cfg[1]_identify>.
    Found 8-bit register for signal <cfg<1>_p<0>>.
    Found 8-bit register for signal <cfg<1>_p<1>>.
    Found 1-bit register for signal <cfg[2]_enable>.
    Found 1-bit register for signal <cfg[2]_identify>.
    Found 8-bit register for signal <cfg<2>_p<0>>.
    Found 8-bit register for signal <cfg<2>_p<1>>.
    Found 1-bit register for signal <cfg[3]_enable>.
    Found 1-bit register for signal <cfg[3]_identify>.
    Found 8-bit register for signal <cfg<3>_p<0>>.
    Found 8-bit register for signal <cfg<3>_p<1>>.
    Found 1-bit register for signal <cfg[4]_enable>.
    Found 1-bit register for signal <cfg[4]_identify>.
    Found 8-bit register for signal <cfg<4>_p<0>>.
    Found 8-bit register for signal <cfg<4>_p<1>>.
    Found 1-bit register for signal <cfg[5]_enable>.
    Found 1-bit register for signal <cfg[5]_identify>.
    Found 8-bit register for signal <cfg<5>_p<0>>.
    Found 8-bit register for signal <cfg<5>_p<1>>.
    Found 1-bit register for signal <cfg[6]_enable>.
    Found 1-bit register for signal <cfg[6]_identify>.
    Found 8-bit register for signal <cfg<6>_p<0>>.
    Found 8-bit register for signal <cfg<6>_p<1>>.
    Found 1-bit register for signal <cfg[7]_enable>.
    Found 1-bit register for signal <cfg[7]_identify>.
    Found 8-bit register for signal <cfg<7>_p<0>>.
    Found 8-bit register for signal <cfg<7>_p<1>>.
    Found 1-bit register for signal <cfg[8]_enable>.
    Found 1-bit register for signal <cfg[8]_identify>.
    Found 8-bit register for signal <cfg<8>_p<0>>.
    Found 8-bit register for signal <cfg<8>_p<1>>.
    Found 1-bit register for signal <cfg[9]_enable>.
    Found 1-bit register for signal <cfg[9]_identify>.
    Found 8-bit register for signal <cfg<9>_p<0>>.
    Found 8-bit register for signal <cfg<9>_p<1>>.
    Found 1-bit register for signal <cfg[10]_enable>.
    Found 1-bit register for signal <cfg[10]_identify>.
    Found 8-bit register for signal <cfg<10>_p<0>>.
    Found 8-bit register for signal <cfg<10>_p<1>>.
    Found 1-bit register for signal <cfg[11]_enable>.
    Found 1-bit register for signal <cfg[11]_identify>.
    Found 8-bit register for signal <cfg<11>_p<0>>.
    Found 8-bit register for signal <cfg<11>_p<1>>.
    Found 1-bit register for signal <cfg[12]_enable>.
    Found 1-bit register for signal <cfg[12]_identify>.
    Found 8-bit register for signal <cfg<12>_p<0>>.
    Found 8-bit register for signal <cfg<12>_p<1>>.
    Found 1-bit register for signal <cfg[13]_enable>.
    Found 1-bit register for signal <cfg[13]_identify>.
    Found 8-bit register for signal <cfg<13>_p<0>>.
    Found 8-bit register for signal <cfg<13>_p<1>>.
    Found 1-bit register for signal <cfg[14]_enable>.
    Found 1-bit register for signal <cfg[14]_identify>.
    Found 8-bit register for signal <cfg<14>_p<0>>.
    Found 8-bit register for signal <cfg<14>_p<1>>.
    Found 1-bit register for signal <cfg[15]_enable>.
    Found 1-bit register for signal <cfg[15]_identify>.
    Found 8-bit register for signal <cfg<15>_p<0>>.
    Found 8-bit register for signal <cfg<15>_p<1>>.
    Found 1-bit register for signal <cfg[16]_enable>.
    Found 1-bit register for signal <cfg[16]_identify>.
    Found 8-bit register for signal <cfg<16>_p<0>>.
    Found 8-bit register for signal <cfg<16>_p<1>>.
    Found 1-bit register for signal <cfg[17]_enable>.
    Found 1-bit register for signal <cfg[17]_identify>.
    Found 8-bit register for signal <cfg<17>_p<0>>.
    Found 8-bit register for signal <cfg<17>_p<1>>.
    Found 1-bit register for signal <f2hvalid>.
    Found 8-bit register for signal <f2hdata>.
    Found 1-bit register for signal <old_dec_vsync>.
    Found 1-bit 18-to-1 multiplexer for signal <adr[4]_X_9_o_Mux_195_o> created at line 493.
    Found 1-bit 18-to-1 multiplexer for signal <adr[4]_X_9_o_Mux_202_o> created at line 493.
    Found 8-bit 18-to-1 multiplexer for signal <adr[4]_X_9_o_wide_mux_212_OUT> created at line 496.
    Found 8-bit 18-to-1 multiplexer for signal <adr[4]_X_9_o_wide_mux_221_OUT> created at line 497.
    WARNING:Xst:2404 -  FFs/Latches <h2fready<1:1>> (without init value) have a constant value of 1 in block <top>.
    Summary:
	inferred 340 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <SysCon>.
    Related source file is "/home/julian/stereovision2/SysCon.vhd".
    Set property "KEEP = TRUE" for signal <ASYNC_RST>.
    Found 1-bit register for signal <RstDbncQ<2>>.
    Found 1-bit register for signal <RstDbncQ<3>>.
    Found 1-bit register for signal <RstDbncQ<4>>.
    Found 1-bit register for signal <RstDbncQ<5>>.
    Found 1-bit register for signal <RstDbncQ<6>>.
    Found 1-bit register for signal <RstDbncQ<7>>.
    Found 1-bit register for signal <RstDbncQ<8>>.
    Found 1-bit register for signal <RstDbncQ<9>>.
    Found 100-bit register for signal <RstQ>.
    Found 3-bit register for signal <prevRes>.
    Found 3-bit register for signal <state>.
    Found 10-bit register for signal <DcmProgReg>.
    Found 4-bit register for signal <bitCount>.
    Found 1-bit register for signal <RstDbncQ<1>>.
    Found 1-bit register for signal <RSEL_O>.
    Found 1-bit register for signal <RstD<7>>.
    Found 1-bit register for signal <RstD<6>>.
    Found 1-bit register for signal <RstD<5>>.
    Found 1-bit register for signal <RstD<4>>.
    Found 1-bit register for signal <RstD<3>>.
    Found 1-bit register for signal <RstD<2>>.
    Found 1-bit register for signal <RstD<1>>.
    Found 1-bit register for signal <RstD<0>>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | SysConCLK (rising_edge)                        |
    | Reset              | DcmRst (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <bitCount[3]_GND_11_o_add_16_OUT> created at line 318.
    Found 8-bit subtractor for signal <GND_11_o_GND_11_o_sub_3_OUT<7:0>> created at line 207.
    WARNING:Xst:2404 -  FFs/Latches <RSEL_O<2:1>> (without init value) have a constant value of 0 in block <SysCon>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SysCon> synthesized.

Synthesizing Unit <dcm_fixed>.
    Related source file is "/home/julian/stereovision2/ipcore_dir/dcm_fixed.vhd".
    Summary:
	no macro.
Unit <dcm_fixed> synthesized.

Synthesizing Unit <dcm_recfg>.
    Related source file is "/home/julian/stereovision2/ipcore_dir/dcm_recfg.vhd".
    Summary:
	no macro.
Unit <dcm_recfg> synthesized.

Synthesizing Unit <VideoTimingCtl>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/VideoTimingCtl.vhd".
    Found 10-bit register for signal <VCnt>.
    Found 1-bit register for signal <vde>.
    Found 1-bit register for signal <HS_O>.
    Found 1-bit register for signal <VS_O>.
    Found 11-bit register for signal <HCnt>.
    Found 10-bit adder for signal <VCnt[9]_GND_19_o_add_16_OUT> created at line 184.
    Found 11-bit adder for signal <HCnt[10]_GND_19_o_add_18_OUT> created at line 187.
    Found 32-bit comparator lessequal for signal <n0019> created at line 191
    Found 32-bit comparator greater for signal <GND_19_o_GND_19_o_LessThan_25_o> created at line 191
    Found 31-bit comparator lessequal for signal <n0024> created at line 193
    Found 31-bit comparator greater for signal <GND_19_o_V_AV_FP_S[30]_LessThan_27_o> created at line 193
    Found 32-bit comparator greater for signal <GND_19_o_GND_19_o_LessThan_33_o> created at line 203
    Found 32-bit comparator greater for signal <GND_19_o_GND_19_o_LessThan_35_o> created at line 204
    Found 31-bit comparator greater for signal <GND_19_o_V_AV[30]_LessThan_36_o> created at line 204
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   7 Comparator(s).
Unit <VideoTimingCtl> synthesized.

Synthesizing Unit <LocalRst>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/LocalRst.vhd".
        RESET_PERIOD = 4
    Found 1-bit register for signal <RstQ<2>>.
    Found 1-bit register for signal <RstQ<3>>.
    Found 1-bit register for signal <RstQ<4>>.
    Found 1-bit register for signal <RstQ<1>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <LocalRst> synthesized.

Synthesizing Unit <FBCtl>.
    Related source file is "/home/julian/stereovision2/FBCtl.vhd".
        DEBUG_EN = 0
        COLORDEPTH = 16
        C3_P0_MASK_SIZE = 4
        C3_P0_DATA_PORT_SIZE = 32
        C3_P1_MASK_SIZE = 4
        C3_P1_DATA_PORT_SIZE = 32
        C3_MEMCLK_PERIOD = 3000
        C3_RST_ACT_LOW = 0
        C3_INPUT_CLK_TYPE = "SINGLE_ENDED"
        C3_CALIB_SOFT_IP = "TRUE"
        C3_SIMULATION = "FALSE"
        C3_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C3_NUM_DQ_PINS = 16
        C3_MEM_ADDR_WIDTH = 13
        C3_MEM_BANKADDR_WIDTH = 3
WARNING:Xst:647 - Input <RD_MODE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk24> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_wr_count> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_data> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_count> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_wr_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_wr_underrun> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_wr_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_rd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_rd_overflow> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p0_rd_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_wr_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_wr_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_wr_underrun> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_wr_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_overflow> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p1_rd_error> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p2_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p2_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p3_cmd_empty> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <p3_cmd_full> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 702: Output port <selfrefresh_mode> of the instance <mcb_ddr2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1281: Output port <full> of the instance <pr_fifo_comp_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_aux> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_data_1> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_data_8> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_data_565> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_data_888> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<0>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<1>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<2>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<3>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<4>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<5>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<6>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<7>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<8>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<9>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<10>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<11>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<12>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<13>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<14>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<15>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<16>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<0>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<1>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<2>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<3>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<4>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg<17>_p<5>> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_valid> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_stage_init> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[0]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[0]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[1]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[1]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[2]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[2]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[3]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[3]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[4]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[4]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[5]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[5]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[6]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[6]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[7]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[7]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[8]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[8]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[9]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[9]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[10]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[10]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[11]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[11]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[12]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[12]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[13]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[13]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[14]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[14]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[15]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[15]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[16]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[16]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[17]_enable> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_cfg[17]_identify> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_ctrl_clk> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_ctrl_rst> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_ctrl_issue> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/FBCtl.vhd" line 1638: Output port <pipe_out_ctrl_stall> of the instance <my_mcb_sink> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <usb_fifo_data<15:8>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <usb_fifo_count<9:8>> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <d_p1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <d_p1state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <d_off2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_instr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_bl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_byte_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_data> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_mask> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <stall<8:7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_cmd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_rd_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_clk> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_wr_en> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rd_data_sel>.
    Found 10-bit register for signal <x>.
    Found 10-bit register for signal <y>.
    Found 12-bit register for signal <src_a>.
    Found 12-bit register for signal <src_b>.
    Found 12-bit register for signal <src_c>.
    Found 1-bit register for signal <RDY_O>.
    Found 1-bit register for signal <pa_int_rst>.
    Found 10-bit register for signal <x2>.
    Found 10-bit register for signal <y2>.
    Found 12-bit register for signal <snk_a>.
    Found 12-bit register for signal <snk_b>.
    Found 12-bit register for signal <snk_c>.
    Found 1-bit register for signal <done_a>.
    Found 1-bit register for signal <pa_wr_data_sel>.
    Found 1-bit register for signal <p2_wr_data<15>>.
    Found 1-bit register for signal <p2_wr_data<14>>.
    Found 1-bit register for signal <p2_wr_data<13>>.
    Found 1-bit register for signal <p2_wr_data<12>>.
    Found 1-bit register for signal <p2_wr_data<11>>.
    Found 1-bit register for signal <p2_wr_data<10>>.
    Found 1-bit register for signal <p2_wr_data<9>>.
    Found 1-bit register for signal <p2_wr_data<8>>.
    Found 1-bit register for signal <p2_wr_data<7>>.
    Found 1-bit register for signal <p2_wr_data<6>>.
    Found 1-bit register for signal <p2_wr_data<5>>.
    Found 1-bit register for signal <p2_wr_data<4>>.
    Found 1-bit register for signal <p2_wr_data<3>>.
    Found 1-bit register for signal <p2_wr_data<2>>.
    Found 1-bit register for signal <p2_wr_data<1>>.
    Found 1-bit register for signal <p2_wr_data<0>>.
    Found 2-bit register for signal <stateWrA>.
    Found 6-bit register for signal <pa_wr_cnt>.
    Found 5-bit register for signal <move_state>.
    Found 24-bit register for signal <my_pixel_a_rd_addr>.
    Found 24-bit register for signal <my_pixel_b_rd_addr>.
    Found 24-bit register for signal <my_pixel_wr_addr>.
    Found 24-bit register for signal <my_aux_rd_addr>.
    Found 24-bit register for signal <my_aux_wr_addr>.
    Found 2-bit register for signal <stateRd>.
    Found finite state machine <FSM_1> for signal <stateWrA>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clkcam_a (rising_edge)                         |
    | Reset              | SCalibDoneA_p2_wr_empty_OR_101_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | stwridle                                       |
    | Power Up State     | stwridle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <move_state>.
    -----------------------------------------------------------------------
    | States             | 22                                             |
    | Transitions        | 42                                             |
    | Inputs             | 12                                             |
    | Outputs            | 23                                             |
    | Clock              | clk10mhz (rising_edge)                         |
    | Reset              | rstalg (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | move_reset                                     |
    | Power Up State     | move_reset                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <stateRd>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLKC (rising_edge)                             |
    | Reset              | SRstC (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | strdidle                                       |
    | Power Up State     | strdidle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <x[9]_GND_229_o_add_2_OUT> created at line 1241.
    Found 10-bit adder for signal <y[9]_GND_229_o_add_4_OUT> created at line 1241.
    Found 12-bit adder for signal <src_a[11]_GND_229_o_add_16_OUT> created at line 947.
    Found 12-bit adder for signal <src_b[11]_GND_229_o_add_21_OUT> created at line 951.
    Found 12-bit adder for signal <src_c[11]_GND_229_o_add_26_OUT> created at line 955.
    Found 25-bit adder for signal <n1314[24:0]> created at line 975.
    Found 24-bit adder for signal <n1316[23:0]> created at line 974.
    Found 10-bit adder for signal <x2[9]_GND_229_o_add_84_OUT> created at line 1241.
    Found 10-bit adder for signal <y2[9]_GND_229_o_add_86_OUT> created at line 1241.
    Found 12-bit adder for signal <snk_a[11]_GND_229_o_add_98_OUT> created at line 1112.
    Found 12-bit adder for signal <snk_b[11]_GND_229_o_add_103_OUT> created at line 1116.
    Found 12-bit adder for signal <snk_c[11]_GND_229_o_add_108_OUT> created at line 1120.
    Found 6-bit adder for signal <pa_wr_cnt[5]_GND_229_o_add_123_OUT> created at line 1142.
    Found 25-bit adder for signal <n1332[24:0]> created at line 1160.
    Found 24-bit adder for signal <n1334[23:0]> created at line 1159.
    Found 24-bit adder for signal <my_pixel_a_rd_addr[23]_GND_229_o_add_170_OUT> created at line 1223.
    Found 24-bit adder for signal <my_pixel_b_rd_addr[23]_GND_229_o_add_175_OUT> created at line 1231.
    Found 24-bit adder for signal <my_aux_rd_addr[23]_GND_229_o_add_180_OUT> created at line 1239.
    Found 24-bit adder for signal <my_pixel_wr_addr[23]_GND_229_o_add_185_OUT> created at line 1247.
    Found 24-bit adder for signal <my_aux_wr_addr[23]_GND_229_o_add_190_OUT> created at line 1255.
    Found 25-bit adder for signal <n1346[24:0]> created at line 1431.
    Found 25-bit adder for signal <n1348[24:0]> created at line 1456.
    Found 26-bit adder for signal <n1350[25:0]> created at line 1481.
    Found 26-bit adder for signal <n1353[25:0]> created at line 1544.
    Found 6-bit subtractor for signal <GND_229_o_GND_229_o_sub_158_OUT<5:0>> created at line 1162.
    Found 30-bit 4-to-1 multiplexer for signal <p3_cmd_byte_addr> created at line 455.
    Found 30-bit 4-to-1 multiplexer for signal <p2_cmd_byte_addr> created at line 472.
    Found 8-bit tristate buffer for signal <usb_fifo_data<15:8>> created at line 121
    Found 2-bit tristate buffer for signal <usb_fifo_count<9:8>> created at line 121
    Found 10-bit comparator greater for signal <x[9]_GND_229_o_LessThan_2_o> created at line 928
    Found 10-bit comparator lessequal for signal <y[9]_GND_229_o_LessThan_4_o> created at line 932
    Found 10-bit comparator greater for signal <n0048> created at line 971
    Found 10-bit comparator greater for signal <x[9]_GND_229_o_LessThan_50_o> created at line 971
    Found 10-bit comparator greater for signal <y[9]_GND_229_o_LessThan_51_o> created at line 971
    Found 10-bit comparator greater for signal <y[9]_GND_229_o_LessThan_54_o> created at line 972
    Found 7-bit comparator greater for signal <p3_rd_count[6]_GND_229_o_LessThan_69_o> created at line 1007
    Found 10-bit comparator greater for signal <x2[9]_GND_229_o_LessThan_84_o> created at line 1093
    Found 10-bit comparator lessequal for signal <y2[9]_GND_229_o_LessThan_86_o> created at line 1097
    Found 10-bit comparator greater for signal <n0194> created at line 1149
    Found 10-bit comparator greater for signal <x2[9]_GND_229_o_LessThan_138_o> created at line 1149
    Found 10-bit comparator greater for signal <y2[9]_GND_229_o_LessThan_139_o> created at line 1149
    Found 10-bit comparator greater for signal <y2[9]_GND_229_o_LessThan_142_o> created at line 1150
    Found 6-bit comparator lessequal for signal <n0225> created at line 1173
    Found 7-bit comparator greater for signal <p2_wr_count[6]_GND_229_o_LessThan_162_o> created at line 1184
    Found 7-bit comparator greater for signal <n0295> created at line 1408
    Found 7-bit comparator greater for signal <n0298> created at line 1411
    Found 8-bit comparator greater for signal <n0301> created at line 1414
    Found 7-bit comparator greater for signal <n0304> created at line 1417
    Found 8-bit comparator greater for signal <n0307> created at line 1420
    Found 7-bit comparator greater for signal <n0318> created at line 1461
    Found 7-bit comparator greater for signal <n0326> created at line 1486
    Found 7-bit comparator greater for signal <p0_wr_count[6]_GND_229_o_LessThan_248_o> created at line 1505
    Found 7-bit comparator greater for signal <p0_wr_count[6]_GND_229_o_LessThan_255_o> created at line 1532
    Summary:
	inferred  25 Adder/Subtractor(s).
	inferred 259 D-type flip-flop(s).
	inferred  24 Comparator(s).
	inferred  55 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   3 Finite State Machine(s).
Unit <FBCtl> synthesized.

Synthesizing Unit <memc3_wrapper>.
    Related source file is "/home/julian/stereovision2/memc3_wrapper.vhd".
        C_MEMCLK_PERIOD = 3000
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "011001010000"
        C_ARB_TIME_SLOT_1 = "011010001000"
        C_ARB_TIME_SLOT_2 = "010001000011"
        C_ARB_TIME_SLOT_3 = "001000011010"
        C_ARB_TIME_SLOT_4 = "000011010001"
        C_ARB_TIME_SLOT_5 = "011010001000"
        C_ARB_TIME_SLOT_6 = "010001000011"
        C_ARB_TIME_SLOT_7 = "001000011010"
        C_ARB_TIME_SLOT_8 = "000011010001"
        C_ARB_TIME_SLOT_9 = "011010001000"
        C_ARB_TIME_SLOT_10 = "010001000011"
        C_ARB_TIME_SLOT_11 = "001000011010"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_NUM_DQ_PINS = 16
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_MDDR_ODS = "FULL"
        C_MC_CALIB_BYPASS = "NO"
        C_LDQSP_TAP_DELAY_VAL = 0
        C_UDQSP_TAP_DELAY_VAL = 0
        C_LDQSN_TAP_DELAY_VAL = 0
        C_UDQSN_TAP_DELAY_VAL = 0
        C_DQ0_TAP_DELAY_VAL = 0
        C_DQ1_TAP_DELAY_VAL = 0
        C_DQ2_TAP_DELAY_VAL = 0
        C_DQ3_TAP_DELAY_VAL = 0
        C_DQ4_TAP_DELAY_VAL = 0
        C_DQ5_TAP_DELAY_VAL = 0
        C_DQ6_TAP_DELAY_VAL = 0
        C_DQ7_TAP_DELAY_VAL = 0
        C_DQ8_TAP_DELAY_VAL = 0
        C_DQ9_TAP_DELAY_VAL = 0
        C_DQ10_TAP_DELAY_VAL = 0
        C_DQ11_TAP_DELAY_VAL = 0
        C_DQ12_TAP_DELAY_VAL = 0
        C_DQ13_TAP_DELAY_VAL = 0
        C_DQ14_TAP_DELAY_VAL = 0
        C_DQ15_TAP_DELAY_VAL = 0
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SIMULATION = "FALSE"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_CALIB_SOFT_IP = "TRUE"
WARNING:Xst:647 - Input <selfrefresh_enter> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p3_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_wr_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_count> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_data> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <status> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p2_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p3_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p3_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p3_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p3_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p4_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_cmd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_cmd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_wr_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_wr_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_wr_underrun> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_wr_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_full> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_empty> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_overflow> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <p5_rd_error> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <mcbx_dram_ddr3_rst> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_data_valid> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_cmd_ready_in> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_refrsh_flag> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_cal_start> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/memc3_wrapper.vhd" line 679: Output port <uo_sdo> of the instance <memc3_mcb_raw_wrapper_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <memc3_wrapper> synthesized.

Synthesizing Unit <mcb_raw_wrapper>.
    Related source file is "/home/julian/stereovision2/mcb_raw_wrapper.vhd".
        C_MEMCLK_PERIOD = 3000
        C_PORT_ENABLE = "001111"
        C_MEM_ADDR_ORDER = "ROW_BANK_COLUMN"
        C_ARB_NUM_TIME_SLOTS = 12
        C_ARB_TIME_SLOT_0 = "111111000010001011"
        C_ARB_TIME_SLOT_1 = "111111000001010011"
        C_ARB_TIME_SLOT_2 = "111111011000001010"
        C_ARB_TIME_SLOT_3 = "111111010011000001"
        C_ARB_TIME_SLOT_4 = "111111001010011000"
        C_ARB_TIME_SLOT_5 = "111111000001010011"
        C_ARB_TIME_SLOT_6 = "111111011000001010"
        C_ARB_TIME_SLOT_7 = "111111010011000001"
        C_ARB_TIME_SLOT_8 = "111111001010011000"
        C_ARB_TIME_SLOT_9 = "111111000001010011"
        C_ARB_TIME_SLOT_10 = "111111011000001010"
        C_ARB_TIME_SLOT_11 = "111111010011000001"
        C_PORT_CONFIG = "B32_B32_W32_R32_R32_R32"
        C_MEM_TRAS = 42500
        C_MEM_TRCD = 12500
        C_MEM_TREFI = 7800000
        C_MEM_TRFC = 127500
        C_MEM_TRP = 12500
        C_MEM_TWR = 15000
        C_MEM_TRTP = 7500
        C_MEM_TWTR = 7500
        C_NUM_DQ_PINS = 16
        C_MEM_TYPE = "DDR2"
        C_MEM_DENSITY = "1Gb"
        C_MEM_BURST_LEN = 4
        C_MEM_CAS_LATENCY = 5
        C_MEM_ADDR_WIDTH = 13
        C_MEM_BANKADDR_WIDTH = 3
        C_MEM_NUM_COL_BITS = 10
        C_MEM_DDR3_CAS_LATENCY = 6
        C_MEM_MOBILE_PA_SR = "FULL"
        C_MEM_DDR1_2_ODS = "FULL"
        C_MEM_DDR3_ODS = "DIV6"
        C_MEM_DDR2_RTT = "50OHMS"
        C_MEM_DDR3_RTT = "DIV2"
        C_MEM_MDDR_ODS = "FULL"
        C_MEM_DDR2_DIFF_DQS_EN = "YES"
        C_MEM_DDR2_3_PA_SR = "FULL"
        C_MEM_DDR3_CAS_WR_LATENCY = 5
        C_MEM_DDR3_AUTO_SR = "ENABLED"
        C_MEM_DDR2_3_HIGH_TEMP_SR = "NORMAL"
        C_MEM_DDR3_DYN_WRT_ODT = "OFF"
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIB_BYPASS = "NO"
        C_MC_CALIBRATION_RA = "0000000000000000"
        C_MC_CALIBRATION_BA = "000"
        C_CALIB_SOFT_IP = "TRUE"
        C_SKIP_IN_TERM_CAL = 0
        C_SKIP_DYNAMIC_CAL = 0
        C_SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        LDQSP_TAP_DELAY_VAL = 0
        UDQSP_TAP_DELAY_VAL = 0
        LDQSN_TAP_DELAY_VAL = 0
        UDQSN_TAP_DELAY_VAL = 0
        DQ0_TAP_DELAY_VAL = 0
        DQ1_TAP_DELAY_VAL = 0
        DQ2_TAP_DELAY_VAL = 0
        DQ3_TAP_DELAY_VAL = 0
        DQ4_TAP_DELAY_VAL = 0
        DQ5_TAP_DELAY_VAL = 0
        DQ6_TAP_DELAY_VAL = 0
        DQ7_TAP_DELAY_VAL = 0
        DQ8_TAP_DELAY_VAL = 0
        DQ9_TAP_DELAY_VAL = 0
        DQ10_TAP_DELAY_VAL = 0
        DQ11_TAP_DELAY_VAL = 0
        DQ12_TAP_DELAY_VAL = 0
        DQ13_TAP_DELAY_VAL = 0
        DQ14_TAP_DELAY_VAL = 0
        DQ15_TAP_DELAY_VAL = 0
        C_MC_CALIBRATION_CA = "000000000000"
        C_MC_CALIBRATION_CLK_DIV = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_MC_CALIBRATION_DELAY = "HALF"
        C_P0_MASK_SIZE = 4
        C_P0_DATA_PORT_SIZE = 32
        C_P1_MASK_SIZE = 4
        C_P1_DATA_PORT_SIZE = 32
    Set property "MAX_FANOUT = 1" for signal <int_sys_rst>.
    Set property "syn_maxfan = 1" for signal <int_sys_rst>.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p0_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p1_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_cmd_byte_addr<29:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_bl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_byte_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_mask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dqcount> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p2_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p3_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p4_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_arb_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_wr_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <p5_rd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <calib_recal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_read> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_add> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_sdi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_broadcast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_drp_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_done_cal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_cmd_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_lower_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_dq_upper_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_udqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ui_ldqs_dec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <mcbx_dram_ddr3_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <syn_uiclk_pll_lock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <mcb_raw_wrapper> synthesized.

Synthesizing Unit <mcb_soft_calibration_top>.
    Related source file is "/home/julian/stereovision2/mcb_soft_calibration_top.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
INFO:Xst:3210 - "/home/julian/stereovision2/mcb_soft_calibration_top.vhd" line 287: Output port <Max_Value> of the instance <mcb_soft_calibration_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mcb_soft_calibration_top> synthesized.

Synthesizing Unit <mcb_soft_calibration>.
    Related source file is "/home/julian/stereovision2/mcb_soft_calibration.vhd".
        C_MEM_TZQINIT_MAXCNT = "1000010000"
        SKIP_IN_TERM_CAL = 0
        SKIP_DYNAMIC_CAL = 0
        SKIP_DYN_IN_TERM = 1
        C_MC_CALIBRATION_MODE = "CALIBRATION"
        C_SIMULATION = "FALSE"
        C_MEM_TYPE = "DDR2"
    Set property "syn_preserve = true" for signal <P_Term>.
    Set property "syn_preserve = true" for signal <N_Term>.
    Set property "syn_preserve = true" for signal <P_Term_Prev>.
    Set property "syn_preserve = true" for signal <N_Term_Prev>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Set property "syn_preserve = true" for signal <IODRPCTRLR_WRITE_DATA>.
    Set property "syn_preserve = true" for signal <Max_Value_Previous>.
    Set property "syn_preserve = true" for signal <DQS_DELAY_INITIAL>.
    Set property "IOB = FALSE" for signal <DONE_SOFTANDHARD_CAL>.
WARNING:Xst:647 - Input <MCB_UODATA> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UODATAVALID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UOCMDREADY> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MCB_UO_CAL_START> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" line 507: Output port <DRP_BKST> of the instance <iodrp_controller_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/mcb_soft_calibration.vhd" line 525: Output port <read_data> of the instance <iodrp_mcb_controller_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQLOWERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERDEC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_UIDQUPPERINC', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'MCB_RECAL', unconnected in block 'mcb_soft_calibration', is tied to its initial value (0).
    Register <MCB_UIUDQSINC> equivalent to <MCB_UILDQSINC> has been removed
    Register <MCB_UIUDQSDEC> equivalent to <MCB_UILDQSDEC> has been removed
    Found 1-bit register for signal <CKE_Train>.
    Found 1-bit register for signal <Block_Reset>.
    Found 16-bit register for signal <WAIT_200us_COUNTER>.
    Found 10-bit register for signal <RstCounter>.
    Found 1-bit register for signal <Rst_condition1>.
    Found 1-bit register for signal <Rst_condition2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R1>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_MODE_R3>.
    Found 1-bit register for signal <PLL_LOCK_R1>.
    Found 1-bit register for signal <PLL_LOCK_R2>.
    Found 1-bit register for signal <SELFREFRESH_MCB_REQ>.
    Found 1-bit register for signal <WAIT_SELFREFRESH_EXIT_DQS_CAL>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH>.
    Found 1-bit register for signal <START_DYN_CAL_STATE_R1>.
    Found 1-bit register for signal <PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1>.
    Found 1-bit register for signal <SELFREFRESH_MODE_xilinx11>.
    Found 6-bit register for signal <count>.
    Found 1-bit register for signal <MCB_CMD_VALID>.
    Found 5-bit register for signal <MCB_UIADDR_xilinx3>.
    Found 1-bit register for signal <MCB_UICMDEN>.
    Found 1-bit register for signal <MCB_UIDONECAL_xilinx7>.
    Found 1-bit register for signal <MCB_USE_BKST>.
    Found 1-bit register for signal <MCB_UIDRPUPDATE>.
    Found 1-bit register for signal <Pre_SYSRST>.
    Found 1-bit register for signal <IODRPCTRLR_CMD_VALID>.
    Found 8-bit register for signal <IODRPCTRLR_MEMCELL_ADDR>.
    Found 8-bit register for signal <IODRPCTRLR_WRITE_DATA>.
    Found 1-bit register for signal <IODRPCTRLR_R_WB>.
    Found 6-bit register for signal <P_Term>.
    Found 7-bit register for signal <N_Term>.
    Found 6-bit register for signal <P_Term_Prev>.
    Found 7-bit register for signal <N_Term_Prev>.
    Found 2-bit register for signal <Active_IODRP>.
    Found 1-bit register for signal <MCB_UILDQSINC>.
    Found 1-bit register for signal <MCB_UILDQSDEC>.
    Found 1-bit register for signal <counter_en>.
    Found 1-bit register for signal <First_Dyn_Cal_Done>.
    Found 8-bit register for signal <Max_Value_int>.
    Found 8-bit register for signal <Max_Value_Previous>.
    Found 6-bit register for signal <STATE>.
    Found 8-bit register for signal <DQS_DELAY>.
    Found 8-bit register for signal <DQS_DELAY_INITIAL>.
    Found 8-bit register for signal <TARGET_DQS_DELAY>.
    Found 1-bit register for signal <First_In_Term_Done>.
    Found 1-bit register for signal <MCB_UICMD>.
    Found 4-bit register for signal <MCB_UIDQCOUNT>.
    Found 8-bit register for signal <counter_inc>.
    Found 8-bit register for signal <counter_dec>.
    Found 1-bit register for signal <DONE_SOFTANDHARD_CAL>.
    Found 1-bit register for signal <RST_reg>.
INFO:Xst:1799 - State 101010 is never reached in FSM <STATE>.
    Found finite state machine <FSM_4> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 43                                             |
    | Transitions        | 104                                            |
    | Inputs             | 21                                             |
    | Outputs            | 29                                             |
    | Clock              | UI_CLK (rising_edge)                           |
    | Reset              | RST_reg (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000                                         |
    | Power Up State     | 000000                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <WAIT_200us_COUNTER[15]_GND_233_o_add_13_OUT> created at line 553.
    Found 10-bit adder for signal <RstCounter[9]_GND_233_o_add_18_OUT> created at line 613.
    Found 6-bit adder for signal <count[5]_GND_233_o_add_32_OUT> created at line 763.
    Found 6-bit adder for signal <P_Term[5]_GND_233_o_add_46_OUT> created at line 931.
    Found 7-bit adder for signal <N_Term[6]_GND_233_o_add_74_OUT> created at line 983.
    Found 8-bit adder for signal <counter_inc[7]_GND_233_o_add_198_OUT> created at line 1316.
    Found 8-bit adder for signal <DQS_DELAY[7]_GND_233_o_add_201_OUT> created at line 1322.
    Found 8-bit adder for signal <counter_dec[7]_GND_233_o_add_211_OUT> created at line 1341.
    Found 8-bit subtractor for signal <Max_Value_Delta_Up> created at line 387.
    Found 8-bit subtractor for signal <Max_Value_Delta_Dn> created at line 389.
    Found 8-bit subtractor for signal <GND_233_o_GND_233_o_sub_215_OUT<7:0>> created at line 1347.
    Found 15-bit adder for signal <n0458> created at line 446.
    Found 15-bit adder for signal <_n0712> created at line 446.
    Found 15-bit adder for signal <n0429> created at line 446.
    Found 15-bit adder for signal <_n0718> created at line 446.
    Found 15-bit adder for signal <n0603> created at line 446.
    Found 15-bit adder for signal <n0422> created at line 446.
    Found 1-bit 3-to-1 multiplexer for signal <IODRP_SDO> created at line 787.
    Found 10-bit comparator greater for signal <RstCounter[9]_PWR_26_o_LessThan_18_o> created at line 611
    Found 10-bit comparator greater for signal <RstCounter[9]_GND_233_o_LessThan_25_o> created at line 636
    Found 8-bit comparator greater for signal <Dec_Flag> created at line 751
    Found 8-bit comparator greater for signal <Inc_Flag> created at line 752
    Found 6-bit comparator equal for signal <n0145> created at line 996
    Found 7-bit comparator equal for signal <n0154> created at line 1028
    Found 6-bit comparator greater for signal <count[5]_PWR_26_o_LessThan_174_o> created at line 1259
    Found 8-bit comparator greater for signal <Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o> created at line 1292
    Found 8-bit comparator greater for signal <n0217> created at line 1292
    Found 8-bit comparator greater for signal <Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o> created at line 1296
    Found 8-bit comparator greater for signal <n0221> created at line 1296
    Found 8-bit comparator greater for signal <DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_200_o> created at line 1318
    Found 8-bit comparator lessequal for signal <n0235> created at line 1318
    Found 8-bit comparator greater for signal <DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o> created at line 1343
    Found 8-bit comparator lessequal for signal <n0249> created at line 1343
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R1<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R2<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <SELFREFRESH_REQ_R3<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    WARNING:Xst:2404 -  FFs/Latches <MCB_UICMDIN<0:0>> (without init value) have a constant value of 0 in block <mcb_soft_calibration>.
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 171 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  43 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <mcb_soft_calibration> synthesized.

Synthesizing Unit <iodrp_controller>.
    Related source file is "/home/julian/stereovision2/iodrp_controller.vhd".
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD>.
    Found 1-bit register for signal <DRP_CS>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_234_o_add_12_OUT> created at line 238.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_controller> synthesized.

Synthesizing Unit <iodrp_mcb_controller>.
    Related source file is "/home/julian/stereovision2/iodrp_mcb_controller.vhd".
WARNING:Xst:647 - Input <drp_ioi_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <rd_not_write_reg>.
    Found 8-bit register for signal <shift_through_reg<7:0>>.
    Found 3-bit register for signal <bit_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 1-bit register for signal <AddressPhase>.
    Found 1-bit register for signal <DRP_ADD_xilinx0>.
    Found 1-bit register for signal <DRP_CS_xilinx1>.
    Found 1-bit register for signal <MCB_UIREAD>.
    Found 1-bit register for signal <DRP_BKST>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <memcell_addr_reg>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 9                                              |
    | Clock              | DRP_CLK (rising_edge)                          |
    | Reset              | sync_rst (positive)                            |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_cnt[2]_GND_236_o_add_13_OUT> created at line 357.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <iodrp_mcb_controller> synthesized.

Synthesizing Unit <InputSync>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/InputSync.vhd".
WARNING:Xst:1581 - Constraint "TIG" is only supported in a XCF file outside the BEGIN MODEL/END section.
    Set property "ASYNC_REG = TRUE" for signal <sreg>.
    Set property "shift_extract = NO" for signal <sreg>.
    Set property "HBLKNM = SYNC_REG" for signal <sreg>.
WARNING:Xst:1581 - Constraint "TIG" is only supported in a XCF file outside the BEGIN MODEL/END section.
    Set property "IOB = FALSE" for signal <D_I>.
    Found 2-bit register for signal <sreg>.
    Found 1-bit register for signal <D_O>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal n0003 may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - ASYNC_REG, HBLKNM properties attached to signal sreg may hinder XST clustering optimizations.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <InputSync> synthesized.

Synthesizing Unit <cfg_sync>.
    Related source file is "/home/julian/stereovision2/cfg_sync.vhd".
    Found 1-bit register for signal <cfg_2[0]_identify>.
    Found 8-bit register for signal <cfg_2<0>_p<0>>.
    Found 8-bit register for signal <cfg_2<0>_p<1>>.
    Found 1-bit register for signal <cfg_2[1]_enable>.
    Found 1-bit register for signal <cfg_2[1]_identify>.
    Found 8-bit register for signal <cfg_2<1>_p<0>>.
    Found 8-bit register for signal <cfg_2<1>_p<1>>.
    Found 1-bit register for signal <cfg_2[2]_enable>.
    Found 1-bit register for signal <cfg_2[2]_identify>.
    Found 8-bit register for signal <cfg_2<2>_p<0>>.
    Found 8-bit register for signal <cfg_2<2>_p<1>>.
    Found 1-bit register for signal <cfg_2[3]_enable>.
    Found 1-bit register for signal <cfg_2[3]_identify>.
    Found 8-bit register for signal <cfg_2<3>_p<0>>.
    Found 8-bit register for signal <cfg_2<3>_p<1>>.
    Found 1-bit register for signal <cfg_2[4]_enable>.
    Found 1-bit register for signal <cfg_2[4]_identify>.
    Found 8-bit register for signal <cfg_2<4>_p<0>>.
    Found 8-bit register for signal <cfg_2<4>_p<1>>.
    Found 1-bit register for signal <cfg_2[5]_enable>.
    Found 1-bit register for signal <cfg_2[5]_identify>.
    Found 8-bit register for signal <cfg_2<5>_p<0>>.
    Found 8-bit register for signal <cfg_2<5>_p<1>>.
    Found 1-bit register for signal <cfg_2[6]_enable>.
    Found 1-bit register for signal <cfg_2[6]_identify>.
    Found 8-bit register for signal <cfg_2<6>_p<0>>.
    Found 8-bit register for signal <cfg_2<6>_p<1>>.
    Found 1-bit register for signal <cfg_2[7]_enable>.
    Found 1-bit register for signal <cfg_2[7]_identify>.
    Found 8-bit register for signal <cfg_2<7>_p<0>>.
    Found 8-bit register for signal <cfg_2<7>_p<1>>.
    Found 1-bit register for signal <cfg_2[8]_enable>.
    Found 1-bit register for signal <cfg_2[8]_identify>.
    Found 8-bit register for signal <cfg_2<8>_p<0>>.
    Found 8-bit register for signal <cfg_2<8>_p<1>>.
    Found 1-bit register for signal <cfg_2[9]_enable>.
    Found 1-bit register for signal <cfg_2[9]_identify>.
    Found 8-bit register for signal <cfg_2<9>_p<0>>.
    Found 8-bit register for signal <cfg_2<9>_p<1>>.
    Found 1-bit register for signal <cfg_2[10]_enable>.
    Found 1-bit register for signal <cfg_2[10]_identify>.
    Found 8-bit register for signal <cfg_2<10>_p<0>>.
    Found 8-bit register for signal <cfg_2<10>_p<1>>.
    Found 1-bit register for signal <cfg_2[11]_enable>.
    Found 1-bit register for signal <cfg_2[11]_identify>.
    Found 8-bit register for signal <cfg_2<11>_p<0>>.
    Found 8-bit register for signal <cfg_2<11>_p<1>>.
    Found 1-bit register for signal <cfg_2[12]_enable>.
    Found 1-bit register for signal <cfg_2[12]_identify>.
    Found 8-bit register for signal <cfg_2<12>_p<0>>.
    Found 8-bit register for signal <cfg_2<12>_p<1>>.
    Found 1-bit register for signal <cfg_2[13]_enable>.
    Found 1-bit register for signal <cfg_2[13]_identify>.
    Found 8-bit register for signal <cfg_2<13>_p<0>>.
    Found 8-bit register for signal <cfg_2<13>_p<1>>.
    Found 1-bit register for signal <cfg_2[14]_enable>.
    Found 1-bit register for signal <cfg_2[14]_identify>.
    Found 8-bit register for signal <cfg_2<14>_p<0>>.
    Found 8-bit register for signal <cfg_2<14>_p<1>>.
    Found 1-bit register for signal <cfg_2[15]_enable>.
    Found 1-bit register for signal <cfg_2[15]_identify>.
    Found 8-bit register for signal <cfg_2<15>_p<0>>.
    Found 8-bit register for signal <cfg_2<15>_p<1>>.
    Found 1-bit register for signal <cfg_2[16]_enable>.
    Found 1-bit register for signal <cfg_2[16]_identify>.
    Found 8-bit register for signal <cfg_2<16>_p<0>>.
    Found 8-bit register for signal <cfg_2<16>_p<1>>.
    Found 1-bit register for signal <cfg_2[17]_enable>.
    Found 1-bit register for signal <cfg_2[17]_identify>.
    Found 8-bit register for signal <cfg_2<17>_p<0>>.
    Found 8-bit register for signal <cfg_2<17>_p<1>>.
    Found 1-bit register for signal <cfg_1[0]_enable>.
    Found 1-bit register for signal <cfg_1[0]_identify>.
    Found 8-bit register for signal <cfg_1<0>_p<0>>.
    Found 8-bit register for signal <cfg_1<0>_p<1>>.
    Found 1-bit register for signal <cfg_1[1]_enable>.
    Found 1-bit register for signal <cfg_1[1]_identify>.
    Found 8-bit register for signal <cfg_1<1>_p<0>>.
    Found 8-bit register for signal <cfg_1<1>_p<1>>.
    Found 1-bit register for signal <cfg_1[2]_enable>.
    Found 1-bit register for signal <cfg_1[2]_identify>.
    Found 8-bit register for signal <cfg_1<2>_p<0>>.
    Found 8-bit register for signal <cfg_1<2>_p<1>>.
    Found 1-bit register for signal <cfg_1[3]_enable>.
    Found 1-bit register for signal <cfg_1[3]_identify>.
    Found 8-bit register for signal <cfg_1<3>_p<0>>.
    Found 8-bit register for signal <cfg_1<3>_p<1>>.
    Found 1-bit register for signal <cfg_1[4]_enable>.
    Found 1-bit register for signal <cfg_1[4]_identify>.
    Found 8-bit register for signal <cfg_1<4>_p<0>>.
    Found 8-bit register for signal <cfg_1<4>_p<1>>.
    Found 1-bit register for signal <cfg_1[5]_enable>.
    Found 1-bit register for signal <cfg_1[5]_identify>.
    Found 8-bit register for signal <cfg_1<5>_p<0>>.
    Found 8-bit register for signal <cfg_1<5>_p<1>>.
    Found 1-bit register for signal <cfg_1[6]_enable>.
    Found 1-bit register for signal <cfg_1[6]_identify>.
    Found 8-bit register for signal <cfg_1<6>_p<0>>.
    Found 8-bit register for signal <cfg_1<6>_p<1>>.
    Found 1-bit register for signal <cfg_1[7]_enable>.
    Found 1-bit register for signal <cfg_1[7]_identify>.
    Found 8-bit register for signal <cfg_1<7>_p<0>>.
    Found 8-bit register for signal <cfg_1<7>_p<1>>.
    Found 1-bit register for signal <cfg_1[8]_enable>.
    Found 1-bit register for signal <cfg_1[8]_identify>.
    Found 8-bit register for signal <cfg_1<8>_p<0>>.
    Found 8-bit register for signal <cfg_1<8>_p<1>>.
    Found 1-bit register for signal <cfg_1[9]_enable>.
    Found 1-bit register for signal <cfg_1[9]_identify>.
    Found 8-bit register for signal <cfg_1<9>_p<0>>.
    Found 8-bit register for signal <cfg_1<9>_p<1>>.
    Found 1-bit register for signal <cfg_1[10]_enable>.
    Found 1-bit register for signal <cfg_1[10]_identify>.
    Found 8-bit register for signal <cfg_1<10>_p<0>>.
    Found 8-bit register for signal <cfg_1<10>_p<1>>.
    Found 1-bit register for signal <cfg_1[11]_enable>.
    Found 1-bit register for signal <cfg_1[11]_identify>.
    Found 8-bit register for signal <cfg_1<11>_p<0>>.
    Found 8-bit register for signal <cfg_1<11>_p<1>>.
    Found 1-bit register for signal <cfg_1[12]_enable>.
    Found 1-bit register for signal <cfg_1[12]_identify>.
    Found 8-bit register for signal <cfg_1<12>_p<0>>.
    Found 8-bit register for signal <cfg_1<12>_p<1>>.
    Found 1-bit register for signal <cfg_1[13]_enable>.
    Found 1-bit register for signal <cfg_1[13]_identify>.
    Found 8-bit register for signal <cfg_1<13>_p<0>>.
    Found 8-bit register for signal <cfg_1<13>_p<1>>.
    Found 1-bit register for signal <cfg_1[14]_enable>.
    Found 1-bit register for signal <cfg_1[14]_identify>.
    Found 8-bit register for signal <cfg_1<14>_p<0>>.
    Found 8-bit register for signal <cfg_1<14>_p<1>>.
    Found 1-bit register for signal <cfg_1[15]_enable>.
    Found 1-bit register for signal <cfg_1[15]_identify>.
    Found 8-bit register for signal <cfg_1<15>_p<0>>.
    Found 8-bit register for signal <cfg_1<15>_p<1>>.
    Found 1-bit register for signal <cfg_1[16]_enable>.
    Found 1-bit register for signal <cfg_1[16]_identify>.
    Found 8-bit register for signal <cfg_1<16>_p<0>>.
    Found 8-bit register for signal <cfg_1<16>_p<1>>.
    Found 1-bit register for signal <cfg_1[17]_enable>.
    Found 1-bit register for signal <cfg_1[17]_identify>.
    Found 8-bit register for signal <cfg_1<17>_p<0>>.
    Found 8-bit register for signal <cfg_1<17>_p<1>>.
    Found 1-bit register for signal <cfg_0[0]_enable>.
    Found 1-bit register for signal <cfg_0[0]_identify>.
    Found 8-bit register for signal <cfg_0<0>_p<0>>.
    Found 8-bit register for signal <cfg_0<0>_p<1>>.
    Found 1-bit register for signal <cfg_0[1]_enable>.
    Found 1-bit register for signal <cfg_0[1]_identify>.
    Found 8-bit register for signal <cfg_0<1>_p<0>>.
    Found 8-bit register for signal <cfg_0<1>_p<1>>.
    Found 1-bit register for signal <cfg_0[2]_enable>.
    Found 1-bit register for signal <cfg_0[2]_identify>.
    Found 8-bit register for signal <cfg_0<2>_p<0>>.
    Found 8-bit register for signal <cfg_0<2>_p<1>>.
    Found 1-bit register for signal <cfg_0[3]_enable>.
    Found 1-bit register for signal <cfg_0[3]_identify>.
    Found 8-bit register for signal <cfg_0<3>_p<0>>.
    Found 8-bit register for signal <cfg_0<3>_p<1>>.
    Found 1-bit register for signal <cfg_0[4]_enable>.
    Found 1-bit register for signal <cfg_0[4]_identify>.
    Found 8-bit register for signal <cfg_0<4>_p<0>>.
    Found 8-bit register for signal <cfg_0<4>_p<1>>.
    Found 1-bit register for signal <cfg_0[5]_enable>.
    Found 1-bit register for signal <cfg_0[5]_identify>.
    Found 8-bit register for signal <cfg_0<5>_p<0>>.
    Found 8-bit register for signal <cfg_0<5>_p<1>>.
    Found 1-bit register for signal <cfg_0[6]_enable>.
    Found 1-bit register for signal <cfg_0[6]_identify>.
    Found 8-bit register for signal <cfg_0<6>_p<0>>.
    Found 8-bit register for signal <cfg_0<6>_p<1>>.
    Found 1-bit register for signal <cfg_0[7]_enable>.
    Found 1-bit register for signal <cfg_0[7]_identify>.
    Found 8-bit register for signal <cfg_0<7>_p<0>>.
    Found 8-bit register for signal <cfg_0<7>_p<1>>.
    Found 1-bit register for signal <cfg_0[8]_enable>.
    Found 1-bit register for signal <cfg_0[8]_identify>.
    Found 8-bit register for signal <cfg_0<8>_p<0>>.
    Found 8-bit register for signal <cfg_0<8>_p<1>>.
    Found 1-bit register for signal <cfg_0[9]_enable>.
    Found 1-bit register for signal <cfg_0[9]_identify>.
    Found 8-bit register for signal <cfg_0<9>_p<0>>.
    Found 8-bit register for signal <cfg_0<9>_p<1>>.
    Found 1-bit register for signal <cfg_0[10]_enable>.
    Found 1-bit register for signal <cfg_0[10]_identify>.
    Found 8-bit register for signal <cfg_0<10>_p<0>>.
    Found 8-bit register for signal <cfg_0<10>_p<1>>.
    Found 1-bit register for signal <cfg_0[11]_enable>.
    Found 1-bit register for signal <cfg_0[11]_identify>.
    Found 8-bit register for signal <cfg_0<11>_p<0>>.
    Found 8-bit register for signal <cfg_0<11>_p<1>>.
    Found 1-bit register for signal <cfg_0[12]_enable>.
    Found 1-bit register for signal <cfg_0[12]_identify>.
    Found 8-bit register for signal <cfg_0<12>_p<0>>.
    Found 8-bit register for signal <cfg_0<12>_p<1>>.
    Found 1-bit register for signal <cfg_0[13]_enable>.
    Found 1-bit register for signal <cfg_0[13]_identify>.
    Found 8-bit register for signal <cfg_0<13>_p<0>>.
    Found 8-bit register for signal <cfg_0<13>_p<1>>.
    Found 1-bit register for signal <cfg_0[14]_enable>.
    Found 1-bit register for signal <cfg_0[14]_identify>.
    Found 8-bit register for signal <cfg_0<14>_p<0>>.
    Found 8-bit register for signal <cfg_0<14>_p<1>>.
    Found 1-bit register for signal <cfg_0[15]_enable>.
    Found 1-bit register for signal <cfg_0[15]_identify>.
    Found 8-bit register for signal <cfg_0<15>_p<0>>.
    Found 8-bit register for signal <cfg_0<15>_p<1>>.
    Found 1-bit register for signal <cfg_0[16]_enable>.
    Found 1-bit register for signal <cfg_0[16]_identify>.
    Found 8-bit register for signal <cfg_0<16>_p<0>>.
    Found 8-bit register for signal <cfg_0<16>_p<1>>.
    Found 1-bit register for signal <cfg_0[17]_enable>.
    Found 1-bit register for signal <cfg_0[17]_identify>.
    Found 8-bit register for signal <cfg_0<17>_p<0>>.
    Found 8-bit register for signal <cfg_0<17>_p<1>>.
    Found 1-bit register for signal <cfg_2[0]_enable>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<0>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<0>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<0>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<0>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<1>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<1>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<1>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<1>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<2>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<2>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<2>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<2>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<3>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<3>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<3>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<3>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<4>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<4>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<4>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<4>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<5>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<5>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<5>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<5>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<6>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<6>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<6>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<6>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<7>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<7>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<7>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<7>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<8>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<8>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<8>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<8>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<9>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<9>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<9>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<9>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<10>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<10>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<10>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<10>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<11>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<11>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<11>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<11>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<12>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<12>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<12>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<12>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<13>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<13>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<13>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<13>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<14>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<14>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<14>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<14>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<15>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<15>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<15>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<15>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<16>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<16>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<16>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<16>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<17>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<17>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<17>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_0<17>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<0>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<0>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<0>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<0>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<1>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<1>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<1>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<1>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<2>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<2>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<2>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<2>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<3>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<3>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<3>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<3>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<4>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<4>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<4>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<4>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<5>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<5>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<5>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<5>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<6>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<6>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<6>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<6>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<7>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<7>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<7>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<7>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<8>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<8>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<8>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<8>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<9>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<9>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<9>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<9>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<10>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<10>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<10>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<10>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<11>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<11>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<11>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<11>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<12>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<12>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<12>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<12>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<13>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<13>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<13>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<13>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<14>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<14>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<14>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<14>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<15>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<15>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<15>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<15>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<16>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<16>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<16>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<16>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<17>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<17>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<17>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_1<17>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<0>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<0>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<0>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<0>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<1>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<1>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<1>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<1>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<2>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<2>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<2>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<2>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<3>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<3>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<3>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<3>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<4>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<4>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<4>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<4>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<5>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<5>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<5>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<5>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<6>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<6>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<6>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<6>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<7>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<7>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<7>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<7>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<8>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<8>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<8>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<8>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<9>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<9>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<9>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<9>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<10>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<10>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<10>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<10>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<11>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<11>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<11>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<11>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<12>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<12>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<12>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<12>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<13>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<13>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<13>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<13>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<14>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<14>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<14>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<14>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<15>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<15>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<15>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<15>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<16>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<16>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<16>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<16>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<17>_p<2><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<17>_p<3><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<17>_p<4><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    WARNING:Xst:2404 -  FFs/Latches <cfg_2<17>_p<5><7:0>> (without init value) have a constant value of 0 in block <cfg_sync>.
    Summary:
	inferred 972 D-type flip-flop(s).
Unit <cfg_sync> synthesized.

Synthesizing Unit <pipe_head>.
    Related source file is "/home/julian/stereovision2/pipe_head.vhd".
        ID = 0
WARNING:Xst:653 - Signal <pipe_out_ctrl_issue> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pipe_out_ctrl_stall> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <pipe_head> synthesized.

Synthesizing Unit <mcb_feed_dual>.
    Related source file is "/home/julian/stereovision2/mcb_feed_dual.vhd".
        ID = 1
    Found 1-bit register for signal <pipe_out_stage_init>.
    Found 32-bit register for signal <pipe_out_stage_aux>.
    Found 1-bit register for signal <pipe_out_stage_data_1>.
    Found 8-bit register for signal <pipe_out_stage_data_8>.
    Found 16-bit register for signal <pipe_out_stage_data_565>.
    Found 24-bit register for signal <pipe_out_stage_data_888>.
    Found 8-bit register for signal <pipe_out_stage_identity>.
    Found 2-bit register for signal <n0202[1:0]>.
    Found 1-bit register for signal <pipe_out_stage_valid>.
    Found 8-bit adder for signal <_n0217> created at line 76.
    Found 8-bit adder for signal <brightness> created at line 76.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <mcb_feed_dual> synthesized.

Synthesizing Unit <color_mux>.
    Related source file is "/home/julian/stereovision2/color_mux.vhd".
        ID = 3
        MODE = 2
    Found 1-bit register for signal <pipe_out_stage_init>.
    Found 32-bit register for signal <pipe_out_stage_aux>.
    Found 1-bit register for signal <pipe_out_stage_data_1>.
    Found 8-bit register for signal <pipe_out_stage_data_8>.
    Found 16-bit register for signal <pipe_out_stage_data_565>.
    Found 24-bit register for signal <pipe_out_stage_data_888>.
    Found 8-bit register for signal <pipe_out_stage_identity>.
    Found 1-bit register for signal <pipe_out_stage_valid>.
    Summary:
	inferred  91 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <color_mux> synthesized.

Synthesizing Unit <fifo_sink>.
    Related source file is "/home/julian/stereovision2/fifo_sink.vhd".
        ID = 4
        WIDTH = 320
        HEIGHT = 240
WARNING:Xst:2563 - Inout <p0_fifo_count> is never assigned. Tied to value Z.
    Found 1-bit register for signal <pipe_out_stage_init>.
    Found 32-bit register for signal <pipe_out_stage_aux>.
    Found 1-bit register for signal <pipe_out_stage_data_1>.
    Found 8-bit register for signal <pipe_out_stage_data_8>.
    Found 16-bit register for signal <pipe_out_stage_data_565>.
    Found 24-bit register for signal <pipe_out_stage_data_888>.
    Found 8-bit register for signal <pipe_out_stage_identity>.
    Found 9-bit register for signal <r_cols>.
    Found 8-bit register for signal <r_rows>.
    Found 1-bit register for signal <r_dummy>.
    Found 1-bit register for signal <r_enable>.
    Found 1-bit register for signal <pipe_out_stage_valid>.
    Found 8-bit adder for signal <r_rows[7]_GND_1022_o_add_3_OUT> created at line 92.
    Found 9-bit adder for signal <r_cols[8]_GND_1022_o_add_5_OUT> created at line 95.
    Found 10-bit tristate buffer for signal <p0_fifo_count> created at line 18
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   1 Tristate(s).
Unit <fifo_sink> synthesized.

Synthesizing Unit <mcb_sink>.
    Related source file is "/home/julian/stereovision2/mcb_sink.vhd".
        ID = 2
    Found 1-bit register for signal <pipe_out_stage_init>.
    Found 32-bit register for signal <pipe_out_stage_aux>.
    Found 1-bit register for signal <pipe_out_stage_data_1>.
    Found 8-bit register for signal <pipe_out_stage_data_8>.
    Found 16-bit register for signal <pipe_out_stage_data_565>.
    Found 24-bit register for signal <pipe_out_stage_data_888>.
    Found 8-bit register for signal <pipe_out_stage_identity>.
    Found 1-bit register for signal <p0_fifo_data<15>>.
    Found 1-bit register for signal <p0_fifo_data<14>>.
    Found 1-bit register for signal <p0_fifo_data<13>>.
    Found 1-bit register for signal <p0_fifo_data<12>>.
    Found 1-bit register for signal <p0_fifo_data<11>>.
    Found 1-bit register for signal <p0_fifo_data<10>>.
    Found 1-bit register for signal <p0_fifo_data<9>>.
    Found 1-bit register for signal <p0_fifo_data<8>>.
    Found 1-bit register for signal <p0_fifo_data<7>>.
    Found 1-bit register for signal <p0_fifo_data<6>>.
    Found 1-bit register for signal <p0_fifo_data<5>>.
    Found 1-bit register for signal <p0_fifo_data<4>>.
    Found 1-bit register for signal <p0_fifo_data<3>>.
    Found 1-bit register for signal <p0_fifo_data<2>>.
    Found 1-bit register for signal <p0_fifo_data<1>>.
    Found 1-bit register for signal <p0_fifo_data<0>>.
    Found 1-bit register for signal <r_sel_is_high>.
    Found 1-bit register for signal <pipe_out_stage_valid>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <mcb_sink> synthesized.

Synthesizing Unit <DVITransmitter>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/DVITransmitter.vhd".
    Summary:
	no macro.
Unit <DVITransmitter> synthesized.

Synthesizing Unit <TMDSEncoder>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/TMDSEncoder.vhd".
WARNING:Xst:647 - Input <RST_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <n1_d>.
    Found 8-bit register for signal <d_d>.
    Found 1-bit register for signal <c0_d>.
    Found 1-bit register for signal <c1_d>.
    Found 5-bit register for signal <n1_q_m>.
    Found 5-bit register for signal <n0_q_m>.
    Found 9-bit register for signal <q_m_d>.
    Found 1-bit register for signal <c0_dd>.
    Found 1-bit register for signal <c1_dd>.
    Found 1-bit register for signal <de_dd>.
    Found 5-bit register for signal <cnt_t_1>.
    Found 10-bit register for signal <q_out_d>.
    Found 1-bit register for signal <de_d>.
    Found 5-bit adder for signal <n0210> created at line 59.
    Found 5-bit adder for signal <n0213> created at line 59.
    Found 5-bit adder for signal <n0216> created at line 59.
    Found 5-bit adder for signal <n0219> created at line 59.
    Found 5-bit adder for signal <n0222> created at line 59.
    Found 5-bit adder for signal <n0225> created at line 59.
    Found 5-bit adder for signal <GND_1028_o_GND_1028_o_add_7_OUT> created at line 59.
    Found 5-bit adder for signal <n0232> created at line 87.
    Found 5-bit adder for signal <n0235> created at line 87.
    Found 5-bit adder for signal <n0238> created at line 87.
    Found 5-bit adder for signal <n0241> created at line 87.
    Found 5-bit adder for signal <n0244> created at line 87.
    Found 5-bit adder for signal <n0247> created at line 87.
    Found 5-bit adder for signal <int_n1_q_m> created at line 87.
    Found 5-bit adder for signal <n0253> created at line 122.
    Found 5-bit adder for signal <cnt_t_1[4]_dc_bias[4]_add_41_OUT> created at line 122.
    Found 5-bit adder for signal <cnt_t_1[4]_dc_bias[4]_add_45_OUT> created at line 120.
    Found 5-bit subtractor for signal <GND_1028_o_int_n1_q_m[4]_sub_22_OUT<4:0>> created at line 92.
    Found 5-bit subtractor for signal <dc_bias> created at line 45.
    Found 5-bit subtractor for signal <cnt_t_1[4]_GND_1028_o_sub_39_OUT<4:0>> created at line 123.
    Found 5-bit subtractor for signal <cnt_t_1[4]_dc_bias[4]_sub_40_OUT<4:0>> created at line 123.
    Found 5-bit subtractor for signal <cnt_t_1[4]_dc_bias[4]_sub_44_OUT<4:0>> created at line 121.
    Found 5-bit comparator greater for signal <n1_d[4]_GND_1028_o_LessThan_11_o> created at line 81
    Found 5-bit comparator equal for signal <n1_q_m[4]_n0_q_m[4]_equal_27_o> created at line 100
    Found 5-bit comparator greater for signal <cnt_t_1[4]_GND_1028_o_LessThan_28_o> created at line 102
    Found 5-bit comparator greater for signal <n1_q_m[4]_n0_q_m[4]_LessThan_29_o> created at line 102
    Found 5-bit comparator greater for signal <GND_1028_o_cnt_t_1[4]_LessThan_30_o> created at line 103
    Found 5-bit comparator greater for signal <n0_q_m[4]_n1_q_m[4]_LessThan_31_o> created at line 103
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <TMDSEncoder> synthesized.

Synthesizing Unit <SerializerN_1>.
    Related source file is "/home/julian/stereovision2/remote_sources/_/lib/digilent/SerializerN_1.vhd".
        N = 10
    Found 1-bit register for signal <gear>.
    Found 1-bit register for signal <gear_s>.
    Found 5-bit register for signal <intDPIn>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <SerializerN_1> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/home/julian/stereovision2/dvi_decoder.v".
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 203: Output port <sdout> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 225: Output port <sdout> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 225: Output port <c0> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 225: Output port <c1> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 225: Output port <de> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 247: Output port <sdout> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 247: Output port <c0> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 247: Output port <c1> of the instance <dec_r> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/julian/stereovision2/dvi_decoder.v" line 247: Output port <de> of the instance <dec_r> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode>.
    Related source file is "/home/julian/stereovision2/decode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <de>.
    Found 8-bit register for signal <dout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <decode> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/home/julian/stereovision2/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 10                                             |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_1074_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_1074_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_166_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/home/julian/stereovision2/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_8> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_1082_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_1082_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_1082_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_173_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/home/julian/stereovision2/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/home/julian/stereovision2/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_1084_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_1084_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/julian/stereovision2/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <inspect_sync>.
    Related source file is "/home/julian/stereovision2/inspect_sync.vhd".
    Found 8-bit register for signal <inspect_1_identity>.
    Found 8-bit register for signal <inspect_0_identity>.
    Found 8-bit register for signal <inspect_2_identity>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <inspect_sync> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/julian/stereovision2/comm_fpga_fx2.vhdl".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 23                                             |
    | Inputs             | 7                                              |
    | Outputs            | 16                                             |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_1089_o_GND_1089_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 235
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 235
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 142
 1-bit adder                                           : 3
 10-bit adder                                          : 6
 11-bit adder                                          : 1
 12-bit adder                                          : 9
 15-bit adder                                          : 6
 16-bit adder                                          : 1
 24-bit adder                                          : 7
 25-bit adder                                          : 4
 26-bit adder                                          : 2
 3-bit adder                                           : 5
 32-bit subtractor                                     : 1
 4-bit adder                                           : 7
 5-bit adder                                           : 54
 5-bit subtractor                                      : 15
 6-bit adder                                           : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 5
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
# Registers                                            : 709
 1-bit register                                        : 422
 10-bit register                                       : 19
 100-bit register                                      : 1
 11-bit register                                       : 1
 12-bit register                                       : 9
 16-bit register                                       : 5
 2-bit register                                        : 3
 24-bit register                                       : 9
 3-bit register                                        : 6
 32-bit register                                       : 5
 4-bit register                                        : 8
 5-bit register                                        : 24
 6-bit register                                        : 4
 7-bit register                                        : 6
 8-bit register                                        : 180
 9-bit register                                        : 7
# Comparators                                          : 64
 10-bit comparator greater                             : 12
 10-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 2
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 3
 5-bit comparator greater                              : 15
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 9
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 344
 1-bit 18-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 176
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 12
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 12
 24-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 10
 30-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 25
 6-bit 2-to-1 multiplexer                              : 10
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 18-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 44
 9-bit 2-to-1 multiplexer                              : 8
# Tristates                                            : 11
 1-bit tristate buffer                                 : 8
 10-bit tristate buffer                                : 1
 2-bit tristate buffer                                 : 1
 8-bit tristate buffer                                 : 1
# FSMs                                                 : 14
# Xors                                                 : 92
 1-bit xor2                                            : 92

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit InputSync Conflict on KEEP property on signal sreg<0> and n0003<1> n0003<1> signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/pixel_fifo.ngc>.
Reading core <ipcore_dir/mcb_pixel_fifo.ngc>.
Reading core <ipcore_dir/mcb_aux_fifo.ngc>.
Loading core <pixel_fifo> for timing and area information for instance <my_pixel_fifo>.
Loading core <mcb_pixel_fifo> for timing and area information for instance <pr_fifo_comp_a>.
Loading core <mcb_pixel_fifo> for timing and area information for instance <pr_fifo_comp_b>.
Loading core <mcb_aux_fifo> for timing and area information for instance <auxr_fifo_comp>.
Loading core <mcb_pixel_fifo> for timing and area information for instance <pw_fifo_comp>.
Loading core <mcb_aux_fifo> for timing and area information for instance <auxw_fifo_comp>.
WARNING:Xst:1710 - FF/Latch <stage_identity_7> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_4> (without init value) has a constant value of 0 in block <my_mcb_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_5> (without init value) has a constant value of 0 in block <my_mcb_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_6> (without init value) has a constant value of 0 in block <my_mcb_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_7> (without init value) has a constant value of 0 in block <my_mcb_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_1> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_2> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_4> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_5> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_6> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_7> (without init value) has a constant value of 0 in block <colmux>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <prevRes_1> has a constant value of 0 in block <inst_syscon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inspect_0_identity_4> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inspect_0_identity_5> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inspect_0_identity_6> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inspect_0_identity_7> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_d> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_0> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_1> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_2> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_d> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_d> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_0> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_1> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c0_d> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_0> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_blue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_1> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_blue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_d_2> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_blue>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_4> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_5> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_6> (without init value) has a constant value of 0 in block <iodrp_mcb_controller_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_6> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_5> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_4> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_3> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_2> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_1> (without init value) has a constant value of 0 in block <my_mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_7> (without init value) has a constant value of 0 in block <my_fifo_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_6> (without init value) has a constant value of 0 in block <my_fifo_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_5> (without init value) has a constant value of 0 in block <my_fifo_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_4> (without init value) has a constant value of 0 in block <my_fifo_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_identity_2> (without init value) has a constant value of 0 in block <my_fifo_sink>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_dd> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_dd> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_red>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_1_identity_7> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_1_identity_6> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_1_identity_5> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c0_dd> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_dd> (without init value) has a constant value of 0 in block <Inst_TMDSEncoder_green>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_1_identity_4> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_2_identity_7> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_2_identity_6> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_2_identity_5> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inspect_2_identity_4> (without init value) has a constant value of 0 in block <my_inspect_sync>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<1>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<2>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_0<4>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<1>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<2>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_1<4>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<1>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_1_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<2>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_1> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_2> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_3> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_4> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_5> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_6> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <cfg_2<4>_p_0_7> of sequential type is unconnected in block <my_cfg_sync>.
WARNING:Xst:2677 - Node <r_stop_0> of sequential type is unconnected in block <my_mcb_feed_dual>.
WARNING:Xst:2677 - Node <stage_data_8_0> of sequential type is unconnected in block <my_mcb_feed_dual>.
WARNING:Xst:2677 - Node <stage_data_8_1> of sequential type is unconnected in block <my_mcb_feed_dual>.
WARNING:Xst:2677 - Node <dout_0> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <dout_1> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <dec_b>.
WARNING:Xst:2677 - Node <dout_0> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <dout_1> of sequential type is unconnected in block <dec_g>.
WARNING:Xst:2677 - Node <dout_0> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <dout_1> of sequential type is unconnected in block <dec_r>.
WARNING:Xst:2677 - Node <dout_2> of sequential type is unconnected in block <dec_r>.

Synthesizing (advanced) Unit <FBCtl>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
The following registers are absorbed into counter <pa_wr_cnt>: 1 register on signal <pa_wr_cnt>.
The following registers are absorbed into counter <src_a>: 1 register on signal <src_a>.
The following registers are absorbed into counter <src_b>: 1 register on signal <src_b>.
The following registers are absorbed into counter <src_c>: 1 register on signal <src_c>.
Unit <FBCtl> synthesized (advanced).

Synthesizing (advanced) Unit <SysCon>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <SysCon> synthesized (advanced).

Synthesizing (advanced) Unit <TMDSEncoder>.
The following registers are absorbed into accumulator <cnt_t_1>: 1 register on signal <cnt_t_1>.
	The following adders/subtractors are grouped into adder tree <Madd_int_n1_q_m_Madd1> :
 	<Madd_n0238_Madd> in block <TMDSEncoder>, 	<Madd_n0244_Madd> in block <TMDSEncoder>, 	<Madd_int_n1_q_m_Madd> in block <TMDSEncoder>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1028_o_GND_1028_o_add_7_OUT_Madd1> :
 	<Madd_n0216_Madd> in block <TMDSEncoder>, 	<Madd_n0222_Madd> in block <TMDSEncoder>, 	<Madd_GND_1028_o_GND_1028_o_add_7_OUT_Madd> in block <TMDSEncoder>.
Unit <TMDSEncoder> synthesized (advanced).

Synthesizing (advanced) Unit <VideoTimingCtl>.
The following registers are absorbed into counter <HCnt>: 1 register on signal <HCnt>.
The following registers are absorbed into counter <VCnt>: 1 register on signal <VCnt>.
Unit <VideoTimingCtl> synthesized (advanced).

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_sink>.
The following registers are absorbed into counter <r_cols>: 1 register on signal <r_cols>.
The following registers are absorbed into counter <r_rows>: 1 register on signal <r_rows>.
Unit <fifo_sink> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_controller> synthesized (advanced).

Synthesizing (advanced) Unit <iodrp_mcb_controller>.
The following registers are absorbed into counter <bit_cnt>: 1 register on signal <bit_cnt>.
Unit <iodrp_mcb_controller> synthesized (advanced).

Synthesizing (advanced) Unit <mcb_soft_calibration>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <WAIT_200us_COUNTER>: 1 register on signal <WAIT_200us_COUNTER>.
The following registers are absorbed into counter <DQS_DELAY>: 1 register on signal <DQS_DELAY>.
The following registers are absorbed into counter <counter_inc>: 1 register on signal <counter_inc>.
The following registers are absorbed into counter <counter_dec>: 1 register on signal <counter_dec>.
Unit <mcb_soft_calibration> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).
WARNING:Xst:2677 - Node <r_stop_0> of sequential type is unconnected in block <mcb_feed_dual>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 70
 1-bit adder                                           : 3
 10-bit adder                                          : 5
 11-bit adder                                          : 1
 12-bit adder                                          : 3
 24-bit adder                                          : 7
 25-bit adder                                          : 4
 26-bit adder                                          : 2
 3-bit adder                                           : 3
 32-bit subtractor                                     : 1
 5-bit adder                                           : 15
 5-bit subtractor                                      : 15
 6-bit adder                                           : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
 8-bit subtractor                                      : 3
 9-bit adder                                           : 3
# Adder Trees                                          : 6
 5-bit / 4-inputs adder tree                           : 6
# Counters                                             : 33
 10-bit up counter                                     : 3
 11-bit up counter                                     : 1
 12-bit up counter                                     : 6
 16-bit up counter                                     : 1
 3-bit up counter                                      : 2
 4-bit up counter                                      : 7
 6-bit up counter                                      : 2
 7-bit up counter                                      : 3
 8-bit up counter                                      : 3
 8-bit updown counter                                  : 1
 9-bit up counter                                      : 4
# Accumulators                                         : 3
 5-bit up loadable accumulator                         : 3
# Registers                                            : 2752
 Flip-Flops                                            : 2752
# Comparators                                          : 64
 10-bit comparator greater                             : 12
 10-bit comparator lessequal                           : 2
 31-bit comparator greater                             : 2
 31-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 3
 32-bit comparator lessequal                           : 1
 5-bit comparator equal                                : 3
 5-bit comparator greater                              : 15
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 9
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 356
 1-bit 18-to-1 multiplexer                             : 18
 1-bit 2-to-1 multiplexer                              : 190
 1-bit 3-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 9
 16-bit 2-to-1 multiplexer                             : 6
 2-bit 2-to-1 multiplexer                              : 12
 24-bit 2-to-1 multiplexer                             : 7
 3-bit 2-to-1 multiplexer                              : 1
 30-bit 2-to-1 multiplexer                             : 10
 30-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 8
 5-bit 2-to-1 multiplexer                              : 22
 6-bit 2-to-1 multiplexer                              : 8
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 40
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 14
# Xors                                                 : 92
 1-bit xor2                                            : 92

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <MCB_UICMD> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_0> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_1> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <MCB_UIDQCOUNT_3> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_2> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_4> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_5> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_MEMCELL_ADDR_6> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DRP_BKST> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch RSEL_O hinder the constant cleaning in the block SysCon.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <prevRes_1> has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <memcell_addr_reg_2> in Unit <iodrp_mcb_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <memcell_addr_reg_4> <memcell_addr_reg_5> <memcell_addr_reg_6> 
INFO:Xst:2261 - The FF/Latch <stage_data_1_0> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_init> 
INFO:Xst:2261 - The FF/Latch <stage_identity_1> in Unit <mcb_feed_dual> is equivalent to the following 6 FFs/Latches, which will be removed : <stage_identity_2> <stage_identity_3> <stage_identity_4> <stage_identity_5> <stage_identity_6> <stage_identity_7> 
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <memcell_addr_reg_2> (without init value) has a constant value of 0 in block <iodrp_mcb_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_data_1_0> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_identity_1> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/FSM_1> on signal <stateWrA[1:4]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 stwridle    | 0001
 stwrcmd     | 0010
 stwrcmdwait | 0100
 stwrerr     | 1000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/FSM_3> on signal <stateRd[1:4]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 strdidle    | 0001
 strdcmd     | 0010
 strdcmdwait | 0100
 strderr     | 1000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/FSM_2> on signal <move_state[1:22]> with one-hot encoding.
-------------------------------------------------
 State                 | Encoding
-------------------------------------------------
 move_reset            | 0000000000000000000001
 move_wait             | 0000000000000000000010
 move_r_pa             | 0000000000000000000100
 move_r_pa_inc         | 0000000000001000000000
 move_r_transfer_pa    | 0000000000000010000000
 move_r_transfer_pa_1  | 0000000000000100000000
 move_r_pb             | 0000000000000000001000
 move_r_pb_inc         | 0000000001000000000000
 move_r_transfer_pb    | 0000000000010000000000
 move_r_transfer_pb_1  | 0000000000100000000000
 move_r_aux            | 0000000000000000010000
 move_r_aux_inc        | 0000001000000000000000
 move_r_transfer_aux   | 0000000010000000000000
 move_r_transfer_aux_1 | 0000000100000000000000
 move_w_p              | 0000100000000000000000
 move_w_transfer_p     | 0000000000000000100000
 move_w_transfer_p_1   | 0000010000000000000000
 move_w_p_inc          | 0001000000000000000000
 move_w_aux            | 0100000000000000000000
 move_w_transfer_aux   | 0000000000000001000000
 move_w_transfer_aux_1 | 0010000000000000000000
 move_w_aux_inc        | 1000000000000000000000
-------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/FSM_4> on signal <STATE[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000000 | 000000
 000001 | 000001
 000010 | 000010
 000011 | 000011
 000100 | 000100
 000101 | 000101
 000110 | 000110
 000111 | 000111
 001000 | 001000
 001001 | 001001
 001010 | 001010
 001011 | 001011
 001100 | 001100
 001101 | 001101
 010010 | 010010
 010000 | 010000
 001110 | 001110
 001111 | 001111
 010001 | 010001
 010011 | 010011
 010100 | 010100
 010101 | 010101
 100010 | 100010
 100001 | 100001
 010111 | 010111
 010110 | 010110
 011000 | 011000
 011001 | 011001
 011010 | 011010
 011011 | 011011
 011100 | 011100
 011101 | 011101
 011110 | 011110
 011111 | 011111
 100000 | 100000
 100011 | 100011
 100100 | 100100
 100101 | 100101
 100110 | 100110
 101000 | 101000
 101001 | 101001
 100111 | 100111
 101010 | unreached
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/FSM_5> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 111   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/FSM_6> on signal <state[1:10]> with one-hot encoding.
---------------------
 State | Encoding
---------------------
 0000  | 0000000001
 0001  | 0000000010
 0010  | 0000000100
 0011  | 0000001000
 0111  | 0000010000
 0100  | 0000100000
 0101  | 0001000000
 0110  | 0010000000
 1001  | 0100000000
 1010  | 1000000000
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <inst_syscon/FSM_0> on signal <state[1:7]> with one-hot encoding.
-------------------------
 State       | Encoding
-------------------------
 stidle      | 0000001
 stprogm     | 0100000
 stprogmwait | 0000100
 stprogd     | 0000010
 stprogdwait | 0010000
 stgo        | 0001000
 stwait      | 1000000
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_dvi_decoder/dec_b/des_0/FSM_7> on signal <state[1:4]> with user encoding.
Optimizing FSM <my_dvi_decoder/dec_g/des_0/FSM_7> on signal <state[1:4]> with user encoding.
Optimizing FSM <my_dvi_decoder/dec_r/des_0/FSM_7> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <my_dvi_decoder/dec_b/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <my_dvi_decoder/dec_g/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
Optimizing FSM <my_dvi_decoder/dec_r/phsalgn_0/FSM_8> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm.comm_fpga_fx2/FSM_9> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------
WARNING:Xst:1710 - FF/Latch <DcmProgReg_5> (without init value) has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DcmProgReg_6> (without init value) has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DcmProgReg_7> (without init value) has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DcmProgReg_8> (without init value) has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <DcmProgReg_9> (without init value) has a constant value of 0 in block <SysCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <my_aux_rd_addr_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_rd_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_wr_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_6> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_aux_wr_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_b_rd_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_5> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_4> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_3> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_2> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_1> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <my_pixel_a_rd_addr_0> has a constant value of 0 in block <FBCtl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DQS_DELAY_INITIAL_7> has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <TARGET_DQS_DELAY_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <IODRPCTRLR_WRITE_DATA_7> (without init value) has a constant value of 0 in block <mcb_soft_calibration>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stage_data_888_0> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_1> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_2> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_8> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_9> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_16> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_17> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stage_data_888_18> (without init value) has a constant value of 0 in block <mcb_feed_dual>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <n1_d_4> (without init value) has a constant value of 0 in block <TMDSEncoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <n1_q_m_4> (without init value) has a constant value of 0 in block <TMDSEncoder>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance Inst_pll_mcb in unit Inst_pll_mcb of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance Inst_10_1_pll in unit Inst_10_1_pll of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance Inst_dcm_fixed/pll_base_inst in unit Inst_dcm_fixed/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <MCB_UIADDR_xilinx3_0> in Unit <mcb_soft_calibration> is equivalent to the following 3 FFs/Latches, which will be removed : <MCB_UIADDR_xilinx3_2> <MCB_UIADDR_xilinx3_3> <MCB_UIADDR_xilinx3_4> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_13> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_21> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_10> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_15> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_12> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_20> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_9> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_14> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_8> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_13> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_7> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_12> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_6> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_11> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_5> in Unit <mcb_feed_dual> is equivalent to the following 2 FFs/Latches, which will be removed : <stage_data_888_10> <stage_data_8_0> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_4> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_7> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_3> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_6> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_0> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_3> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_2> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_5> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_1> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_4> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_11> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_19> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_15> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_23> 
INFO:Xst:2261 - The FF/Latch <stage_data_565_14> in Unit <mcb_feed_dual> is equivalent to the following FF/Latch, which will be removed : <stage_data_888_22> 
INFO:Xst:2261 - The FF/Latch <n1_q_m_0> in Unit <TMDSEncoder> is equivalent to the following FF/Latch, which will be removed : <n0_q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1_q_m_0> is unconnected in block <TMDSEncoder>.
WARNING:Xst:2042 - Unit fifo_sink: 10 internal tristates are replaced by logic (pull-up yes): p0_fifo_count<0>, p0_fifo_count<1>, p0_fifo_count<2>, p0_fifo_count<3>, p0_fifo_count<4>, p0_fifo_count<5>, p0_fifo_count<6>, p0_fifo_count<7>, p0_fifo_count<8>, p0_fifo_count<9>.

Optimizing unit <cfg_sync> ...

Optimizing unit <DRAM16XN> ...

Optimizing unit <inspect_sync> ...

Optimizing unit <top> ...

Optimizing unit <mcb_soft_calibration> ...

Optimizing unit <iodrp_controller> ...

Optimizing unit <iodrp_mcb_controller> ...

Optimizing unit <fifo_sink> ...

Optimizing unit <mcb_feed_dual> ...

Optimizing unit <mcb_sink> ...

Optimizing unit <color_mux> ...

Optimizing unit <SysCon> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode> ...

Optimizing unit <serdes_1_to_5_diff_data> ...

Optimizing unit <phsaligner> ...

Optimizing unit <chnlbond> ...

Optimizing unit <VideoTimingCtl> ...

Optimizing unit <TMDSEncoder> ...
WARNING:Xst:1293 - FF/Latch <cnt_t_1_0> has a constant value of 0 in block <TMDSEncoder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <SerializerN_1> ...
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/n0_q_m_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/n1_q_m_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/n1_d_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/c0_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/d_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/c1_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/n1_q_m_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/c0_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/d_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/c1_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/n0_q_m_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_q_m_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_d_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/d_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/colmux/stage_identity_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_fifo_sink/stage_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/q_m_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_fifo_sink/stage_identity_2> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/c1_dd> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/c0_dd> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_fifo_sink/stage_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_fifo_sink/stage_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_blue/q_m_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_fifo_sink/stage_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/q_m_d_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/c1_dd> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_green/c0_dd> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_mcb_sink/stage_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_mcb_sink/stage_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_mcb_sink/stage_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inst_fbctl/my_mcb_sink/stage_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_0_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_0_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_0_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_0_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_1_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_1_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_1_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_1_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_2_identity_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_2_identity_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_2_identity_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_inspect_sync/inspect_2_identity_4> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[0]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<17>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[17]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[17]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[16]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[16]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<16>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<15>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[15]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[15]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[14]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<14>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[14]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<13>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[13]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<12>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[13]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[12]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[12]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<11>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[11]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[11]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[10]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[10]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<10>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[9]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<9>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[9]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<8>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[8]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<7>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[8]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[7]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[7]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<6>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[6]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[6]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<5>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[5]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[5]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<3>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2<0>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_2[0]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<17>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[17]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<16>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[17]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[16]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[16]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<15>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[15]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[15]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<14>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[14]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[14]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[13]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[13]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<13>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[12]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<12>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<11>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[12]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[11]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[11]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<10>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[10]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[10]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<9>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[9]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[9]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[8]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[8]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<8>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<7>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[7]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[7]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[6]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<6>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<5>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[6]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[5]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[5]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<4>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<3>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<2>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<1>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1<0>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[0]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_1[0]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[17]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[17]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[16]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[15]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[16]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[14]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[14]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[15]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[13]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[13]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[12]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[12]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[11]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[10]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[11]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[10]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[9]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[9]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[8]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[7]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[7]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[8]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[6]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[6]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[5]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[5]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[0]_identify> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0[0]_enable> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<17>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<16>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<15>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<14>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<12>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<13>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<11>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<9>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<10>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<8>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<7>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<6>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<5>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<4>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<2>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<3>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<1>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_cfg_sync/cfg_0<0>_p_0_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/read_data_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_init> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_888_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_8_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_fifo_sink/stage_data_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_feed_dual/stage_data_8_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_init> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_888_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_valid> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_565_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_8_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_data_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/my_mcb_sink/stage_aux_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_888_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_init> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_fbctl/colmux/stage_data_8_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_syscon/RSEL_O> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/dout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/dout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/dout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/dout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/dout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/de> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/c1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/dout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/dout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/dout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_b/c0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_g/cbnd/sdata_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <my_dvi_decoder/dec_r/cbnd/sdata_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_red/n1_d_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_red/n1_d_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_d_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <inst_dvitransmitter/Inst_TMDSEncoder_blue/n1_d_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/y_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/y2_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x2_9> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x2_8> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x2_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x2_6> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/x2_5> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_r/toggle> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/toggle> <my_dvi_decoder/dec_b/toggle> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/enable> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/enable> <my_dvi_decoder/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/rawdata_vld_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/rawdata_vld_q> <my_dvi_decoder/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_3> <inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_2> <inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_1> <inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_0> 
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_dvitransmitter/Inst_TMDSEncoder_red/q_out_d_2> 
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/de_d> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_dvitransmitter/Inst_TMDSEncoder_green/de_d> <inst_dvitransmitter/Inst_TMDSEncoder_blue/de_d> 
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_clk_serializer_10_1/gear> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <inst_dvitransmitter/Inst_d2_serializer_10_1/gear> <inst_dvitransmitter/Inst_d1_serializer_10_1/gear> <inst_dvitransmitter/Inst_d0_serializer_10_1/gear> 
INFO:Xst:2261 - The FF/Latch <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1> 
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_TMDSEncoder_red/de_dd> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <inst_dvitransmitter/Inst_TMDSEncoder_green/de_dd> <inst_dvitransmitter/Inst_TMDSEncoder_blue/de_dd> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_0> <my_dvi_decoder/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_1> <my_dvi_decoder/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_2> <my_dvi_decoder/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_3> <my_dvi_decoder/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_4> <my_dvi_decoder/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_5> <my_dvi_decoder/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_6> <my_dvi_decoder/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/wa_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/wa_0> <my_dvi_decoder/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_7> <my_dvi_decoder/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/wa_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/wa_1> <my_dvi_decoder/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/des_0/counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/des_0/counter_8> <my_dvi_decoder/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/wa_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/wa_2> <my_dvi_decoder/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/wa_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/wa_3> <my_dvi_decoder/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <my_dvi_decoder/dec_b/cbnd/rawdata_vld_rising> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <my_dvi_decoder/dec_g/cbnd/rawdata_vld_rising> <my_dvi_decoder/dec_r/cbnd/rawdata_vld_rising> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <inst_dvitransmitter/Inst_clk_serializer_10_1/gear_s> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <inst_dvitransmitter/Inst_d2_serializer_10_1/gear_s> <inst_dvitransmitter/Inst_d1_serializer_10_1/gear_s> <inst_dvitransmitter/Inst_d0_serializer_10_1/gear_s> 
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/my_pixel_fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pr_fifo_comp_a> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pr_fifo_comp_b> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/pw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/auxr_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <inst_fbctl/auxw_fifo_comp> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
FlipFlop inst_fbctl/my_cfg_sync/cfg_2[1]_enable has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[4]_identify>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[4]_enable>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2<4>_p_0_0>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[3]_identify>.
	Found 3-bit shift register for signal <inst_fbctl/inst_inputsync_fva/n0003<0>>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2<2>_p_0_0>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[3]_enable>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[2]_identify>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[2]_enable>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2<1>_p_1_0>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2<1>_p_0_0>.
	Found 3-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_2[1]_identify>.
	Found 2-bit shift register for signal <inst_fbctl/my_cfg_sync/cfg_1[1]_enable>.
	Found 2-bit shift register for signal <inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2>.
	Found 97-bit shift register for signal <inst_syscon/RstQ_96>.
	Found 3-bit shift register for signal <my_inspect_sync/inspect_2_identity_3>.
	Found 3-bit shift register for signal <my_inspect_sync/inspect_2_identity_2>.
	Found 3-bit shift register for signal <my_inspect_sync/inspect_2_identity_1>.
	Found 3-bit shift register for signal <my_inspect_sync/inspect_2_identity_0>.
	Found 2-bit shift register for signal <inst_dvitransmitter/Inst_TMDSEncoder_red/de_dd>.
	Found 2-bit shift register for signal <inst_dvitransmitter/Inst_TMDSEncoder_blue/c1_dd>.
	Found 2-bit shift register for signal <inst_dvitransmitter/Inst_TMDSEncoder_blue/c0_dd>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <inst_fbctl/inst_localrstc/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <inst_fbctl/inst_localrstb1_a/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <inst_fbctl/inst_localrstb2_a/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <inst_fbctl/inst_localrstalg/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <inst_videotimingctl/Inst_LocalRst/RstQ_4> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1589
 Flip-Flops                                            : 1589
# Shift Registers                                      : 22
 2-bit shift register                                  : 5
 3-bit shift register                                  : 16
 97-bit shift register                                 : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3376
#      GND                         : 12
#      INV                         : 89
#      LUT1                        : 249
#      LUT2                        : 311
#      LUT3                        : 304
#      LUT4                        : 409
#      LUT5                        : 341
#      LUT6                        : 882
#      MULT_AND                    : 6
#      MUXCY                       : 344
#      MUXF7                       : 53
#      VCC                         : 2
#      XORCY                       : 374
# FlipFlops/Latches                : 2156
#      FD                          : 248
#      FDC                         : 159
#      FDCE                        : 223
#      FDE                         : 496
#      FDP                         : 114
#      FDPE                        : 6
#      FDR                         : 219
#      FDRE                        : 663
#      FDS                         : 28
# RAMS                             : 36
#      RAM16X1D                    : 30
#      RAMB8BWER                   : 6
# Shift Registers                  : 25
#      SRL16                       : 1
#      SRLC16E                     : 21
#      SRLC32E                     : 3
# Clock Buffers                    : 12
#      BUFG                        : 12
# IO Buffers                       : 85
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFDS                      : 4
#      IBUFG                       : 2
#      IOBUF                       : 26
#      IOBUFDS                     : 2
#      OBUF                        : 14
#      OBUFDS                      : 4
#      OBUFT                       : 23
#      OBUFTDS                     : 1
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 100
#      BUFPLL                      : 2
#      BUFPLL_MCB                  : 1
#      IODELAY2                    : 6
#      IODRP2                      : 2
#      IODRP2_MCB                  : 22
#      ISERDES2                    : 6
#      MCB                         : 1
#      OSERDES2                    : 52
#      PLL_ADV                     : 4
#      PULLDOWN                    : 2
#      PULLUP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2156  out of  54576     3%  
 Number of Slice LUTs:                 2670  out of  27288     9%  
    Number used as Logic:              2585  out of  27288     9%  
    Number used as Memory:               85  out of   6408     1%  
       Number used as RAM:               60
       Number used as SRL:               25

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3536
   Number with an unused Flip Flop:    1380  out of   3536    39%  
   Number with an unused LUT:           866  out of   3536    24%  
   Number of fully used LUT-FF pairs:  1290  out of   3536    36%  
   Number of unique control sets:       226

IO Utilization: 
 Number of IOs:                         103
 Number of bonded IOBs:                  95  out of    218    43%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of    116     2%  
    Number using Block RAM only:          3
 Number of BUFG/BUFGCTRLs:               12  out of     16    75%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
my_dvi_decoder/PLL_ISERDES/CLKOUT1              | BUFG                   | 321   |
fx2clk_in                                       | IBUFG+BUFG             | 463   |
inst_syscon/Inst_10_1_pll/CLKOUT2               | BUFG                   | 192   |
inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2| BUFG                   | 822   |
inst_syscon/Inst_pll_mcb/CLKOUT2                | BUFG                   | 241   |
clk_i                                           | IBUFG                  | 43    |
my_dvi_decoder/PLL_ISERDES/CLKOUT2              | BUFG                   | 119   |
inst_syscon/Inst_10_1_pll/CLKOUT3               | BUFG                   | 17    |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.150ns (Maximum Frequency: 139.865MHz)
   Minimum input arrival time before clock: 6.486ns
   Maximum output required time after clock: 8.484ns
   Maximum combinational path delay: 9.205ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Clock period: 5.748ns (frequency: 173.979MHz)
  Total number of paths / destination ports: 4217 / 812
-------------------------------------------------------------------------
Delay:               5.748ns (Levels of Logic = 3)
  Source:            inst_fbctl/stateWrA_FSM_FFd3 (FF)
  Destination:       inst_fbctl/snk_b_11 (FF)
  Source Clock:      my_dvi_decoder/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: my_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: inst_fbctl/stateWrA_FSM_FFd3 to inst_fbctl/snk_b_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              57   0.447   1.594  inst_fbctl/stateWrA_FSM_FFd3 (inst_fbctl/stateWrA_FSM_FFd3)
     LUT2:I1->O            1   0.205   0.684  inst_fbctl/stateWrA__n1394_SW0 (N4)
     LUT6:I4->O           19   0.203   1.072  inst_fbctl/stateWrA__n1394 (inst_fbctl/_n1394)
     LUT3:I2->O           12   0.205   0.908  inst_fbctl/stateWrA__n14102 (inst_fbctl/_n1410)
     FDRE:R                    0.430          inst_fbctl/snk_a_0
    ----------------------------------------
    Total                      5.748ns (1.490ns logic, 4.258ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2clk_in'
  Clock period: 5.925ns (frequency: 168.772MHz)
  Total number of paths / destination ports: 7860 / 581
-------------------------------------------------------------------------
Delay:               5.925ns (Levels of Logic = 5)
  Source:            comm.comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:       inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Source Clock:      fx2clk_in rising
  Destination Clock: fx2clk_in rising

  Data Path: comm.comm_fpga_fx2/state_FSM_FFd3 to inst_fbctl/my_pixel_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              50   0.447   1.652  comm.comm_fpga_fx2/state_FSM_FFd3 (comm.comm_fpga_fx2/state_FSM_FFd3)
     LUT4:I2->O            4   0.203   0.684  comm.comm_fpga_fx2/state_FSM_FFd4-In21 (Mmux_led_o2411)
     LUT6:I5->O            6   0.205   0.992  fifoen1 (fifoen)
     begin scope: 'inst_fbctl/my_pixel_fifo:rd_en'
     LUT4:I0->O           16   0.203   1.233  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT6:I3->O            1   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o7 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      5.925ns (1.365ns logic, 4.560ns route)
                                       (23.0% logic, 77.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_syscon/Inst_10_1_pll/CLKOUT2'
  Clock period: 5.866ns (frequency: 170.478MHz)
  Total number of paths / destination ports: 4864 / 371
-------------------------------------------------------------------------
Delay:               5.866ns (Levels of Logic = 5)
  Source:            inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_3 (FF)
  Destination:       inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_4 (FF)
  Source Clock:      inst_syscon/Inst_10_1_pll/CLKOUT2 rising
  Destination Clock: inst_syscon/Inst_10_1_pll/CLKOUT2 rising

  Data Path: inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_3 to inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.447   1.302  inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_3 (inst_dvitransmitter/Inst_TMDSEncoder_green/n0_q_m_3)
     LUT5:I0->O            2   0.203   0.721  inst_dvitransmitter/Inst_TMDSEncoder_green/cond_not_balanced2 (inst_dvitransmitter/Inst_TMDSEncoder_green/cond_not_balanced2)
     LUT6:I4->O           12   0.203   0.909  inst_dvitransmitter/Inst_TMDSEncoder_green/cond_not_balanced3 (inst_dvitransmitter/Inst_TMDSEncoder_green/cond_not_balanced)
     LUT6:I5->O            1   0.205   0.684  inst_dvitransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<3>2_SW0 (N287)
     LUT5:I3->O            1   0.203   0.684  inst_dvitransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<3>31 (inst_dvitransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_lut<3>)
     LUT6:I4->O            1   0.203   0.000  inst_dvitransmitter/Inst_TMDSEncoder_green/Maccum_cnt_t_1_xor<4>11 (inst_dvitransmitter/Inst_TMDSEncoder_green/Result<4>)
     FDR:D                     0.102          inst_dvitransmitter/Inst_TMDSEncoder_green/cnt_t_1_4
    ----------------------------------------
    Total                      5.866ns (1.566ns logic, 4.300ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2'
  Clock period: 7.150ns (frequency: 139.865MHz)
  Total number of paths / destination ports: 12695 / 2297
-------------------------------------------------------------------------
Delay:               7.150ns (Levels of Logic = 7)
  Source:            inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:       inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Source Clock:      inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2 rising
  Destination Clock: inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2 rising

  Data Path: inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to inst_fbctl/auxr_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.447   0.962  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (full)
     end scope: 'inst_fbctl/auxw_fifo_comp:full'
     LUT4:I0->O            7   0.203   0.774  inst_fbctl/my_mcb_sink/stall_out1 (inst_fbctl/stall<11>)
     LUT4:I3->O            8   0.205   0.803  inst_fbctl/my_fifo_sink/stall_out1 (inst_fbctl/stall<10>)
     LUT6:I5->O           17   0.205   1.275  inst_fbctl/my_mcb_feed_dual/avail1 (inst_fbctl/auxr_fifo_en)
     begin scope: 'inst_fbctl/auxr_fifo_comp:rd_en'
     LUT4:I0->O           15   0.203   0.982  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT5:I4->O            1   0.205   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1)
     LUT6:I5->O            1   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      7.150ns (1.775ns logic, 5.375ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_syscon/Inst_pll_mcb/CLKOUT2'
  Clock period: 6.049ns (frequency: 165.307MHz)
  Total number of paths / destination ports: 12013 / 587
-------------------------------------------------------------------------
Delay:               6.049ns (Levels of Logic = 5)
  Source:            inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Destination:       inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6 (FF)
  Source Clock:      inst_syscon/Inst_pll_mcb/CLKOUT2 rising
  Destination Clock: inst_syscon/Inst_pll_mcb/CLKOUT2 rising

  Data Path: inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 to inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.447   1.362  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7)
     LUT6:I3->O            3   0.205   0.755  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_SW0 (N327)
     LUT5:I3->O           13   0.203   0.933  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11)
     LUT5:I4->O            6   0.205   0.745  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW6 (N458)
     LUT6:I5->O            1   0.205   0.684  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv4_rstpot_SW17 (N482)
     LUT6:I4->O            1   0.203   0.000  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5_dpot (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5_dpot)
     FDRE:D                    0.102          inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5
    ----------------------------------------
    Total                      6.049ns (1.570ns logic, 4.479ns route)
                                       (26.0% logic, 74.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.012ns (frequency: 249.274MHz)
  Total number of paths / destination ports: 324 / 64
-------------------------------------------------------------------------
Delay:               4.012ns (Levels of Logic = 2)
  Source:            inst_syscon/state_FSM_FFd7 (FF)
  Destination:       inst_syscon/bitCount_3 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: inst_syscon/state_FSM_FFd7 to inst_syscon/bitCount_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.447   0.845  inst_syscon/state_FSM_FFd7 (inst_syscon/state_FSM_FFd7)
     LUT5:I2->O            6   0.205   1.109  inst_syscon/DcmProgReg[9]_loadReg[9]_mux_15_OUT<4>11 (inst_syscon/DcmProgReg[9]_loadReg[9]_mux_15_OUT<4>1)
     LUT6:I0->O            7   0.203   0.773  inst_syscon/state_loadRegEn1 (inst_syscon/loadRegEn)
     FDRE:R                    0.430          inst_syscon/bitCount_0
    ----------------------------------------
    Total                      4.012ns (1.285ns logic, 2.727ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Clock period: 5.086ns (frequency: 196.616MHz)
  Total number of paths / destination ports: 1139 / 119
-------------------------------------------------------------------------
Delay:               5.086ns (Levels of Logic = 3)
  Source:            my_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Destination:       my_dvi_decoder/dec_b/des_0/pdcounter_4 (FF)
  Source Clock:      my_dvi_decoder/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: my_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: my_dvi_decoder/dec_b/des_0/pdcounter_4 to my_dvi_decoder/dec_b/des_0/pdcounter_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.447   1.118  my_dvi_decoder/dec_b/des_0/pdcounter_4 (my_dvi_decoder/dec_b/des_0/pdcounter_4)
     LUT5:I0->O            8   0.203   1.050  my_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_1074_o_equal_50_o<4>1 (my_dvi_decoder/dec_b/des_0/pdcounter[4]_GND_1074_o_equal_50_o)
     LUT6:I2->O            1   0.203   0.827  my_dvi_decoder/dec_b/des_0/_n0278_inv1 (my_dvi_decoder/dec_b/des_0/_n0278_inv1)
     LUT4:I0->O            5   0.203   0.714  my_dvi_decoder/dec_b/des_0/_n0278_inv2 (my_dvi_decoder/dec_b/des_0/_n0278_inv)
     FDCE:CE                   0.322          my_dvi_decoder/dec_b/des_0/pdcounter_0
    ----------------------------------------
    Total                      5.086ns (1.378ns logic, 3.708ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'inst_syscon/Inst_10_1_pll/CLKOUT3'
  Clock period: 1.861ns (frequency: 537.389MHz)
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Delay:               1.861ns (Levels of Logic = 1)
  Source:            inst_dvitransmitter/Inst_clk_serializer_10_1/gear_s (FF)
  Destination:       inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_4 (FF)
  Source Clock:      inst_syscon/Inst_10_1_pll/CLKOUT3 rising
  Destination Clock: inst_syscon/Inst_10_1_pll/CLKOUT3 rising

  Data Path: inst_dvitransmitter/Inst_clk_serializer_10_1/gear_s to inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.447   1.109  inst_dvitransmitter/Inst_clk_serializer_10_1/gear_s (inst_dvitransmitter/Inst_clk_serializer_10_1/gear_s)
     LUT4:I2->O            1   0.203   0.000  inst_dvitransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11 (inst_dvitransmitter/Inst_d2_serializer_10_1/DP_I[9]_DP_I[4]_mux_0_OUT<0>)
     FD:D                      0.102          inst_dvitransmitter/Inst_d2_serializer_10_1/intDPIn_0
    ----------------------------------------
    Total                      1.861ns (0.752ns logic, 1.109ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2clk_in'
  Total number of paths / destination ports: 842 / 772
-------------------------------------------------------------------------
Offset:              6.486ns (Levels of Logic = 4)
  Source:            fx2gotdata_in (PAD)
  Destination:       cfg<2>_p_0_0 (FF)
  Destination Clock: fx2clk_in rising

  Data Path: fx2gotdata_in to cfg<2>_p_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.681  fx2gotdata_in_IBUF (fx2gotdata_in_IBUF)
     LUT5:I1->O           19   0.203   1.072  Mmux_led_o631 (Mmux_led_o63)
     LUT4:I3->O            7   0.205   0.774  _n0683_inv11 (_n0683_inv1)
     LUT4:I3->O            8   0.205   0.802  _n0795_inv1 (_n0795_inv)
     FDE:CE                    0.322          cfg<5>_p_1_0
    ----------------------------------------
    Total                      6.486ns (2.157ns logic, 4.329ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 637 / 330
-------------------------------------------------------------------------
Offset:              4.700ns (Levels of Logic = 5)
  Source:            inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P0WRCOUNT5 (PAD)
  Destination:       inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination Clock: inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2 rising

  Data Path: inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P0WRCOUNT5 to inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P0WRCOUNT5         5   0.000   0.943  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (inst_fbctl/p0_wr_count<5>)
     LUT3:I0->O           17   0.205   1.275  inst_fbctl/move_state_FSM_FFd16-In211 (inst_fbctl/auxw_rd)
     begin scope: 'inst_fbctl/auxw_fifo_comp:rd_en'
     LUT4:I0->O           15   0.203   0.982  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en)
     LUT5:I4->O            1   0.205   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1)
     LUT6:I5->O            1   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FDP:D                     0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      4.700ns (0.920ns logic, 3.780ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_syscon/Inst_10_1_pll/CLKOUT2'
  Total number of paths / destination ports: 97 / 24
-------------------------------------------------------------------------
Offset:              2.528ns (Levels of Logic = 3)
  Source:            inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P3RDDATA6 (PAD)
  Destination:       inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_2 (FF)
  Destination Clock: inst_syscon/Inst_10_1_pll/CLKOUT2 rising

  Data Path: inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P3RDDATA6 to inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P3RDDATA6          3   0.000   0.898  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (inst_fbctl/p3_rd_data<6>)
     LUT5:I1->O            2   0.203   0.981  inst_dvitransmitter/Inst_TMDSEncoder_green/ADDERTREE_INTERNAL_Madd_xor<0>21 (inst_dvitransmitter/Inst_TMDSEncoder_green/ADDERTREE_INTERNAL_Madd_1)
     LUT6:I0->O            1   0.203   0.000  inst_dvitransmitter/Inst_TMDSEncoder_green/ADDERTREE_INTERNAL_Madd2_xor<2>11_G (N701)
     MUXF7:I1->O           1   0.140   0.000  inst_dvitransmitter/Inst_TMDSEncoder_green/ADDERTREE_INTERNAL_Madd2_xor<2>11 (inst_dvitransmitter/Inst_TMDSEncoder_green/ADDERTREE_INTERNAL_Madd_22)
     FD:D                      0.102          inst_dvitransmitter/Inst_TMDSEncoder_green/n1_d_2
    ----------------------------------------
    Total                      2.528ns (0.648ns logic, 1.880ns route)
                                       (25.6% logic, 74.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 211 / 203
-------------------------------------------------------------------------
Offset:              5.261ns (Levels of Logic = 3)
  Source:            inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P2EMPTY (PAD)
  Destination:       inst_fbctl/snk_b_11 (FF)
  Destination Clock: my_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0:P2EMPTY to inst_fbctl/snk_b_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MCB:P2EMPTY           51   0.000   1.659  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (d_p2<7>)
     LUT2:I0->O            1   0.203   0.580  inst_fbctl/stateWrA_y2[9]_y2[9]_mux_114_OUT<9>11 (inst_fbctl/stateWrA_y2[9]_y2[9]_mux_114_OUT<9>1)
     LUT6:I5->O           19   0.205   1.072  inst_fbctl/stateWrA__n1394 (inst_fbctl/_n1394)
     LUT3:I2->O           12   0.205   0.908  inst_fbctl/stateWrA__n14102 (inst_fbctl/_n1410)
     FDRE:R                    0.430          inst_fbctl/snk_a_0
    ----------------------------------------
    Total                      5.261ns (1.043ns logic, 4.218ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'inst_syscon/Inst_pll_mcb/CLKOUT2'
  Total number of paths / destination ports: 88 / 52
-------------------------------------------------------------------------
Offset:              5.224ns (Levels of Logic = 6)
  Source:            mcb3_rzq (PAD)
  Destination:       inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Destination Clock: inst_syscon/Inst_pll_mcb/CLKOUT2 rising

  Data Path: mcb3_rzq to inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.961  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IOBUF_RZQ (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN)
     LUT5:I0->O            1   0.203   0.684  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RZQ_IN_P_Term[5]_OR_84_o1_SW0 (N405)
     LUT6:I4->O            1   0.203   0.684  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In7 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In7)
     LUT6:I4->O            2   0.203   0.617  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In14)
     LUT6:I5->O            1   0.205   0.000  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19_G (N715)
     MUXF7:I1->O           1   0.140   0.000  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In)
     FDR:D                     0.102          inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    ----------------------------------------
    Total                      5.224ns (2.278ns logic, 2.946ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 69 / 34
-------------------------------------------------------------------------
Offset:              4.128ns (Levels of Logic = 3)
  Source:            reset_i (PAD)
  Destination:       inst_syscon/RstQ_99 (FF)
  Destination Clock: clk_i rising

  Data Path: reset_i to inst_syscon/RstQ_99
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  reset_i_IBUF (reset_i_IBUF)
     LUT6:I4->O            1   0.203   0.684  inst_syscon/RstDbnc_RstQ[99]_OR_1_o_SW0 (N203)
     LUT6:I4->O            7   0.203   0.773  inst_syscon/RstDbnc_RstQ[99]_OR_1_o (inst_syscon/RstDbnc_RstQ[99]_OR_1_o)
     FDE:CE                    0.322          inst_syscon/RstQ_97
    ----------------------------------------
    Total                      4.128ns (1.950ns logic, 2.178ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 104
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 1)
  Source:            my_dvi_decoder/ioclk_buf:LOCK (PAD)
  Destination:       my_dvi_decoder/dec_r/toggle (FF)
  Destination Clock: my_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: my_dvi_decoder/ioclk_buf:LOCK to my_dvi_decoder/dec_r/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK           25   0.000   1.192  my_dvi_decoder/ioclk_buf (my_dvi_decoder/bufpll_lock)
     INV:I->O             92   0.206   1.824  my_dvi_decoder/reset1_INV_0 (my_dvi_decoder/reset)
     FDC:CLR                   0.430          my_dvi_decoder/dec_r/toggle
    ----------------------------------------
    Total                      3.652ns (0.636ns logic, 3.016ns route)
                                       (17.4% logic, 82.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2'
  Total number of paths / destination ports: 414 / 68
-------------------------------------------------------------------------
Offset:              7.977ns (Levels of Logic = 6)
  Source:            inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination:       led_o<3> (PAD)
  Source Clock:      inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2 rising

  Data Path: inst_fbctl/auxw_fifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i to led_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.447   0.962  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (full)
     end scope: 'inst_fbctl/auxw_fifo_comp:full'
     LUT4:I0->O            7   0.203   0.774  inst_fbctl/my_mcb_sink/stall_out1 (inst_fbctl/stall<11>)
     LUT4:I3->O            8   0.205   1.147  inst_fbctl/my_fifo_sink/stall_out1 (inst_fbctl/stall<10>)
     LUT6:I1->O            1   0.203   0.684  Mmux_led_o125 (Mmux_led_o125)
     LUT4:I2->O            1   0.203   0.579  Mmux_led_o126 (led_o_3_OBUF)
     OBUF:I->O                 2.571          led_o_3_OBUF (led_o<3>)
    ----------------------------------------
    Total                      7.977ns (3.832ns logic, 4.145ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2clk_in'
  Total number of paths / destination ports: 131 / 21
-------------------------------------------------------------------------
Offset:              8.484ns (Levels of Logic = 5)
  Source:            comm.comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:       led_o<1> (PAD)
  Source Clock:      fx2clk_in rising

  Data Path: comm.comm_fpga_fx2/state_FSM_FFd1 to led_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              47   0.447   1.733  comm.comm_fpga_fx2/state_FSM_FFd1 (comm.comm_fpga_fx2/state_FSM_FFd1)
     LUT5:I2->O           19   0.205   1.072  Mmux_led_o631 (Mmux_led_o63)
     LUT5:I4->O            1   0.205   0.580  Mmux_led_o64 (Mmux_led_o65)
     LUT6:I5->O            1   0.205   0.684  Mmux_led_o65 (Mmux_led_o66)
     LUT3:I1->O            1   0.203   0.579  Mmux_led_o66 (led_o_1_OBUF)
     OBUF:I->O                 2.571          led_o_1_OBUF (led_o<1>)
    ----------------------------------------
    Total                      8.484ns (3.836ns logic, 4.648ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 458 / 58
-------------------------------------------------------------------------
Offset:              7.410ns (Levels of Logic = 4)
  Source:            inst_fbctl/stateWrA_FSM_FFd3 (FF)
  Destination:       led_o<1> (PAD)
  Source Clock:      my_dvi_decoder/PLL_ISERDES/CLKOUT1 rising

  Data Path: inst_fbctl/stateWrA_FSM_FFd3 to led_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              57   0.447   1.938  inst_fbctl/stateWrA_FSM_FFd3 (inst_fbctl/stateWrA_FSM_FFd3)
     LUT5:I0->O            1   0.203   0.580  Mmux_led_o64 (Mmux_led_o65)
     LUT6:I5->O            1   0.205   0.684  Mmux_led_o65 (Mmux_led_o66)
     LUT3:I1->O            1   0.203   0.579  Mmux_led_o66 (led_o_1_OBUF)
     OBUF:I->O                 2.571          led_o_1_OBUF (led_o<1>)
    ----------------------------------------
    Total                      7.410ns (3.629ns logic, 3.781ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_syscon/Inst_10_1_pll/CLKOUT2'
  Total number of paths / destination ports: 394 / 20
-------------------------------------------------------------------------
Offset:              6.320ns (Levels of Logic = 3)
  Source:            inst_fbctl/stateRd_FSM_FFd3 (FF)
  Destination:       led_o<1> (PAD)
  Source Clock:      inst_syscon/Inst_10_1_pll/CLKOUT2 rising

  Data Path: inst_fbctl/stateRd_FSM_FFd3 to led_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              47   0.447   1.733  inst_fbctl/stateRd_FSM_FFd3 (inst_fbctl/stateRd_FSM_FFd3)
     LUT6:I3->O            1   0.205   0.580  Mmux_led_o63 (Mmux_led_o64)
     LUT3:I2->O            1   0.205   0.579  Mmux_led_o66 (led_o_1_OBUF)
     OBUF:I->O                 2.571          led_o_1_OBUF (led_o<1>)
    ----------------------------------------
    Total                      6.320ns (3.428ns logic, 2.892ns route)
                                       (54.2% logic, 45.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_syscon/Inst_pll_mcb/CLKOUT2'
  Total number of paths / destination ports: 79 / 71
-------------------------------------------------------------------------
Offset:              3.302ns (Levels of Logic = 2)
  Source:            inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:       inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T (PAD)
  Source Clock:      inst_syscon/Inst_pll_mcb/CLKOUT2 rising

  Data Path: inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock)
     LUT2:I0->O           77   0.203   1.725  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    ----------------------------------------
    Total                      3.302ns (0.856ns logic, 2.446ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 100 / 49
-------------------------------------------------------------------------
Offset:              4.274ns (Levels of Logic = 3)
  Source:            inst_syscon/RstD_7 (FF)
  Destination:       inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T (PAD)
  Source Clock:      clk_i rising

  Data Path: inst_syscon/RstD_7 to inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ:T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              8   0.447   0.803  inst_syscon/RstD_7 (inst_syscon/RstD_7)
     LUT2:I1->O            4   0.205   0.684  inst_syscon/ASYNC_RST1 (inst_syscon/ASYNC_RST)
     LUT2:I1->O           77   0.205   1.725  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst1 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/int_sys_rst)
     INV:I->O              0   0.206   0.000  inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN1_INV_0 (inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_ZIO_ODATAIN)
    IODRP2:ODATAIN             0.000          inst_fbctl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    ----------------------------------------
    Total                      4.274ns (1.063ns logic, 3.211ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'my_dvi_decoder/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.130ns (Levels of Logic = 0)
  Source:            my_dvi_decoder/dec_b/des_0/inc_data_int (FF)
  Destination:       my_dvi_decoder/dec_b/des_0/iodelay_s:INC (PAD)
  Source Clock:      my_dvi_decoder/PLL_ISERDES/CLKOUT2 rising

  Data Path: my_dvi_decoder/dec_b/des_0/inc_data_int to my_dvi_decoder/dec_b/des_0/iodelay_s:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  my_dvi_decoder/dec_b/des_0/inc_data_int (my_dvi_decoder/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          my_dvi_decoder/dec_b/des_0/iodelay_m
    ----------------------------------------
    Total                      1.130ns (0.447ns logic, 0.683ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'inst_syscon/Inst_10_1_pll/CLKOUT3'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:       inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s:D2 (PAD)
  Source Clock:      inst_syscon/Inst_10_1_pll/CLKOUT3 rising

  Data Path: inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4 to inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4 (inst_dvitransmitter/Inst_clk_serializer_10_1/intDPIn_4)
    OSERDES2:D1                0.000          inst_dvitransmitter/Inst_clk_serializer_10_1/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1007 / 786
-------------------------------------------------------------------------
Delay:               9.205ns (Levels of Logic = 6)
  Source:            fx2gotdata_in (PAD)
  Destination:       led_o<1> (PAD)

  Data Path: fx2gotdata_in to led_o<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   1.222   1.681  fx2gotdata_in_IBUF (fx2gotdata_in_IBUF)
     LUT5:I1->O           19   0.203   1.072  Mmux_led_o631 (Mmux_led_o63)
     LUT5:I4->O            1   0.205   0.580  Mmux_led_o64 (Mmux_led_o65)
     LUT6:I5->O            1   0.205   0.684  Mmux_led_o65 (Mmux_led_o66)
     LUT3:I1->O            1   0.203   0.579  Mmux_led_o66 (led_o_1_OBUF)
     OBUF:I->O                 2.571          led_o_1_OBUF (led_o<1>)
    ----------------------------------------
    Total                      9.205ns (4.609ns logic, 4.596ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.012|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2clk_in
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
fx2clk_in                                       |    5.925|         |         |         |
inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2|    2.894|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_syscon/Inst_10_1_pll/CLKOUT2
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk_i                            |    3.456|         |         |         |
inst_syscon/Inst_10_1_pll/CLKOUT2|    5.866|         |         |         |
inst_syscon/Inst_pll_mcb/CLKOUT2 |    2.611|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_syscon/Inst_10_1_pll/CLKOUT3
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
inst_syscon/Inst_10_1_pll/CLKOUT2|    2.032|         |         |         |
inst_syscon/Inst_10_1_pll/CLKOUT3|    1.861|         |         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
fx2clk_in                                       |    1.128|         |         |         |
inst_syscon/Inst_10_1_pll/CLKOUT2               |    1.858|         |         |         |
inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2|    7.150|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock inst_syscon/Inst_pll_mcb/CLKOUT2
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk_i                           |    5.385|         |         |         |
inst_syscon/Inst_pll_mcb/CLKOUT2|    6.049|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_dvi_decoder/PLL_ISERDES/CLKOUT1
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk_i                                           |    3.558|         |         |         |
inst_syscon/Inst_dcm_fixed/pll_base_inst/CLKOUT2|    1.128|         |         |         |
inst_syscon/Inst_pll_mcb/CLKOUT2                |    2.509|         |         |         |
my_dvi_decoder/PLL_ISERDES/CLKOUT1              |    5.748|         |         |         |
my_dvi_decoder/PLL_ISERDES/CLKOUT2              |    2.634|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock my_dvi_decoder/PLL_ISERDES/CLKOUT2
----------------------------------+---------+---------+---------+---------+
                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------+---------+---------+---------+---------+
my_dvi_decoder/PLL_ISERDES/CLKOUT1|    1.405|         |         |         |
my_dvi_decoder/PLL_ISERDES/CLKOUT2|    5.086|         |         |         |
----------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 32.89 secs
 
--> 


Total memory usage is 180968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1962 (   0 filtered)
Number of infos    :  356 (   0 filtered)

