Generating HDL for page 16.42.01.1 A AND B CYCLE CONTROLS-ACC at 10/5/2020 1:26:03 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_42_01_1_A_AND_B_CYCLE_CONTROLS_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 4A with output pin(s) of OUT_4A_E
	and inputs of MS_MPLY_DOT_N_DOT_D,MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,MS_MPLY_DOT_3_DOT_D_DOT_MDL
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of MS_LB_DOT_B_CYCLE_DOT_BODY_LATCH,MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN_DOT_UNITS
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of MS_DIV_DOT_U_OR_Y_DOT_B_DOT_NOT_AW,MS_DIV_DOT_2_DOT_D
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C
	and inputs of MB_1401_MPLY_EARLY_END,MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_3_DOT_B1_9,MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B0_8
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_D
	and inputs of MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,MB_DIV_DOT_MQ_DOT_B_DOT_S_DOT_NOT_RC,MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_NOT_AW
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_E
	and inputs of MB_RA_OR_RS_OR_A_OR_S_DOT_1_DOT_B_DOT_NOT_BW_DOT_AW
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_C
	and inputs of MS_MPLY_DOT_N_DOT_C,MS_MPLY_DOT_U_OR_Y_DOT_B_DOT_AW_DOT_3
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_D
	and inputs of MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,MB_A_OR_S_DOT_B_DOT_1_DOT_S_DOT_BW_DOT_NOT_RC,MB_A_OR_S_DOT_B_DOT_3_DOT_NOT_BW
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_P
	and inputs of MS_MPLY_DOT_X_DOT_B_DOT_NOT_MDL,MS_MPLY_DOT_1_OR_3_DOT_D_DOT_NOT_MDL
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_D
	and inputs of MS_DIV_DOT_U_OR_Y_DOT_B_DOT_AW,MS_DIV_DOT_X_DOT_B_DOT_T_DOT_MDL,MS_LB_DOT_B_CYCLE_DOT_EXT_DOT_ZONE_CARRY
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_4A_E,OUT_4B_C,OUT_4C_G,OUT_4D_C,OUT_4E_D
	and logic function of OR
Generating Statement for block at 3F with output pin(s) of OUT_DOT_3F
	and inputs of OUT_4F_E,OUT_3F_C,OUT_4G_D,OUT_4H_P,OUT_4I_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_A_CYCLE_CTRL_STAR_ARITH_STAR
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_SET_B_CYCLE_CTRL_STAR_ARITH_STAR
	from gate output OUT_DOT_3F
