Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 11:28:49 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/array_summer_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------+
|      Characteristics      |                           Path #1                          |
+---------------------------+------------------------------------------------------------+
| Requirement               | 10.000                                                     |
| Path Delay                | 5.212                                                      |
| Logic Delay               | 0.978(19%)                                                 |
| Net Delay                 | 4.234(81%)                                                 |
| Clock Skew                | -0.049                                                     |
| Slack                     | 4.297                                                      |
| Clock Uncertainty         | 0.035                                                      |
| Clock Pair Classification | Timed                                                      |
| Clock Delay Group         | Same Clock                                                 |
| Logic Levels              | 4                                                          |
| Routes                    | 5                                                          |
| Logical Path              | FDRE/C-(3)-LUT6-(1)-LUT4-(16)-LUT5-(168)-LUT2-(53)-FDRE/CE |
| Start Point Clock         | ap_clk                                                     |
| End Point Clock           | ap_clk                                                     |
| DSP Block                 | None                                                       |
| RAM Registers             | None-None                                                  |
| IO Crossings              | 0                                                          |
| Config Crossings          | 0                                                          |
| SLR Crossings             | 0                                                          |
| PBlocks                   | 0                                                          |
| High Fanout               | 168                                                        |
| ASYNC REG                 | 0                                                          |
| Dont Touch                | 0                                                          |
| Mark Debug                | 0                                                          |
| Start Point Pin Primitive | FDRE/C                                                     |
| End Point Pin Primitive   | FDRE/CE                                                    |
| Start Point Pin           | sect_total_reg[15]/C                                       |
| End Point Pin             | sect_cnt_reg[38]/CE                                        |
+---------------------------+------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+-----+-----+----+-----+---+---+---+----+----+----+----+
| End Point Clock | Requirement |  1  |  2 |  3  |  4  |  5 |  6  | 7 | 8 | 9 | 10 | 12 | 13 | 14 |
+-----------------+-------------+-----+----+-----+-----+----+-----+---+---+---+----+----+----+----+
| ap_clk          | 10.000ns    | 444 | 49 | 157 | 215 | 12 | 106 | 2 | 2 | 4 |  4 |  1 |  3 |  1 |
+-----------------+-------------+-----+----+-----+-----+----+-----+---+---+---+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


