// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "01/22/2017 14:10:33"

// 
// Device: Altera 5CGXFC5C6F27C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module C642HDMI (
	atan_zero,
	atan_x,
	atan_y,
	atan_phi,
	atan_d2,
	CLK50,
	RST,
	SWITCH,
	BUTTON,
	LED,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	adv7511_scl,
	adv7511_sda,
	adv7511_hs,
	adv7511_vs,
	adv7511_clk,
	adv7511_d,
	adv7511_de,
	GPI,
	GPO);
input 	[7:0] atan_zero;
input 	[7:0] atan_x;
input 	[7:0] atan_y;
output 	[7:0] atan_phi;
output 	[15:0] atan_d2;
input 	CLK50;
input 	RST;
input 	[9:0] SWITCH;
input 	[3:0] BUTTON;
output 	[17:0] LED;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
inout 	adv7511_scl;
inout 	adv7511_sda;
output 	adv7511_hs;
output 	adv7511_vs;
output 	adv7511_clk;
output 	[23:0] adv7511_d;
output 	adv7511_de;
input 	[15:0] GPI;
output 	[21:16] GPO;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SWITCH[2]~input_o ;
wire \SWITCH[3]~input_o ;
wire \SWITCH[4]~input_o ;
wire \SWITCH[5]~input_o ;
wire \SWITCH[6]~input_o ;
wire \SWITCH[7]~input_o ;
wire \BUTTON[0]~input_o ;
wire \BUTTON[1]~input_o ;
wire \BUTTON[2]~input_o ;
wire \BUTTON[3]~input_o ;
wire \adv7511_sda~input_o ;
wire \CLK50~input_o ;
wire \RST~input_o ;
wire \part2|Add11~45_sumout ;
wire \part2|LessThan17~1_combout ;
wire \part2|LessThan17~2_combout ;
wire \part2|Add11~46 ;
wire \part2|Add11~41_sumout ;
wire \part2|Add11~42 ;
wire \part2|Add11~37_sumout ;
wire \part2|Add11~38 ;
wire \part2|Add11~33_sumout ;
wire \part2|Add11~34 ;
wire \part2|Add11~25_sumout ;
wire \part2|Add11~26 ;
wire \part2|Add11~29_sumout ;
wire \part2|Add11~30 ;
wire \part2|Add11~9_sumout ;
wire \part2|Add11~10 ;
wire \part2|Add11~13_sumout ;
wire \part2|Add11~14 ;
wire \part2|Add11~17_sumout ;
wire \part2|Add11~18 ;
wire \part2|Add11~21_sumout ;
wire \part2|Add11~22 ;
wire \part2|Add11~5_sumout ;
wire \part2|Add11~6 ;
wire \part2|Add11~1_sumout ;
wire \part2|LessThan17~0_combout ;
wire \adv7511_scl~input_o ;
wire \part2|LessThan17~3_combout ;
wire \part2|LessThan17~4_combout ;
wire \part2|state~10_combout ;
wire \part2|state~14_combout ;
wire \part2|state~6_combout ;
wire \part2|state~7_combout ;
wire \part2|state~8_combout ;
wire \part2|currentbyte~1_combout ;
wire \part2|currentbyte~4_combout ;
wire \part2|currentbyte~5_combout ;
wire \part2|currentbyte~6_combout ;
wire \part2|currentbyte~2_combout ;
wire \part2|currentbyte~3_combout ;
wire \part2|currentbit~6_combout ;
wire \part2|currentbit~4_combout ;
wire \part2|currentbit~5_combout ;
wire \part2|currentbit~0_combout ;
wire \part2|currentbit~1_combout ;
wire \part2|currentbit~2_combout ;
wire \part2|currentbit~3_combout ;
wire \part2|Mux21~2_combout ;
wire \part2|Add12~17_sumout ;
wire \part2|LessThan17~5_combout ;
wire \part2|state~1_combout ;
wire \part2|Add12~2 ;
wire \part2|Add12~25_sumout ;
wire \part2|Add12~26 ;
wire \part2|Add12~21_sumout ;
wire \part2|Mux21~0_combout ;
wire \part2|delaycounter[5]~0_combout ;
wire \part2|delaycounter[5]~1_combout ;
wire \part2|Add12~18 ;
wire \part2|Add12~13_sumout ;
wire \part2|Add12~14 ;
wire \part2|Add12~9_sumout ;
wire \part2|Add12~10 ;
wire \part2|Add12~5_sumout ;
wire \part2|Add12~6 ;
wire \part2|Add12~1_sumout ;
wire \part2|LessThan18~0_combout ;
wire \part2|Mux21~3_combout ;
wire \part2|currentbyte~0_combout ;
wire \part2|state~13_combout ;
wire \part2|currentline~7_combout ;
wire \part2|currentline~9_combout ;
wire \part2|currentline~5_combout ;
wire \part2|Add15~2_combout ;
wire \part2|currentline~4_combout ;
wire \part2|Add15~1_combout ;
wire \part2|currentline~3_combout ;
wire \part2|currentline~1_combout ;
wire \part2|Add15~0_combout ;
wire \part2|currentline~2_combout ;
wire \part2|currentline~0_combout ;
wire \part2|Mux21~1_combout ;
wire \part2|Mux21~4_combout ;
wire \part2|state~12_combout ;
wire \part2|state~0_combout ;
wire \part2|state~2_combout ;
wire \part2|state~3_combout ;
wire \part2|state~4_combout ;
wire \part2|state~5_combout ;
wire \part2|state~9_combout ;
wire \part2|state~11_combout ;
wire \part2|process_3~0_combout ;
wire \part2|out_scl~q ;
wire \part2|currentline~6_combout ;
wire \part2|currentline~8_combout ;
wire \part2|currentline~10_combout ;
wire \part2|currentline~11_combout ;
wire \part2|currentline~12_combout ;
wire \part2|Mux50~0_combout ;
wire \part2|Mux50~1_combout ;
wire \part2|Mux50~2_combout ;
wire \part2|Mux48~0_combout ;
wire \part2|Mux41~0_combout ;
wire \part2|Mux48~1_combout ;
wire \part2|Mux48~2_combout ;
wire \part2|currentline~13_combout ;
wire \part2|currentline~14_combout ;
wire \part2|Mux34~0_combout ;
wire \part2|Mux42~0_combout ;
wire \part2|Mux49~0_combout ;
wire \part2|Mux53~0_combout ;
wire \part2|Mux53~1_combout ;
wire \part2|Mux53~2_combout ;
wire \part2|tmp8~0_combout ;
wire \part2|Mux52~0_combout ;
wire \part2|Mux52~1_combout ;
wire \part2|Mux52~2_combout ;
wire \part2|Mux54~1_combout ;
wire \part2|Mux43~0_combout ;
wire \part2|Mux54~2_combout ;
wire \part2|Mux54~0_combout ;
wire \part2|Mux55~4_combout ;
wire \part2|Mux44~0_combout ;
wire \part2|Mux51~0_combout ;
wire \part2|Mux51~1_combout ;
wire \part2|Mux55~0_combout ;
wire \part2|out_sda~0_combout ;
wire \part2|out_sda~q ;
wire \atan_zero[3]~input_o ;
wire \atan_x[3]~input_o ;
wire \atan_zero[4]~input_o ;
wire \atan_x[4]~input_o ;
wire \atan_zero[5]~input_o ;
wire \atan_x[5]~input_o ;
wire \atan_zero[6]~input_o ;
wire \atan_x[6]~input_o ;
wire \Equal3~0_combout ;
wire \atan_zero[0]~input_o ;
wire \atan_x[0]~input_o ;
wire \atan_zero[7]~input_o ;
wire \atan_x[7]~input_o ;
wire \Equal3~1_combout ;
wire \atan_zero[1]~input_o ;
wire \atan_x[1]~input_o ;
wire \atan_zero[2]~input_o ;
wire \atan_x[2]~input_o ;
wire \Equal3~2_combout ;
wire \Equal3~3_combout ;
wire \atan_y[0]~input_o ;
wire \atan_y[1]~input_o ;
wire \atan_y[2]~input_o ;
wire \atan_y[3]~input_o ;
wire \Equal2~0_combout ;
wire \atan_y[4]~input_o ;
wire \atan_y[5]~input_o ;
wire \atan_y[6]~input_o ;
wire \atan_y[7]~input_o ;
wire \LessThan4~0_combout ;
wire \Equal2~1_combout ;
wire \Equal2~2_combout ;
wire \atan2~0_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \LessThan3~3_combout ;
wire \LessThan3~4_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \LessThan4~3_combout ;
wire \Equal2~3_combout ;
wire \LessThan4~4_combout ;
wire \LessThan4~5_combout ;
wire \LessThan4~6_combout ;
wire \Add0~26 ;
wire \Add0~27 ;
wire \Add0~30 ;
wire \Add0~31 ;
wire \Add0~22 ;
wire \Add0~23 ;
wire \Add0~18 ;
wire \Add0~19 ;
wire \Add0~14 ;
wire \Add0~15 ;
wire \Add0~10 ;
wire \Add0~11 ;
wire \Add0~6 ;
wire \Add0~7 ;
wire \Add0~1_sumout ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~1_sumout ;
wire \xa~0_combout ;
wire \Add0~5_sumout ;
wire \Add2~5_sumout ;
wire \Add0~9_sumout ;
wire \Add2~9_sumout ;
wire \xa~2_combout ;
wire \Add0~13_sumout ;
wire \Add2~13_sumout ;
wire \xa~3_combout ;
wire \Add0~17_sumout ;
wire \Add2~17_sumout ;
wire \xa~4_combout ;
wire \Add0~25_sumout ;
wire \Add2~25_sumout ;
wire \xa~6_combout ;
wire \Add1~30 ;
wire \Add1~31 ;
wire \Add1~26 ;
wire \Add1~27 ;
wire \Add1~22 ;
wire \Add1~23 ;
wire \Add1~18 ;
wire \Add1~19 ;
wire \Add1~14 ;
wire \Add1~15 ;
wire \Add1~10 ;
wire \Add1~11 ;
wire \Add1~6 ;
wire \Add1~7 ;
wire \Add1~1_sumout ;
wire \Add3~30 ;
wire \Add3~31 ;
wire \Add3~26 ;
wire \Add3~27 ;
wire \Add3~22 ;
wire \Add3~23 ;
wire \Add3~18 ;
wire \Add3~19 ;
wire \Add3~14 ;
wire \Add3~15 ;
wire \Add3~10 ;
wire \Add3~11 ;
wire \Add3~6 ;
wire \Add3~7 ;
wire \Add3~1_sumout ;
wire \ya~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \Add0~21_sumout ;
wire \Add2~21_sumout ;
wire \xa~5_combout ;
wire \Add0~29_sumout ;
wire \Add2~29_sumout ;
wire \xa~7_combout ;
wire \Add1~5_sumout ;
wire \Add3~5_sumout ;
wire \ya~1_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[0]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \Add1~9_sumout ;
wire \Add3~9_sumout ;
wire \ya~2_combout ;
wire \Div0|auto_generated|divider|divider|op_7~18_cout ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~6 ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[10]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Add1~13_sumout ;
wire \Add3~13_sumout ;
wire \ya~3_combout ;
wire \Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~6 ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[19]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Add1~17_sumout ;
wire \Add3~17_sumout ;
wire \ya~4_combout ;
wire \Div0|auto_generated|divider|divider|op_9~26_cout ;
wire \Div0|auto_generated|divider|divider|op_9~14 ;
wire \Div0|auto_generated|divider|divider|op_9~18 ;
wire \Div0|auto_generated|divider|divider|op_9~22 ;
wire \Div0|auto_generated|divider|divider|op_9~10 ;
wire \Div0|auto_generated|divider|divider|op_9~6 ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_9~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[29]~15_combout ;
wire \Div0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div0|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~40_combout ;
wire \Div0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Add1~21_sumout ;
wire \Add3~21_sumout ;
wire \ya~5_combout ;
wire \Div0|auto_generated|divider|divider|op_10~30_cout ;
wire \Div0|auto_generated|divider|divider|op_10~14 ;
wire \Div0|auto_generated|divider|divider|op_10~18 ;
wire \Div0|auto_generated|divider|divider|op_10~22 ;
wire \Div0|auto_generated|divider|divider|op_10~26 ;
wire \Div0|auto_generated|divider|divider|op_10~10 ;
wire \Div0|auto_generated|divider|divider|op_10~6 ;
wire \Div0|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_10~5_sumout ;
wire \xa~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[39]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[38]~51_combout ;
wire \Div0|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[37]~41_combout ;
wire \Div0|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~31_combout ;
wire \Div0|auto_generated|divider|divider|op_10~13_sumout ;
wire \Add1~25_sumout ;
wire \Add3~25_sumout ;
wire \ya~6_combout ;
wire \Div0|auto_generated|divider|divider|op_11~34_cout ;
wire \Div0|auto_generated|divider|divider|op_11~30 ;
wire \Div0|auto_generated|divider|divider|op_11~14 ;
wire \Div0|auto_generated|divider|divider|op_11~18 ;
wire \Div0|auto_generated|divider|divider|op_11~22 ;
wire \Div0|auto_generated|divider|divider|op_11~26 ;
wire \Div0|auto_generated|divider|divider|op_11~10 ;
wire \Div0|auto_generated|divider|divider|op_11~6 ;
wire \Div0|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~52_combout ;
wire \Div0|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[47]~42_combout ;
wire \Div0|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[46]~32_combout ;
wire \Div0|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_11~29_sumout ;
wire \Add1~29_sumout ;
wire \Add3~29_sumout ;
wire \ya~7_combout ;
wire \Div0|auto_generated|divider|divider|op_12~38_cout ;
wire \Div0|auto_generated|divider|divider|op_12~34 ;
wire \Div0|auto_generated|divider|divider|op_12~30 ;
wire \Div0|auto_generated|divider|divider|op_12~14 ;
wire \Div0|auto_generated|divider|divider|op_12~18 ;
wire \Div0|auto_generated|divider|divider|op_12~22 ;
wire \Div0|auto_generated|divider|divider|op_12~26 ;
wire \Div0|auto_generated|divider|divider|op_12~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_12~10 ;
wire \Div0|auto_generated|divider|divider|op_12~6 ;
wire \Div0|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~11_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[59]~18_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[58]~53_combout ;
wire \Div0|auto_generated|divider|divider|op_12~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~39_combout ;
wire \Div0|auto_generated|divider|divider|op_12~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[57]~43_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[56]~33_combout ;
wire \Div0|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[55]~24_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~60_combout ;
wire \Div0|auto_generated|divider|divider|op_12~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_12~33_sumout ;
wire \Div0|auto_generated|divider|divider|op_13~38 ;
wire \Div0|auto_generated|divider|divider|op_13~34 ;
wire \Div0|auto_generated|divider|divider|op_13~30 ;
wire \Div0|auto_generated|divider|divider|op_13~14 ;
wire \Div0|auto_generated|divider|divider|op_13~18 ;
wire \Div0|auto_generated|divider|divider|op_13~22 ;
wire \Div0|auto_generated|divider|divider|op_13~26 ;
wire \Div0|auto_generated|divider|divider|op_13~10 ;
wire \Div0|auto_generated|divider|divider|op_13~6_cout ;
wire \Div0|auto_generated|divider|divider|op_13~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_13~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[69]~19_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~48_combout ;
wire \Div0|auto_generated|divider|divider|op_13~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[68]~54_combout ;
wire \Div0|auto_generated|divider|divider|op_13~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~38_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[67]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~30_combout ;
wire \Div0|auto_generated|divider|divider|op_13~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[66]~34_combout ;
wire \Div0|auto_generated|divider|divider|op_13~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[75]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[65]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~59_combout ;
wire \Div0|auto_generated|divider|divider|op_13~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[64]~61_combout ;
wire \Div0|auto_generated|divider|divider|op_13~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~69_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[63]~70_combout ;
wire \Div0|auto_generated|divider|divider|op_13~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[72]~77_combout ;
wire \Div0|auto_generated|divider|divider|op_14~38 ;
wire \Div0|auto_generated|divider|divider|op_14~34 ;
wire \Div0|auto_generated|divider|divider|op_14~30 ;
wire \Div0|auto_generated|divider|divider|op_14~26 ;
wire \Div0|auto_generated|divider|divider|op_14~14 ;
wire \Div0|auto_generated|divider|divider|op_14~18 ;
wire \Div0|auto_generated|divider|divider|op_14~22 ;
wire \Div0|auto_generated|divider|divider|op_14~10 ;
wire \Div0|auto_generated|divider|divider|op_14~6_cout ;
wire \Div0|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~47_combout ;
wire \Div0|auto_generated|divider|divider|op_14~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[78]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[77]~45_combout ;
wire \Div0|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~35_combout ;
wire \Div0|auto_generated|divider|divider|op_14~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[75]~26_combout ;
wire \Div0|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~62_combout ;
wire \Div0|auto_generated|divider|divider|op_14~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[73]~71_combout ;
wire \Div0|auto_generated|divider|divider|op_14~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~78_combout ;
wire \Div0|auto_generated|divider|divider|op_14~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[81]~83_combout ;
wire \Div0|auto_generated|divider|divider|op_3~38 ;
wire \Div0|auto_generated|divider|divider|op_3~34 ;
wire \Div0|auto_generated|divider|divider|op_3~30 ;
wire \Div0|auto_generated|divider|divider|op_3~26 ;
wire \Div0|auto_generated|divider|divider|op_3~22 ;
wire \Div0|auto_generated|divider|divider|op_3~10 ;
wire \Div0|auto_generated|divider|divider|op_3~14 ;
wire \Div0|auto_generated|divider|divider|op_3~18 ;
wire \Div0|auto_generated|divider|divider|op_3~6_cout ;
wire \Div0|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[87]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~64_combout ;
wire \Div0|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[86]~65_combout ;
wire \Div0|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~66_combout ;
wire \Div0|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[84]~67_combout ;
wire \Div0|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~72_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~80_combout ;
wire \Div0|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[82]~81_combout ;
wire \Div0|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~84_combout ;
wire \Div0|auto_generated|divider|divider|op_3~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[90]~89_combout ;
wire \Div0|auto_generated|divider|divider|op_4~38 ;
wire \Div0|auto_generated|divider|divider|op_4~34 ;
wire \Div0|auto_generated|divider|divider|op_4~30 ;
wire \Div0|auto_generated|divider|divider|op_4~26 ;
wire \Div0|auto_generated|divider|divider|op_4~22 ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~6_cout ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~29_combout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[96]~36_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~56_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[95]~57_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~68_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~74_combout ;
wire \Div0|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[93]~75_combout ;
wire \Div0|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~82_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~86_combout ;
wire \Div0|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[91]~87_combout ;
wire \Div0|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~91_combout ;
wire \Div0|auto_generated|divider|divider|op_4~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[99]~92_combout ;
wire \Div0|auto_generated|divider|divider|op_5~38 ;
wire \Div0|auto_generated|divider|divider|op_5~34 ;
wire \Div0|auto_generated|divider|divider|op_5~30 ;
wire \Div0|auto_generated|divider|divider|op_5~26 ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[105]~28_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~58_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[104]~63_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[113]~73_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~76_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[102]~79_combout ;
wire \Div0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[111]~85_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~88_combout ;
wire \Div0|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[100]~90_combout ;
wire \Div0|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[109]~93_combout ;
wire \Div0|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[108]~94_combout ;
wire \Div0|auto_generated|divider|divider|op_6~38_cout ;
wire \Div0|auto_generated|divider|divider|op_6~34_cout ;
wire \Div0|auto_generated|divider|divider|op_6~30_cout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~22_cout ;
wire \Div0|auto_generated|divider|divider|op_6~18_cout ;
wire \Div0|auto_generated|divider|divider|op_6~14_cout ;
wire \Div0|auto_generated|divider|divider|op_6~10_cout ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mux7~0_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~1_combout ;
wire \LessThan5~2_combout ;
wire \LessThan5~3_combout ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Equal4~2_combout ;
wire \Equal4~3_combout ;
wire \Equal4~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ;
wire \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[0]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_7~18_cout ;
wire \Div1|auto_generated|divider|divider|op_7~14 ;
wire \Div1|auto_generated|divider|divider|op_7~10 ;
wire \Div1|auto_generated|divider|divider|op_7~6 ;
wire \Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[10]~3_combout ;
wire \Div1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[10]~5_combout ;
wire \Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[9]~13_combout ;
wire \Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~22_cout ;
wire \Div1|auto_generated|divider|divider|op_8~14 ;
wire \Div1|auto_generated|divider|divider|op_8~18 ;
wire \Div1|auto_generated|divider|divider|op_8~10 ;
wire \Div1|auto_generated|divider|divider|op_8~6 ;
wire \Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[20]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[19]~14_combout ;
wire \Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~49_combout ;
wire \Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~26_cout ;
wire \Div1|auto_generated|divider|divider|op_9~14 ;
wire \Div1|auto_generated|divider|divider|op_9~18 ;
wire \Div1|auto_generated|divider|divider|op_9~22 ;
wire \Div1|auto_generated|divider|divider|op_9~10 ;
wire \Div1|auto_generated|divider|divider|op_9~6 ;
wire \Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \Div1|auto_generated|divider|divider|op_9~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[29]~15_combout ;
wire \Div1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div1|auto_generated|divider|divider|op_9~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[27]~40_combout ;
wire \Div1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~30_cout ;
wire \Div1|auto_generated|divider|divider|op_10~14 ;
wire \Div1|auto_generated|divider|divider|op_10~18 ;
wire \Div1|auto_generated|divider|divider|op_10~22 ;
wire \Div1|auto_generated|divider|divider|op_10~26 ;
wire \Div1|auto_generated|divider|divider|op_10~10 ;
wire \Div1|auto_generated|divider|divider|op_10~6 ;
wire \Div1|auto_generated|divider|divider|op_10~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[40]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_10~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[39]~16_combout ;
wire \Div1|auto_generated|divider|divider|op_10~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[38]~51_combout ;
wire \Div1|auto_generated|divider|divider|op_10~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[37]~41_combout ;
wire \Div1|auto_generated|divider|divider|op_10~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_10~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[36]~31_combout ;
wire \Div1|auto_generated|divider|divider|op_10~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~34_cout ;
wire \Div1|auto_generated|divider|divider|op_11~30 ;
wire \Div1|auto_generated|divider|divider|op_11~14 ;
wire \Div1|auto_generated|divider|divider|op_11~18 ;
wire \Div1|auto_generated|divider|divider|op_11~22 ;
wire \Div1|auto_generated|divider|divider|op_11~26 ;
wire \Div1|auto_generated|divider|divider|op_11~10 ;
wire \Div1|auto_generated|divider|divider|op_11~6 ;
wire \Div1|auto_generated|divider|divider|op_11~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~17_combout ;
wire \Div1|auto_generated|divider|divider|op_11~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[48]~52_combout ;
wire \Div1|auto_generated|divider|divider|op_11~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[47]~42_combout ;
wire \Div1|auto_generated|divider|divider|op_11~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[46]~32_combout ;
wire \Div1|auto_generated|divider|divider|op_11~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_11~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[45]~23_combout ;
wire \Div1|auto_generated|divider|divider|op_11~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_12~38_cout ;
wire \Div1|auto_generated|divider|divider|op_12~34 ;
wire \Div1|auto_generated|divider|divider|op_12~30 ;
wire \Div1|auto_generated|divider|divider|op_12~14 ;
wire \Div1|auto_generated|divider|divider|op_12~18 ;
wire \Div1|auto_generated|divider|divider|op_12~22 ;
wire \Div1|auto_generated|divider|divider|op_12~26 ;
wire \Div1|auto_generated|divider|divider|op_12~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~1_combout ;
wire \Div1|auto_generated|divider|divider|op_11~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div1|auto_generated|divider|divider|op_12~10 ;
wire \Div1|auto_generated|divider|divider|op_12~6 ;
wire \Div1|auto_generated|divider|divider|op_12~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[69]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~0_combout ;
wire \Div1|auto_generated|divider|divider|op_12~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[60]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[59]~12_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[59]~18_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[58]~53_combout ;
wire \Div1|auto_generated|divider|divider|op_12~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~39_combout ;
wire \Div1|auto_generated|divider|divider|op_12~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[57]~43_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[56]~33_combout ;
wire \Div1|auto_generated|divider|divider|op_12~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[55]~22_combout ;
wire \Div1|auto_generated|divider|divider|op_12~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[55]~24_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~60_combout ;
wire \Div1|auto_generated|divider|divider|op_12~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_12~33_sumout ;
wire \LessThan4~7_combout ;
wire \Div1|auto_generated|divider|divider|op_13~38 ;
wire \Div1|auto_generated|divider|divider|op_13~34 ;
wire \Div1|auto_generated|divider|divider|op_13~30 ;
wire \Div1|auto_generated|divider|divider|op_13~14 ;
wire \Div1|auto_generated|divider|divider|op_13~18 ;
wire \Div1|auto_generated|divider|divider|op_13~22 ;
wire \Div1|auto_generated|divider|divider|op_13~26 ;
wire \Div1|auto_generated|divider|divider|op_13~10 ;
wire \Div1|auto_generated|divider|divider|op_13~6_cout ;
wire \Div1|auto_generated|divider|divider|op_13~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_13~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[69]~19_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[68]~48_combout ;
wire \Div1|auto_generated|divider|divider|op_13~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[68]~54_combout ;
wire \Div1|auto_generated|divider|divider|op_13~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[77]~38_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[67]~44_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[66]~30_combout ;
wire \Div1|auto_generated|divider|divider|op_13~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[66]~34_combout ;
wire \Div1|auto_generated|divider|divider|op_13~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[75]~21_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[65]~25_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[64]~59_combout ;
wire \Div1|auto_generated|divider|divider|op_13~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[64]~61_combout ;
wire \Div1|auto_generated|divider|divider|op_13~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[73]~69_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[63]~70_combout ;
wire \Div1|auto_generated|divider|divider|op_13~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[72]~77_combout ;
wire \Div1|auto_generated|divider|divider|op_14~38 ;
wire \Div1|auto_generated|divider|divider|op_14~34 ;
wire \Div1|auto_generated|divider|divider|op_14~30 ;
wire \Div1|auto_generated|divider|divider|op_14~26 ;
wire \Div1|auto_generated|divider|divider|op_14~14 ;
wire \Div1|auto_generated|divider|divider|op_14~18 ;
wire \Div1|auto_generated|divider|divider|op_14~22 ;
wire \Div1|auto_generated|divider|divider|op_14~10 ;
wire \Div1|auto_generated|divider|divider|op_14~6_cout ;
wire \Div1|auto_generated|divider|divider|op_14~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_14~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[87]~37_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[78]~47_combout ;
wire \Div1|auto_generated|divider|divider|op_14~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[78]~55_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[77]~45_combout ;
wire \Div1|auto_generated|divider|divider|op_14~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[86]~35_combout ;
wire \Div1|auto_generated|divider|divider|op_14~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[75]~26_combout ;
wire \Div1|auto_generated|divider|divider|op_14~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[84]~62_combout ;
wire \Div1|auto_generated|divider|divider|op_14~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[73]~71_combout ;
wire \Div1|auto_generated|divider|divider|op_14~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[82]~78_combout ;
wire \Div1|auto_generated|divider|divider|op_14~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[81]~83_combout ;
wire \Div1|auto_generated|divider|divider|op_3~38 ;
wire \Div1|auto_generated|divider|divider|op_3~34 ;
wire \Div1|auto_generated|divider|divider|op_3~30 ;
wire \Div1|auto_generated|divider|divider|op_3~26 ;
wire \Div1|auto_generated|divider|divider|op_3~22 ;
wire \Div1|auto_generated|divider|divider|op_3~10 ;
wire \Div1|auto_generated|divider|divider|op_3~14 ;
wire \Div1|auto_generated|divider|divider|op_3~18 ;
wire \Div1|auto_generated|divider|divider|op_3~6_cout ;
wire \Div1|auto_generated|divider|divider|op_3~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_3~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[87]~46_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[86]~64_combout ;
wire \Div1|auto_generated|divider|divider|op_3~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[86]~65_combout ;
wire \Div1|auto_generated|divider|divider|op_3~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[95]~27_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[84]~66_combout ;
wire \Div1|auto_generated|divider|divider|op_3~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[84]~67_combout ;
wire \Div1|auto_generated|divider|divider|op_3~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[93]~72_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[82]~80_combout ;
wire \Div1|auto_generated|divider|divider|op_3~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[82]~81_combout ;
wire \Div1|auto_generated|divider|divider|op_3~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[91]~84_combout ;
wire \Div1|auto_generated|divider|divider|op_3~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[90]~89_combout ;
wire \Div1|auto_generated|divider|divider|op_4~38 ;
wire \Div1|auto_generated|divider|divider|op_4~34 ;
wire \Div1|auto_generated|divider|divider|op_4~30 ;
wire \Div1|auto_generated|divider|divider|op_4~26 ;
wire \Div1|auto_generated|divider|divider|op_4~22 ;
wire \Div1|auto_generated|divider|divider|op_4~18 ;
wire \Div1|auto_generated|divider|divider|op_4~10 ;
wire \Div1|auto_generated|divider|divider|op_4~14 ;
wire \Div1|auto_generated|divider|divider|op_4~6_cout ;
wire \Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~20_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[96]~29_combout ;
wire \Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[96]~36_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[95]~56_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[95]~57_combout ;
wire \Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~68_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[93]~74_combout ;
wire \Div1|auto_generated|divider|divider|op_4~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[93]~75_combout ;
wire \Div1|auto_generated|divider|divider|op_4~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~82_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[91]~86_combout ;
wire \Div1|auto_generated|divider|divider|op_4~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[91]~87_combout ;
wire \Div1|auto_generated|divider|divider|op_4~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~91_combout ;
wire \Div1|auto_generated|divider|divider|op_4~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[99]~92_combout ;
wire \Div1|auto_generated|divider|divider|op_5~38 ;
wire \Div1|auto_generated|divider|divider|op_5~34 ;
wire \Div1|auto_generated|divider|divider|op_5~30 ;
wire \Div1|auto_generated|divider|divider|op_5~26 ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[105]~28_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~58_combout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[104]~63_combout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[113]~73_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~76_combout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[102]~79_combout ;
wire \Div1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[111]~85_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~88_combout ;
wire \Div1|auto_generated|divider|divider|op_5~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[100]~90_combout ;
wire \Div1|auto_generated|divider|divider|op_5~33_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[109]~93_combout ;
wire \Div1|auto_generated|divider|divider|op_5~37_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[108]~94_combout ;
wire \Div1|auto_generated|divider|divider|op_6~38_cout ;
wire \Div1|auto_generated|divider|divider|op_6~34_cout ;
wire \Div1|auto_generated|divider|divider|op_6~30_cout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22_cout ;
wire \Div1|auto_generated|divider|divider|op_6~18_cout ;
wire \Div1|auto_generated|divider|divider|op_6~14_cout ;
wire \Div1|auto_generated|divider|divider|op_6~10_cout ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mux12~0_combout ;
wire \a~2_combout ;
wire \Add4~1_sumout ;
wire \atan2~1_combout ;
wire \Mux6~0_combout ;
wire \Mux11~0_combout ;
wire \a~3_combout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \atan2~2_combout ;
wire \Mux5~0_combout ;
wire \Mux10~0_combout ;
wire \a~1_combout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \atan2~3_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \a~8_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \a~0_combout ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \atan2~4_combout ;
wire \a~4_combout ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \atan2~5_combout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \atan2~6_combout ;
wire \LessThan3~5_combout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \atan2~7_combout ;
wire \LessThan1~0_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \LessThan1~3_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \atan2~8_combout ;
wire \atan2~9_combout ;
wire \atan2~10_combout ;
wire \atan2~11_combout ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \part2|Add9~45_sumout ;
wire \part2|LessThan8~0_combout ;
wire \part2|Add10~41_sumout ;
wire \part2|Add10~42 ;
wire \part2|Add10~5_sumout ;
wire \part2|process_2:y[1]~q ;
wire \part2|Add10~6 ;
wire \part2|Add10~1_sumout ;
wire \part2|process_2:y[2]~q ;
wire \part2|Add10~2 ;
wire \part2|Add10~17_sumout ;
wire \part2|process_2:y[3]~q ;
wire \part2|Add10~18 ;
wire \part2|Add10~13_sumout ;
wire \part2|process_2:y[4]~q ;
wire \part2|Add10~14 ;
wire \part2|Add10~9_sumout ;
wire \part2|process_2:y[5]~q ;
wire \part2|Add10~10 ;
wire \part2|Add10~29_sumout ;
wire \part2|process_2:y[6]~q ;
wire \part2|Add10~30 ;
wire \part2|Add10~25_sumout ;
wire \part2|process_2:y[7]~q ;
wire \part2|Add10~26 ;
wire \part2|Add10~37_sumout ;
wire \part2|process_2:y[8]~q ;
wire \part2|Add10~38 ;
wire \part2|Add10~33_sumout ;
wire \part2|process_2:y[9]~q ;
wire \part2|Add10~34 ;
wire \part2|Add10~21_sumout ;
wire \part2|process_2:y[10]~q ;
wire \part2|LessThan7~2_combout ;
wire \part2|process_2:y[2]~0_combout ;
wire \part2|process_2:y[2]~1_combout ;
wire \part2|process_2:y[0]~q ;
wire \part2|Add5~1_sumout ;
wire \part2|Add5~2 ;
wire \part2|Add5~5_sumout ;
wire \part2|Add5~6 ;
wire \part2|Add5~9_sumout ;
wire \part2|Add8~0_combout ;
wire \part2|Add5~10 ;
wire \part2|Add5~13_sumout ;
wire \part2|LessThan7~0_combout ;
wire \part2|LessThan9~0_combout ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \out_dvid_clk~0_combout ;
wire \pixelclockphase[0]~2_combout ;
wire \pixelclockphase[1]~0_combout ;
wire \pixelclockphase[2]~1_combout ;
wire \Equal0~0_combout ;
wire \out_dvid_clk~q ;
wire \part2|level~0_combout ;
wire \part2|level~q ;
wire \part2|data[6]~0_combout ;
wire \part2|available~q ;
wire \part2|y[5]~3_combout ;
wire \part2|Add0~1_sumout ;
wire \GPI[15]~input_o ;
wire \GPI[13]~input_o ;
wire \GPI[11]~input_o ;
wire \GPI[9]~input_o ;
wire \GPI[7]~input_o ;
wire \LessThan0~0_combout ;
wire \out_dvid_sync~q ;
wire \part2|process_0~0_combout ;
wire \part2|synclength[10]~0_combout ;
wire \part2|Add0~2 ;
wire \part2|Add0~5_sumout ;
wire \part2|Add0~6 ;
wire \part2|Add0~17_sumout ;
wire \part2|Add0~18 ;
wire \part2|Add0~13_sumout ;
wire \part2|Add0~14 ;
wire \part2|Add0~25_sumout ;
wire \part2|Add0~26 ;
wire \part2|Add0~21_sumout ;
wire \part2|Add0~22 ;
wire \part2|Add0~9_sumout ;
wire \part2|Add0~10 ;
wire \part2|Add0~41_sumout ;
wire \part2|Add0~42 ;
wire \part2|Add0~37_sumout ;
wire \part2|Add0~38 ;
wire \part2|Add0~33_sumout ;
wire \part2|Add0~34 ;
wire \part2|Add0~29_sumout ;
wire \part2|synclength[10]~1_combout ;
wire \part2|synclength[10]~2_combout ;
wire \part2|LessThan1~0_combout ;
wire \part2|LessThan1~1_combout ;
wire \part2|y~0_combout ;
wire \part2|LessThan2~0_combout ;
wire \part2|y~1_combout ;
wire \part2|Add1~33_sumout ;
wire \part2|y~11_combout ;
wire \part2|Add1~34 ;
wire \part2|Add1~29_sumout ;
wire \part2|y~10_combout ;
wire \part2|Add1~30 ;
wire \part2|Add1~9_sumout ;
wire \part2|y~5_combout ;
wire \part2|Add1~10 ;
wire \part2|Add1~5_sumout ;
wire \part2|y~4_combout ;
wire \part2|Add1~6 ;
wire \part2|Add1~2 ;
wire \part2|Add1~13_sumout ;
wire \part2|y~6_combout ;
wire \part2|Add1~14 ;
wire \part2|Add1~21_sumout ;
wire \part2|y~8_combout ;
wire \part2|Add1~22 ;
wire \part2|Add1~25_sumout ;
wire \part2|y~9_combout ;
wire \part2|Add1~26 ;
wire \part2|Add1~17_sumout ;
wire \part2|y~7_combout ;
wire \part2|LessThan3~0_combout ;
wire \part2|LessThan3~1_combout ;
wire \part2|Add1~1_sumout ;
wire \part2|y~2_combout ;
wire \part2|out_framestart~0_combout ;
wire \part2|out_framestart~1_combout ;
wire \part2|out_framestart~2_combout ;
wire \part2|out_framestart~3_combout ;
wire \part2|out_framestart~q ;
wire \part2|in_framestart~q ;
wire \part2|prev_framestart~q ;
wire \part2|LessThan13~0_combout ;
wire \part2|LessThan9~1_combout ;
wire \part2|speedup~0_combout ;
wire \part2|speedup~1_combout ;
wire \part2|Add6~0_combout ;
wire \part2|speedup~2_combout ;
wire \part2|Add5~14 ;
wire \part2|Add5~17_sumout ;
wire \part2|Add8~1_combout ;
wire \part2|speedup~3_combout ;
wire \part2|LessThan9~2_combout ;
wire \part2|Add8~2_combout ;
wire \part2|Add6~1_combout ;
wire \part2|speedup~6_combout ;
wire \part2|speedup~4_combout ;
wire \part2|LessThan15~0_combout ;
wire \part2|Add6~2_combout ;
wire \part2|speedup~9_combout ;
wire \part2|speedup~5_combout ;
wire \part2|LessThan15~1_combout ;
wire \part2|process_2:x[5]~0_combout ;
wire \part2|process_2:x[5]~1_combout ;
wire \part2|Add8~3_combout ;
wire \part2|LessThan15~2_combout ;
wire \part2|Add8~4_combout ;
wire \part2|LessThan15~3_combout ;
wire \part2|Add6~3_combout ;
wire \part2|speedup~10_combout ;
wire \part2|LessThan15~9_combout ;
wire \part2|LessThan15~4_combout ;
wire \part2|LessThan15~5_combout ;
wire \part2|LessThan15~6_combout ;
wire \part2|speedup~7_combout ;
wire \part2|Add6~4_combout ;
wire \part2|Add8~5_combout ;
wire \part2|speedup~8_combout ;
wire \part2|LessThan15~10_combout ;
wire \part2|LessThan15~11_combout ;
wire \part2|LessThan15~7_combout ;
wire \part2|LessThan15~8_combout ;
wire \part2|process_2:x[5]~2_combout ;
wire \part2|process_2:x[5]~3_combout ;
wire \part2|process_2:x[0]~q ;
wire \part2|Add9~46 ;
wire \part2|Add9~41_sumout ;
wire \part2|process_2:x[1]~q ;
wire \part2|Add9~42 ;
wire \part2|Add9~37_sumout ;
wire \part2|process_2:x[2]~q ;
wire \part2|Add9~38 ;
wire \part2|Add9~33_sumout ;
wire \part2|process_2:x[3]~q ;
wire \part2|Add9~34 ;
wire \part2|Add9~17_sumout ;
wire \part2|process_2:x[4]~q ;
wire \part2|Add9~18 ;
wire \part2|Add9~13_sumout ;
wire \part2|process_2:x[5]~q ;
wire \part2|Add9~14 ;
wire \part2|Add9~9_sumout ;
wire \part2|process_2:x[6]~q ;
wire \part2|Add9~10 ;
wire \part2|Add9~5_sumout ;
wire \part2|process_2:x[7]~q ;
wire \part2|Add9~6 ;
wire \part2|Add9~21_sumout ;
wire \part2|process_2:x[8]~q ;
wire \part2|Add9~22 ;
wire \part2|Add9~25_sumout ;
wire \part2|process_2:x[9]~q ;
wire \part2|Add9~26 ;
wire \part2|Add9~29_sumout ;
wire \part2|process_2:x[10]~q ;
wire \part2|Add9~30 ;
wire \part2|Add9~1_sumout ;
wire \part2|process_2:x[11]~q ;
wire \part2|LessThan8~1_combout ;
wire \part2|out_hs~q ;
wire \part2|LessThan7~1_combout ;
wire \part2|out_vs~q ;
wire \part2|LessThan5~0_combout ;
wire \part2|ram_wren~0_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ;
wire \part2|Add5~18 ;
wire \part2|Add5~21_sumout ;
wire \part2|Add5~22 ;
wire \part2|Add5~25_sumout ;
wire \SWITCH[9]~input_o ;
wire \GPI[0]~input_o ;
wire \SWITCH[0]~input_o ;
wire \Equal1~0_combout ;
wire \SWITCH[1]~input_o ;
wire \GPI[1]~input_o ;
wire \out_dvid_rgb~0_combout ;
wire \part2|pixelvalue[4]~0_combout ;
wire \GPI[2]~input_o ;
wire \GPI[3]~input_o ;
wire \out_dvid_rgb~1_combout ;
wire \GPI[12]~input_o ;
wire \out_dvid_rgb~2_combout ;
wire \GPI[14]~input_o ;
wire \out_dvid_rgb~3_combout ;
wire \GPI[8]~input_o ;
wire \out_dvid_rgb~4_combout ;
wire \GPI[10]~input_o ;
wire \out_dvid_rgb~5_combout ;
wire \part2|Mux11~0_combout ;
wire \part2|Mux11~1_combout ;
wire \part2|Mux11~2_combout ;
wire \part2|Mux11~3_combout ;
wire \GPI[4]~input_o ;
wire \GPI[5]~input_o ;
wire \out_dvid_rgb~6_combout ;
wire \GPI[6]~input_o ;
wire \out_dvid_rgb~7_combout ;
wire \part2|Mux11~4_combout ;
wire \part2|ram_data[0]~0_combout ;
wire \part2|ram_wren~1_combout ;
wire \part2|ram_wren~2_combout ;
wire \part2|Add2~1_sumout ;
wire \part2|x[5]~0_combout ;
wire \part2|LessThan1~2_combout ;
wire \part2|Add2~2 ;
wire \part2|Add2~5_sumout ;
wire \part2|Add2~6 ;
wire \part2|Add2~9_sumout ;
wire \part2|Add2~10 ;
wire \part2|Add2~13_sumout ;
wire \part2|Add2~14 ;
wire \part2|Add2~17_sumout ;
wire \part2|Add2~18 ;
wire \part2|Add2~21_sumout ;
wire \part2|Add2~22 ;
wire \part2|Add2~25_sumout ;
wire \part2|Add2~26 ;
wire \part2|Add2~29_sumout ;
wire \part2|x[5]~1_combout ;
wire \part2|Add2~30 ;
wire \part2|Add2~33_sumout ;
wire \part2|Add2~34 ;
wire \part2|Add2~37_sumout ;
wire \part2|x[5]~2_combout ;
wire \part2|x[5]~3_combout ;
wire \part2|x[5]~4_combout ;
wire \part2|ram_wraddress[0]~0_combout ;
wire \part2|ram_wraddress[1]~1_combout ;
wire \part2|ram_wraddress[2]~2_combout ;
wire \part2|ram_wraddress[3]~3_combout ;
wire \part2|ram_wraddress[4]~4_combout ;
wire \part2|ram_wraddress[5]~5_combout ;
wire \part2|ram_wraddress[6]~6_combout ;
wire \part2|ram_wraddress[7]~7_combout ;
wire \part2|ram_wraddress[8]~8_combout ;
wire \part2|ram_wraddress[9]~9_combout ;
wire \part2|ram_wraddress[10]~10_combout ;
wire \part2|ram_wraddress[11]~11_combout ;
wire \part2|ram_wraddress[12]~12_combout ;
wire \part2|ram_rdaddress[1]~0_combout ;
wire \part2|Add4~1_sumout ;
wire \part2|Add4~2 ;
wire \part2|Add4~5_sumout ;
wire \part2|Add4~6 ;
wire \part2|Add4~9_sumout ;
wire \part2|Add4~10 ;
wire \part2|Add4~13_sumout ;
wire \part2|Add4~14 ;
wire \part2|Add4~17_sumout ;
wire \part2|Add4~18 ;
wire \part2|Add4~21_sumout ;
wire \part2|Add4~22 ;
wire \part2|Add4~25_sumout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \part2|out_rgb~0_combout ;
wire \part2|LessThan12~1_combout ;
wire \part2|LessThan12~0_combout ;
wire \part2|process_2~0_combout ;
wire \part2|LessThan11~0_combout ;
wire \part2|LessThan11~1_combout ;
wire \part2|LessThan9~3_combout ;
wire \part2|process_2~1_combout ;
wire \part2|Mux10~1_combout ;
wire \part2|Mux10~3_combout ;
wire \part2|Mux10~2_combout ;
wire \part2|Mux10~0_combout ;
wire \part2|ram_data[1]~8_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \part2|out_rgb~1_combout ;
wire \part2|Mux9~0_combout ;
wire \part2|Mux9~1_combout ;
wire \part2|Mux9~2_combout ;
wire \part2|Mux9~4_combout ;
wire \part2|Mux9~3_combout ;
wire \part2|ram_data[2]~1_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \part2|out_rgb~2_combout ;
wire \part2|Mux8~0_combout ;
wire \part2|Mux8~1_combout ;
wire \part2|ram_data[3]~2_combout ;
wire \part2|ram_data[3]~3_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \part2|out_rgb~3_combout ;
wire \SWITCH[8]~input_o ;
wire \part2|Mux7~0_combout ;
wire \part2|Mux7~1_combout ;
wire \part2|Mux7~2_combout ;
wire \part2|Mux7~3_combout ;
wire \part2|Mux7~4_combout ;
wire \part2|ram_data[4]~4_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \part2|out_rgb~4_combout ;
wire \part2|adv7511_d[4]~0_combout ;
wire \part2|Mux6~4_combout ;
wire \part2|Mux6~0_combout ;
wire \part2|Mux6~1_combout ;
wire \part2|Mux6~2_combout ;
wire \part2|Mux6~3_combout ;
wire \part2|ram_data[5]~5_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \part2|out_rgb~5_combout ;
wire \part2|adv7511_d[5]~1_combout ;
wire \part2|Mux5~0_combout ;
wire \part2|Mux5~4_combout ;
wire \part2|Mux5~3_combout ;
wire \part2|Mux5~2_combout ;
wire \part2|Mux5~1_combout ;
wire \part2|ram_data[6]~6_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \part2|out_rgb~6_combout ;
wire \part2|adv7511_d[6]~2_combout ;
wire \part2|Mux4~2_combout ;
wire \part2|Mux4~3_combout ;
wire \part2|Mux4~4_combout ;
wire \part2|Mux4~0_combout ;
wire \part2|Mux4~1_combout ;
wire \part2|ram_data[7]~7_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \part2|out_rgb~7_combout ;
wire \part2|adv7511_d[7]~3_combout ;
wire \part2|adv7511_d[8]~4_combout ;
wire \part2|adv7511_d[9]~5_combout ;
wire \part2|adv7511_d[10]~6_combout ;
wire \part2|adv7511_d[11]~7_combout ;
wire \part2|Mux3~3_combout ;
wire \part2|Mux3~2_combout ;
wire \part2|Mux3~1_combout ;
wire \part2|Mux3~0_combout ;
wire \part2|Mux3~4_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \part2|out_rgb~8_combout ;
wire \part2|adv7511_d[16]~8_combout ;
wire \part2|Mux2~3_combout ;
wire \part2|Mux2~2_combout ;
wire \part2|Mux2~1_combout ;
wire \part2|Mux2~0_combout ;
wire \part2|Mux2~4_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \part2|out_rgb~9_combout ;
wire \part2|adv7511_d[17]~9_combout ;
wire \part2|Mux1~6_combout ;
wire \part2|Mux1~1_combout ;
wire \part2|Mux1~0_combout ;
wire \part2|Mux1~7_combout ;
wire \part2|Mux1~2_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \part2|out_rgb~10_combout ;
wire \part2|adv7511_d[18]~10_combout ;
wire \part2|Mux0~0_combout ;
wire \part2|Mux0~3_combout ;
wire \part2|Mux0~2_combout ;
wire \part2|Mux0~1_combout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \part2|out_rgb~11_combout ;
wire \part2|adv7511_d[19]~11_combout ;
wire \part2|adv7511_d[20]~12_combout ;
wire \part2|adv7511_d[21]~13_combout ;
wire \part2|adv7511_d[22]~14_combout ;
wire \part2|adv7511_d[23]~15_combout ;
wire \part2|out_de~q ;
wire \out_adcclock~0_combout ;
wire \out_adcclock~q ;
wire \out_pixelclock~0_combout ;
wire \out_pixelclock~q ;
wire [11:0] \part2|out_rgb ;
wire [10:0] \part2|clockcounter ;
wire [8:0] \part2|y ;
wire [9:0] \part2|x ;
wire [119:0] \Div0|auto_generated|divider|divider|sel ;
wire [11:0] \part2|pixelvalue ;
wire [6:0] \part2|delaycounter ;
wire [0:0] \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire ;
wire [209:0] \Div0|auto_generated|divider|divider|selnose ;
wire [10:0] \part2|synclength ;
wire [3:0] \part2|state ;
wire [12:0] \part2|data ;
wire [1:0] \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] pixelclockphase;
wire [119:0] \Div1|auto_generated|divider|divider|sel ;
wire [0:0] \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|fboutclk_wire ;
wire [5:0] \part2|speedup ;
wire [1:0] \part2|videoram1|altsyncram_component|auto_generated|address_reg_b ;
wire [14:0] \part2|ram_rdaddress ;
wire [2:0] \part2|currentbit ;
wire [2:0] \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w ;
wire [209:0] \Div1|auto_generated|divider|divider|selnose ;
wire [4:0] \part2|currentline ;
wire [1:0] \part2|currentbyte ;
wire [13:0] \part2|b3 ;
wire [13:0] \part2|a3 ;
wire [13:0] \part2|a2 ;
wire [13:0] \part2|b1 ;
wire [13:0] \part2|a1 ;
wire [13:0] \part2|b2 ;
wire [13:0] \part2|b0 ;
wire [13:0] \part2|a0 ;
wire [11:0] out_dvid_rgb;
wire [7:0] in_lum;
wire [7:0] in_col;
wire [7:0] in_colaux;
wire [0:0] \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire ;

wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [7:0] \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

cyclonev_io_obuf \atan_phi[0]~output (
	.i(\atan2~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[0]),
	.obar());
// synopsys translate_off
defparam \atan_phi[0]~output .bus_hold = "false";
defparam \atan_phi[0]~output .open_drain_output = "false";
defparam \atan_phi[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[1]~output (
	.i(\atan2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[1]),
	.obar());
// synopsys translate_off
defparam \atan_phi[1]~output .bus_hold = "false";
defparam \atan_phi[1]~output .open_drain_output = "false";
defparam \atan_phi[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[2]~output (
	.i(\atan2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[2]),
	.obar());
// synopsys translate_off
defparam \atan_phi[2]~output .bus_hold = "false";
defparam \atan_phi[2]~output .open_drain_output = "false";
defparam \atan_phi[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[3]~output (
	.i(\atan2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[3]),
	.obar());
// synopsys translate_off
defparam \atan_phi[3]~output .bus_hold = "false";
defparam \atan_phi[3]~output .open_drain_output = "false";
defparam \atan_phi[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[4]~output (
	.i(\atan2~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[4]),
	.obar());
// synopsys translate_off
defparam \atan_phi[4]~output .bus_hold = "false";
defparam \atan_phi[4]~output .open_drain_output = "false";
defparam \atan_phi[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[5]~output (
	.i(\atan2~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[5]),
	.obar());
// synopsys translate_off
defparam \atan_phi[5]~output .bus_hold = "false";
defparam \atan_phi[5]~output .open_drain_output = "false";
defparam \atan_phi[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[6]~output (
	.i(\atan2~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[6]),
	.obar());
// synopsys translate_off
defparam \atan_phi[6]~output .bus_hold = "false";
defparam \atan_phi[6]~output .open_drain_output = "false";
defparam \atan_phi[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_phi[7]~output (
	.i(\atan2~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_phi[7]),
	.obar());
// synopsys translate_off
defparam \atan_phi[7]~output .bus_hold = "false";
defparam \atan_phi[7]~output .open_drain_output = "false";
defparam \atan_phi[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[0]),
	.obar());
// synopsys translate_off
defparam \atan_d2[0]~output .bus_hold = "false";
defparam \atan_d2[0]~output .open_drain_output = "false";
defparam \atan_d2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[1]),
	.obar());
// synopsys translate_off
defparam \atan_d2[1]~output .bus_hold = "false";
defparam \atan_d2[1]~output .open_drain_output = "false";
defparam \atan_d2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[2]),
	.obar());
// synopsys translate_off
defparam \atan_d2[2]~output .bus_hold = "false";
defparam \atan_d2[2]~output .open_drain_output = "false";
defparam \atan_d2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[3]),
	.obar());
// synopsys translate_off
defparam \atan_d2[3]~output .bus_hold = "false";
defparam \atan_d2[3]~output .open_drain_output = "false";
defparam \atan_d2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[4]),
	.obar());
// synopsys translate_off
defparam \atan_d2[4]~output .bus_hold = "false";
defparam \atan_d2[4]~output .open_drain_output = "false";
defparam \atan_d2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[5]),
	.obar());
// synopsys translate_off
defparam \atan_d2[5]~output .bus_hold = "false";
defparam \atan_d2[5]~output .open_drain_output = "false";
defparam \atan_d2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[6]),
	.obar());
// synopsys translate_off
defparam \atan_d2[6]~output .bus_hold = "false";
defparam \atan_d2[6]~output .open_drain_output = "false";
defparam \atan_d2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[7]),
	.obar());
// synopsys translate_off
defparam \atan_d2[7]~output .bus_hold = "false";
defparam \atan_d2[7]~output .open_drain_output = "false";
defparam \atan_d2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[8]),
	.obar());
// synopsys translate_off
defparam \atan_d2[8]~output .bus_hold = "false";
defparam \atan_d2[8]~output .open_drain_output = "false";
defparam \atan_d2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[9]),
	.obar());
// synopsys translate_off
defparam \atan_d2[9]~output .bus_hold = "false";
defparam \atan_d2[9]~output .open_drain_output = "false";
defparam \atan_d2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[10]),
	.obar());
// synopsys translate_off
defparam \atan_d2[10]~output .bus_hold = "false";
defparam \atan_d2[10]~output .open_drain_output = "false";
defparam \atan_d2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[11]),
	.obar());
// synopsys translate_off
defparam \atan_d2[11]~output .bus_hold = "false";
defparam \atan_d2[11]~output .open_drain_output = "false";
defparam \atan_d2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[12]),
	.obar());
// synopsys translate_off
defparam \atan_d2[12]~output .bus_hold = "false";
defparam \atan_d2[12]~output .open_drain_output = "false";
defparam \atan_d2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[13]),
	.obar());
// synopsys translate_off
defparam \atan_d2[13]~output .bus_hold = "false";
defparam \atan_d2[13]~output .open_drain_output = "false";
defparam \atan_d2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[14]),
	.obar());
// synopsys translate_off
defparam \atan_d2[14]~output .bus_hold = "false";
defparam \atan_d2[14]~output .open_drain_output = "false";
defparam \atan_d2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \atan_d2[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(atan_d2[15]),
	.obar());
// synopsys translate_off
defparam \atan_d2[15]~output .bus_hold = "false";
defparam \atan_d2[15]~output .open_drain_output = "false";
defparam \atan_d2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[8]),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
defparam \LED[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[9]),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
defparam \LED[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[10]),
	.obar());
// synopsys translate_off
defparam \LED[10]~output .bus_hold = "false";
defparam \LED[10]~output .open_drain_output = "false";
defparam \LED[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[11]),
	.obar());
// synopsys translate_off
defparam \LED[11]~output .bus_hold = "false";
defparam \LED[11]~output .open_drain_output = "false";
defparam \LED[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[12]),
	.obar());
// synopsys translate_off
defparam \LED[12]~output .bus_hold = "false";
defparam \LED[12]~output .open_drain_output = "false";
defparam \LED[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[13]),
	.obar());
// synopsys translate_off
defparam \LED[13]~output .bus_hold = "false";
defparam \LED[13]~output .open_drain_output = "false";
defparam \LED[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[14]),
	.obar());
// synopsys translate_off
defparam \LED[14]~output .bus_hold = "false";
defparam \LED[14]~output .open_drain_output = "false";
defparam \LED[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[15]),
	.obar());
// synopsys translate_off
defparam \LED[15]~output .bus_hold = "false";
defparam \LED[15]~output .open_drain_output = "false";
defparam \LED[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[16]),
	.obar());
// synopsys translate_off
defparam \LED[16]~output .bus_hold = "false";
defparam \LED[16]~output .open_drain_output = "false";
defparam \LED[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \LED[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[17]),
	.obar());
// synopsys translate_off
defparam \LED[17]~output .bus_hold = "false";
defparam \LED[17]~output .open_drain_output = "false";
defparam \LED[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_hs~output (
	.i(\part2|out_hs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_hs),
	.obar());
// synopsys translate_off
defparam \adv7511_hs~output .bus_hold = "false";
defparam \adv7511_hs~output .open_drain_output = "false";
defparam \adv7511_hs~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_vs~output (
	.i(\part2|out_vs~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_vs),
	.obar());
// synopsys translate_off
defparam \adv7511_vs~output .bus_hold = "false";
defparam \adv7511_vs~output .open_drain_output = "false";
defparam \adv7511_vs~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_clk~output (
	.i(!\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_clk),
	.obar());
// synopsys translate_off
defparam \adv7511_clk~output .bus_hold = "false";
defparam \adv7511_clk~output .open_drain_output = "false";
defparam \adv7511_clk~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[0]~output (
	.i(\part2|out_rgb [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[0]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[0]~output .bus_hold = "false";
defparam \adv7511_d[0]~output .open_drain_output = "false";
defparam \adv7511_d[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[1]~output (
	.i(\part2|out_rgb [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[1]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[1]~output .bus_hold = "false";
defparam \adv7511_d[1]~output .open_drain_output = "false";
defparam \adv7511_d[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[2]~output (
	.i(\part2|out_rgb [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[2]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[2]~output .bus_hold = "false";
defparam \adv7511_d[2]~output .open_drain_output = "false";
defparam \adv7511_d[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[3]~output (
	.i(\part2|out_rgb [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[3]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[3]~output .bus_hold = "false";
defparam \adv7511_d[3]~output .open_drain_output = "false";
defparam \adv7511_d[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[4]~output (
	.i(\part2|adv7511_d[4]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[4]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[4]~output .bus_hold = "false";
defparam \adv7511_d[4]~output .open_drain_output = "false";
defparam \adv7511_d[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[5]~output (
	.i(\part2|adv7511_d[5]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[5]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[5]~output .bus_hold = "false";
defparam \adv7511_d[5]~output .open_drain_output = "false";
defparam \adv7511_d[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[6]~output (
	.i(\part2|adv7511_d[6]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[6]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[6]~output .bus_hold = "false";
defparam \adv7511_d[6]~output .open_drain_output = "false";
defparam \adv7511_d[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[7]~output (
	.i(\part2|adv7511_d[7]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[7]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[7]~output .bus_hold = "false";
defparam \adv7511_d[7]~output .open_drain_output = "false";
defparam \adv7511_d[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[8]~output (
	.i(\part2|adv7511_d[8]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[8]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[8]~output .bus_hold = "false";
defparam \adv7511_d[8]~output .open_drain_output = "false";
defparam \adv7511_d[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[9]~output (
	.i(\part2|adv7511_d[9]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[9]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[9]~output .bus_hold = "false";
defparam \adv7511_d[9]~output .open_drain_output = "false";
defparam \adv7511_d[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[10]~output (
	.i(\part2|adv7511_d[10]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[10]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[10]~output .bus_hold = "false";
defparam \adv7511_d[10]~output .open_drain_output = "false";
defparam \adv7511_d[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[11]~output (
	.i(\part2|adv7511_d[11]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[11]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[11]~output .bus_hold = "false";
defparam \adv7511_d[11]~output .open_drain_output = "false";
defparam \adv7511_d[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[12]~output (
	.i(\part2|out_rgb [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[12]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[12]~output .bus_hold = "false";
defparam \adv7511_d[12]~output .open_drain_output = "false";
defparam \adv7511_d[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[13]~output (
	.i(\part2|out_rgb [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[13]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[13]~output .bus_hold = "false";
defparam \adv7511_d[13]~output .open_drain_output = "false";
defparam \adv7511_d[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[14]~output (
	.i(\part2|out_rgb [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[14]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[14]~output .bus_hold = "false";
defparam \adv7511_d[14]~output .open_drain_output = "false";
defparam \adv7511_d[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[15]~output (
	.i(\part2|out_rgb [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[15]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[15]~output .bus_hold = "false";
defparam \adv7511_d[15]~output .open_drain_output = "false";
defparam \adv7511_d[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[16]~output (
	.i(\part2|adv7511_d[16]~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[16]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[16]~output .bus_hold = "false";
defparam \adv7511_d[16]~output .open_drain_output = "false";
defparam \adv7511_d[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[17]~output (
	.i(\part2|adv7511_d[17]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[17]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[17]~output .bus_hold = "false";
defparam \adv7511_d[17]~output .open_drain_output = "false";
defparam \adv7511_d[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[18]~output (
	.i(\part2|adv7511_d[18]~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[18]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[18]~output .bus_hold = "false";
defparam \adv7511_d[18]~output .open_drain_output = "false";
defparam \adv7511_d[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[19]~output (
	.i(\part2|adv7511_d[19]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[19]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[19]~output .bus_hold = "false";
defparam \adv7511_d[19]~output .open_drain_output = "false";
defparam \adv7511_d[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[20]~output (
	.i(\part2|adv7511_d[20]~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[20]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[20]~output .bus_hold = "false";
defparam \adv7511_d[20]~output .open_drain_output = "false";
defparam \adv7511_d[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[21]~output (
	.i(\part2|adv7511_d[21]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[21]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[21]~output .bus_hold = "false";
defparam \adv7511_d[21]~output .open_drain_output = "false";
defparam \adv7511_d[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[22]~output (
	.i(\part2|adv7511_d[22]~14_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[22]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[22]~output .bus_hold = "false";
defparam \adv7511_d[22]~output .open_drain_output = "false";
defparam \adv7511_d[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_d[23]~output (
	.i(\part2|adv7511_d[23]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_d[23]),
	.obar());
// synopsys translate_off
defparam \adv7511_d[23]~output .bus_hold = "false";
defparam \adv7511_d[23]~output .open_drain_output = "false";
defparam \adv7511_d[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_de~output (
	.i(\part2|out_de~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_de),
	.obar());
// synopsys translate_off
defparam \adv7511_de~output .bus_hold = "false";
defparam \adv7511_de~output .open_drain_output = "false";
defparam \adv7511_de~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[16]),
	.obar());
// synopsys translate_off
defparam \GPO[16]~output .bus_hold = "false";
defparam \GPO[16]~output .open_drain_output = "false";
defparam \GPO[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[17]~output (
	.i(\out_adcclock~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[17]),
	.obar());
// synopsys translate_off
defparam \GPO[17]~output .bus_hold = "false";
defparam \GPO[17]~output .open_drain_output = "false";
defparam \GPO[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[18]),
	.obar());
// synopsys translate_off
defparam \GPO[18]~output .bus_hold = "false";
defparam \GPO[18]~output .open_drain_output = "false";
defparam \GPO[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[19]~output (
	.i(\out_adcclock~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[19]),
	.obar());
// synopsys translate_off
defparam \GPO[19]~output .bus_hold = "false";
defparam \GPO[19]~output .open_drain_output = "false";
defparam \GPO[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[20]),
	.obar());
// synopsys translate_off
defparam \GPO[20]~output .bus_hold = "false";
defparam \GPO[20]~output .open_drain_output = "false";
defparam \GPO[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \GPO[21]~output (
	.i(\out_pixelclock~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPO[21]),
	.obar());
// synopsys translate_off
defparam \GPO[21]~output .bus_hold = "false";
defparam \GPO[21]~output .open_drain_output = "false";
defparam \GPO[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_scl~output (
	.i(!\part2|out_scl~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_scl),
	.obar());
// synopsys translate_off
defparam \adv7511_scl~output .bus_hold = "false";
defparam \adv7511_scl~output .open_drain_output = "true";
defparam \adv7511_scl~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \adv7511_sda~output (
	.i(!\part2|out_sda~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(adv7511_sda),
	.obar());
// synopsys translate_off
defparam \adv7511_sda~output .bus_hold = "false";
defparam \adv7511_sda~output .open_drain_output = "true";
defparam \adv7511_sda~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK50~input (
	.i(CLK50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK50~input_o ));
// synopsys translate_off
defparam \CLK50~input .bus_hold = "false";
defparam \CLK50~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~45 (
// Equation(s):
// \part2|Add11~45_sumout  = SUM(( \part2|clockcounter [0] ) + ( VCC ) + ( !VCC ))
// \part2|Add11~46  = CARRY(( \part2|clockcounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~45_sumout ),
	.cout(\part2|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~45 .extended_lut = "off";
defparam \part2|Add11~45 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add11~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~1 (
// Equation(s):
// \part2|LessThan17~1_combout  = (\part2|Add11~9_sumout  & ((\part2|Add11~29_sumout ) # (\part2|Add11~25_sumout )))

	.dataa(!\part2|Add11~9_sumout ),
	.datab(!\part2|Add11~25_sumout ),
	.datac(!\part2|Add11~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~1 .extended_lut = "off";
defparam \part2|LessThan17~1 .lut_mask = 64'h1515151515151515;
defparam \part2|LessThan17~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~2 (
// Equation(s):
// \part2|LessThan17~2_combout  = ( \part2|Add11~5_sumout  & ( \part2|LessThan17~1_combout  & ( ((\part2|Add11~13_sumout  & (\part2|Add11~17_sumout  & \part2|Add11~21_sumout ))) # (\part2|Add11~1_sumout ) ) ) ) # ( !\part2|Add11~5_sumout  & ( 
// \part2|LessThan17~1_combout  & ( \part2|Add11~1_sumout  ) ) ) # ( \part2|Add11~5_sumout  & ( !\part2|LessThan17~1_combout  & ( \part2|Add11~1_sumout  ) ) ) # ( !\part2|Add11~5_sumout  & ( !\part2|LessThan17~1_combout  & ( \part2|Add11~1_sumout  ) ) )

	.dataa(!\part2|Add11~1_sumout ),
	.datab(!\part2|Add11~13_sumout ),
	.datac(!\part2|Add11~17_sumout ),
	.datad(!\part2|Add11~21_sumout ),
	.datae(!\part2|Add11~5_sumout ),
	.dataf(!\part2|LessThan17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~2 .extended_lut = "off";
defparam \part2|LessThan17~2 .lut_mask = 64'h5555555555555557;
defparam \part2|LessThan17~2 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[0] .is_wysiwyg = "true";
defparam \part2|clockcounter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~41 (
// Equation(s):
// \part2|Add11~41_sumout  = SUM(( \part2|clockcounter [1] ) + ( GND ) + ( \part2|Add11~46  ))
// \part2|Add11~42  = CARRY(( \part2|clockcounter [1] ) + ( GND ) + ( \part2|Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~41_sumout ),
	.cout(\part2|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~41 .extended_lut = "off";
defparam \part2|Add11~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~41 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[1] .is_wysiwyg = "true";
defparam \part2|clockcounter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~37 (
// Equation(s):
// \part2|Add11~37_sumout  = SUM(( \part2|clockcounter [2] ) + ( GND ) + ( \part2|Add11~42  ))
// \part2|Add11~38  = CARRY(( \part2|clockcounter [2] ) + ( GND ) + ( \part2|Add11~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~37_sumout ),
	.cout(\part2|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~37 .extended_lut = "off";
defparam \part2|Add11~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~37 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[2] .is_wysiwyg = "true";
defparam \part2|clockcounter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~33 (
// Equation(s):
// \part2|Add11~33_sumout  = SUM(( \part2|clockcounter [3] ) + ( GND ) + ( \part2|Add11~38  ))
// \part2|Add11~34  = CARRY(( \part2|clockcounter [3] ) + ( GND ) + ( \part2|Add11~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~33_sumout ),
	.cout(\part2|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~33 .extended_lut = "off";
defparam \part2|Add11~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~33 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[3] .is_wysiwyg = "true";
defparam \part2|clockcounter[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~25 (
// Equation(s):
// \part2|Add11~25_sumout  = SUM(( \part2|clockcounter [4] ) + ( GND ) + ( \part2|Add11~34  ))
// \part2|Add11~26  = CARRY(( \part2|clockcounter [4] ) + ( GND ) + ( \part2|Add11~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~25_sumout ),
	.cout(\part2|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~25 .extended_lut = "off";
defparam \part2|Add11~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[4] .is_wysiwyg = "true";
defparam \part2|clockcounter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~29 (
// Equation(s):
// \part2|Add11~29_sumout  = SUM(( \part2|clockcounter [5] ) + ( GND ) + ( \part2|Add11~26  ))
// \part2|Add11~30  = CARRY(( \part2|clockcounter [5] ) + ( GND ) + ( \part2|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~29_sumout ),
	.cout(\part2|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~29 .extended_lut = "off";
defparam \part2|Add11~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~29 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[5] .is_wysiwyg = "true";
defparam \part2|clockcounter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~9 (
// Equation(s):
// \part2|Add11~9_sumout  = SUM(( \part2|clockcounter [6] ) + ( GND ) + ( \part2|Add11~30  ))
// \part2|Add11~10  = CARRY(( \part2|clockcounter [6] ) + ( GND ) + ( \part2|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~9_sumout ),
	.cout(\part2|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~9 .extended_lut = "off";
defparam \part2|Add11~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[6] .is_wysiwyg = "true";
defparam \part2|clockcounter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~13 (
// Equation(s):
// \part2|Add11~13_sumout  = SUM(( \part2|clockcounter [7] ) + ( GND ) + ( \part2|Add11~10  ))
// \part2|Add11~14  = CARRY(( \part2|clockcounter [7] ) + ( GND ) + ( \part2|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~13_sumout ),
	.cout(\part2|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~13 .extended_lut = "off";
defparam \part2|Add11~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[7] .is_wysiwyg = "true";
defparam \part2|clockcounter[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~17 (
// Equation(s):
// \part2|Add11~17_sumout  = SUM(( \part2|clockcounter [8] ) + ( GND ) + ( \part2|Add11~14  ))
// \part2|Add11~18  = CARRY(( \part2|clockcounter [8] ) + ( GND ) + ( \part2|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~17_sumout ),
	.cout(\part2|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~17 .extended_lut = "off";
defparam \part2|Add11~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[8] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[8] .is_wysiwyg = "true";
defparam \part2|clockcounter[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~21 (
// Equation(s):
// \part2|Add11~21_sumout  = SUM(( \part2|clockcounter [9] ) + ( GND ) + ( \part2|Add11~18  ))
// \part2|Add11~22  = CARRY(( \part2|clockcounter [9] ) + ( GND ) + ( \part2|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~21_sumout ),
	.cout(\part2|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~21 .extended_lut = "off";
defparam \part2|Add11~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[9] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[9] .is_wysiwyg = "true";
defparam \part2|clockcounter[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~5 (
// Equation(s):
// \part2|Add11~5_sumout  = SUM(( \part2|clockcounter [10] ) + ( GND ) + ( \part2|Add11~22  ))
// \part2|Add11~6  = CARRY(( \part2|clockcounter [10] ) + ( GND ) + ( \part2|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|clockcounter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~5_sumout ),
	.cout(\part2|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~5 .extended_lut = "off";
defparam \part2|Add11~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add11~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|clockcounter[10] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|LessThan17~2_combout ),
	.sload(gnd),
	.ena(\RST~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|clockcounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|clockcounter[10] .is_wysiwyg = "true";
defparam \part2|clockcounter[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add11~1 (
// Equation(s):
// \part2|Add11~1_sumout  = SUM(( GND ) + ( GND ) + ( \part2|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add11~1 .extended_lut = "off";
defparam \part2|Add11~1 .lut_mask = 64'h0000FFFF00000000;
defparam \part2|Add11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~0 (
// Equation(s):
// \part2|LessThan17~0_combout  = ( \part2|Add11~25_sumout  & ( \part2|Add11~29_sumout  & ( (\part2|Add11~9_sumout  & (\part2|Add11~13_sumout  & (\part2|Add11~17_sumout  & \part2|Add11~21_sumout ))) ) ) ) # ( !\part2|Add11~25_sumout  & ( 
// \part2|Add11~29_sumout  & ( (\part2|Add11~9_sumout  & (\part2|Add11~13_sumout  & (\part2|Add11~17_sumout  & \part2|Add11~21_sumout ))) ) ) ) # ( \part2|Add11~25_sumout  & ( !\part2|Add11~29_sumout  & ( (\part2|Add11~9_sumout  & (\part2|Add11~13_sumout  & 
// (\part2|Add11~17_sumout  & \part2|Add11~21_sumout ))) ) ) )

	.dataa(!\part2|Add11~9_sumout ),
	.datab(!\part2|Add11~13_sumout ),
	.datac(!\part2|Add11~17_sumout ),
	.datad(!\part2|Add11~21_sumout ),
	.datae(!\part2|Add11~25_sumout ),
	.dataf(!\part2|Add11~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~0 .extended_lut = "off";
defparam \part2|LessThan17~0 .lut_mask = 64'h0000000100010001;
defparam \part2|LessThan17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|state[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|state[0] .is_wysiwyg = "true";
defparam \part2|state[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \adv7511_scl~input (
	.i(adv7511_scl),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adv7511_scl~input_o ));
// synopsys translate_off
defparam \adv7511_scl~input .bus_hold = "false";
defparam \adv7511_scl~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~3 (
// Equation(s):
// \part2|LessThan17~3_combout  = (!\part2|Add11~25_sumout  & !\part2|Add11~29_sumout )

	.dataa(!\part2|Add11~25_sumout ),
	.datab(!\part2|Add11~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~3 .extended_lut = "off";
defparam \part2|LessThan17~3 .lut_mask = 64'h8888888888888888;
defparam \part2|LessThan17~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~4 (
// Equation(s):
// \part2|LessThan17~4_combout  = ( \part2|Add11~5_sumout  & ( \part2|LessThan17~3_combout  ) ) # ( !\part2|Add11~5_sumout  & ( \part2|LessThan17~3_combout  ) ) # ( \part2|Add11~5_sumout  & ( !\part2|LessThan17~3_combout  & ( (!\part2|Add11~9_sumout ) # 
// ((!\part2|Add11~13_sumout ) # ((!\part2|Add11~17_sumout ) # (!\part2|Add11~21_sumout ))) ) ) ) # ( !\part2|Add11~5_sumout  & ( !\part2|LessThan17~3_combout  ) )

	.dataa(!\part2|Add11~9_sumout ),
	.datab(!\part2|Add11~13_sumout ),
	.datac(!\part2|Add11~17_sumout ),
	.datad(!\part2|Add11~21_sumout ),
	.datae(!\part2|Add11~5_sumout ),
	.dataf(!\part2|LessThan17~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~4 .extended_lut = "off";
defparam \part2|LessThan17~4 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \part2|LessThan17~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~10 (
// Equation(s):
// \part2|state~10_combout  = ( \part2|currentbyte [1] & ( (!\part2|state [2] & ((!\adv7511_scl~input_o ) # ((!\part2|state [1]) # (!\part2|state [0])))) ) ) # ( !\part2|currentbyte [1] & ( (!\part2|state [2] & ((!\part2|state [0]) # ((!\adv7511_scl~input_o  
// & \part2|state [1])))) ) )

	.dataa(!\adv7511_scl~input_o ),
	.datab(!\part2|state [1]),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|currentbyte [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~10 .extended_lut = "off";
defparam \part2|state~10 .lut_mask = 64'hF200FE00F200FE00;
defparam \part2|state~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~14 (
// Equation(s):
// \part2|state~14_combout  = ( !\part2|state [3] & ( (\part2|state [2] & (\part2|state [1] & (\part2|state [0] & ((!\part2|LessThan17~4_combout ) # (\part2|Add11~1_sumout ))))) ) ) # ( \part2|state [3] & ( ((((\part2|LessThan17~4_combout  & 
// !\part2|Add11~1_sumout )) # (\part2|state~10_combout ))) ) )

	.dataa(!\part2|state [2]),
	.datab(!\part2|state [1]),
	.datac(!\part2|state~10_combout ),
	.datad(!\part2|LessThan17~4_combout ),
	.datae(!\part2|state [3]),
	.dataf(!\part2|Add11~1_sumout ),
	.datag(!\part2|state [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~14 .extended_lut = "on";
defparam \part2|state~14 .lut_mask = 64'h01000FFF01010F0F;
defparam \part2|state~14 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|state[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|state[3] .is_wysiwyg = "true";
defparam \part2|state[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~6 (
// Equation(s):
// \part2|state~6_combout  = (!\part2|state [1] & (\part2|state [3] & !\part2|currentbyte [1])) # (\part2|state [1] & (!\part2|state [3]))

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [3]),
	.datac(!\part2|currentbyte [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~6 .extended_lut = "off";
defparam \part2|state~6 .lut_mask = 64'h6464646464646464;
defparam \part2|state~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~7 (
// Equation(s):
// \part2|state~7_combout  = (!\part2|state [3] & ((!\part2|state [1]) # (!\part2|state [0])))

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [0]),
	.datac(!\part2|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~7 .extended_lut = "off";
defparam \part2|state~7 .lut_mask = 64'hE0E0E0E0E0E0E0E0;
defparam \part2|state~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~8 (
// Equation(s):
// \part2|state~8_combout  = ( \part2|state~6_combout  & ( \part2|state~7_combout  & ( ((\part2|state [0] & ((!\part2|LessThan17~4_combout ) # (\part2|Add11~1_sumout )))) # (\part2|state [2]) ) ) ) # ( !\part2|state~6_combout  & ( \part2|state~7_combout  & ( 
// \part2|state [2] ) ) ) # ( \part2|state~6_combout  & ( !\part2|state~7_combout  & ( (!\part2|state [2] & (\part2|state [0] & ((!\part2|LessThan17~4_combout ) # (\part2|Add11~1_sumout )))) # (\part2|state [2] & (!\part2|Add11~1_sumout  & 
// (\part2|LessThan17~4_combout ))) ) ) ) # ( !\part2|state~6_combout  & ( !\part2|state~7_combout  & ( (!\part2|Add11~1_sumout  & (\part2|LessThan17~4_combout  & \part2|state [2])) ) ) )

	.dataa(!\part2|Add11~1_sumout ),
	.datab(!\part2|LessThan17~4_combout ),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|state~6_combout ),
	.dataf(!\part2|state~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~8 .extended_lut = "off";
defparam \part2|state~8 .lut_mask = 64'h00220D2200FF0DFF;
defparam \part2|state~8 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|state[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|state[2] .is_wysiwyg = "true";
defparam \part2|state[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~1 (
// Equation(s):
// \part2|currentbyte~1_combout  = (!\part2|state [2] & (\part2|state [1] & !\part2|state [3])) # (\part2|state [2] & ((\part2|state [3])))

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [2]),
	.datac(!\part2|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~1 .extended_lut = "off";
defparam \part2|currentbyte~1 .lut_mask = 64'h4343434343434343;
defparam \part2|currentbyte~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~4 (
// Equation(s):
// \part2|currentbyte~4_combout  = (!\part2|state [1] & (\part2|state [0] & \part2|state [3])) # (\part2|state [1] & (!\part2|state [0] & !\part2|state [3]))

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [0]),
	.datac(!\part2|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~4 .extended_lut = "off";
defparam \part2|currentbyte~4 .lut_mask = 64'h4242424242424242;
defparam \part2|currentbyte~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~5 (
// Equation(s):
// \part2|currentbyte~5_combout  = (\part2|state [3] & (!\part2|currentbyte [1] $ (\part2|currentbyte [0])))

	.dataa(!\part2|state [3]),
	.datab(!\part2|currentbyte [1]),
	.datac(!\part2|currentbyte [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~5 .extended_lut = "off";
defparam \part2|currentbyte~5 .lut_mask = 64'h4141414141414141;
defparam \part2|currentbyte~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~6 (
// Equation(s):
// \part2|currentbyte~6_combout  = ( \part2|currentbyte~4_combout  & ( \part2|currentbyte~5_combout  & ( ((\RST~input_o  & (\part2|LessThan17~2_combout  & !\part2|state [2]))) # (\part2|currentbyte [0]) ) ) ) # ( !\part2|currentbyte~4_combout  & ( 
// \part2|currentbyte~5_combout  & ( \part2|currentbyte [0] ) ) ) # ( \part2|currentbyte~4_combout  & ( !\part2|currentbyte~5_combout  & ( (\part2|currentbyte [0] & ((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])))) ) ) ) # ( 
// !\part2|currentbyte~4_combout  & ( !\part2|currentbyte~5_combout  & ( \part2|currentbyte [0] ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentbyte [0]),
	.datae(!\part2|currentbyte~4_combout ),
	.dataf(!\part2|currentbyte~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~6 .extended_lut = "off";
defparam \part2|currentbyte~6 .lut_mask = 64'h00FF00EF00FF10FF;
defparam \part2|currentbyte~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentbyte[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentbyte~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentbyte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentbyte[0] .is_wysiwyg = "true";
defparam \part2|currentbyte[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~2 (
// Equation(s):
// \part2|currentbyte~2_combout  = ( \part2|currentbyte [0] & ( (\part2|state [0] & ((!\part2|state [1] & (\part2|state [3])) # (\part2|state [1] & (!\part2|state [3] & \part2|currentbyte [1])))) ) ) # ( !\part2|currentbyte [0] & ( (\part2|state [1] & 
// (\part2|state [0] & (!\part2|state [3] & \part2|currentbyte [1]))) ) )

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [0]),
	.datac(!\part2|state [3]),
	.datad(!\part2|currentbyte [1]),
	.datae(!\part2|currentbyte [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~2 .extended_lut = "off";
defparam \part2|currentbyte~2 .lut_mask = 64'h0010021200100212;
defparam \part2|currentbyte~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~3 (
// Equation(s):
// \part2|currentbyte~3_combout  = ( \part2|currentbyte~1_combout  & ( \part2|currentbyte~2_combout  & ( (!\RST~input_o  & (((\part2|currentbyte [1])))) # (\RST~input_o  & ((!\part2|LessThan17~2_combout  & ((\part2|currentbyte [1]))) # 
// (\part2|LessThan17~2_combout  & (!\part2|state [2])))) ) ) ) # ( !\part2|currentbyte~1_combout  & ( \part2|currentbyte~2_combout  & ( ((\RST~input_o  & (\part2|LessThan17~2_combout  & !\part2|state [2]))) # (\part2|currentbyte [1]) ) ) ) # ( 
// \part2|currentbyte~1_combout  & ( !\part2|currentbyte~2_combout  & ( (\part2|currentbyte [1] & ((!\RST~input_o ) # (!\part2|LessThan17~2_combout ))) ) ) ) # ( !\part2|currentbyte~1_combout  & ( !\part2|currentbyte~2_combout  & ( \part2|currentbyte [1] ) ) 
// )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentbyte [1]),
	.datae(!\part2|currentbyte~1_combout ),
	.dataf(!\part2|currentbyte~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~3 .extended_lut = "off";
defparam \part2|currentbyte~3 .lut_mask = 64'h00FF00EE10FF10FE;
defparam \part2|currentbyte~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentbyte[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentbyte~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentbyte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentbyte[1] .is_wysiwyg = "true";
defparam \part2|currentbyte[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~6 (
// Equation(s):
// \part2|currentbit~6_combout  = ( \part2|currentbit [0] & ( \part2|currentbit~1_combout  & ( (!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # ((!\part2|state [2]) # (\part2|state [0]))) ) ) ) # ( !\part2|currentbit [0] & ( \part2|currentbit~1_combout  
// & ( (\RST~input_o  & \part2|LessThan17~2_combout ) ) ) ) # ( \part2|currentbit [0] & ( !\part2|currentbit~1_combout  ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|currentbit [0]),
	.dataf(!\part2|currentbit~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~6 .extended_lut = "off";
defparam \part2|currentbit~6 .lut_mask = 64'h0000FFFF1111FFEF;
defparam \part2|currentbit~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentbit[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentbit~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentbit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentbit[0] .is_wysiwyg = "true";
defparam \part2|currentbit[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~4 (
// Equation(s):
// \part2|currentbit~4_combout  = (!\part2|state [0] & (\part2|state [2] & (!\part2|currentbit [1] $ (!\part2|currentbit [0]))))

	.dataa(!\part2|state [0]),
	.datab(!\part2|state [2]),
	.datac(!\part2|currentbit [1]),
	.datad(!\part2|currentbit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~4 .extended_lut = "off";
defparam \part2|currentbit~4 .lut_mask = 64'h0220022002200220;
defparam \part2|currentbit~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~5 (
// Equation(s):
// \part2|currentbit~5_combout  = ( \part2|currentbit~4_combout  & ( (\part2|currentbit [1] & ((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (!\part2|currentbit~1_combout )))) ) ) # ( !\part2|currentbit~4_combout  & ( ((\RST~input_o  & 
// (\part2|LessThan17~2_combout  & \part2|currentbit~1_combout ))) # (\part2|currentbit [1]) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|currentbit [1]),
	.datad(!\part2|currentbit~1_combout ),
	.datae(!\part2|currentbit~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~5 .extended_lut = "off";
defparam \part2|currentbit~5 .lut_mask = 64'h0F1F0F0E0F1F0F0E;
defparam \part2|currentbit~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentbit[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentbit~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentbit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentbit[1] .is_wysiwyg = "true";
defparam \part2|currentbit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~0 (
// Equation(s):
// \part2|currentbit~0_combout  = (!\part2|currentbit [2] & (!\part2|currentbit [1] & !\part2|currentbit [0]))

	.dataa(!\part2|currentbit [2]),
	.datab(!\part2|currentbit [1]),
	.datac(!\part2|currentbit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~0 .extended_lut = "off";
defparam \part2|currentbit~0 .lut_mask = 64'h8080808080808080;
defparam \part2|currentbit~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~1 (
// Equation(s):
// \part2|currentbit~1_combout  = ( !\part2|state [3] & ( \part2|currentbyte [1] & ( (\part2|state [1] & (!\part2|state [0] & ((!\part2|state [2]) # (!\part2|currentbit~0_combout )))) ) ) ) # ( \part2|state [3] & ( !\part2|currentbyte [1] & ( (!\part2|state 
// [1] & \part2|state [0]) ) ) ) # ( !\part2|state [3] & ( !\part2|currentbyte [1] & ( (\part2|state [1] & (!\part2|state [0] & ((!\part2|state [2]) # (!\part2|currentbit~0_combout )))) ) ) )

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [0]),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentbit~0_combout ),
	.datae(!\part2|state [3]),
	.dataf(!\part2|currentbyte [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~1 .extended_lut = "off";
defparam \part2|currentbit~1 .lut_mask = 64'h4440222244400000;
defparam \part2|currentbit~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~2 (
// Equation(s):
// \part2|currentbit~2_combout  = ( \part2|currentbit [0] & ( (!\part2|state [0] & (\part2|state [2] & !\part2|currentbit [2])) ) ) # ( !\part2|currentbit [0] & ( (!\part2|state [0] & (\part2|state [2] & (!\part2|currentbit [2] $ (!\part2|currentbit [1])))) 
// ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|state [2]),
	.datac(!\part2|currentbit [2]),
	.datad(!\part2|currentbit [1]),
	.datae(!\part2|currentbit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~2 .extended_lut = "off";
defparam \part2|currentbit~2 .lut_mask = 64'h0220202002202020;
defparam \part2|currentbit~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbit~3 (
// Equation(s):
// \part2|currentbit~3_combout  = ( \part2|currentbit~2_combout  & ( (\part2|currentbit [2] & ((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (!\part2|currentbit~1_combout )))) ) ) # ( !\part2|currentbit~2_combout  & ( ((\RST~input_o  & 
// (\part2|LessThan17~2_combout  & \part2|currentbit~1_combout ))) # (\part2|currentbit [2]) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|currentbit [2]),
	.datad(!\part2|currentbit~1_combout ),
	.datae(!\part2|currentbit~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbit~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbit~3 .extended_lut = "off";
defparam \part2|currentbit~3 .lut_mask = 64'h0F1F0F0E0F1F0F0E;
defparam \part2|currentbit~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentbit[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentbit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentbit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentbit[2] .is_wysiwyg = "true";
defparam \part2|currentbit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux21~2 (
// Equation(s):
// \part2|Mux21~2_combout  = ( \part2|currentbit [0] & ( (\part2|state [2]) # (\part2|state [0]) ) ) # ( !\part2|currentbit [0] & ( ((\part2|state [2] & ((\part2|currentbit [1]) # (\part2|currentbit [2])))) # (\part2|state [0]) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|state [2]),
	.datac(!\part2|currentbit [2]),
	.datad(!\part2|currentbit [1]),
	.datae(!\part2|currentbit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux21~2 .extended_lut = "off";
defparam \part2|Mux21~2 .lut_mask = 64'h5777777757777777;
defparam \part2|Mux21~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~17 (
// Equation(s):
// \part2|Add12~17_sumout  = SUM(( \part2|delaycounter [0] ) + ( VCC ) + ( !VCC ))
// \part2|Add12~18  = CARRY(( \part2|delaycounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~17_sumout ),
	.cout(\part2|Add12~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~17 .extended_lut = "off";
defparam \part2|Add12~17 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add12~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan17~5 (
// Equation(s):
// \part2|LessThan17~5_combout  = ( \part2|Add11~29_sumout  & ( (\part2|Add11~9_sumout  & (\part2|Add11~13_sumout  & \part2|Add11~17_sumout )) ) ) # ( !\part2|Add11~29_sumout  & ( (\part2|Add11~9_sumout  & (\part2|Add11~13_sumout  & (\part2|Add11~17_sumout  
// & \part2|Add11~25_sumout ))) ) )

	.dataa(!\part2|Add11~9_sumout ),
	.datab(!\part2|Add11~13_sumout ),
	.datac(!\part2|Add11~17_sumout ),
	.datad(!\part2|Add11~25_sumout ),
	.datae(!\part2|Add11~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan17~5 .extended_lut = "off";
defparam \part2|LessThan17~5 .lut_mask = 64'h0001010100010101;
defparam \part2|LessThan17~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~1 (
// Equation(s):
// \part2|state~1_combout  = (!\part2|state [1] & (!\part2|state [2] & !\part2|state [3]))

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [2]),
	.datac(!\part2|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~1 .extended_lut = "off";
defparam \part2|state~1 .lut_mask = 64'h8080808080808080;
defparam \part2|state~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~1 (
// Equation(s):
// \part2|Add12~1_sumout  = SUM(( \part2|delaycounter [4] ) + ( GND ) + ( \part2|Add12~6  ))
// \part2|Add12~2  = CARRY(( \part2|delaycounter [4] ) + ( GND ) + ( \part2|Add12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~1_sumout ),
	.cout(\part2|Add12~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~1 .extended_lut = "off";
defparam \part2|Add12~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~25 (
// Equation(s):
// \part2|Add12~25_sumout  = SUM(( \part2|delaycounter [5] ) + ( GND ) + ( \part2|Add12~2  ))
// \part2|Add12~26  = CARRY(( \part2|delaycounter [5] ) + ( GND ) + ( \part2|Add12~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~25_sumout ),
	.cout(\part2|Add12~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~25 .extended_lut = "off";
defparam \part2|Add12~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[5] .is_wysiwyg = "true";
defparam \part2|delaycounter[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~21 (
// Equation(s):
// \part2|Add12~21_sumout  = SUM(( \part2|delaycounter [6] ) + ( GND ) + ( \part2|Add12~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~21 .extended_lut = "off";
defparam \part2|Add12~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[6] .is_wysiwyg = "true";
defparam \part2|delaycounter[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux21~0 (
// Equation(s):
// \part2|Mux21~0_combout  = (\part2|delaycounter [6] & \part2|delaycounter [5])

	.dataa(!\part2|delaycounter [6]),
	.datab(!\part2|delaycounter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux21~0 .extended_lut = "off";
defparam \part2|Mux21~0 .lut_mask = 64'h1111111111111111;
defparam \part2|Mux21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|delaycounter[5]~0 (
// Equation(s):
// \part2|delaycounter[5]~0_combout  = (!\part2|state [0] & (\part2|state~1_combout  & ((!\part2|Mux21~0_combout ) # (\part2|LessThan18~0_combout ))))

	.dataa(!\part2|state [0]),
	.datab(!\part2|state~1_combout ),
	.datac(!\part2|LessThan18~0_combout ),
	.datad(!\part2|Mux21~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|delaycounter[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|delaycounter[5]~0 .extended_lut = "off";
defparam \part2|delaycounter[5]~0 .lut_mask = 64'h2202220222022202;
defparam \part2|delaycounter[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|delaycounter[5]~1 (
// Equation(s):
// \part2|delaycounter[5]~1_combout  = ( \part2|LessThan17~5_combout  & ( \part2|delaycounter[5]~0_combout  & ( (!\RST~input_o ) # (((\part2|Add11~21_sumout  & \part2|Add11~5_sumout )) # (\part2|Add11~1_sumout )) ) ) ) # ( !\part2|LessThan17~5_combout  & ( 
// \part2|delaycounter[5]~0_combout  & ( (!\RST~input_o ) # (\part2|Add11~1_sumout ) ) ) ) # ( \part2|LessThan17~5_combout  & ( !\part2|delaycounter[5]~0_combout  & ( !\RST~input_o  ) ) ) # ( !\part2|LessThan17~5_combout  & ( 
// !\part2|delaycounter[5]~0_combout  & ( !\RST~input_o  ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|Add11~1_sumout ),
	.datac(!\part2|Add11~21_sumout ),
	.datad(!\part2|Add11~5_sumout ),
	.datae(!\part2|LessThan17~5_combout ),
	.dataf(!\part2|delaycounter[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|delaycounter[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|delaycounter[5]~1 .extended_lut = "off";
defparam \part2|delaycounter[5]~1 .lut_mask = 64'hAAAAAAAABBBBBBBF;
defparam \part2|delaycounter[5]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[0] .is_wysiwyg = "true";
defparam \part2|delaycounter[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~13 (
// Equation(s):
// \part2|Add12~13_sumout  = SUM(( \part2|delaycounter [1] ) + ( GND ) + ( \part2|Add12~18  ))
// \part2|Add12~14  = CARRY(( \part2|delaycounter [1] ) + ( GND ) + ( \part2|Add12~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~13_sumout ),
	.cout(\part2|Add12~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~13 .extended_lut = "off";
defparam \part2|Add12~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[1] .is_wysiwyg = "true";
defparam \part2|delaycounter[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~9 (
// Equation(s):
// \part2|Add12~9_sumout  = SUM(( \part2|delaycounter [2] ) + ( GND ) + ( \part2|Add12~14  ))
// \part2|Add12~10  = CARRY(( \part2|delaycounter [2] ) + ( GND ) + ( \part2|Add12~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~9_sumout ),
	.cout(\part2|Add12~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~9 .extended_lut = "off";
defparam \part2|Add12~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[2] .is_wysiwyg = "true";
defparam \part2|delaycounter[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add12~5 (
// Equation(s):
// \part2|Add12~5_sumout  = SUM(( \part2|delaycounter [3] ) + ( GND ) + ( \part2|Add12~10  ))
// \part2|Add12~6  = CARRY(( \part2|delaycounter [3] ) + ( GND ) + ( \part2|Add12~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|delaycounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add12~5_sumout ),
	.cout(\part2|Add12~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add12~5 .extended_lut = "off";
defparam \part2|Add12~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add12~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|delaycounter[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[3] .is_wysiwyg = "true";
defparam \part2|delaycounter[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|delaycounter[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add12~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|delaycounter[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|delaycounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|delaycounter[4] .is_wysiwyg = "true";
defparam \part2|delaycounter[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan18~0 (
// Equation(s):
// \part2|LessThan18~0_combout  = ( \part2|delaycounter [0] & ( (!\part2|delaycounter [4] & (!\part2|delaycounter [3] & (!\part2|delaycounter [2] & !\part2|delaycounter [1]))) ) ) # ( !\part2|delaycounter [0] & ( (!\part2|delaycounter [4] & 
// (!\part2|delaycounter [3] & !\part2|delaycounter [2])) ) )

	.dataa(!\part2|delaycounter [4]),
	.datab(!\part2|delaycounter [3]),
	.datac(!\part2|delaycounter [2]),
	.datad(!\part2|delaycounter [1]),
	.datae(!\part2|delaycounter [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan18~0 .extended_lut = "off";
defparam \part2|LessThan18~0 .lut_mask = 64'h8080800080808000;
defparam \part2|LessThan18~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux21~3 (
// Equation(s):
// \part2|Mux21~3_combout  = (!\part2|LessThan18~0_combout  & \part2|Mux21~0_combout )

	.dataa(!\part2|LessThan18~0_combout ),
	.datab(!\part2|Mux21~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux21~3 .extended_lut = "off";
defparam \part2|Mux21~3 .lut_mask = 64'h2222222222222222;
defparam \part2|Mux21~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentbyte~0 (
// Equation(s):
// \part2|currentbyte~0_combout  = ( \part2|LessThan17~5_combout  & ( !\part2|state [2] & ( (\RST~input_o  & (((\part2|Add11~21_sumout  & \part2|Add11~5_sumout )) # (\part2|Add11~1_sumout ))) ) ) ) # ( !\part2|LessThan17~5_combout  & ( !\part2|state [2] & ( 
// (\RST~input_o  & \part2|Add11~1_sumout ) ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|Add11~1_sumout ),
	.datac(!\part2|Add11~21_sumout ),
	.datad(!\part2|Add11~5_sumout ),
	.datae(!\part2|LessThan17~5_combout ),
	.dataf(!\part2|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentbyte~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentbyte~0 .extended_lut = "off";
defparam \part2|currentbyte~0 .lut_mask = 64'h1111111500000000;
defparam \part2|currentbyte~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~13 (
// Equation(s):
// \part2|state~13_combout  = (!\part2|state [1] & !\part2|state [3])

	.dataa(!\part2|state [1]),
	.datab(!\part2|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~13 .extended_lut = "off";
defparam \part2|state~13 .lut_mask = 64'h8888888888888888;
defparam \part2|state~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~7 (
// Equation(s):
// \part2|currentline~7_combout  = ( \part2|Mux21~0_combout  & ( (\part2|state~13_combout  & ((!\part2|state [0] & ((!\part2|LessThan18~0_combout ))) # (\part2|state [0] & (!\part2|currentline~0_combout )))) ) ) # ( !\part2|Mux21~0_combout  & ( (\part2|state 
// [0] & (\part2|state~13_combout  & !\part2|currentline~0_combout )) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|state~13_combout ),
	.datac(!\part2|currentline~0_combout ),
	.datad(!\part2|LessThan18~0_combout ),
	.datae(!\part2|Mux21~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~7 .extended_lut = "off";
defparam \part2|currentline~7 .lut_mask = 64'h1010321010103210;
defparam \part2|currentline~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~9 (
// Equation(s):
// \part2|currentline~9_combout  = ( \part2|currentline~7_combout  & ( \part2|currentline [0] & ( (!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])) ) ) ) # ( !\part2|currentline~7_combout  & ( \part2|currentline [0] ) ) # ( 
// \part2|currentline~7_combout  & ( !\part2|currentline [0] & ( (\RST~input_o  & (\part2|LessThan17~2_combout  & (\part2|state [0] & !\part2|state [2]))) ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|currentline~7_combout ),
	.dataf(!\part2|currentline [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~9 .extended_lut = "off";
defparam \part2|currentline~9 .lut_mask = 64'h00000100FFFFEEFF;
defparam \part2|currentline~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentline[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentline~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentline[0] .is_wysiwyg = "true";
defparam \part2|currentline[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~5 (
// Equation(s):
// \part2|currentline~5_combout  = ( \part2|currentline~1_combout  & ( \part2|currentline [0] & ( (!\part2|state [0] & (\part2|currentline [1] & ((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )))) # (\part2|state [0] & (!\part2|currentline [1] 
// $ (((!\part2|currentbyte~0_combout ))))) ) ) ) # ( !\part2|currentline~1_combout  & ( \part2|currentline [0] & ( \part2|currentline [1] ) ) ) # ( \part2|currentline~1_combout  & ( !\part2|currentline [0] & ( (\part2|currentline [1] & 
// (((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )) # (\part2|state [0]))) ) ) ) # ( !\part2|currentline~1_combout  & ( !\part2|currentline [0] & ( \part2|currentline [1] ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|currentline [1]),
	.datac(!\part2|Mux21~3_combout ),
	.datad(!\part2|currentbyte~0_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|currentline [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~5 .extended_lut = "off";
defparam \part2|currentline~5 .lut_mask = 64'h3333333133333364;
defparam \part2|currentline~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentline[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentline~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentline [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentline[1] .is_wysiwyg = "true";
defparam \part2|currentline[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add15~2 (
// Equation(s):
// \part2|Add15~2_combout  = (\part2|currentline [1] & \part2|currentline [0])

	.dataa(!\part2|currentline [1]),
	.datab(!\part2|currentline [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add15~2 .extended_lut = "off";
defparam \part2|Add15~2 .lut_mask = 64'h1111111111111111;
defparam \part2|Add15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~4 (
// Equation(s):
// \part2|currentline~4_combout  = ( \part2|currentline~1_combout  & ( \part2|Add15~2_combout  & ( (!\part2|state [0] & (\part2|currentline [2] & ((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )))) # (\part2|state [0] & (!\part2|currentline [2] 
// $ (((!\part2|currentbyte~0_combout ))))) ) ) ) # ( !\part2|currentline~1_combout  & ( \part2|Add15~2_combout  & ( \part2|currentline [2] ) ) ) # ( \part2|currentline~1_combout  & ( !\part2|Add15~2_combout  & ( (\part2|currentline [2] & 
// (((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )) # (\part2|state [0]))) ) ) ) # ( !\part2|currentline~1_combout  & ( !\part2|Add15~2_combout  & ( \part2|currentline [2] ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|currentline [2]),
	.datac(!\part2|Mux21~3_combout ),
	.datad(!\part2|currentbyte~0_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|Add15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~4 .extended_lut = "off";
defparam \part2|currentline~4 .lut_mask = 64'h3333333133333364;
defparam \part2|currentline~4 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentline[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentline~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentline [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentline[2] .is_wysiwyg = "true";
defparam \part2|currentline[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add15~1 (
// Equation(s):
// \part2|Add15~1_combout  = (\part2|currentline [2] & (\part2|currentline [1] & \part2|currentline [0]))

	.dataa(!\part2|currentline [2]),
	.datab(!\part2|currentline [1]),
	.datac(!\part2|currentline [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add15~1 .extended_lut = "off";
defparam \part2|Add15~1 .lut_mask = 64'h0101010101010101;
defparam \part2|Add15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~3 (
// Equation(s):
// \part2|currentline~3_combout  = ( \part2|currentline~1_combout  & ( \part2|Add15~1_combout  & ( (!\part2|state [0] & (\part2|currentline [3] & ((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )))) # (\part2|state [0] & (!\part2|currentline [3] 
// $ (((!\part2|currentbyte~0_combout ))))) ) ) ) # ( !\part2|currentline~1_combout  & ( \part2|Add15~1_combout  & ( \part2|currentline [3] ) ) ) # ( \part2|currentline~1_combout  & ( !\part2|Add15~1_combout  & ( (\part2|currentline [3] & 
// (((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )) # (\part2|state [0]))) ) ) ) # ( !\part2|currentline~1_combout  & ( !\part2|Add15~1_combout  & ( \part2|currentline [3] ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|currentline [3]),
	.datac(!\part2|Mux21~3_combout ),
	.datad(!\part2|currentbyte~0_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|Add15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~3 .extended_lut = "off";
defparam \part2|currentline~3 .lut_mask = 64'h3333333133333364;
defparam \part2|currentline~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentline[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentline~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentline [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentline[3] .is_wysiwyg = "true";
defparam \part2|currentline[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~1 (
// Equation(s):
// \part2|currentline~1_combout  = ( \part2|currentline [2] & ( \part2|currentline [1] & ( (\part2|state~13_combout  & ((!\part2|state [0]) # (!\part2|currentline [4]))) ) ) ) # ( !\part2|currentline [2] & ( \part2|currentline [1] & ( 
// (\part2|state~13_combout  & ((!\part2|state [0]) # ((!\part2|currentline [4]) # (!\part2|currentline [3])))) ) ) ) # ( \part2|currentline [2] & ( !\part2|currentline [1] & ( (\part2|state~13_combout  & ((!\part2|state [0]) # ((!\part2|currentline [4]) # 
// (!\part2|currentline [3])))) ) ) ) # ( !\part2|currentline [2] & ( !\part2|currentline [1] & ( (\part2|state~13_combout  & ((!\part2|state [0]) # ((!\part2|currentline [4]) # (!\part2|currentline [3])))) ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|state~13_combout ),
	.datac(!\part2|currentline [4]),
	.datad(!\part2|currentline [3]),
	.datae(!\part2|currentline [2]),
	.dataf(!\part2|currentline [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~1 .extended_lut = "off";
defparam \part2|currentline~1 .lut_mask = 64'h3332333233323232;
defparam \part2|currentline~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add15~0 (
// Equation(s):
// \part2|Add15~0_combout  = (\part2|currentline [3] & (\part2|currentline [2] & (\part2|currentline [1] & \part2|currentline [0])))

	.dataa(!\part2|currentline [3]),
	.datab(!\part2|currentline [2]),
	.datac(!\part2|currentline [1]),
	.datad(!\part2|currentline [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add15~0 .extended_lut = "off";
defparam \part2|Add15~0 .lut_mask = 64'h0001000100010001;
defparam \part2|Add15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~2 (
// Equation(s):
// \part2|currentline~2_combout  = ( \part2|currentline~1_combout  & ( \part2|Add15~0_combout  & ( (!\part2|state [0] & (\part2|currentline [4] & ((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )))) # (\part2|state [0] & (!\part2|currentline [4] 
// $ (((!\part2|currentbyte~0_combout ))))) ) ) ) # ( !\part2|currentline~1_combout  & ( \part2|Add15~0_combout  & ( \part2|currentline [4] ) ) ) # ( \part2|currentline~1_combout  & ( !\part2|Add15~0_combout  & ( (\part2|currentline [4] & 
// (((!\part2|Mux21~3_combout ) # (!\part2|currentbyte~0_combout )) # (\part2|state [0]))) ) ) ) # ( !\part2|currentline~1_combout  & ( !\part2|Add15~0_combout  & ( \part2|currentline [4] ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|currentline [4]),
	.datac(!\part2|Mux21~3_combout ),
	.datad(!\part2|currentbyte~0_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|Add15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~2 .extended_lut = "off";
defparam \part2|currentline~2 .lut_mask = 64'h3333333133333364;
defparam \part2|currentline~2 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|currentline[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|currentline~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|currentline [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|currentline[4] .is_wysiwyg = "true";
defparam \part2|currentline[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~0 (
// Equation(s):
// \part2|currentline~0_combout  = (\part2|currentline [4] & (((\part2|currentline [2] & \part2|currentline [1])) # (\part2|currentline [3])))

	.dataa(!\part2|currentline [4]),
	.datab(!\part2|currentline [3]),
	.datac(!\part2|currentline [2]),
	.datad(!\part2|currentline [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~0 .extended_lut = "off";
defparam \part2|currentline~0 .lut_mask = 64'h1115111511151115;
defparam \part2|currentline~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux21~1 (
// Equation(s):
// \part2|Mux21~1_combout  = ( \part2|LessThan18~0_combout  & ( \part2|Mux21~0_combout  & ( (\part2|state [0] & ((!\part2|state [2] & ((!\part2|currentline~0_combout ))) # (\part2|state [2] & (\adv7511_scl~input_o )))) ) ) ) # ( !\part2|LessThan18~0_combout  
// & ( \part2|Mux21~0_combout  & ( (!\part2|state [0] & (((!\part2|state [2])))) # (\part2|state [0] & ((!\part2|state [2] & ((!\part2|currentline~0_combout ))) # (\part2|state [2] & (\adv7511_scl~input_o )))) ) ) ) # ( \part2|LessThan18~0_combout  & ( 
// !\part2|Mux21~0_combout  & ( (\part2|state [0] & ((!\part2|state [2] & ((!\part2|currentline~0_combout ))) # (\part2|state [2] & (\adv7511_scl~input_o )))) ) ) ) # ( !\part2|LessThan18~0_combout  & ( !\part2|Mux21~0_combout  & ( (\part2|state [0] & 
// ((!\part2|state [2] & ((!\part2|currentline~0_combout ))) # (\part2|state [2] & (\adv7511_scl~input_o )))) ) ) )

	.dataa(!\adv7511_scl~input_o ),
	.datab(!\part2|state [0]),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline~0_combout ),
	.datae(!\part2|LessThan18~0_combout ),
	.dataf(!\part2|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux21~1 .extended_lut = "off";
defparam \part2|Mux21~1 .lut_mask = 64'h31013101F1C13101;
defparam \part2|Mux21~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux21~4 (
// Equation(s):
// \part2|Mux21~4_combout  = ( !\part2|state [3] & ( (((!\part2|state [1] & (\part2|Mux21~1_combout )) # (\part2|state [1] & ((!\part2|Mux21~2_combout ))))) ) ) # ( \part2|state [3] & ( (!\part2|state [0] & ((((\part2|state [1]))))) # (\part2|state [0] & 
// ((!\part2|state [1] & (\part2|currentbyte [1])) # (\part2|state [1] & (((!\adv7511_scl~input_o )))))) ) )

	.dataa(!\part2|currentbyte [1]),
	.datab(!\part2|state [0]),
	.datac(!\adv7511_scl~input_o ),
	.datad(!\part2|state [1]),
	.datae(!\part2|state [3]),
	.dataf(!\part2|Mux21~2_combout ),
	.datag(!\part2|Mux21~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux21~4 .extended_lut = "on";
defparam \part2|Mux21~4 .lut_mask = 64'h0FFF11FC0F0011FC;
defparam \part2|Mux21~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~12 (
// Equation(s):
// \part2|state~12_combout  = ( \part2|Mux21~4_combout  & ( (((\part2|Add11~5_sumout  & \part2|LessThan17~0_combout )) # (\part2|state [1])) # (\part2|Add11~1_sumout ) ) ) # ( !\part2|Mux21~4_combout  & ( (!\part2|Add11~1_sumout  & (\part2|state [1] & 
// ((!\part2|Add11~5_sumout ) # (!\part2|LessThan17~0_combout )))) ) )

	.dataa(!\part2|Add11~1_sumout ),
	.datab(!\part2|Add11~5_sumout ),
	.datac(!\part2|LessThan17~0_combout ),
	.datad(!\part2|state [1]),
	.datae(!\part2|Mux21~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~12 .extended_lut = "off";
defparam \part2|state~12 .lut_mask = 64'h00A857FF00A857FF;
defparam \part2|state~12 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|state[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|state[1] .is_wysiwyg = "true";
defparam \part2|state[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~0 (
// Equation(s):
// \part2|state~0_combout  = ( \part2|currentbit~0_combout  & ( \part2|state [3] & ( ((\adv7511_scl~input_o  & !\part2|state [0])) # (\part2|state [1]) ) ) ) # ( !\part2|currentbit~0_combout  & ( \part2|state [3] & ( ((\adv7511_scl~input_o  & !\part2|state 
// [0])) # (\part2|state [1]) ) ) ) # ( \part2|currentbit~0_combout  & ( !\part2|state [3] & ( (!\part2|state [1] & (\part2|state [2] & ((!\adv7511_scl~input_o ) # (!\part2|state [0])))) # (\part2|state [1] & (((!\part2|state [0])))) ) ) ) # ( 
// !\part2|currentbit~0_combout  & ( !\part2|state [3] & ( (!\part2|state [1] & (\part2|state [2] & ((!\adv7511_scl~input_o ) # (!\part2|state [0])))) # (\part2|state [1] & (((!\part2|state [0] & !\part2|state [2])))) ) ) )

	.dataa(!\adv7511_scl~input_o ),
	.datab(!\part2|state [1]),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|currentbit~0_combout ),
	.dataf(!\part2|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~0 .extended_lut = "off";
defparam \part2|state~0 .lut_mask = 64'h30C830F873737373;
defparam \part2|state~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~2 (
// Equation(s):
// \part2|state~2_combout  = ( \part2|currentline [1] & ( (\part2|state~1_combout  & (\part2|currentline [4] & ((\part2|currentline [2]) # (\part2|currentline [3])))) ) ) # ( !\part2|currentline [1] & ( (\part2|state~1_combout  & (\part2|currentline [4] & 
// \part2|currentline [3])) ) )

	.dataa(!\part2|state~1_combout ),
	.datab(!\part2|currentline [4]),
	.datac(!\part2|currentline [3]),
	.datad(!\part2|currentline [2]),
	.datae(!\part2|currentline [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~2 .extended_lut = "off";
defparam \part2|state~2 .lut_mask = 64'h0101011101010111;
defparam \part2|state~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~3 (
// Equation(s):
// \part2|state~3_combout  = ( \part2|state~0_combout  & ( \part2|state~2_combout  & ( (((\part2|Add11~5_sumout  & \part2|LessThan17~0_combout )) # (\part2|state [0])) # (\part2|Add11~1_sumout ) ) ) ) # ( !\part2|state~0_combout  & ( \part2|state~2_combout  
// & ( \part2|state [0] ) ) ) # ( \part2|state~0_combout  & ( !\part2|state~2_combout  & ( (((\part2|Add11~5_sumout  & \part2|LessThan17~0_combout )) # (\part2|state [0])) # (\part2|Add11~1_sumout ) ) ) ) # ( !\part2|state~0_combout  & ( 
// !\part2|state~2_combout  & ( (!\part2|Add11~1_sumout  & (\part2|state [0] & ((!\part2|Add11~5_sumout ) # (!\part2|LessThan17~0_combout )))) ) ) )

	.dataa(!\part2|Add11~1_sumout ),
	.datab(!\part2|Add11~5_sumout ),
	.datac(!\part2|LessThan17~0_combout ),
	.datad(!\part2|state [0]),
	.datae(!\part2|state~0_combout ),
	.dataf(!\part2|state~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~3 .extended_lut = "off";
defparam \part2|state~3 .lut_mask = 64'h00A857FF00FF57FF;
defparam \part2|state~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~4 (
// Equation(s):
// \part2|state~4_combout  = (\RST~input_o  & \part2|state~3_combout )

	.dataa(!\RST~input_o ),
	.datab(!\part2|state~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~4 .extended_lut = "off";
defparam \part2|state~4 .lut_mask = 64'h1111111111111111;
defparam \part2|state~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~5 (
// Equation(s):
// \part2|state~5_combout  = (\RST~input_o  & ((!\part2|LessThan17~2_combout  & (\part2|state [1])) # (\part2|LessThan17~2_combout  & ((\part2|Mux21~4_combout )))))

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [1]),
	.datad(!\part2|Mux21~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~5 .extended_lut = "off";
defparam \part2|state~5 .lut_mask = 64'h0415041504150415;
defparam \part2|state~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~9 (
// Equation(s):
// \part2|state~9_combout  = (\RST~input_o  & \part2|state~8_combout )

	.dataa(!\RST~input_o ),
	.datab(!\part2|state~8_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~9 .extended_lut = "off";
defparam \part2|state~9 .lut_mask = 64'h1111111111111111;
defparam \part2|state~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|state~11 (
// Equation(s):
// \part2|state~11_combout  = (\RST~input_o  & \part2|state~14_combout )

	.dataa(!\RST~input_o ),
	.datab(!\part2|state~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|state~11 .extended_lut = "off";
defparam \part2|state~11 .lut_mask = 64'h1111111111111111;
defparam \part2|state~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_3~0 (
// Equation(s):
// \part2|process_3~0_combout  = (!\part2|state~5_combout  & ((!\part2|state~4_combout  & (\part2|state~9_combout )) # (\part2|state~4_combout  & ((\part2|state~11_combout ))))) # (\part2|state~5_combout  & ((!\part2|state~4_combout  $ 
// (!\part2|state~11_combout )) # (\part2|state~9_combout )))

	.dataa(!\part2|state~4_combout ),
	.datab(!\part2|state~5_combout ),
	.datac(!\part2|state~9_combout ),
	.datad(!\part2|state~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_3~0 .extended_lut = "off";
defparam \part2|process_3~0 .lut_mask = 64'h1B6F1B6F1B6F1B6F;
defparam \part2|process_3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_scl (
	.clk(\CLK50~input_o ),
	.d(\part2|process_3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_scl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_scl .is_wysiwyg = "true";
defparam \part2|out_scl .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~6 (
// Equation(s):
// \part2|currentline~6_combout  = ( \part2|Mux21~3_combout  & ( \part2|currentline~1_combout  & ( (\RST~input_o  & (\part2|LessThan17~2_combout  & (!\part2|state [0] & !\part2|state [2]))) ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [0]),
	.datad(!\part2|state [2]),
	.datae(!\part2|Mux21~3_combout ),
	.dataf(!\part2|currentline~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~6 .extended_lut = "off";
defparam \part2|currentline~6 .lut_mask = 64'h0000000000001000;
defparam \part2|currentline~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~8 (
// Equation(s):
// \part2|currentline~8_combout  = ( \part2|currentline~7_combout  & ( \part2|Add15~0_combout  & ( !\part2|currentline [4] $ (((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])))) ) ) ) # ( !\part2|currentline~7_combout  & ( 
// \part2|Add15~0_combout  & ( \part2|currentline [4] ) ) ) # ( \part2|currentline~7_combout  & ( !\part2|Add15~0_combout  & ( \part2|currentline [4] ) ) ) # ( !\part2|currentline~7_combout  & ( !\part2|Add15~0_combout  & ( \part2|currentline [4] ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline [4]),
	.datae(!\part2|currentline~7_combout ),
	.dataf(!\part2|Add15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~8 .extended_lut = "off";
defparam \part2|currentline~8 .lut_mask = 64'h00FF00FF00FF10EF;
defparam \part2|currentline~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~10 (
// Equation(s):
// \part2|currentline~10_combout  = ( \part2|currentline~7_combout  & ( \part2|currentline [0] & ( !\part2|currentline [1] $ (((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])))) ) ) ) # ( !\part2|currentline~7_combout  & ( 
// \part2|currentline [0] & ( \part2|currentline [1] ) ) ) # ( \part2|currentline~7_combout  & ( !\part2|currentline [0] & ( \part2|currentline [1] ) ) ) # ( !\part2|currentline~7_combout  & ( !\part2|currentline [0] & ( \part2|currentline [1] ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline [1]),
	.datae(!\part2|currentline~7_combout ),
	.dataf(!\part2|currentline [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~10 .extended_lut = "off";
defparam \part2|currentline~10 .lut_mask = 64'h00FF00FF00FF10EF;
defparam \part2|currentline~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~11 (
// Equation(s):
// \part2|currentline~11_combout  = ( \part2|currentline~7_combout  & ( \part2|Add15~2_combout  & ( !\part2|currentline [2] $ (((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])))) ) ) ) # ( !\part2|currentline~7_combout  & ( 
// \part2|Add15~2_combout  & ( \part2|currentline [2] ) ) ) # ( \part2|currentline~7_combout  & ( !\part2|Add15~2_combout  & ( \part2|currentline [2] ) ) ) # ( !\part2|currentline~7_combout  & ( !\part2|Add15~2_combout  & ( \part2|currentline [2] ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline [2]),
	.datae(!\part2|currentline~7_combout ),
	.dataf(!\part2|Add15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~11 .extended_lut = "off";
defparam \part2|currentline~11 .lut_mask = 64'h00FF00FF00FF10EF;
defparam \part2|currentline~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~12 (
// Equation(s):
// \part2|currentline~12_combout  = ( \part2|currentline~7_combout  & ( \part2|Add15~1_combout  & ( !\part2|currentline [3] $ (((!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # (\part2|state [2])))) ) ) ) # ( !\part2|currentline~7_combout  & ( 
// \part2|Add15~1_combout  & ( \part2|currentline [3] ) ) ) # ( \part2|currentline~7_combout  & ( !\part2|Add15~1_combout  & ( \part2|currentline [3] ) ) ) # ( !\part2|currentline~7_combout  & ( !\part2|Add15~1_combout  & ( \part2|currentline [3] ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline [3]),
	.datae(!\part2|currentline~7_combout ),
	.dataf(!\part2|Add15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~12 .extended_lut = "off";
defparam \part2|currentline~12 .lut_mask = 64'h00FF00FF00FF10EF;
defparam \part2|currentline~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux50~0 (
// Equation(s):
// \part2|Mux50~0_combout  = ( \part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & (!\part2|currentline~9_combout  & !\part2|currentline~10_combout ))) ) ) ) # ( 
// \part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & ((!\part2|currentline~9_combout ) # (\part2|currentline~10_combout )))) ) ) ) # ( !\part2|currentline~11_combout  & 
// ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~8_combout  & (\part2|currentline~9_combout  & \part2|currentline~10_combout )) # (\part2|currentline~8_combout  & ((!\part2|currentline~10_combout ))))) ) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux50~0 .extended_lut = "off";
defparam \part2|Mux50~0 .lut_mask = 64'h2208808800008000;
defparam \part2|Mux50~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux50~1 (
// Equation(s):
// \part2|Mux50~1_combout  = ( !\part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & ((!\part2|currentline~9_combout ) # (!\part2|currentline~10_combout )))) ) ) ) # ( 
// \part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~10_combout  $ (((!\part2|currentline~8_combout ) # (!\part2|currentline~9_combout ))))) ) ) ) # ( !\part2|currentline~11_combout  
// & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (\part2|currentline~8_combout  & (!\part2|currentline~9_combout  & !\part2|currentline~10_combout ))) ) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux50~1 .extended_lut = "off";
defparam \part2|Mux50~1 .lut_mask = 64'h200002A888800000;
defparam \part2|Mux50~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux50~2 (
// Equation(s):
// \part2|Mux50~2_combout  = (!\part2|currentbyte~6_combout  & ((!\part2|currentbyte~3_combout ) # ((\part2|Mux50~0_combout )))) # (\part2|currentbyte~6_combout  & (((\part2|Mux50~1_combout ))))

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|Mux50~0_combout ),
	.datad(!\part2|Mux50~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux50~2 .extended_lut = "off";
defparam \part2|Mux50~2 .lut_mask = 64'h8ADF8ADF8ADF8ADF;
defparam \part2|Mux50~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux48~0 (
// Equation(s):
// \part2|Mux48~0_combout  = ( !\part2|currentline~12_combout  & ( (\part2|currentbyte~6_combout  & (!\part2|currentline~6_combout  & (\part2|currentline~8_combout  & !\part2|currentline~10_combout ))) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentline~6_combout ),
	.datac(!\part2|currentline~8_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux48~0 .extended_lut = "off";
defparam \part2|Mux48~0 .lut_mask = 64'h0400000004000000;
defparam \part2|Mux48~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux41~0 (
// Equation(s):
// \part2|Mux41~0_combout  = (!\part2|currentline~5_combout  & (!\part2|currentline~4_combout  & (!\part2|currentline~9_combout  $ (!\part2|currentline~3_combout )))) # (\part2|currentline~5_combout  & (!\part2|currentline~3_combout  & 
// ((\part2|currentline~4_combout ) # (\part2|currentline~9_combout ))))

	.dataa(!\part2|currentline~9_combout ),
	.datab(!\part2|currentline~5_combout ),
	.datac(!\part2|currentline~4_combout ),
	.datad(!\part2|currentline~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux41~0 .extended_lut = "off";
defparam \part2|Mux41~0 .lut_mask = 64'h5380538053805380;
defparam \part2|Mux41~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux48~1 (
// Equation(s):
// \part2|Mux48~1_combout  = ( \part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (\part2|currentbyte~6_combout  & (\part2|currentline~6_combout  & \part2|currentline~9_combout )) ) ) ) # ( !\part2|currentline~11_combout  & ( 
// \part2|currentline~12_combout  & ( (\part2|currentbyte~6_combout  & ((!\part2|currentline~6_combout  & ((!\part2|currentline~9_combout ) # (!\part2|currentline~10_combout ))) # (\part2|currentline~6_combout  & (\part2|currentline~9_combout )))) ) ) ) # ( 
// \part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (\part2|currentbyte~6_combout  & ((!\part2|currentline~6_combout ) # (\part2|currentline~9_combout ))) ) ) ) # ( !\part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( 
// (\part2|currentbyte~6_combout  & (((!\part2|currentline~6_combout  & \part2|currentline~10_combout )) # (\part2|currentline~9_combout ))) ) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentline~6_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux48~1 .extended_lut = "off";
defparam \part2|Mux48~1 .lut_mask = 64'h0545454545410101;
defparam \part2|Mux48~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux48~2 (
// Equation(s):
// \part2|Mux48~2_combout  = ( \part2|Mux41~0_combout  & ( \part2|Mux48~1_combout  & ( (!\part2|currentline~2_combout ) # (\part2|Mux48~0_combout ) ) ) ) # ( !\part2|Mux41~0_combout  & ( \part2|Mux48~1_combout  & ( (!\part2|currentline~2_combout ) # 
// (\part2|Mux48~0_combout ) ) ) ) # ( \part2|Mux41~0_combout  & ( !\part2|Mux48~1_combout  & ( ((!\part2|currentbyte~6_combout  & (\part2|currentbyte~3_combout  & !\part2|currentline~2_combout ))) # (\part2|Mux48~0_combout ) ) ) ) # ( 
// !\part2|Mux41~0_combout  & ( !\part2|Mux48~1_combout  & ( \part2|Mux48~0_combout  ) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|currentline~2_combout ),
	.datad(!\part2|Mux48~0_combout ),
	.datae(!\part2|Mux41~0_combout ),
	.dataf(!\part2|Mux48~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux48~2 .extended_lut = "off";
defparam \part2|Mux48~2 .lut_mask = 64'h00FF20FFF0FFF0FF;
defparam \part2|Mux48~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~13 (
// Equation(s):
// \part2|currentline~13_combout  = (!\part2|state [0] & ((!\part2|Mux21~0_combout ) # (\part2|LessThan18~0_combout )))

	.dataa(!\part2|state [0]),
	.datab(!\part2|LessThan18~0_combout ),
	.datac(!\part2|Mux21~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~13 .extended_lut = "off";
defparam \part2|currentline~13 .lut_mask = 64'hA2A2A2A2A2A2A2A2;
defparam \part2|currentline~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|currentline~14 (
// Equation(s):
// \part2|currentline~14_combout  = ( \part2|currentline~1_combout  & ( \part2|currentline [0] & ( (\RST~input_o  & (\part2|LessThan17~2_combout  & (!\part2|state [2] & !\part2|currentline~13_combout ))) ) ) ) # ( \part2|currentline~1_combout  & ( 
// !\part2|currentline [0] & ( (!\RST~input_o ) # ((!\part2|LessThan17~2_combout ) # ((\part2|currentline~13_combout ) # (\part2|state [2]))) ) ) ) # ( !\part2|currentline~1_combout  & ( !\part2|currentline [0] ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|LessThan17~2_combout ),
	.datac(!\part2|state [2]),
	.datad(!\part2|currentline~13_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|currentline [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|currentline~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|currentline~14 .extended_lut = "off";
defparam \part2|currentline~14 .lut_mask = 64'hFFFFEFFF00001000;
defparam \part2|currentline~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux34~0 (
// Equation(s):
// \part2|Mux34~0_combout  = ( \part2|currentline~12_combout  & ( \part2|currentline~10_combout  & ( (!\part2|currentline~6_combout  & (((!\part2|currentline~11_combout ) # (\part2|currentline~8_combout )) # (\part2|currentline~14_combout ))) ) ) ) # ( 
// !\part2|currentline~12_combout  & ( \part2|currentline~10_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~8_combout ) # (\part2|currentline~11_combout ))) ) ) ) # ( \part2|currentline~12_combout  & ( !\part2|currentline~10_combout  & 
// ( (!\part2|currentline~6_combout  & ((\part2|currentline~11_combout ) # (\part2|currentline~8_combout ))) ) ) ) # ( !\part2|currentline~12_combout  & ( !\part2|currentline~10_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~8_combout  
// & ((\part2|currentline~11_combout ))) # (\part2|currentline~8_combout  & (\part2|currentline~14_combout  & !\part2|currentline~11_combout )))) ) ) )

	.dataa(!\part2|currentline~14_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~6_combout ),
	.datad(!\part2|currentline~11_combout ),
	.datae(!\part2|currentline~12_combout ),
	.dataf(!\part2|currentline~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux34~0 .extended_lut = "off";
defparam \part2|Mux34~0 .lut_mask = 64'h10C030F0C0F0F070;
defparam \part2|Mux34~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux42~0 (
// Equation(s):
// \part2|Mux42~0_combout  = (!\part2|currentline~9_combout  & (!\part2|currentline~5_combout  & (!\part2|currentline~2_combout  $ (!\part2|currentline~3_combout )))) # (\part2|currentline~9_combout  & (((!\part2|currentline~2_combout  & 
// !\part2|currentline~3_combout ))))

	.dataa(!\part2|currentline~9_combout ),
	.datab(!\part2|currentline~5_combout ),
	.datac(!\part2|currentline~2_combout ),
	.datad(!\part2|currentline~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux42~0 .extended_lut = "off";
defparam \part2|Mux42~0 .lut_mask = 64'h5880588058805880;
defparam \part2|Mux42~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux49~0 (
// Equation(s):
// \part2|Mux49~0_combout  = ( \part2|Mux42~0_combout  & ( (!\part2|currentbyte~6_combout  & ((!\part2|currentbyte~3_combout ) # ((!\part2|currentline~4_combout )))) # (\part2|currentbyte~6_combout  & (((!\part2|Mux34~0_combout )))) ) ) # ( 
// !\part2|Mux42~0_combout  & ( (!\part2|currentbyte~6_combout  & (!\part2|currentbyte~3_combout )) # (\part2|currentbyte~6_combout  & ((!\part2|Mux34~0_combout ))) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|currentline~4_combout ),
	.datad(!\part2|Mux34~0_combout ),
	.datae(!\part2|Mux42~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux49~0 .extended_lut = "off";
defparam \part2|Mux49~0 .lut_mask = 64'hDD88FDA8DD88FDA8;
defparam \part2|Mux49~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux53~0 (
// Equation(s):
// \part2|Mux53~0_combout  = ( !\part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & (!\part2|currentline~9_combout  & \part2|currentline~10_combout ))) ) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux53~0 .extended_lut = "off";
defparam \part2|Mux53~0 .lut_mask = 64'h0080000000000000;
defparam \part2|Mux53~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux53~1 (
// Equation(s):
// \part2|Mux53~1_combout  = ( \part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & ((!\part2|currentline~10_combout )))) # (\part2|currentline~6_combout  & 
// (((\part2|currentline~9_combout )))) ) ) ) # ( !\part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & (!\part2|currentline~9_combout  & \part2|currentline~10_combout ))) # 
// (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) ) # ( \part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~10_combout  $ (((!\part2|currentline~8_combout ) 
// # (!\part2|currentline~9_combout ))))) # (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) ) # ( !\part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & 
// ((!\part2|currentline~8_combout  & (\part2|currentline~9_combout )) # (\part2|currentline~8_combout  & (!\part2|currentline~9_combout  & !\part2|currentline~10_combout )))) # (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux53~1 .extended_lut = "off";
defparam \part2|Mux53~1 .lut_mask = 64'h2D0D07AD05858D05;
defparam \part2|Mux53~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux53~2 (
// Equation(s):
// \part2|Mux53~2_combout  = (!\part2|currentbyte~6_combout  & ((!\part2|currentbyte~3_combout ) # ((\part2|Mux53~0_combout )))) # (\part2|currentbyte~6_combout  & (((\part2|Mux53~1_combout ))))

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|Mux53~0_combout ),
	.datad(!\part2|Mux53~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux53~2 .extended_lut = "off";
defparam \part2|Mux53~2 .lut_mask = 64'h8ADF8ADF8ADF8ADF;
defparam \part2|Mux53~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|tmp8~0 (
// Equation(s):
// \part2|tmp8~0_combout  = ( \part2|currentline~4_combout  & ( \part2|currentline~3_combout  & ( (\part2|currentbyte~6_combout  & (!\part2|currentline~2_combout  & \part2|currentline~5_combout )) ) ) ) # ( !\part2|currentline~4_combout  & ( 
// \part2|currentline~3_combout  & ( (\part2|currentbyte~6_combout  & (!\part2|currentline~2_combout  & (!\part2|currentline~9_combout  $ (!\part2|currentline~5_combout )))) ) ) ) # ( \part2|currentline~4_combout  & ( !\part2|currentline~3_combout  & ( 
// (\part2|currentbyte~6_combout  & (!\part2|currentline~5_combout  $ (((\part2|currentline~2_combout  & !\part2|currentline~9_combout ))))) ) ) ) # ( !\part2|currentline~4_combout  & ( !\part2|currentline~3_combout  & ( (\part2|currentbyte~6_combout  & 
// ((!\part2|currentline~2_combout  & ((\part2|currentline~5_combout ))) # (\part2|currentline~2_combout  & (!\part2|currentline~9_combout  & !\part2|currentline~5_combout )))) ) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentline~2_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~5_combout ),
	.datae(!\part2|currentline~4_combout ),
	.dataf(!\part2|currentline~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|tmp8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|tmp8~0 .extended_lut = "off";
defparam \part2|tmp8~0 .lut_mask = 64'h1044451004400044;
defparam \part2|tmp8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux52~0 (
// Equation(s):
// \part2|Mux52~0_combout  = ( \part2|currentline~12_combout  & ( (\part2|currentbyte~6_combout  & (!\part2|currentline~6_combout  & !\part2|currentline~11_combout )) ) ) # ( !\part2|currentline~12_combout  & ( (!\part2|currentbyte~6_combout  & 
// (\part2|currentbyte~3_combout  & (!\part2|currentline~6_combout  & \part2|currentline~11_combout ))) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|currentline~6_combout ),
	.datad(!\part2|currentline~11_combout ),
	.datae(!\part2|currentline~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux52~0 .extended_lut = "off";
defparam \part2|Mux52~0 .lut_mask = 64'h0020500000205000;
defparam \part2|Mux52~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux52~1 (
// Equation(s):
// \part2|Mux52~1_combout  = ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & ((\part2|currentline~11_combout )))) # (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) # ( 
// !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~9_combout  & ((\part2|currentline~11_combout ))) # (\part2|currentline~9_combout  & (!\part2|currentline~8_combout )))) # (\part2|currentline~6_combout  & 
// (((\part2|currentline~9_combout )))) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~11_combout ),
	.datae(!\part2|currentline~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux52~1 .extended_lut = "off";
defparam \part2|Mux52~1 .lut_mask = 64'h0DAD058D0DAD058D;
defparam \part2|Mux52~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux52~2 (
// Equation(s):
// \part2|Mux52~2_combout  = ( \part2|Mux52~1_combout  & ( (!\part2|currentline~5_combout  & (\part2|currentbyte~6_combout )) # (\part2|currentline~5_combout  & (((!\part2|currentline~2_combout  & \part2|Mux52~0_combout )))) ) ) # ( !\part2|Mux52~1_combout  
// & ( (!\part2|currentline~2_combout  & (\part2|currentline~5_combout  & \part2|Mux52~0_combout )) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentline~2_combout ),
	.datac(!\part2|currentline~5_combout ),
	.datad(!\part2|Mux52~0_combout ),
	.datae(!\part2|Mux52~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux52~2 .extended_lut = "off";
defparam \part2|Mux52~2 .lut_mask = 64'h000C505C000C505C;
defparam \part2|Mux52~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux54~1 (
// Equation(s):
// \part2|Mux54~1_combout  = ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~10_combout  & (\part2|currentline~9_combout )) # (\part2|currentline~10_combout  & ((!\part2|currentline~11_combout ))))) # 
// (\part2|currentline~6_combout  & (!\part2|currentline~9_combout )) ) ) # ( !\part2|currentline~12_combout  & ( (!\part2|currentline~9_combout  & (((!\part2|currentline~10_combout  & !\part2|currentline~11_combout )) # (\part2|currentline~6_combout ))) # 
// (\part2|currentline~9_combout  & (!\part2|currentline~6_combout  & ((\part2|currentline~11_combout )))) ) )

	.dataa(!\part2|currentline~9_combout ),
	.datab(!\part2|currentline~6_combout ),
	.datac(!\part2|currentline~10_combout ),
	.datad(!\part2|currentline~11_combout ),
	.datae(!\part2|currentline~12_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux54~1 .extended_lut = "off";
defparam \part2|Mux54~1 .lut_mask = 64'hA2666E62A2666E62;
defparam \part2|Mux54~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux43~0 (
// Equation(s):
// \part2|Mux43~0_combout  = ( \part2|currentline~1_combout  & ( \part2|currentline [0] & ( (\part2|currentline [1] & ((!\part2|currentbyte~0_combout ) # ((!\part2|state [0] & !\part2|Mux21~3_combout )))) ) ) ) # ( !\part2|currentline~1_combout  & ( 
// \part2|currentline [0] & ( \part2|currentline [1] ) ) ) # ( \part2|currentline~1_combout  & ( !\part2|currentline [0] & ( (\part2|state [0] & (\part2|currentline [1] & \part2|currentbyte~0_combout )) ) ) )

	.dataa(!\part2|state [0]),
	.datab(!\part2|currentline [1]),
	.datac(!\part2|Mux21~3_combout ),
	.datad(!\part2|currentbyte~0_combout ),
	.datae(!\part2|currentline~1_combout ),
	.dataf(!\part2|currentline [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux43~0 .extended_lut = "off";
defparam \part2|Mux43~0 .lut_mask = 64'h0000001133333320;
defparam \part2|Mux43~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux54~2 (
// Equation(s):
// \part2|Mux54~2_combout  = ( \part2|currentline~9_combout  & ( \part2|currentline~5_combout  & ( (\part2|currentbyte~6_combout  & ((!\part2|currentline~2_combout ) # (!\part2|Mux43~0_combout  $ (!\part2|currentline~4_combout )))) ) ) ) # ( 
// !\part2|currentline~9_combout  & ( \part2|currentline~5_combout  & ( (!\part2|currentbyte~6_combout  & (!\part2|currentline~2_combout  & ((!\part2|currentline~4_combout )))) # (\part2|currentbyte~6_combout  & ((!\part2|currentline~2_combout ) # 
// (!\part2|Mux43~0_combout  $ (!\part2|currentline~4_combout )))) ) ) ) # ( \part2|currentline~9_combout  & ( !\part2|currentline~5_combout  & ( (!\part2|currentbyte~6_combout  & (!\part2|currentline~2_combout  & ((\part2|currentline~4_combout )))) # 
// (\part2|currentbyte~6_combout  & ((!\part2|currentline~2_combout ) # (!\part2|Mux43~0_combout  $ (!\part2|currentline~4_combout )))) ) ) ) # ( !\part2|currentline~9_combout  & ( !\part2|currentline~5_combout  & ( (\part2|currentbyte~6_combout  & 
// ((!\part2|currentline~2_combout ) # (!\part2|Mux43~0_combout  $ (!\part2|currentline~4_combout )))) ) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentline~2_combout ),
	.datac(!\part2|Mux43~0_combout ),
	.datad(!\part2|currentline~4_combout ),
	.datae(!\part2|currentline~9_combout ),
	.dataf(!\part2|currentline~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux54~2 .extended_lut = "off";
defparam \part2|Mux54~2 .lut_mask = 64'h455445DCCD544554;
defparam \part2|Mux54~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux54~0 (
// Equation(s):
// \part2|Mux54~0_combout  = ( \part2|Mux54~1_combout  & ( \part2|Mux54~2_combout  & ( (!\part2|currentbyte~6_combout  & (\part2|currentbyte~3_combout  & ((!\part2|currentline~3_combout )))) # (\part2|currentbyte~6_combout  & (((!\part2|currentline~2_combout 
// ) # (!\part2|currentline~3_combout )))) ) ) ) # ( !\part2|Mux54~1_combout  & ( \part2|Mux54~2_combout  & ( (!\part2|currentline~3_combout  & ((!\part2|currentbyte~6_combout  & (\part2|currentbyte~3_combout )) # (\part2|currentbyte~6_combout  & 
// ((\part2|currentline~2_combout ))))) ) ) ) # ( \part2|Mux54~1_combout  & ( !\part2|Mux54~2_combout  & ( (\part2|currentbyte~6_combout  & !\part2|currentline~2_combout ) ) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|currentline~2_combout ),
	.datad(!\part2|currentline~3_combout ),
	.datae(!\part2|Mux54~1_combout ),
	.dataf(!\part2|Mux54~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux54~0 .extended_lut = "off";
defparam \part2|Mux54~0 .lut_mask = 64'h0000505027007750;
defparam \part2|Mux54~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux55~4 (
// Equation(s):
// \part2|Mux55~4_combout  = ( !\part2|currentbit~5_combout  & ( ((!\part2|currentbit~6_combout  & (((\part2|Mux54~0_combout  & !\part2|currentbit~3_combout )))) # (\part2|currentbit~6_combout  & (((\part2|currentbit~3_combout )) # (\part2|Mux53~2_combout 
// )))) ) ) # ( \part2|currentbit~5_combout  & ( ((!\part2|currentbit~6_combout  & (((\part2|Mux52~2_combout  & !\part2|currentbit~3_combout )))) # (\part2|currentbit~6_combout  & (((\part2|currentbit~3_combout )) # (\part2|tmp8~0_combout )))) ) )

	.dataa(!\part2|Mux53~2_combout ),
	.datab(!\part2|tmp8~0_combout ),
	.datac(!\part2|Mux52~2_combout ),
	.datad(!\part2|currentbit~6_combout ),
	.datae(!\part2|currentbit~5_combout ),
	.dataf(!\part2|currentbit~3_combout ),
	.datag(!\part2|Mux54~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux55~4 .extended_lut = "on";
defparam \part2|Mux55~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \part2|Mux55~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux44~0 (
// Equation(s):
// \part2|Mux44~0_combout  = (!\part2|currentline~9_combout  & (!\part2|currentline~2_combout  & ((\part2|currentline~3_combout ) # (\part2|currentline~4_combout )))) # (\part2|currentline~9_combout  & (\part2|currentline~2_combout  & 
// (!\part2|currentline~4_combout  & !\part2|currentline~3_combout )))

	.dataa(!\part2|currentline~9_combout ),
	.datab(!\part2|currentline~2_combout ),
	.datac(!\part2|currentline~4_combout ),
	.datad(!\part2|currentline~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux44~0 .extended_lut = "off";
defparam \part2|Mux44~0 .lut_mask = 64'h1888188818881888;
defparam \part2|Mux44~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux51~0 (
// Equation(s):
// \part2|Mux51~0_combout  = ( \part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & (!\part2|currentline~8_combout  & ((!\part2|currentline~9_combout ) # (!\part2|currentline~10_combout )))) # 
// (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) ) # ( !\part2|currentline~11_combout  & ( \part2|currentline~12_combout  & ( (\part2|currentline~9_combout  & ((!\part2|currentline~8_combout ) # (\part2|currentline~6_combout ))) ) 
// ) ) # ( \part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~10_combout ) # ((\part2|currentline~8_combout  & !\part2|currentline~9_combout )))) # (\part2|currentline~6_combout  & 
// (((\part2|currentline~9_combout )))) ) ) ) # ( !\part2|currentline~11_combout  & ( !\part2|currentline~12_combout  & ( (!\part2|currentline~6_combout  & ((!\part2|currentline~8_combout  & ((\part2|currentline~10_combout ) # (\part2|currentline~9_combout 
// ))) # (\part2|currentline~8_combout  & ((!\part2|currentline~10_combout ))))) # (\part2|currentline~6_combout  & (((\part2|currentline~9_combout )))) ) ) )

	.dataa(!\part2|currentline~6_combout ),
	.datab(!\part2|currentline~8_combout ),
	.datac(!\part2|currentline~9_combout ),
	.datad(!\part2|currentline~10_combout ),
	.datae(!\part2|currentline~11_combout ),
	.dataf(!\part2|currentline~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux51~0 .extended_lut = "off";
defparam \part2|Mux51~0 .lut_mask = 64'h2F8DAF250D0D8D85;
defparam \part2|Mux51~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux51~1 (
// Equation(s):
// \part2|Mux51~1_combout  = ( \part2|Mux51~0_combout  & ( ((!\part2|currentbyte~3_combout ) # ((!\part2|currentline~5_combout  & \part2|Mux44~0_combout ))) # (\part2|currentbyte~6_combout ) ) ) # ( !\part2|Mux51~0_combout  & ( (!\part2|currentbyte~6_combout 
//  & ((!\part2|currentbyte~3_combout ) # ((!\part2|currentline~5_combout  & \part2|Mux44~0_combout )))) ) )

	.dataa(!\part2|currentbyte~6_combout ),
	.datab(!\part2|currentbyte~3_combout ),
	.datac(!\part2|currentline~5_combout ),
	.datad(!\part2|Mux44~0_combout ),
	.datae(!\part2|Mux51~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux51~1 .extended_lut = "off";
defparam \part2|Mux51~1 .lut_mask = 64'h88A8DDFD88A8DDFD;
defparam \part2|Mux51~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux55~0 (
// Equation(s):
// \part2|Mux55~0_combout  = ( !\part2|currentbit~5_combout  & ( ((!\part2|currentbit~3_combout  & (((\part2|Mux55~4_combout )))) # (\part2|currentbit~3_combout  & ((!\part2|Mux55~4_combout  & ((\part2|Mux51~1_combout ))) # (\part2|Mux55~4_combout  & 
// (\part2|Mux50~2_combout ))))) ) ) # ( \part2|currentbit~5_combout  & ( ((!\part2|currentbit~3_combout  & (((\part2|Mux55~4_combout )))) # (\part2|currentbit~3_combout  & ((!\part2|Mux55~4_combout  & ((\part2|Mux49~0_combout ))) # (\part2|Mux55~4_combout  
// & (\part2|Mux48~2_combout ))))) ) )

	.dataa(!\part2|Mux50~2_combout ),
	.datab(!\part2|Mux48~2_combout ),
	.datac(!\part2|Mux49~0_combout ),
	.datad(!\part2|currentbit~3_combout ),
	.datae(!\part2|currentbit~5_combout ),
	.dataf(!\part2|Mux55~4_combout ),
	.datag(!\part2|Mux51~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux55~0 .extended_lut = "on";
defparam \part2|Mux55~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \part2|Mux55~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_sda~0 (
// Equation(s):
// \part2|out_sda~0_combout  = ( \part2|state~11_combout  & ( (\part2|state~5_combout  & !\part2|state~9_combout ) ) ) # ( !\part2|state~11_combout  & ( (!\part2|state~9_combout  & (\part2|state~5_combout )) # (\part2|state~9_combout  & 
// (!\part2|Mux55~0_combout  & ((!\part2|state~5_combout ) # (!\part2|state~4_combout )))) ) )

	.dataa(!\part2|state~5_combout ),
	.datab(!\part2|state~9_combout ),
	.datac(!\part2|Mux55~0_combout ),
	.datad(!\part2|state~4_combout ),
	.datae(!\part2|state~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_sda~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_sda~0 .extended_lut = "off";
defparam \part2|out_sda~0 .lut_mask = 64'h7464444474644444;
defparam \part2|out_sda~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_sda (
	.clk(\CLK50~input_o ),
	.d(\part2|out_sda~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_sda~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_sda .is_wysiwyg = "true";
defparam \part2|out_sda .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[3]~input (
	.i(atan_zero[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[3]~input_o ));
// synopsys translate_off
defparam \atan_zero[3]~input .bus_hold = "false";
defparam \atan_zero[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[3]~input (
	.i(atan_x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[3]~input_o ));
// synopsys translate_off
defparam \atan_x[3]~input .bus_hold = "false";
defparam \atan_x[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[4]~input (
	.i(atan_zero[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[4]~input_o ));
// synopsys translate_off
defparam \atan_zero[4]~input .bus_hold = "false";
defparam \atan_zero[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[4]~input (
	.i(atan_x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[4]~input_o ));
// synopsys translate_off
defparam \atan_x[4]~input .bus_hold = "false";
defparam \atan_x[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[5]~input (
	.i(atan_zero[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[5]~input_o ));
// synopsys translate_off
defparam \atan_zero[5]~input .bus_hold = "false";
defparam \atan_zero[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[5]~input (
	.i(atan_x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[5]~input_o ));
// synopsys translate_off
defparam \atan_x[5]~input .bus_hold = "false";
defparam \atan_x[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[6]~input (
	.i(atan_zero[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[6]~input_o ));
// synopsys translate_off
defparam \atan_zero[6]~input .bus_hold = "false";
defparam \atan_zero[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[6]~input (
	.i(atan_x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[6]~input_o ));
// synopsys translate_off
defparam \atan_x[6]~input .bus_hold = "false";
defparam \atan_x[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( \atan_zero[6]~input_o  & ( \atan_x[6]~input_o  & ( (!\atan_zero[4]~input_o  & (!\atan_x[4]~input_o  & (!\atan_zero[5]~input_o  $ (\atan_x[5]~input_o )))) # (\atan_zero[4]~input_o  & (\atan_x[4]~input_o  & (!\atan_zero[5]~input_o  $ 
// (\atan_x[5]~input_o )))) ) ) ) # ( !\atan_zero[6]~input_o  & ( !\atan_x[6]~input_o  & ( (!\atan_zero[4]~input_o  & (!\atan_x[4]~input_o  & (!\atan_zero[5]~input_o  $ (\atan_x[5]~input_o )))) # (\atan_zero[4]~input_o  & (\atan_x[4]~input_o  & 
// (!\atan_zero[5]~input_o  $ (\atan_x[5]~input_o )))) ) ) )

	.dataa(!\atan_zero[4]~input_o ),
	.datab(!\atan_x[4]~input_o ),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_x[5]~input_o ),
	.datae(!\atan_zero[6]~input_o ),
	.dataf(!\atan_x[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h9009000000009009;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[0]~input (
	.i(atan_zero[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[0]~input_o ));
// synopsys translate_off
defparam \atan_zero[0]~input .bus_hold = "false";
defparam \atan_zero[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[0]~input (
	.i(atan_x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[0]~input_o ));
// synopsys translate_off
defparam \atan_x[0]~input .bus_hold = "false";
defparam \atan_x[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[7]~input (
	.i(atan_zero[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[7]~input_o ));
// synopsys translate_off
defparam \atan_zero[7]~input .bus_hold = "false";
defparam \atan_zero[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[7]~input (
	.i(atan_x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[7]~input_o ));
// synopsys translate_off
defparam \atan_x[7]~input .bus_hold = "false";
defparam \atan_x[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = !\atan_zero[7]~input_o  $ (!\atan_x[7]~input_o )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_x[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h6666666666666666;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[1]~input (
	.i(atan_zero[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[1]~input_o ));
// synopsys translate_off
defparam \atan_zero[1]~input .bus_hold = "false";
defparam \atan_zero[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[1]~input (
	.i(atan_x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[1]~input_o ));
// synopsys translate_off
defparam \atan_x[1]~input .bus_hold = "false";
defparam \atan_x[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_zero[2]~input (
	.i(atan_zero[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_zero[2]~input_o ));
// synopsys translate_off
defparam \atan_zero[2]~input .bus_hold = "false";
defparam \atan_zero[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_x[2]~input (
	.i(atan_x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_x[2]~input_o ));
// synopsys translate_off
defparam \atan_x[2]~input .bus_hold = "false";
defparam \atan_x[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (!\atan_zero[1]~input_o  & (!\atan_x[1]~input_o  & (!\atan_zero[2]~input_o  $ (\atan_x[2]~input_o )))) # (\atan_zero[1]~input_o  & (\atan_x[1]~input_o  & (!\atan_zero[2]~input_o  $ (\atan_x[2]~input_o ))))

	.dataa(!\atan_zero[1]~input_o ),
	.datab(!\atan_x[1]~input_o ),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_x[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~2 .extended_lut = "off";
defparam \Equal3~2 .lut_mask = 64'h9009900990099009;
defparam \Equal3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal3~3 (
// Equation(s):
// \Equal3~3_combout  = (!\Equal3~1_combout  & (\Equal3~2_combout  & (!\atan_zero[0]~input_o  $ (\atan_x[0]~input_o ))))

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_x[0]~input_o ),
	.datac(!\Equal3~1_combout ),
	.datad(!\Equal3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~3 .extended_lut = "off";
defparam \Equal3~3 .lut_mask = 64'h0090009000900090;
defparam \Equal3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[0]~input (
	.i(atan_y[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[0]~input_o ));
// synopsys translate_off
defparam \atan_y[0]~input .bus_hold = "false";
defparam \atan_y[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[1]~input (
	.i(atan_y[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[1]~input_o ));
// synopsys translate_off
defparam \atan_y[1]~input .bus_hold = "false";
defparam \atan_y[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[2]~input (
	.i(atan_y[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[2]~input_o ));
// synopsys translate_off
defparam \atan_y[2]~input .bus_hold = "false";
defparam \atan_y[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[3]~input (
	.i(atan_y[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[3]~input_o ));
// synopsys translate_off
defparam \atan_y[3]~input .bus_hold = "false";
defparam \atan_y[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\atan_zero[2]~input_o  & (!\atan_y[2]~input_o  & (!\atan_zero[3]~input_o  $ (\atan_y[3]~input_o )))) # (\atan_zero[2]~input_o  & (\atan_y[2]~input_o  & (!\atan_zero[3]~input_o  $ (\atan_y[3]~input_o ))))

	.dataa(!\atan_zero[2]~input_o ),
	.datab(!\atan_zero[3]~input_o ),
	.datac(!\atan_y[2]~input_o ),
	.datad(!\atan_y[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h8421842184218421;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[4]~input (
	.i(atan_y[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[4]~input_o ));
// synopsys translate_off
defparam \atan_y[4]~input .bus_hold = "false";
defparam \atan_y[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[5]~input (
	.i(atan_y[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[5]~input_o ));
// synopsys translate_off
defparam \atan_y[5]~input .bus_hold = "false";
defparam \atan_y[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[6]~input (
	.i(atan_y[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[6]~input_o ));
// synopsys translate_off
defparam \atan_y[6]~input .bus_hold = "false";
defparam \atan_y[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \atan_y[7]~input (
	.i(atan_y[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\atan_y[7]~input_o ));
// synopsys translate_off
defparam \atan_y[7]~input .bus_hold = "false";
defparam \atan_y[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (!\atan_zero[7]~input_o  & (!\atan_y[7]~input_o  & (!\atan_zero[6]~input_o  $ (\atan_y[6]~input_o )))) # (\atan_zero[7]~input_o  & (\atan_y[7]~input_o  & (!\atan_zero[6]~input_o  $ (\atan_y[6]~input_o ))))

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_zero[6]~input_o ),
	.datac(!\atan_y[6]~input_o ),
	.datad(!\atan_y[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h8241824182418241;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( \LessThan4~0_combout  & ( (!\atan_zero[4]~input_o  & (!\atan_y[4]~input_o  & (!\atan_zero[5]~input_o  $ (\atan_y[5]~input_o )))) # (\atan_zero[4]~input_o  & (\atan_y[4]~input_o  & (!\atan_zero[5]~input_o  $ (\atan_y[5]~input_o )))) 
// ) )

	.dataa(!\atan_zero[4]~input_o ),
	.datab(!\atan_zero[5]~input_o ),
	.datac(!\atan_y[4]~input_o ),
	.datad(!\atan_y[5]~input_o ),
	.datae(!\LessThan4~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0000842100008421;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( \Equal2~0_combout  & ( \Equal2~1_combout  & ( (!\atan_zero[0]~input_o  & (!\atan_y[0]~input_o  & (!\atan_zero[1]~input_o  $ (\atan_y[1]~input_o )))) # (\atan_zero[0]~input_o  & (\atan_y[0]~input_o  & (!\atan_zero[1]~input_o  $ 
// (\atan_y[1]~input_o )))) ) ) )

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_zero[1]~input_o ),
	.datac(!\atan_y[0]~input_o ),
	.datad(!\atan_y[1]~input_o ),
	.datae(!\Equal2~0_combout ),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h0000000000008421;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~0 (
// Equation(s):
// \atan2~0_combout  = ( !\Equal2~2_combout  & ( (!\Equal3~0_combout ) # ((!\Equal3~3_combout ) # (!\atan_zero[3]~input_o  $ (!\atan_x[3]~input_o ))) ) )

	.dataa(!\atan_zero[3]~input_o ),
	.datab(!\atan_x[3]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(!\Equal3~3_combout ),
	.datae(!\Equal2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~0 .extended_lut = "off";
defparam \atan2~0 .lut_mask = 64'hFFF60000FFF60000;
defparam \atan2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (!\atan_zero[7]~input_o  & \atan_x[7]~input_o )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_x[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'h2222222222222222;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( \atan_zero[2]~input_o  & ( \atan_x[2]~input_o  & ( (!\atan_zero[1]~input_o  & (((!\atan_zero[0]~input_o  & \atan_x[0]~input_o )) # (\atan_x[1]~input_o ))) # (\atan_zero[1]~input_o  & (!\atan_zero[0]~input_o  & (\atan_x[0]~input_o 
//  & \atan_x[1]~input_o ))) ) ) ) # ( !\atan_zero[2]~input_o  & ( \atan_x[2]~input_o  ) ) # ( !\atan_zero[2]~input_o  & ( !\atan_x[2]~input_o  & ( (!\atan_zero[1]~input_o  & (((!\atan_zero[0]~input_o  & \atan_x[0]~input_o )) # (\atan_x[1]~input_o ))) # 
// (\atan_zero[1]~input_o  & (!\atan_zero[0]~input_o  & (\atan_x[0]~input_o  & \atan_x[1]~input_o ))) ) ) )

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_x[0]~input_o ),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_x[1]~input_o ),
	.datae(!\atan_zero[2]~input_o ),
	.dataf(!\atan_x[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h20F20000FFFF20F2;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ( \atan_zero[6]~input_o  & ( \atan_x[6]~input_o  & ( (!\atan_zero[5]~input_o  & (((!\atan_zero[4]~input_o  & \atan_x[4]~input_o )) # (\atan_x[5]~input_o ))) # (\atan_zero[5]~input_o  & (!\atan_zero[4]~input_o  & (\atan_x[4]~input_o 
//  & \atan_x[5]~input_o ))) ) ) ) # ( !\atan_zero[6]~input_o  & ( \atan_x[6]~input_o  ) ) # ( !\atan_zero[6]~input_o  & ( !\atan_x[6]~input_o  & ( (!\atan_zero[5]~input_o  & (((!\atan_zero[4]~input_o  & \atan_x[4]~input_o )) # (\atan_x[5]~input_o ))) # 
// (\atan_zero[5]~input_o  & (!\atan_zero[4]~input_o  & (\atan_x[4]~input_o  & \atan_x[5]~input_o ))) ) ) )

	.dataa(!\atan_zero[4]~input_o ),
	.datab(!\atan_x[4]~input_o ),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_x[5]~input_o ),
	.datae(!\atan_zero[6]~input_o ),
	.dataf(!\atan_x[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~2 .extended_lut = "off";
defparam \LessThan3~2 .lut_mask = 64'h20F20000FFFF20F2;
defparam \LessThan3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~3 (
// Equation(s):
// \LessThan3~3_combout  = ( \LessThan3~1_combout  & ( \LessThan3~2_combout  & ( !\Equal3~1_combout  ) ) ) # ( !\LessThan3~1_combout  & ( \LessThan3~2_combout  & ( !\Equal3~1_combout  ) ) ) # ( \LessThan3~1_combout  & ( !\LessThan3~2_combout  & ( 
// (!\Equal3~1_combout  & (\Equal3~0_combout  & ((!\atan_zero[3]~input_o ) # (\atan_x[3]~input_o )))) ) ) ) # ( !\LessThan3~1_combout  & ( !\LessThan3~2_combout  & ( (!\Equal3~1_combout  & (!\atan_zero[3]~input_o  & (\atan_x[3]~input_o  & \Equal3~0_combout 
// ))) ) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\atan_zero[3]~input_o ),
	.datac(!\atan_x[3]~input_o ),
	.datad(!\Equal3~0_combout ),
	.datae(!\LessThan3~1_combout ),
	.dataf(!\LessThan3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~3 .extended_lut = "off";
defparam \LessThan3~3 .lut_mask = 64'h0008008AAAAAAAAA;
defparam \LessThan3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~4 (
// Equation(s):
// \LessThan3~4_combout  = (\LessThan3~3_combout ) # (\LessThan3~0_combout )

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~4 .extended_lut = "off";
defparam \LessThan3~4 .lut_mask = 64'h7777777777777777;
defparam \LessThan3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (!\atan_zero[7]~input_o  & \atan_y[7]~input_o )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_y[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~1 .extended_lut = "off";
defparam \LessThan4~1 .lut_mask = 64'h2222222222222222;
defparam \LessThan4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (!\atan_zero[1]~input_o  & (((!\atan_zero[0]~input_o  & \atan_y[0]~input_o )) # (\atan_y[1]~input_o ))) # (\atan_zero[1]~input_o  & (!\atan_zero[0]~input_o  & (\atan_y[0]~input_o  & \atan_y[1]~input_o )))

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_zero[1]~input_o ),
	.datac(!\atan_y[0]~input_o ),
	.datad(!\atan_y[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~2 .extended_lut = "off";
defparam \LessThan4~2 .lut_mask = 64'h08CE08CE08CE08CE;
defparam \LessThan4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = ( \LessThan4~2_combout  & ( (!\atan_zero[3]~input_o  & ((!\atan_zero[2]~input_o ) # ((\atan_y[3]~input_o ) # (\atan_y[2]~input_o )))) # (\atan_zero[3]~input_o  & (\atan_y[3]~input_o  & ((!\atan_zero[2]~input_o ) # 
// (\atan_y[2]~input_o )))) ) ) # ( !\LessThan4~2_combout  & ( (!\atan_zero[3]~input_o  & (((!\atan_zero[2]~input_o  & \atan_y[2]~input_o )) # (\atan_y[3]~input_o ))) # (\atan_zero[3]~input_o  & (!\atan_zero[2]~input_o  & (\atan_y[2]~input_o  & 
// \atan_y[3]~input_o ))) ) )

	.dataa(!\atan_zero[2]~input_o ),
	.datab(!\atan_zero[3]~input_o ),
	.datac(!\atan_y[2]~input_o ),
	.datad(!\atan_y[3]~input_o ),
	.datae(!\LessThan4~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~3 .extended_lut = "off";
defparam \LessThan4~3 .lut_mask = 64'h08CE8CEF08CE8CEF;
defparam \LessThan4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = !\atan_zero[7]~input_o  $ (!\atan_y[7]~input_o )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_y[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h6666666666666666;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = (!\atan_zero[4]~input_o  & \atan_y[4]~input_o )

	.dataa(!\atan_zero[4]~input_o ),
	.datab(!\atan_y[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~4 .extended_lut = "off";
defparam \LessThan4~4 .lut_mask = 64'h2222222222222222;
defparam \LessThan4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = ( !\Equal2~3_combout  & ( \LessThan4~4_combout  & ( (!\atan_zero[6]~input_o  & ((!\atan_zero[5]~input_o ) # ((\atan_y[6]~input_o ) # (\atan_y[5]~input_o )))) # (\atan_zero[6]~input_o  & (\atan_y[6]~input_o  & 
// ((!\atan_zero[5]~input_o ) # (\atan_y[5]~input_o )))) ) ) ) # ( !\Equal2~3_combout  & ( !\LessThan4~4_combout  & ( (!\atan_zero[6]~input_o  & (((!\atan_zero[5]~input_o  & \atan_y[5]~input_o )) # (\atan_y[6]~input_o ))) # (\atan_zero[6]~input_o  & 
// (!\atan_zero[5]~input_o  & (\atan_y[5]~input_o  & \atan_y[6]~input_o ))) ) ) )

	.dataa(!\atan_zero[5]~input_o ),
	.datab(!\atan_zero[6]~input_o ),
	.datac(!\atan_y[5]~input_o ),
	.datad(!\atan_y[6]~input_o ),
	.datae(!\Equal2~3_combout ),
	.dataf(!\LessThan4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~5 .extended_lut = "off";
defparam \LessThan4~5 .lut_mask = 64'h08CE00008CEF0000;
defparam \LessThan4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~6 (
// Equation(s):
// \LessThan4~6_combout  = ((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~3_combout ),
	.datac(!\LessThan4~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~6 .extended_lut = "off";
defparam \LessThan4~6 .lut_mask = 64'h1F1F1F1F1F1F1F1F;
defparam \LessThan4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\atan_zero[0]~input_o  $ (!\atan_x[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add0~26  = CARRY(( !\atan_zero[0]~input_o  $ (!\atan_x[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add0~27  = SHARE((!\atan_zero[0]~input_o ) # (\atan_x[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[0]~input_o ),
	.datad(!\atan_x[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add0~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\atan_zero[1]~input_o  $ (\atan_x[1]~input_o ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\atan_zero[1]~input_o  $ (\atan_x[1]~input_o ) ) + ( \Add0~27  ) + ( \Add0~26  ))
// \Add0~31  = SHARE((!\atan_zero[1]~input_o  & \atan_x[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_x[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(\Add0~27 ),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\atan_zero[2]~input_o  $ (\atan_x[2]~input_o ) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~22  = CARRY(( !\atan_zero[2]~input_o  $ (\atan_x[2]~input_o ) ) + ( \Add0~31  ) + ( \Add0~30  ))
// \Add0~23  = SHARE((!\atan_zero[2]~input_o  & \atan_x[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_x[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(\Add0~31 ),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\atan_zero[3]~input_o  $ (\atan_x[3]~input_o ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( !\atan_zero[3]~input_o  $ (\atan_x[3]~input_o ) ) + ( \Add0~23  ) + ( \Add0~22  ))
// \Add0~19  = SHARE((!\atan_zero[3]~input_o  & \atan_x[3]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[3]~input_o ),
	.datad(!\atan_x[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(\Add0~23 ),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\atan_zero[4]~input_o  $ (\atan_x[4]~input_o ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( !\atan_zero[4]~input_o  $ (\atan_x[4]~input_o ) ) + ( \Add0~19  ) + ( \Add0~18  ))
// \Add0~15  = SHARE((!\atan_zero[4]~input_o  & \atan_x[4]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[4]~input_o ),
	.datad(!\atan_x[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(\Add0~19 ),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\atan_zero[5]~input_o  $ (\atan_x[5]~input_o ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( !\atan_zero[5]~input_o  $ (\atan_x[5]~input_o ) ) + ( \Add0~15  ) + ( \Add0~14  ))
// \Add0~11  = SHARE((!\atan_zero[5]~input_o  & \atan_x[5]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_x[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(\Add0~15 ),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\atan_zero[6]~input_o  $ (\atan_x[6]~input_o ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~6  = CARRY(( !\atan_zero[6]~input_o  $ (\atan_x[6]~input_o ) ) + ( \Add0~11  ) + ( \Add0~10  ))
// \Add0~7  = SHARE((!\atan_zero[6]~input_o  & \atan_x[6]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[6]~input_o ),
	.datad(!\atan_x[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(\Add0~11 ),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add0~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\atan_zero[7]~input_o  $ (\atan_x[7]~input_o ) ) + ( \Add0~7  ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[7]~input_o ),
	.datad(!\atan_x[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(\Add0~7 ),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h000000000000F00F;
defparam \Add0~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !\atan_zero[0]~input_o  $ (!\atan_x[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add2~26  = CARRY(( !\atan_zero[0]~input_o  $ (!\atan_x[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add2~27  = SHARE((!\atan_x[0]~input_o ) # (\atan_zero[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[0]~input_o ),
	.datad(!\atan_x[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\atan_zero[1]~input_o  $ (\atan_x[1]~input_o ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( !\atan_zero[1]~input_o  $ (\atan_x[1]~input_o ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~31  = SHARE((\atan_zero[1]~input_o  & !\atan_x[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_x[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\atan_zero[2]~input_o  $ (\atan_x[2]~input_o ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~22  = CARRY(( !\atan_zero[2]~input_o  $ (\atan_x[2]~input_o ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~23  = SHARE((\atan_zero[2]~input_o  & !\atan_x[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_x[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\atan_zero[3]~input_o  $ (\atan_x[3]~input_o ) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !\atan_zero[3]~input_o  $ (\atan_x[3]~input_o ) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~19  = SHARE((\atan_zero[3]~input_o  & !\atan_x[3]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[3]~input_o ),
	.datad(!\atan_x[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\atan_zero[4]~input_o  $ (\atan_x[4]~input_o ) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( !\atan_zero[4]~input_o  $ (\atan_x[4]~input_o ) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~15  = SHARE((\atan_zero[4]~input_o  & !\atan_x[4]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[4]~input_o ),
	.datad(!\atan_x[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\atan_zero[5]~input_o  $ (\atan_x[5]~input_o ) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !\atan_zero[5]~input_o  $ (\atan_x[5]~input_o ) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((\atan_zero[5]~input_o  & !\atan_x[5]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_x[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\atan_zero[6]~input_o  $ (\atan_x[6]~input_o ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( !\atan_zero[6]~input_o  $ (\atan_x[6]~input_o ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~7  = SHARE((\atan_zero[6]~input_o  & !\atan_x[6]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[6]~input_o ),
	.datad(!\atan_x[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !\atan_zero[7]~input_o  $ (\atan_x[7]~input_o ) ) + ( \Add2~7  ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[7]~input_o ),
	.datad(!\atan_x[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000000000F00F;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \xa~0 (
// Equation(s):
// \xa~0_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~1_sumout ))) # (\LessThan3~3_combout  & (\Add0~1_sumout )))) # (\LessThan3~0_combout  & (((\Add0~1_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~0 .extended_lut = "off";
defparam \xa~0 .lut_mask = 64'h078F078F078F078F;
defparam \xa~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[45] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [45] = ( \Add0~5_sumout  & ( \Add2~5_sumout  ) ) # ( !\Add0~5_sumout  & ( \Add2~5_sumout  & ( ((!\LessThan3~0_combout  & !\LessThan3~3_combout )) # (\Add0~1_sumout ) ) ) ) # ( \Add0~5_sumout  & ( !\Add2~5_sumout  & 
// ( ((\Add2~1_sumout ) # (\LessThan3~3_combout )) # (\LessThan3~0_combout ) ) ) ) # ( !\Add0~5_sumout  & ( !\Add2~5_sumout  & ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~1_sumout ))) # (\LessThan3~3_combout  & (\Add0~1_sumout )))) # 
// (\LessThan3~0_combout  & (((\Add0~1_sumout )))) ) ) )

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add2~1_sumout ),
	.datae(!\Add0~5_sumout ),
	.dataf(!\Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[45] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[45] .lut_mask = 64'h078F77FF8F8FFFFF;
defparam \Div0|auto_generated|divider|divider|sel[45] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~2 (
// Equation(s):
// \xa~2_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~9_sumout ))) # (\LessThan3~3_combout  & (\Add0~9_sumout )))) # (\LessThan3~0_combout  & (((\Add0~9_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\Add2~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~2 .extended_lut = "off";
defparam \xa~2 .lut_mask = 64'h078F078F078F078F;
defparam \xa~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[36] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [36] = (\xa~2_combout ) # (\Div0|auto_generated|divider|divider|sel [45])

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\xa~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[36] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[36] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|sel[36] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~3 (
// Equation(s):
// \xa~3_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~13_sumout ))) # (\LessThan3~3_combout  & (\Add0~13_sumout )))) # (\LessThan3~0_combout  & (((\Add0~13_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~3 .extended_lut = "off";
defparam \xa~3 .lut_mask = 64'h078F078F078F078F;
defparam \xa~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~4 (
// Equation(s):
// \xa~4_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~17_sumout ))) # (\LessThan3~3_combout  & (\Add0~17_sumout )))) # (\LessThan3~0_combout  & (((\Add0~17_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\Add2~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~4 .extended_lut = "off";
defparam \xa~4 .lut_mask = 64'h078F078F078F078F;
defparam \xa~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [18] = (((\xa~4_combout ) # (\xa~3_combout )) # (\xa~2_combout )) # (\Div0|auto_generated|divider|divider|sel [45])

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\xa~2_combout ),
	.datac(!\xa~3_combout ),
	.datad(!\xa~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[18] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[18] .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \Div0|auto_generated|divider|divider|sel[18] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~6 (
// Equation(s):
// \xa~6_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~25_sumout ))) # (\LessThan3~3_combout  & (\Add0~25_sumout )))) # (\LessThan3~0_combout  & (((\Add0~25_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~6 .extended_lut = "off";
defparam \xa~6 .lut_mask = 64'h078F078F078F078F;
defparam \xa~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( !\atan_zero[0]~input_o  $ (!\atan_y[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add1~30  = CARRY(( !\atan_zero[0]~input_o  $ (!\atan_y[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add1~31  = SHARE((!\atan_zero[0]~input_o ) # (\atan_y[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[0]~input_o ),
	.datad(!\atan_y[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Add1~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\atan_zero[1]~input_o  $ (\atan_y[1]~input_o ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( !\atan_zero[1]~input_o  $ (\atan_y[1]~input_o ) ) + ( \Add1~31  ) + ( \Add1~30  ))
// \Add1~27  = SHARE((!\atan_zero[1]~input_o  & \atan_y[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_y[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(\Add1~31 ),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( !\atan_zero[2]~input_o  $ (\atan_y[2]~input_o ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( !\atan_zero[2]~input_o  $ (\atan_y[2]~input_o ) ) + ( \Add1~27  ) + ( \Add1~26  ))
// \Add1~23  = SHARE((!\atan_zero[2]~input_o  & \atan_y[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_y[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(\Add1~27 ),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\atan_zero[3]~input_o  $ (\atan_y[3]~input_o ) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( !\atan_zero[3]~input_o  $ (\atan_y[3]~input_o ) ) + ( \Add1~23  ) + ( \Add1~22  ))
// \Add1~19  = SHARE((!\atan_zero[3]~input_o  & \atan_y[3]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[3]~input_o ),
	.datad(!\atan_y[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(\Add1~23 ),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( !\atan_zero[4]~input_o  $ (\atan_y[4]~input_o ) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( !\atan_zero[4]~input_o  $ (\atan_y[4]~input_o ) ) + ( \Add1~19  ) + ( \Add1~18  ))
// \Add1~15  = SHARE((!\atan_zero[4]~input_o  & \atan_y[4]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[4]~input_o ),
	.datad(!\atan_y[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(\Add1~19 ),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( !\atan_zero[5]~input_o  $ (\atan_y[5]~input_o ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( !\atan_zero[5]~input_o  $ (\atan_y[5]~input_o ) ) + ( \Add1~15  ) + ( \Add1~14  ))
// \Add1~11  = SHARE((!\atan_zero[5]~input_o  & \atan_y[5]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_y[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(\Add1~15 ),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\atan_zero[6]~input_o  $ (\atan_y[6]~input_o ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( !\atan_zero[6]~input_o  $ (\atan_y[6]~input_o ) ) + ( \Add1~11  ) + ( \Add1~10  ))
// \Add1~7  = SHARE((!\atan_zero[6]~input_o  & \atan_y[6]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[6]~input_o ),
	.datad(!\atan_y[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(\Add1~11 ),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h000000F00000F00F;
defparam \Add1~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\atan_zero[7]~input_o  $ (\atan_y[7]~input_o ) ) + ( \Add1~7  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[7]~input_o ),
	.datad(!\atan_y[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(\Add1~7 ),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000000000F00F;
defparam \Add1~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( !\atan_zero[0]~input_o  $ (!\atan_y[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add3~30  = CARRY(( !\atan_zero[0]~input_o  $ (!\atan_y[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add3~31  = SHARE((!\atan_y[0]~input_o ) # (\atan_zero[0]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[0]~input_o ),
	.datad(!\atan_y[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Add3~29 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( !\atan_zero[1]~input_o  $ (\atan_y[1]~input_o ) ) + ( \Add3~31  ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( !\atan_zero[1]~input_o  $ (\atan_y[1]~input_o ) ) + ( \Add3~31  ) + ( \Add3~30  ))
// \Add3~27  = SHARE((\atan_zero[1]~input_o  & !\atan_y[1]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_y[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(\Add3~31 ),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~25 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( !\atan_zero[2]~input_o  $ (\atan_y[2]~input_o ) ) + ( \Add3~27  ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( !\atan_zero[2]~input_o  $ (\atan_y[2]~input_o ) ) + ( \Add3~27  ) + ( \Add3~26  ))
// \Add3~23  = SHARE((\atan_zero[2]~input_o  & !\atan_y[2]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_y[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(\Add3~27 ),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~21 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( !\atan_zero[3]~input_o  $ (\atan_y[3]~input_o ) ) + ( \Add3~23  ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( !\atan_zero[3]~input_o  $ (\atan_y[3]~input_o ) ) + ( \Add3~23  ) + ( \Add3~22  ))
// \Add3~19  = SHARE((\atan_zero[3]~input_o  & !\atan_y[3]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[3]~input_o ),
	.datad(!\atan_y[3]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(\Add3~23 ),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~17 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( !\atan_zero[4]~input_o  $ (\atan_y[4]~input_o ) ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( !\atan_zero[4]~input_o  $ (\atan_y[4]~input_o ) ) + ( \Add3~19  ) + ( \Add3~18  ))
// \Add3~15  = SHARE((\atan_zero[4]~input_o  & !\atan_y[4]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[4]~input_o ),
	.datad(!\atan_y[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(\Add3~19 ),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~13 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( !\atan_zero[5]~input_o  $ (\atan_y[5]~input_o ) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( !\atan_zero[5]~input_o  $ (\atan_y[5]~input_o ) ) + ( \Add3~15  ) + ( \Add3~14  ))
// \Add3~11  = SHARE((\atan_zero[5]~input_o  & !\atan_y[5]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_y[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(\Add3~15 ),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( !\atan_zero[6]~input_o  $ (\atan_y[6]~input_o ) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~6  = CARRY(( !\atan_zero[6]~input_o  $ (\atan_y[6]~input_o ) ) + ( \Add3~11  ) + ( \Add3~10  ))
// \Add3~7  = SHARE((\atan_zero[6]~input_o  & !\atan_y[6]~input_o ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[6]~input_o ),
	.datad(!\atan_y[6]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(\Add3~11 ),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add3~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( !\atan_zero[7]~input_o  $ (\atan_y[7]~input_o ) ) + ( \Add3~7  ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\atan_zero[7]~input_o ),
	.datad(!\atan_y[7]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(\Add3~7 ),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h000000000000F00F;
defparam \Add3~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \ya~0 (
// Equation(s):
// \ya~0_combout  = ( \Add1~1_sumout  & ( \Add3~1_sumout  ) ) # ( !\Add1~1_sumout  & ( \Add3~1_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~1_sumout  & ( !\Add3~1_sumout  
// & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~0 .extended_lut = "off";
defparam \ya~0 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\xa~6_combout  $ (!\ya~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\xa~6_combout  $ (!\ya~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\xa~6_combout ) # (\ya~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xa~6_combout ),
	.datad(!\ya~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \xa~5 (
// Equation(s):
// \xa~5_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~21_sumout ))) # (\LessThan3~3_combout  & (\Add0~21_sumout )))) # (\LessThan3~0_combout  & (((\Add0~21_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~21_sumout ),
	.datad(!\Add2~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~5 .extended_lut = "off";
defparam \xa~5 .lut_mask = 64'h078F078F078F078F;
defparam \xa~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[9] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [9] = ( \xa~5_combout  ) # ( !\xa~5_combout  & ( (((\xa~4_combout ) # (\xa~3_combout )) # (\xa~2_combout )) # (\Div0|auto_generated|divider|divider|sel [45]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\xa~2_combout ),
	.datac(!\xa~3_combout ),
	.datad(!\xa~4_combout ),
	.datae(!\xa~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[9] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[9] .lut_mask = 64'h7FFFFFFF7FFFFFFF;
defparam \Div0|auto_generated|divider|divider|sel[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~7 (
// Equation(s):
// \xa~7_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~29_sumout ))) # (\LessThan3~3_combout  & (\Add0~29_sumout )))) # (\LessThan3~0_combout  & (((\Add0~29_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~7 .extended_lut = "off";
defparam \xa~7 .lut_mask = 64'h078F078F078F078F;
defparam \xa~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [0] = ((\xa~7_combout ) # (\Div0|auto_generated|divider|divider|sel [9])) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [9]),
	.datac(!\xa~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~1 (
// Equation(s):
// \ya~1_combout  = ( \Add1~5_sumout  & ( \Add3~5_sumout  ) ) # ( !\Add1~5_sumout  & ( \Add3~5_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~5_sumout  & ( !\Add3~5_sumout  
// & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~5_sumout ),
	.dataf(!\Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~1 .extended_lut = "off";
defparam \ya~1 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\ya~1_combout  $ (!\xa~6_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\ya~1_combout  $ (!\xa~6_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\xa~6_combout ) # (\ya~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ya~1_combout ),
	.datad(!\xa~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\xa~7_combout  $ (((!\Div0|auto_generated|divider|divider|selnose [0] & (\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & ((\ya~0_combout ))))) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\xa~7_combout  $ (((!\Div0|auto_generated|divider|divider|selnose [0] & (\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & ((\ya~0_combout ))))) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\xa~7_combout  & ((!\Div0|auto_generated|divider|divider|selnose [0] & (\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & ((\ya~0_combout ))))))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|selnose [0]),
	.datac(!\ya~0_combout ),
	.datad(!\xa~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000047000000B847;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[0]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[0]~4_combout  = ( \xa~7_combout  & ( \ya~0_combout  ) ) # ( !\xa~7_combout  & ( (!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ((!\Div0|auto_generated|divider|divider|sel [9] & 
// ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\Div0|auto_generated|divider|divider|sel [9] & (\ya~0_combout )))) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & (\ya~0_combout )) ) )

	.dataa(!\ya~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|sel [9]),
	.datae(!\xa~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[0]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[0]~4 .lut_mask = 64'h3555555535555555;
defparam \Div0|auto_generated|divider|divider|StageOut[0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~2 (
// Equation(s):
// \ya~2_combout  = ( \Add1~9_sumout  & ( \Add3~9_sumout  ) ) # ( !\Add1~9_sumout  & ( \Add3~9_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~9_sumout  & ( !\Add3~9_sumout  
// & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~2 .extended_lut = "off";
defparam \ya~2 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \ya~2_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_7~18_cout  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( \ya~2_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout 
// )) # (\Div0|auto_generated|divider|divider|sel [9] & ((\ya~1_combout ))))) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\ya~1_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) 
// # (\Div0|auto_generated|divider|divider|sel [9] & ((\ya~1_combout ))))) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\ya~1_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [9]),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\ya~1_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout 
// )) # (\Div0|auto_generated|divider|divider|sel [9] & ((\Div0|auto_generated|divider|divider|StageOut[0]~4_combout ))))) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[0]~4_combout )))) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [9] & ((\Div0|auto_generated|divider|divider|StageOut[0]~4_combout ))))) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[0]~4_combout 
// )))) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [9]),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[30] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [30] = (\Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [18])

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[30] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[30] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|selnose[30] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~3_combout  = (!\Div0|auto_generated|divider|divider|sel [9] & (!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [9]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[10]~3 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[10]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[10]~5_combout  = (\Div0|auto_generated|divider|divider|StageOut[0]~4_combout  & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [9])))

	.dataa(!\Div0|auto_generated|divider|divider|sel [9]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[10]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[10]~5 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[10]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~13_combout  = (!\Div0|auto_generated|divider|divider|sel [9] & ((!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (\ya~1_combout )))) # (\Div0|auto_generated|divider|divider|sel [9] & (\ya~1_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [9]),
	.datab(!\ya~1_combout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~3 (
// Equation(s):
// \ya~3_combout  = ( \Add1~13_sumout  & ( \Add3~13_sumout  ) ) # ( !\Add1~13_sumout  & ( \Add3~13_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~13_sumout  & ( 
// !\Add3~13_sumout  & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~3 .extended_lut = "off";
defparam \ya~3 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \ya~3_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( \ya~3_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~3_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\ya~2_combout ))))) # (\Div0|auto_generated|divider|divider|sel [18] & (((\ya~2_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\ya~2_combout ))))) # (\Div0|auto_generated|divider|divider|sel [18] & (((\ya~2_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\ya~2_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div0|auto_generated|divider|divider|sel [18] & (((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div0|auto_generated|divider|divider|sel [18] & (((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [30] & (((\Div0|auto_generated|divider|divider|op_7~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [30] & 
// (((\Div0|auto_generated|divider|divider|StageOut[10]~5_combout )) # (\Div0|auto_generated|divider|divider|StageOut[10]~3_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))
// \Div0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [30] & (((\Div0|auto_generated|divider|divider|op_7~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [30] & 
// (((\Div0|auto_generated|divider|divider|StageOut[10]~5_combout )) # (\Div0|auto_generated|divider|divider|StageOut[10]~3_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [30]),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[27] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [27] = (\xa~3_combout ) # (\Div0|auto_generated|divider|divider|sel [36])

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\xa~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[27] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[27] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|sel[27] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~6_combout  = ( \Div0|auto_generated|divider|divider|StageOut[10]~5_combout  & ( ((\Div0|auto_generated|divider|divider|op_7~5_sumout ) # (\Div0|auto_generated|divider|divider|op_7~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [18]) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[10]~5_combout  & ( (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[10]~3_combout )))) # (\Div0|auto_generated|divider|divider|sel [18] & 
// (((\Div0|auto_generated|divider|divider|StageOut[10]~3_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~6 .lut_mask = 64'h078F77FF078F77FF;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[19]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[19]~14_combout  = (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div0|auto_generated|divider|divider|sel [18] & (((\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[19]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[19]~14 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[19]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~49_combout  = (!\Div0|auto_generated|divider|divider|sel [18] & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\ya~2_combout )))) # (\Div0|auto_generated|divider|divider|sel [18] & (\ya~2_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [18]),
	.datab(!\ya~2_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~49 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~4 (
// Equation(s):
// \ya~4_combout  = ( \Add1~17_sumout  & ( \Add3~17_sumout  ) ) # ( !\Add1~17_sumout  & ( \Add3~17_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~17_sumout  & ( 
// !\Add3~17_sumout  & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~4 .extended_lut = "off";
defparam \ya~4 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( \ya~4_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))
// \Div0|auto_generated|divider|divider|op_9~14  = CARRY(( \ya~4_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~4_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\ya~3_combout ))))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\ya~3_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))
// \Div0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\ya~3_combout ))))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\ya~3_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\ya~3_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))
// \Div0|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [27] & ((\Div0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [27] & (\Div0|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~14_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))
// \Div0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [27] & ((\Div0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [27] & (\Div0|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[19]~14_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [27]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [27] & ((\Div0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [27] & (\Div0|auto_generated|divider|divider|StageOut[20]~6_combout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[20]~6_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))
// \Div0|auto_generated|divider|divider|op_9~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [27] & ((\Div0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [27] & (\Div0|auto_generated|divider|divider|StageOut[20]~6_combout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[20]~6_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [27]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[60] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [60] = (\Div0|auto_generated|divider|divider|op_9~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [36])

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [60]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[60] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[60] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|selnose[60] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~2_combout  = (!\Div0|auto_generated|divider|divider|sel [27] & (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & \Div0|auto_generated|divider|divider|op_8~5_sumout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~7_combout  = (\Div0|auto_generated|divider|divider|StageOut[20]~6_combout  & ((\Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [27])))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[29]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[29]~15_combout  = (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\Div0|auto_generated|divider|divider|StageOut[19]~14_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[29]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[29]~15 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[29]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\Div0|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div0|auto_generated|divider|divider|sel [27] & (((\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~40_combout  = (!\Div0|auto_generated|divider|divider|sel [27] & ((!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_8~1_sumout  & (\ya~3_combout )))) # (\Div0|auto_generated|divider|divider|sel [27] & (\ya~3_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [27]),
	.datab(!\ya~3_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~40 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~40 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~5 (
// Equation(s):
// \ya~5_combout  = ( \Add1~21_sumout  & ( \Add3~21_sumout  ) ) # ( !\Add1~21_sumout  & ( \Add3~21_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~21_sumout  & ( 
// !\Add3~21_sumout  & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~21_sumout ),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~5 .extended_lut = "off";
defparam \ya~5 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~13_sumout  = SUM(( \ya~5_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_10~30_cout  ))
// \Div0|auto_generated|divider|divider|op_10~14  = CARRY(( \ya~5_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\ya~4_combout ))))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\ya~4_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))
// \Div0|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\ya~4_combout ))))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\ya~4_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\ya~4_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~18  ))
// \Div0|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [36] & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [36] & (\Div0|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~50_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))
// \Div0|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [36] & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [36] & (\Div0|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[28]~50_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [36]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [36] & ((\Div0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [36] & (\Div0|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~15_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~26  ))
// \Div0|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [36] & ((\Div0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [36] & (\Div0|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[29]~15_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [36]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [60] & (((\Div0|auto_generated|divider|divider|op_9~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [60] & 
// (((\Div0|auto_generated|divider|divider|StageOut[30]~7_combout )) # (\Div0|auto_generated|divider|divider|StageOut[30]~2_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~10  ))
// \Div0|auto_generated|divider|divider|op_10~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [60] & (((\Div0|auto_generated|divider|divider|op_9~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [60] & 
// (((\Div0|auto_generated|divider|divider|StageOut[30]~7_combout )) # (\Div0|auto_generated|divider|divider|StageOut[30]~2_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [60]),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~8_combout  = ( \Div0|auto_generated|divider|divider|StageOut[30]~7_combout  & ( ((\Div0|auto_generated|divider|divider|op_9~5_sumout ) # (\Div0|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [36]) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[30]~7_combout  & ( (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[30]~2_combout )))) # (\Div0|auto_generated|divider|divider|sel [36] & 
// (((\Div0|auto_generated|divider|divider|StageOut[30]~2_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .lut_mask = 64'h078F77FF078F77FF;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \xa~1 (
// Equation(s):
// \xa~1_combout  = (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~5_sumout ))) # (\LessThan3~3_combout  & (\Add0~5_sumout )))) # (\LessThan3~0_combout  & (((\Add0~5_sumout ))))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~5_sumout ),
	.datad(!\Add2~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xa~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xa~1 .extended_lut = "off";
defparam \xa~1 .lut_mask = 64'h078F078F078F078F;
defparam \xa~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[39]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[39]~16_combout  = (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\Div0|auto_generated|divider|divider|StageOut[29]~15_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[39]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[39]~16 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[39]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[38]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[38]~51_combout  = (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[38]~51 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[38]~51 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[38]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[37]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[37]~41_combout  = (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\Div0|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div0|auto_generated|divider|divider|sel [36] & (((\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[37]~41 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[37]~41 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[37]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~31_combout  = (!\Div0|auto_generated|divider|divider|sel [36] & ((!\Div0|auto_generated|divider|divider|op_9~1_sumout  & ((\Div0|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_9~1_sumout  & (\ya~4_combout )))) # (\Div0|auto_generated|divider|divider|sel [36] & (\ya~4_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [36]),
	.datab(!\ya~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~31 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~6 (
// Equation(s):
// \ya~6_combout  = ( \Add1~25_sumout  & ( \Add3~25_sumout  ) ) # ( !\Add1~25_sumout  & ( \Add3~25_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~25_sumout  & ( 
// !\Add3~25_sumout  & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~25_sumout ),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~6 .extended_lut = "off";
defparam \ya~6 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_11~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~34 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~29_sumout  = SUM(( \ya~6_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_11~34_cout  ))
// \Div0|auto_generated|divider|divider|op_11~30  = CARRY(( \ya~6_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_11~34_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~6_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\ya~5_combout ))))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\ya~5_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~30  ))
// \Div0|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\ya~5_combout ))))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\ya~5_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\ya~5_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))
// \Div0|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout )))) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~41_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))
// \Div0|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[37]~41_combout )))) ) + ( 
// !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [45]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~51_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~22  ))
// \Div0|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[38]~51_combout )))) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [45]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~16_combout )))) ) + ( 
// !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~26  ))
// \Div0|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[39]~16_combout )))) ) + ( 
// !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [45]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( 
// !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~10  ))
// \Div0|auto_generated|divider|divider|op_11~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [45] & ((\Div0|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [45] & (\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) # (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( 
// !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [45]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[49]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~17_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[39]~16_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[49]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[48]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~52_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[38]~51_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~52 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~52 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[48]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[47]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[47]~42_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[37]~41_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[47]~42 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[47]~42 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[47]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[46]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[46]~32_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\Div0|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div0|auto_generated|divider|divider|sel [45] & (((\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[46]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[46]~32 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[46]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~23_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & ((!\Div0|auto_generated|divider|divider|op_10~1_sumout  & ((\Div0|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_10~1_sumout  & (\ya~5_combout )))) # (\Div0|auto_generated|divider|divider|sel [45] & (\ya~5_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\ya~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~23 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ya~7 (
// Equation(s):
// \ya~7_combout  = ( \Add1~29_sumout  & ( \Add3~29_sumout  ) ) # ( !\Add1~29_sumout  & ( \Add3~29_sumout  & ( (!\LessThan4~1_combout  & (!\LessThan4~5_combout  & ((!\Equal2~1_combout ) # (!\LessThan4~3_combout )))) ) ) ) # ( \Add1~29_sumout  & ( 
// !\Add3~29_sumout  & ( (((\Equal2~1_combout  & \LessThan4~3_combout )) # (\LessThan4~5_combout )) # (\LessThan4~1_combout ) ) ) )

	.dataa(!\Equal2~1_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~3_combout ),
	.datad(!\LessThan4~5_combout ),
	.datae(!\Add1~29_sumout ),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ya~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ya~7 .extended_lut = "off";
defparam \ya~7 .lut_mask = 64'h000037FFC800FFFF;
defparam \ya~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~33_sumout  = SUM(( \ya~7_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout 
// )))) ) + ( \Div0|auto_generated|divider|divider|op_12~38_cout  ))
// \Div0|auto_generated|divider|divider|op_12~34  = CARRY(( \ya~7_combout  ) + ( (!\LessThan3~3_combout  & ((!\LessThan3~0_combout  & (!\Add2~25_sumout )) # (\LessThan3~0_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~3_combout  & (((!\Add0~25_sumout )))) 
// ) + ( \Div0|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(!\LessThan3~3_combout ),
	.datab(!\Add2~25_sumout ),
	.datac(!\Add0~25_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan3~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~33 .lut_mask = 64'h0000270F000000FF;
defparam \Div0|auto_generated|divider|divider|op_12~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~29_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~29_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\ya~6_combout ))))) # (\xa~0_combout  & (((\ya~6_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~34  ))
// \Div0|auto_generated|divider|divider|op_12~30  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~29_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\ya~6_combout ))))) # (\xa~0_combout  & (((\ya~6_combout )))) ) + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~34  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(!\ya~6_combout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~29 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_12~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~13_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[45]~23_combout ))))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[45]~23_combout )))) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~30  ))
// \Div0|auto_generated|divider|divider|op_12~14  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & (\Div0|auto_generated|divider|divider|op_11~13_sumout )) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[45]~23_combout ))))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[45]~23_combout )))) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~30  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[46]~32_combout )))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~14  ))
// \Div0|auto_generated|divider|divider|op_12~18  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[46]~32_combout )))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[47]~42_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[47]~42_combout )))) ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~18  ))
// \Div0|auto_generated|divider|divider|op_12~22  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[47]~42_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[47]~42_combout )))) ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~25_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[48]~52_combout )))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~22  ))
// \Div0|auto_generated|divider|divider|op_12~26  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[48]~52_combout )))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~9_sumout  = SUM(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )))) ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~26  ))
// \Div0|auto_generated|divider|divider|op_12~10  = CARRY(( (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[49]~17_combout )))) ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[90] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [90] = (\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\xa~0_combout )

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[90] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[90] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|selnose[90] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~1_combout  = (!\Div0|auto_generated|divider|divider|sel [45] & (!\Div0|auto_generated|divider|divider|op_10~1_sumout  & \Div0|auto_generated|divider|divider|op_10~5_sumout ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~1 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div0|auto_generated|divider|divider|StageOut[40]~8_combout  & ((\Div0|auto_generated|divider|divider|op_10~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [45])))

	.dataa(!\Div0|auto_generated|divider|divider|sel [45]),
	.datab(!\Div0|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[50]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [90] & (((\Div0|auto_generated|divider|divider|op_11~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [90] & 
// (((\Div0|auto_generated|divider|divider|StageOut[50]~9_combout )) # (\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~10  ))
// \Div0|auto_generated|divider|divider|op_12~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [90] & (((\Div0|auto_generated|divider|divider|op_11~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [90] & 
// (((\Div0|auto_generated|divider|divider|StageOut[50]~9_combout )) # (\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [90]),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~11_combout  = (\Div0|auto_generated|divider|divider|op_12~9_sumout  & !\Div0|auto_generated|divider|divider|op_12~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[69]~11 .lut_mask = 64'h4444444444444444;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~0_combout  = (!\xa~0_combout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Div0|auto_generated|divider|divider|op_11~5_sumout ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~0 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[60]~10_combout  = (!\xa~0_combout  & (\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[50]~1_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ) # (\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ))))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h0777077707770777;
defparam \Div0|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~12_combout  = (!\xa~0_combout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Div0|auto_generated|divider|divider|op_11~9_sumout ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~12 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[59]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[59]~18_combout  = (\Div0|auto_generated|divider|divider|StageOut[49]~17_combout  & ((\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\xa~0_combout )))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[59]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[59]~18 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[59]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[58]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[58]~53_combout  = (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[48]~52_combout ))))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[58]~53 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[58]~53 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[58]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~39_combout  = (!\xa~0_combout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Div0|auto_generated|divider|divider|op_11~21_sumout ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~39 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~39 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[57]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[57]~43_combout  = (\Div0|auto_generated|divider|divider|StageOut[47]~42_combout  & ((\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\xa~0_combout )))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[57]~43 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[57]~43 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[57]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[56]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[56]~33_combout  = (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\xa~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[46]~32_combout ))))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[56]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[56]~33 .lut_mask = 64'h078F078F078F078F;
defparam \Div0|auto_generated|divider|divider|StageOut[56]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~22_combout  = (!\xa~0_combout  & (!\Div0|auto_generated|divider|divider|op_11~1_sumout  & \Div0|auto_generated|divider|divider|op_11~13_sumout ))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~22 .lut_mask = 64'h0808080808080808;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[55]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[55]~24_combout  = (\Div0|auto_generated|divider|divider|StageOut[45]~23_combout  & ((\Div0|auto_generated|divider|divider|op_11~1_sumout ) # (\xa~0_combout )))

	.dataa(!\xa~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[55]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[55]~24 .lut_mask = 64'h0707070707070707;
defparam \Div0|auto_generated|divider|divider|StageOut[55]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[54]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~60_combout  = (!\xa~0_combout  & ((!\Div0|auto_generated|divider|divider|op_11~1_sumout  & ((\Div0|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_11~1_sumout  
// & (\ya~6_combout )))) # (\xa~0_combout  & (\ya~6_combout ))

	.dataa(!\xa~0_combout ),
	.datab(!\ya~6_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~60 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~60 .lut_mask = 64'h13B313B313B313B3;
defparam \Div0|auto_generated|divider|divider|StageOut[54]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~37_sumout  = SUM(( (!\LessThan3~4_combout  & (!\Add2~25_sumout )) # (\LessThan3~4_combout  & ((!\Add0~25_sumout ))) ) + ( VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_13~38  = CARRY(( (!\LessThan3~4_combout  & (!\Add2~25_sumout )) # (\LessThan3~4_combout  & ((!\Add0~25_sumout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\LessThan3~4_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~37 .lut_mask = 64'h000000000000F3C0;
defparam \Div0|auto_generated|divider|divider|op_13~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~33_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\ya~7_combout )) ) 
// + ( !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~38  ))
// \Div0|auto_generated|divider|divider|op_13~34  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\ya~7_combout )) ) + ( 
// !\xa~7_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~38  ))

	.dataa(!\ya~7_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.datae(gnd),
	.dataf(!\xa~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~33 .lut_mask = 64'h000000FF000005F5;
defparam \Div0|auto_generated|divider|divider|op_13~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[54]~60_combout )) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~34  ))
// \Div0|auto_generated|divider|divider|op_13~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[54]~60_combout )) ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~34  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h000000FF000005AF;
defparam \Div0|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~22_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~30  ))
// \Div0|auto_generated|divider|divider|op_13~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~22_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[56]~33_combout )) ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~14  ))
// \Div0|auto_generated|divider|divider|op_13~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[56]~33_combout )) ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF000005AF;
defparam \Div0|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div0|auto_generated|divider|divider|StageOut[57]~39_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~18  ))
// \Div0|auto_generated|divider|divider|op_13~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div0|auto_generated|divider|divider|StageOut[57]~39_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[58]~53_combout )) ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~22  ))
// \Div0|auto_generated|divider|divider|op_13~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[58]~53_combout )) ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h000000FF000005AF;
defparam \Div0|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[59]~18_combout )) # (\Div0|auto_generated|divider|divider|StageOut[59]~12_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~26  ))
// \Div0|auto_generated|divider|divider|op_13~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[59]~18_combout )) # (\Div0|auto_generated|divider|divider|StageOut[59]~12_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~5_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[60]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_13~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_13~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_13~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_13~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[69]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[69]~19_combout  = (\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[59]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[59]~12_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[69]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[69]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[69]~19 .lut_mask = 64'h1515151515151515;
defparam \Div0|auto_generated|divider|divider|StageOut[69]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~48_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|op_12~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~48 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~48 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[68]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[68]~54_combout  = (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[58]~53_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[68]~54 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[68]~54 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[68]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~38_combout  = (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|op_13~21_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~38 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[67]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[67]~44_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div0|auto_generated|divider|divider|StageOut[57]~39_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[67]~44 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[67]~44 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[67]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~30_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|op_12~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~30 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[66]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[66]~34_combout  = (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[56]~33_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[66]~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[66]~34 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[66]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[75]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[75]~21_combout  = (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|op_13~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[75]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[75]~21 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[75]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[65]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[65]~25_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & (((\Div0|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div0|auto_generated|divider|divider|StageOut[55]~22_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[65]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[65]~25 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[65]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~59_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|op_12~29_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~59 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~59 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[64]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[64]~61_combout  = (\Div0|auto_generated|divider|divider|op_12~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[54]~60_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[64]~61 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[64]~61 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[64]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[73]~69 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~69_combout  = (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|op_13~33_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~69 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~69 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[73]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[63]~70 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[63]~70_combout  = (!\Div0|auto_generated|divider|divider|op_12~1_sumout  & ((\Div0|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_12~1_sumout  & (\ya~7_combout ))

	.dataa(!\ya~7_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_12~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[63]~70 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[63]~70 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[63]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[72]~77 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[72]~77_combout  = (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|op_13~37_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[72]~77 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[72]~77 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[72]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~37_sumout  = SUM(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div0|auto_generated|divider|divider|op_14~38  = CARRY(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~37 .lut_mask = 64'h000000000000F780;
defparam \Div0|auto_generated|divider|divider|op_14~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~33_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[72]~77_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) 
// # (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_14~38  ))
// \Div0|auto_generated|divider|divider|op_14~34  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[72]~77_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) # 
// (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_14~38  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div0|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~29_sumout  = SUM(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[63]~70_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~34  ))
// \Div0|auto_generated|divider|divider|op_14~30  = CARRY(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[63]~70_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ) ) + ( 
// !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~34  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h000000FF00000F3F;
defparam \Div0|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~30  ))
// \Div0|auto_generated|divider|divider|op_14~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~13_sumout  = SUM(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[65]~25_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~26  ))
// \Div0|auto_generated|divider|divider|op_14~14  = CARRY(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[65]~25_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ) ) + ( 
// !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~26  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF00000F3F;
defparam \Div0|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~14  ))
// \Div0|auto_generated|divider|divider|op_14~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~21_sumout  = SUM(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[67]~44_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ) ) + ( 
// !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))
// \Div0|auto_generated|divider|divider|op_14~22  = CARRY(( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[67]~44_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ) ) + ( 
// !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h000000FF00000F3F;
defparam \Div0|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[68]~54_combout )) # (\Div0|auto_generated|divider|divider|StageOut[68]~48_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))
// \Div0|auto_generated|divider|divider|op_14~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[68]~54_combout )) # (\Div0|auto_generated|divider|divider|StageOut[68]~48_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[69]~19_combout )) # (\Div0|auto_generated|divider|divider|StageOut[69]~11_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[69]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_14~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_14~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_14~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_14~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~37_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_14~21_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~37 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[78]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~47_combout  = (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|op_13~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~47 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~47 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[78]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[78]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[78]~55_combout  = (\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[68]~54_combout ) # (\Div0|auto_generated|divider|divider|StageOut[68]~48_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[78]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[78]~55 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[78]~55 .lut_mask = 64'h1515151515151515;
defparam \Div0|auto_generated|divider|divider|StageOut[78]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[77]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[77]~45_combout  = (\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[67]~44_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[77]~45 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[77]~45 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[77]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~35_combout  = ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~17_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_14~17_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~35 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~35 .lut_mask = 64'h00001B5FFFFF1B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[75]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[75]~26_combout  = (\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[65]~25_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[75]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[75]~26 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[75]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~62_combout  = ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~25_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_14~25_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[64]~61_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~62 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~62 .lut_mask = 64'h00001B5FFFFF1B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[73]~71 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[73]~71_combout  = (\Div0|auto_generated|divider|divider|op_13~1_sumout  & \Div0|auto_generated|divider|divider|StageOut[63]~70_combout )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[73]~71 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[73]~71 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[73]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~78 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~78_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_14~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[72]~77_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~78 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~78 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[81]~83 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[81]~83_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_14~37_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[81]~83 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[81]~83 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[81]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~37_sumout  = SUM(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div0|auto_generated|divider|divider|op_3~38  = CARRY(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h000000000000F780;
defparam \Div0|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~33_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[81]~83_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) 
// # (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_3~38  ))
// \Div0|auto_generated|divider|divider|op_3~34  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[81]~83_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) # 
// (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div0|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[82]~78_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~34  ))
// \Div0|auto_generated|divider|divider|op_3~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[82]~78_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~30  ))
// \Div0|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~21_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[84]~62_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))
// \Div0|auto_generated|divider|divider|op_3~22  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[84]~62_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))
// \Div0|auto_generated|divider|divider|op_3~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~13_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[86]~35_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))
// \Div0|auto_generated|divider|divider|op_3~14  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[86]~35_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[77]~45_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))
// \Div0|auto_generated|divider|divider|op_3~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[77]~45_combout )) # (\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[78]~55_combout )) # (\Div0|auto_generated|divider|divider|StageOut[78]~47_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[78]~47_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[78]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[87]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[87]~46_combout  = (\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[77]~45_combout ) # (\Div0|auto_generated|divider|divider|StageOut[77]~38_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[87]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[87]~46 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[87]~46 .lut_mask = 64'h1313131313131313;
defparam \Div0|auto_generated|divider|divider|StageOut[87]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~64_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_14~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~64 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~64 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[86]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[86]~65_combout  = ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~17_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[86]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[86]~65 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[86]~65 .lut_mask = 64'h00001B5F00001B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[86]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~27_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~9_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~9_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[75]~26_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~27 .lut_mask = 64'h00001D3FFFFF1D3F;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~66_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_14~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~66 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~66 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[84]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[84]~67_combout  = ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_13~29_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[84]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[84]~67 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[84]~67 .lut_mask = 64'h00001B5F00001B5F;
defparam \Div0|auto_generated|divider|divider|StageOut[84]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~72 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~72_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) 
// ) ) # ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~25_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~72 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~72 .lut_mask = 64'h00001D3FFFFF1D3F;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~80 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~80_combout  = (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_14~33_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~80 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~80 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[82]~81 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[82]~81_combout  = (\Div0|auto_generated|divider|divider|StageOut[72]~77_combout  & \Div0|auto_generated|divider|divider|op_14~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[82]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[82]~81 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[82]~81 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[82]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~84 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~84_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[81]~83_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~84 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~84 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[90]~89 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[90]~89_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~37_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[90]~89 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[90]~89 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[90]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~37_sumout  = SUM(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div0|auto_generated|divider|divider|op_4~38  = CARRY(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h000000000000F780;
defparam \Div0|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~33_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[90]~89_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) 
// # (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_4~38  ))
// \Div0|auto_generated|divider|divider|op_4~34  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[90]~89_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) # 
// (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div0|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[91]~84_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))
// \Div0|auto_generated|divider|divider|op_4~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[91]~84_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[82]~81_combout )) # (\Div0|auto_generated|divider|divider|StageOut[82]~80_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))
// \Div0|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[82]~81_combout )) # (\Div0|auto_generated|divider|divider|StageOut[82]~80_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[82]~81_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~21_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[93]~72_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~26  ))
// \Div0|auto_generated|divider|divider|op_4~22  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[93]~72_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[84]~67_combout )) # (\Div0|auto_generated|divider|divider|StageOut[84]~66_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[84]~67_combout )) # (\Div0|auto_generated|divider|divider|StageOut[84]~66_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[84]~66_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[84]~67_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[95]~27_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[95]~27_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[86]~65_combout )) # (\Div0|auto_generated|divider|divider|StageOut[86]~64_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[86]~65_combout )) # (\Div0|auto_generated|divider|divider|StageOut[86]~64_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[86]~64_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[86]~65_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (((\Div0|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[87]~46_combout )) # (\Div0|auto_generated|divider|divider|StageOut[87]~37_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[87]~37_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[87]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~20_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~20 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[96]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~29_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~13_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~29 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[96]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[96]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[96]~36_combout  = (\Div0|auto_generated|divider|divider|StageOut[86]~35_combout  & \Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[96]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[96]~36 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[96]~36 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[96]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~56_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~9_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~56 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~56 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[95]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[95]~57_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[95]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[95]~57 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[95]~57 .lut_mask = 64'h00001D3F00001D3F;
defparam \Div0|auto_generated|divider|divider|StageOut[95]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~68 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~68_combout  = ( \Div0|auto_generated|divider|divider|op_4~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~17_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[84]~62_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~68 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~68 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~74 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~74_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~74 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~74 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[93]~75 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[93]~75_combout  = ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_14~29_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[93]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[93]~75 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[93]~75 .lut_mask = 64'h00001D3F00001D3F;
defparam \Div0|auto_generated|divider|divider|StageOut[93]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~82 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~82_combout  = ( \Div0|auto_generated|divider|divider|op_4~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_4~25_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[82]~78_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~82 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~82 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~86 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~86_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & \Div0|auto_generated|divider|divider|op_3~33_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~86 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~86 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[91]~87 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[91]~87_combout  = (\Div0|auto_generated|divider|divider|StageOut[81]~83_combout  & \Div0|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[91]~87 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[91]~87 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[91]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~91 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~91_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[90]~89_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~91 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~91 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[99]~92 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[99]~92_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~37_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[99]~92 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[99]~92 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[99]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div0|auto_generated|divider|divider|op_5~38  = CARRY(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h000000000000F780;
defparam \Div0|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~33_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[99]~92_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) 
// # (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))
// \Div0|auto_generated|divider|divider|op_5~34  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[99]~92_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) # 
// (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~29_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[100]~91_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))
// \Div0|auto_generated|divider|divider|op_5~30  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[100]~91_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[100]~91_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[91]~87_combout )) # (\Div0|auto_generated|divider|divider|StageOut[91]~86_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))
// \Div0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[91]~87_combout )) # (\Div0|auto_generated|divider|divider|StageOut[91]~86_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[91]~86_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[102]~82_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[102]~82_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[102]~82_combout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[93]~75_combout )) # (\Div0|auto_generated|divider|divider|StageOut[93]~74_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[93]~75_combout )) # (\Div0|auto_generated|divider|divider|StageOut[93]~74_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[93]~75_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \Div0|auto_generated|divider|divider|StageOut[104]~68_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[104]~68_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[104]~68_combout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[95]~57_combout )) # (\Div0|auto_generated|divider|divider|StageOut[95]~56_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[95]~57_combout )) # (\Div0|auto_generated|divider|divider|StageOut[95]~56_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[95]~56_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[95]~57_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[96]~36_combout )) # (\Div0|auto_generated|divider|divider|StageOut[96]~29_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[96]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[105]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[105]~28_combout  = (\Div0|auto_generated|divider|divider|StageOut[95]~27_combout  & \Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[105]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~58_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~17_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~58 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~58 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[104]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[104]~63_combout  = (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[104]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[104]~63 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[104]~63 .lut_mask = 64'h001D001D001D001D;
defparam \Div0|auto_generated|divider|divider|StageOut[104]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[113]~73 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[113]~73_combout  = ( \Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_4~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[93]~72_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~17_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[93]~72_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[113]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[113]~73 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[113]~73 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div0|auto_generated|divider|divider|StageOut[113]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~76 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~76_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~25_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~76 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~76 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[102]~79 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[102]~79_combout  = (\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((\Div0|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[102]~79 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[102]~79 .lut_mask = 64'h001D001D001D001D;
defparam \Div0|auto_generated|divider|divider|StageOut[102]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[111]~85 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[111]~85_combout  = ( \Div0|auto_generated|divider|divider|op_5~25_sumout  & ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[91]~84_combout ))) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~25_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[91]~84_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_5~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[111]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[111]~85 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[111]~85 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div0|auto_generated|divider|divider|StageOut[111]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~88 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~88_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & \Div0|auto_generated|divider|divider|op_4~33_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~88 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~88 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[100]~90 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[100]~90_combout  = (\Div0|auto_generated|divider|divider|StageOut[90]~89_combout  & \Div0|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[100]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[100]~90 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[100]~90 .lut_mask = 64'h1111111111111111;
defparam \Div0|auto_generated|divider|divider|StageOut[100]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[109]~93 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[109]~93_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[99]~92_combout ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[109]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[109]~93 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[109]~93 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div0|auto_generated|divider|divider|StageOut[109]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[108]~94 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[108]~94_combout  = (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_5~37_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[108]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[108]~94 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[108]~94 .lut_mask = 64'h2222222222222222;
defparam \Div0|auto_generated|divider|divider|StageOut[108]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~38_cout  = CARRY(( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (!\Add2~25_sumout )) # (\LessThan3~3_combout  & ((!\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((!\Add0~25_sumout )))) ) + ( VCC ) + ( 
// !VCC ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~38 .lut_mask = 64'h000000000000F780;
defparam \Div0|auto_generated|divider|divider|op_6~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~34_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[108]~94_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((!\Add2~29_sumout ))) # (\LessThan3~3_combout  & (!\Add0~29_sumout )))) 
// # (\LessThan3~0_combout  & (((!\Add0~29_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_6~38_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[108]~94_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~34 .lut_mask = 64'h0000078F000000FF;
defparam \Div0|auto_generated|divider|divider|op_6~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~30_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[109]~93_combout  ) + ( !\xa~5_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[109]~93_combout ),
	.datae(gnd),
	.dataf(!\xa~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~30 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_6~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[100]~90_combout )) # (\Div0|auto_generated|divider|divider|StageOut[100]~88_combout ))) ) + ( !\xa~4_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~30_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[100]~88_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[100]~90_combout ),
	.datae(gnd),
	.dataf(!\xa~4_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[111]~85_combout  ) + ( !\xa~3_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[111]~85_combout ),
	.datae(gnd),
	.dataf(!\xa~3_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[102]~79_combout )) # (\Div0|auto_generated|divider|divider|StageOut[102]~76_combout ))) ) + ( !\xa~2_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[102]~76_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datae(gnd),
	.dataf(!\xa~2_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( \Div0|auto_generated|divider|divider|StageOut[113]~73_combout  ) + ( !\xa~1_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[113]~73_combout ),
	.datae(gnd),
	.dataf(!\xa~1_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h000000FF000000FF;
defparam \Div0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[104]~63_combout )) # (\Div0|auto_generated|divider|divider|StageOut[104]~58_combout ))) ) + ( !\xa~0_combout  ) + ( \Div0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[104]~58_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[104]~63_combout ),
	.datae(gnd),
	.dataf(!\xa~0_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h000000FF00001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[105]~28_combout )) # (\Div0|auto_generated|divider|divider|StageOut[105]~20_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[105]~20_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\Div0|auto_generated|divider|divider|op_4~1_sumout  $ (!\Div0|auto_generated|divider|divider|op_13~1_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_13~1_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (!\Div0|auto_generated|divider|divider|op_4~1_sumout )) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ))))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( 
// \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # (\Div0|auto_generated|divider|divider|op_13~1_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_4~1_sumout )) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout ))))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \Div0|auto_generated|divider|divider|op_13~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((\Div0|auto_generated|divider|divider|op_13~1_sumout )))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h3B0544DADC80AB7D;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = (!\xa~7_combout  & (\xa~6_combout  & (!\ya~6_combout  & !\ya~7_combout ))) # (\xa~7_combout  & ((!\ya~6_combout ) # ((\xa~6_combout  & !\ya~7_combout ))))

	.dataa(!\xa~6_combout ),
	.datab(!\xa~7_combout ),
	.datac(!\ya~6_combout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'h7130713071307130;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( \LessThan5~0_combout  & ( (!\xa~4_combout  & (!\ya~4_combout  & ((!\ya~5_combout ) # (\xa~5_combout )))) # (\xa~4_combout  & (((!\ya~4_combout ) # (!\ya~5_combout )) # (\xa~5_combout ))) ) ) # ( !\LessThan5~0_combout  & ( 
// (!\xa~4_combout  & (\xa~5_combout  & (!\ya~4_combout  & !\ya~5_combout ))) # (\xa~4_combout  & ((!\ya~4_combout ) # ((\xa~5_combout  & !\ya~5_combout )))) ) )

	.dataa(!\xa~4_combout ),
	.datab(!\xa~5_combout ),
	.datac(!\ya~4_combout ),
	.datad(!\ya~5_combout ),
	.datae(!\LessThan5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'h7150F5717150F571;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = ( \LessThan5~1_combout  & ( (!\xa~2_combout  & (!\ya~2_combout  & ((!\ya~3_combout ) # (\xa~3_combout )))) # (\xa~2_combout  & (((!\ya~2_combout ) # (!\ya~3_combout )) # (\xa~3_combout ))) ) ) # ( !\LessThan5~1_combout  & ( 
// (!\xa~2_combout  & (\xa~3_combout  & (!\ya~2_combout  & !\ya~3_combout ))) # (\xa~2_combout  & ((!\ya~2_combout ) # ((\xa~3_combout  & !\ya~3_combout )))) ) )

	.dataa(!\xa~2_combout ),
	.datab(!\xa~3_combout ),
	.datac(!\ya~2_combout ),
	.datad(!\ya~3_combout ),
	.datae(!\LessThan5~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~2 .extended_lut = "off";
defparam \LessThan5~2 .lut_mask = 64'h7150F5717150F571;
defparam \LessThan5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = ( \LessThan5~2_combout  & ( (!\xa~0_combout  & (!\ya~0_combout  & ((!\ya~1_combout ) # (\xa~1_combout )))) # (\xa~0_combout  & (((!\ya~0_combout ) # (!\ya~1_combout )) # (\xa~1_combout ))) ) ) # ( !\LessThan5~2_combout  & ( 
// (!\xa~0_combout  & (\xa~1_combout  & (!\ya~0_combout  & !\ya~1_combout ))) # (\xa~0_combout  & ((!\ya~0_combout ) # ((\xa~1_combout  & !\ya~1_combout )))) ) )

	.dataa(!\xa~0_combout ),
	.datab(!\xa~1_combout ),
	.datac(!\ya~0_combout ),
	.datad(!\ya~1_combout ),
	.datae(!\LessThan5~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~3 .extended_lut = "off";
defparam \LessThan5~3 .lut_mask = 64'h7150F5717150F571;
defparam \LessThan5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\xa~2_combout  & (!\ya~2_combout  & (!\xa~3_combout  $ (\ya~3_combout )))) # (\xa~2_combout  & (\ya~2_combout  & (!\xa~3_combout  $ (\ya~3_combout ))))

	.dataa(!\xa~2_combout ),
	.datab(!\xa~3_combout ),
	.datac(!\ya~2_combout ),
	.datad(!\ya~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h8421842184218421;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!\xa~5_combout  & (!\ya~5_combout  & (!\xa~7_combout  $ (\ya~6_combout )))) # (\xa~5_combout  & (\ya~5_combout  & (!\xa~7_combout  $ (\ya~6_combout ))))

	.dataa(!\xa~5_combout ),
	.datab(!\xa~7_combout ),
	.datac(!\ya~5_combout ),
	.datad(!\ya~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h8421842184218421;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (!\xa~0_combout  & (!\ya~0_combout  & (!\xa~6_combout  $ (\ya~7_combout )))) # (\xa~0_combout  & (\ya~0_combout  & (!\xa~6_combout  $ (\ya~7_combout ))))

	.dataa(!\xa~0_combout ),
	.datab(!\xa~6_combout ),
	.datac(!\ya~0_combout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~2 .extended_lut = "off";
defparam \Equal4~2 .lut_mask = 64'h8421842184218421;
defparam \Equal4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (\Equal4~1_combout  & (\Equal4~2_combout  & (!\xa~4_combout  $ (\ya~4_combout ))))

	.dataa(!\xa~4_combout ),
	.datab(!\ya~4_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Equal4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~3 .extended_lut = "off";
defparam \Equal4~3 .lut_mask = 64'h0009000900090009;
defparam \Equal4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (\Equal4~0_combout  & (\Equal4~3_combout  & (!\xa~1_combout  $ (\ya~1_combout ))))

	.dataa(!\xa~1_combout ),
	.datab(!\ya~1_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!\Equal4~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~4 .extended_lut = "off";
defparam \Equal4~4 .lut_mask = 64'h0009000900090009;
defparam \Equal4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|sel[45] (
// Equation(s):
// \Div1|auto_generated|divider|divider|sel [45] = (\ya~1_combout ) # (\ya~0_combout )

	.dataa(!\ya~0_combout ),
	.datab(!\ya~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|sel [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|sel[45] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|sel[45] .lut_mask = 64'h7777777777777777;
defparam \Div1|auto_generated|divider|divider|sel[45] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|sel[36] (
// Equation(s):
// \Div1|auto_generated|divider|divider|sel [36] = (\Div1|auto_generated|divider|divider|sel [45]) # (\ya~2_combout )

	.dataa(!\ya~2_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|sel [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|sel[36] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|sel[36] .lut_mask = 64'h7777777777777777;
defparam \Div1|auto_generated|divider|divider|sel[36] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|sel[18] (
// Equation(s):
// \Div1|auto_generated|divider|divider|sel [18] = ( \ya~4_combout  ) # ( !\ya~4_combout  & ( (((\ya~3_combout ) # (\ya~2_combout )) # (\ya~1_combout )) # (\ya~0_combout ) ) )

	.dataa(!\ya~0_combout ),
	.datab(!\ya~1_combout ),
	.datac(!\ya~2_combout ),
	.datad(!\ya~3_combout ),
	.datae(!\ya~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|sel [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|sel[18] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|sel[18] .lut_mask = 64'h7FFFFFFF7FFFFFFF;
defparam \Div1|auto_generated|divider|divider|sel[18] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout  = SUM(( !\xa~0_combout  $ (!\ya~7_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2  = CARRY(( !\xa~0_combout  $ (!\ya~7_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3  = SHARE((!\ya~7_combout ) # (\xa~0_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xa~0_combout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3  ) + ( \Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~2 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~3 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|sel[9] (
// Equation(s):
// \Div1|auto_generated|divider|divider|sel [9] = ( \ya~4_combout  & ( \ya~5_combout  ) ) # ( !\ya~4_combout  & ( \ya~5_combout  ) ) # ( \ya~4_combout  & ( !\ya~5_combout  ) ) # ( !\ya~4_combout  & ( !\ya~5_combout  & ( (((\ya~3_combout ) # (\ya~2_combout )) 
// # (\ya~1_combout )) # (\ya~0_combout ) ) ) )

	.dataa(!\ya~0_combout ),
	.datab(!\ya~1_combout ),
	.datac(!\ya~2_combout ),
	.datad(!\ya~3_combout ),
	.datae(!\ya~4_combout ),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|sel [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|sel[9] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|sel[9] .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \Div1|auto_generated|divider|divider|sel[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \Div1|auto_generated|divider|divider|selnose [0] = ((\Div1|auto_generated|divider|divider|sel [9]) # (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout )) # (\ya~6_combout )

	.dataa(!\ya~6_combout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|sel [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|selnose[0] .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \Div1|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\ya~7_combout  $ (!\xa~1_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\ya~7_combout  $ (!\xa~1_combout ) ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\ya~7_combout ) # (\xa~1_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ya~7_combout ),
	.datad(!\xa~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\ya~6_combout  $ (((!\Div1|auto_generated|divider|divider|selnose [0] & (\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|selnose [0] & ((\xa~0_combout ))))) ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\ya~6_combout  $ (((!\Div1|auto_generated|divider|divider|selnose [0] & (\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|selnose [0] & ((\xa~0_combout ))))) ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\ya~6_combout  & ((!\Div1|auto_generated|divider|divider|selnose [0] & (\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|selnose [0] & ((\xa~0_combout ))))))

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|selnose [0]),
	.datac(!\xa~0_combout ),
	.datad(!\ya~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000047000000B847;
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[0]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[0]~4_combout  = ( \Div1|auto_generated|divider|divider|sel [9] & ( \xa~0_combout  ) ) # ( !\Div1|auto_generated|divider|divider|sel [9] & ( (!\ya~6_combout  & 
// ((!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ))) # (\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout  & (\xa~0_combout )))) # 
// (\ya~6_combout  & (\xa~0_combout )) ) )

	.dataa(!\xa~0_combout ),
	.datab(!\ya~6_combout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_0_result_int[0]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_0_result_int[1]~5_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|sel [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[0]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[0]~4 .lut_mask = 64'h1D5555551D555555;
defparam \Div1|auto_generated|divider|divider|StageOut[0]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~9_sumout ))) # (\LessThan3~3_combout  & (\Add0~9_sumout )))) # (\LessThan3~0_combout  & (((\Add0~9_sumout )))) 
// ) + ( \Div1|auto_generated|divider|divider|op_7~18_cout  ))
// \Div1|auto_generated|divider|divider|op_7~14  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~9_sumout ))) # (\LessThan3~3_combout  & (\Add0~9_sumout )))) # (\LessThan3~0_combout  & (((\Add0~9_sumout )))) ) + ( 
// \Div1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~9_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000F8700000FF00;
defparam \Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [9] & (\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout 
// )) # (\Div1|auto_generated|divider|divider|sel [9] & ((\xa~1_combout ))))) # (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\xa~1_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))
// \Div1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [9] & (\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout )) 
// # (\Div1|auto_generated|divider|divider|sel [9] & ((\xa~1_combout ))))) # (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\xa~1_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [9]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datad(!\xa~1_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [9] & (\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout 
// )) # (\Div1|auto_generated|divider|divider|sel [9] & ((\Div1|auto_generated|divider|divider|StageOut[0]~4_combout ))))) # (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[0]~4_combout )))) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_7~10  ))
// \Div1|auto_generated|divider|divider|op_7~6  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [9] & (\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # 
// (\Div1|auto_generated|divider|divider|sel [9] & ((\Div1|auto_generated|divider|divider|StageOut[0]~4_combout ))))) # (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[0]~4_combout 
// )))) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [9]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|selnose[30] (
// Equation(s):
// \Div1|auto_generated|divider|divider|selnose [30] = (\Div1|auto_generated|divider|divider|op_7~1_sumout ) # (\Div1|auto_generated|divider|divider|sel [18])

	.dataa(!\Div1|auto_generated|divider|divider|sel [18]),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|selnose [30]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|selnose[30] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|selnose[30] .lut_mask = 64'h7777777777777777;
defparam \Div1|auto_generated|divider|divider|selnose[30] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[10]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[10]~3_combout  = (!\Div1|auto_generated|divider|divider|sel [9] & (!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// \Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [9]),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[10]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[10]~3 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[10]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[10]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[10]~5_combout  = (\Div1|auto_generated|divider|divider|StageOut[0]~4_combout  & ((\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ) # (\Div1|auto_generated|divider|divider|sel [9])))

	.dataa(!\Div1|auto_generated|divider|divider|sel [9]),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[0]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[10]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[10]~5 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[10]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[9]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[9]~13_combout  = (!\Div1|auto_generated|divider|divider|sel [9] & ((!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & (\xa~1_combout )))) # (\Div1|auto_generated|divider|divider|sel [9] & (\xa~1_combout ))

	.dataa(!\xa~1_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [9]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[9]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[9]~13 .lut_mask = 64'h15D515D515D515D5;
defparam \Div1|auto_generated|divider|divider|StageOut[9]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~13_sumout ))) # (\LessThan3~3_combout  & (\Add0~13_sumout )))) # (\LessThan3~0_combout  & (((\Add0~13_sumout 
// )))) ) + ( \Div1|auto_generated|divider|divider|op_8~22_cout  ))
// \Div1|auto_generated|divider|divider|op_8~14  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~13_sumout ))) # (\LessThan3~3_combout  & (\Add0~13_sumout )))) # (\LessThan3~0_combout  & (((\Add0~13_sumout )))) ) 
// + ( \Div1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~13_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000F8700000FF00;
defparam \Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\xa~2_combout ))))) # (\Div1|auto_generated|divider|divider|sel [18] & (((\xa~2_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))
// \Div1|auto_generated|divider|divider|op_8~18  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\xa~2_combout ))))) # (\Div1|auto_generated|divider|divider|sel [18] & (((\xa~2_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [18]),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\xa~2_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div1|auto_generated|divider|divider|sel [18] & (((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))
// \Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div1|auto_generated|divider|divider|sel [18] & (((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [18]),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|selnose [30] & (((\Div1|auto_generated|divider|divider|op_7~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [30] & 
// (((\Div1|auto_generated|divider|divider|StageOut[10]~5_combout )) # (\Div1|auto_generated|divider|divider|StageOut[10]~3_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))
// \Div1|auto_generated|divider|divider|op_8~6  = CARRY(( (!\Div1|auto_generated|divider|divider|selnose [30] & (((\Div1|auto_generated|divider|divider|op_7~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [30] & 
// (((\Div1|auto_generated|divider|divider|StageOut[10]~5_combout )) # (\Div1|auto_generated|divider|divider|StageOut[10]~3_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|selnose [30]),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|sel[27] (
// Equation(s):
// \Div1|auto_generated|divider|divider|sel [27] = ((\Div1|auto_generated|divider|divider|sel [45]) # (\ya~3_combout )) # (\ya~2_combout )

	.dataa(!\ya~2_combout ),
	.datab(!\ya~3_combout ),
	.datac(!\Div1|auto_generated|divider|divider|sel [45]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|sel [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|sel[27] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|sel[27] .lut_mask = 64'h7F7F7F7F7F7F7F7F;
defparam \Div1|auto_generated|divider|divider|sel[27] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[20]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[20]~6_combout  = ( \Div1|auto_generated|divider|divider|StageOut[10]~5_combout  & ( ((\Div1|auto_generated|divider|divider|op_7~5_sumout ) # (\Div1|auto_generated|divider|divider|op_7~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|sel [18]) ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[10]~5_combout  & ( (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[10]~3_combout )))) # (\Div1|auto_generated|divider|divider|sel [18] & 
// (((\Div1|auto_generated|divider|divider|StageOut[10]~3_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|sel [18]),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[10]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[10]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[20]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[20]~6 .lut_mask = 64'h078F77FF078F77FF;
defparam \Div1|auto_generated|divider|divider|StageOut[20]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[19]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[19]~14_combout  = (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\Div1|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ))))) # (\Div1|auto_generated|divider|divider|sel [18] & (((\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [18]),
	.datab(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[9]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[19]~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[19]~14 .lut_mask = 64'h087F087F087F087F;
defparam \Div1|auto_generated|divider|divider|StageOut[19]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~49 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~49_combout  = (!\Div1|auto_generated|divider|divider|sel [18] & ((!\Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\Div1|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_7~1_sumout  & (\xa~2_combout )))) # (\Div1|auto_generated|divider|divider|sel [18] & (\xa~2_combout ))

	.dataa(!\xa~2_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [18]),
	.datac(!\Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~49 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~49 .lut_mask = 64'h15D515D515D515D5;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~49 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~17_sumout ))) # (\LessThan3~3_combout  & (\Add0~17_sumout )))) # (\LessThan3~0_combout  & (((\Add0~17_sumout 
// )))) ) + ( \Div1|auto_generated|divider|divider|op_9~26_cout  ))
// \Div1|auto_generated|divider|divider|op_9~14  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~17_sumout ))) # (\LessThan3~3_combout  & (\Add0~17_sumout )))) # (\LessThan3~0_combout  & (((\Add0~17_sumout )))) ) 
// + ( \Div1|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~17_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000F8700000FF00;
defparam \Div1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\xa~3_combout ))))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\xa~3_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))
// \Div1|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\xa~3_combout ))))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\xa~3_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\xa~3_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))
// \Div1|auto_generated|divider|divider|op_9~22  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~21 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_9~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [27] & ((\Div1|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [27] & (\Div1|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[19]~14_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))
// \Div1|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [27] & ((\Div1|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [27] & (\Div1|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[19]~14_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [27]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [27] & ((\Div1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [27] & (\Div1|auto_generated|divider|divider|StageOut[20]~6_combout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[20]~6_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~10  ))
// \Div1|auto_generated|divider|divider|op_9~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [27] & ((\Div1|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [27] & (\Div1|auto_generated|divider|divider|StageOut[20]~6_combout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[20]~6_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [27]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|selnose[60] (
// Equation(s):
// \Div1|auto_generated|divider|divider|selnose [60] = (\Div1|auto_generated|divider|divider|op_9~1_sumout ) # (\Div1|auto_generated|divider|divider|sel [36])

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|selnose [60]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|selnose[60] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|selnose[60] .lut_mask = 64'h7777777777777777;
defparam \Div1|auto_generated|divider|divider|selnose[60] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[30]~2_combout  = (!\Div1|auto_generated|divider|divider|sel [27] & (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & \Div1|auto_generated|divider|divider|op_8~5_sumout ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[30]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[30]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[30]~7_combout  = (\Div1|auto_generated|divider|divider|StageOut[20]~6_combout  & ((\Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\Div1|auto_generated|divider|divider|sel [27])))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[20]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[30]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[30]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[29]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[29]~15_combout  = (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[19]~14_combout )))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\Div1|auto_generated|divider|divider|StageOut[19]~14_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[19]~14_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[29]~15 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[29]~15 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[29]~15 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ))))) # (\Div1|auto_generated|divider|divider|sel [27] & (((\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [27]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[18]~49_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[28]~50 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 64'h087F087F087F087F;
defparam \Div1|auto_generated|divider|divider|StageOut[28]~50 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[27]~40 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[27]~40_combout  = (!\Div1|auto_generated|divider|divider|sel [27] & ((!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\xa~3_combout )))) # (\Div1|auto_generated|divider|divider|sel [27] & (\xa~3_combout ))

	.dataa(!\xa~3_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [27]),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[27]~40 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[27]~40 .lut_mask = 64'h15D515D515D515D5;
defparam \Div1|auto_generated|divider|divider|StageOut[27]~40 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_10~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~13_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~21_sumout ))) # (\LessThan3~3_combout  & (\Add0~21_sumout )))) # (\LessThan3~0_combout  & (((\Add0~21_sumout 
// )))) ) + ( \Div1|auto_generated|divider|divider|op_10~30_cout  ))
// \Div1|auto_generated|divider|divider|op_10~14  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~21_sumout ))) # (\LessThan3~3_combout  & (\Add0~21_sumout )))) # (\LessThan3~0_combout  & (((\Add0~21_sumout )))) ) 
// + ( \Div1|auto_generated|divider|divider|op_10~30_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~21_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~13 .lut_mask = 64'h0000F8700000FF00;
defparam \Div1|auto_generated|divider|divider|op_10~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\xa~4_combout ))))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\xa~4_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~14  ))
// \Div1|auto_generated|divider|divider|op_10~18  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\xa~4_combout ))))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\xa~4_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datad(!\xa~4_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_10~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~18  ))
// \Div1|auto_generated|divider|divider|op_10~22  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~21 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_10~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [36] & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [36] & (\Div1|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[28]~50_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))
// \Div1|auto_generated|divider|divider|op_10~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [36] & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [36] & (\Div1|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[28]~50_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [36]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_10~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [36] & ((\Div1|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [36] & (\Div1|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[29]~15_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~26  ))
// \Div1|auto_generated|divider|divider|op_10~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [36] & ((\Div1|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [36] & (\Div1|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[29]~15_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [36]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_10~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|selnose [60] & (((\Div1|auto_generated|divider|divider|op_9~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [60] & 
// (((\Div1|auto_generated|divider|divider|StageOut[30]~7_combout )) # (\Div1|auto_generated|divider|divider|StageOut[30]~2_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~10  ))
// \Div1|auto_generated|divider|divider|op_10~6  = CARRY(( (!\Div1|auto_generated|divider|divider|selnose [60] & (((\Div1|auto_generated|divider|divider|op_9~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [60] & 
// (((\Div1|auto_generated|divider|divider|StageOut[30]~7_combout )) # (\Div1|auto_generated|divider|divider|StageOut[30]~2_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_10~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|selnose [60]),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_10~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_10~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_10~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_10~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_10~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_10~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[40]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[40]~8_combout  = ( \Div1|auto_generated|divider|divider|StageOut[30]~7_combout  & ( ((\Div1|auto_generated|divider|divider|op_9~5_sumout ) # (\Div1|auto_generated|divider|divider|op_9~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|sel [36]) ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[30]~7_combout  & ( (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_9~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[30]~2_combout )))) # (\Div1|auto_generated|divider|divider|sel [36] & 
// (((\Div1|auto_generated|divider|divider|StageOut[30]~2_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[40]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[40]~8 .lut_mask = 64'h078F77FF078F77FF;
defparam \Div1|auto_generated|divider|divider|StageOut[40]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[39]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[39]~16_combout  = (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[29]~15_combout )))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\Div1|auto_generated|divider|divider|StageOut[29]~15_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[29]~15_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[39]~16 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[39]~16 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[39]~16 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[38]~51 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[38]~51_combout  = (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[28]~50_combout )))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[38]~51 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[38]~51 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[38]~51 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[37]~41 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[37]~41_combout  = (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\Div1|auto_generated|divider|divider|op_9~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ))))) # (\Div1|auto_generated|divider|divider|sel [36] & (((\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [36]),
	.datab(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_9~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[27]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[37]~41 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[37]~41 .lut_mask = 64'h087F087F087F087F;
defparam \Div1|auto_generated|divider|divider|StageOut[37]~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[36]~31 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[36]~31_combout  = (!\Div1|auto_generated|divider|divider|sel [36] & ((!\Div1|auto_generated|divider|divider|op_9~1_sumout  & ((\Div1|auto_generated|divider|divider|op_9~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_9~1_sumout  & (\xa~4_combout )))) # (\Div1|auto_generated|divider|divider|sel [36] & (\xa~4_combout ))

	.dataa(!\xa~4_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [36]),
	.datac(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[36]~31 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[36]~31 .lut_mask = 64'h15D515D515D515D5;
defparam \Div1|auto_generated|divider|divider|StageOut[36]~31 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_11~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~34 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~29_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~29_sumout ))) # (\LessThan3~3_combout  & (\Add0~29_sumout )))) # (\LessThan3~0_combout  & (((\Add0~29_sumout 
// )))) ) + ( \Div1|auto_generated|divider|divider|op_11~34_cout  ))
// \Div1|auto_generated|divider|divider|op_11~30  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & ((\Add2~29_sumout ))) # (\LessThan3~3_combout  & (\Add0~29_sumout )))) # (\LessThan3~0_combout  & (((\Add0~29_sumout )))) ) 
// + ( \Div1|auto_generated|divider|divider|op_11~34_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add0~29_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~29 .lut_mask = 64'h0000F8700000FF00;
defparam \Div1|auto_generated|divider|divider|op_11~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\xa~5_combout ))))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\xa~5_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~30  ))
// \Div1|auto_generated|divider|divider|op_11~14  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~13_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\xa~5_combout ))))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\xa~5_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datad(!\xa~5_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~13 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_11~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))
// \Div1|auto_generated|divider|divider|op_11~18  = CARRY(( (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout )))) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_11~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[37]~41_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~18  ))
// \Div1|auto_generated|divider|divider|op_11~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[37]~41_combout )))) ) + ( 
// !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_11~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[38]~51_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~22  ))
// \Div1|auto_generated|divider|divider|op_11~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[38]~51_combout )))) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_11~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[39]~16_combout )))) ) + ( 
// !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~26  ))
// \Div1|auto_generated|divider|divider|op_11~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[39]~16_combout )))) ) + ( 
// !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_11~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[40]~8_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( 
// !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~10  ))
// \Div1|auto_generated|divider|divider|op_11~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((!\Div1|auto_generated|divider|divider|sel [45] & ((\Div1|auto_generated|divider|divider|op_10~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|sel [45] & (\Div1|auto_generated|divider|divider|StageOut[40]~8_combout )))) # (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[40]~8_combout )))) ) + ( 
// !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_11~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_11~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_11~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_11~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_11~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_11~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_11~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~17_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[39]~16_combout )))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[39]~16_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[39]~16_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[48]~52 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[48]~52_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~25_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[38]~51_combout )))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[38]~51_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[38]~51_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[48]~52 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[48]~52 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[48]~52 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[47]~42 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[47]~42_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[37]~41_combout )))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[37]~41_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[37]~41_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[47]~42 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[47]~42 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[47]~42 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[46]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[46]~32_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\Div1|auto_generated|divider|divider|op_10~17_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ))))) # (\Div1|auto_generated|divider|divider|sel [45] & (((\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[36]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[46]~32 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[46]~32 .lut_mask = 64'h087F087F087F087F;
defparam \Div1|auto_generated|divider|divider|StageOut[46]~32 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[45]~23 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[45]~23_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & ((!\Div1|auto_generated|divider|divider|op_10~1_sumout  & ((\Div1|auto_generated|divider|divider|op_10~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_10~1_sumout  & (\xa~5_combout )))) # (\Div1|auto_generated|divider|divider|sel [45] & (\xa~5_combout ))

	.dataa(!\xa~5_combout ),
	.datab(!\Div1|auto_generated|divider|divider|sel [45]),
	.datac(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[45]~23 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[45]~23 .lut_mask = 64'h15D515D515D515D5;
defparam \Div1|auto_generated|divider|divider|StageOut[45]~23 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_12~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~33_sumout  = SUM(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (\Add2~25_sumout )) # (\LessThan3~3_combout  & ((\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((\Add0~25_sumout 
// )))) ) + ( \Div1|auto_generated|divider|divider|op_12~38_cout  ))
// \Div1|auto_generated|divider|divider|op_12~34  = CARRY(( !\ya~7_combout  ) + ( (!\LessThan3~0_combout  & ((!\LessThan3~3_combout  & (\Add2~25_sumout )) # (\LessThan3~3_combout  & ((\Add0~25_sumout ))))) # (\LessThan3~0_combout  & (((\Add0~25_sumout )))) ) 
// + ( \Div1|auto_generated|divider|divider|op_12~38_cout  ))

	.dataa(!\LessThan3~0_combout ),
	.datab(!\LessThan3~3_combout ),
	.datac(!\Add2~25_sumout ),
	.datad(!\ya~7_combout ),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~33 .lut_mask = 64'h0000F7800000FF00;
defparam \Div1|auto_generated|divider|divider|op_12~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~29_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~29_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\xa~7_combout ))))) # (\ya~0_combout  & (((\xa~7_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~34  ))
// \Div1|auto_generated|divider|divider|op_12~30  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~29_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\xa~7_combout ))))) # (\ya~0_combout  & (((\xa~7_combout )))) ) + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~34  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~29_sumout ),
	.datad(!\xa~7_combout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~29 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_12~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~13_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~13_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[45]~23_combout ))))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[45]~23_combout )))) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~30  ))
// \Div1|auto_generated|divider|divider|op_12~14  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & (\Div1|auto_generated|divider|divider|op_11~13_sumout )) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|StageOut[45]~23_combout ))))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[45]~23_combout )))) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~30  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~13 .lut_mask = 64'h000000FF0000087F;
defparam \Div1|auto_generated|divider|divider|op_12~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~17_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[46]~32_combout )))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~14  ))
// \Div1|auto_generated|divider|divider|op_12~18  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[46]~32_combout )))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~14  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~17 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_12~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~21_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[47]~42_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[47]~42_combout )))) ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~18  ))
// \Div1|auto_generated|divider|divider|op_12~22  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[47]~42_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[47]~42_combout )))) ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~18  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~21 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_12~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~25_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[48]~52_combout )))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~22  ))
// \Div1|auto_generated|divider|divider|op_12~26  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[48]~52_combout )))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~22  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~25 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_12~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~9_sumout  = SUM(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )))) ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~26  ))
// \Div1|auto_generated|divider|divider|op_12~10  = CARRY(( (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[49]~17_combout )))) ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~26  ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div1|auto_generated|divider|divider|op_12~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|selnose[90] (
// Equation(s):
// \Div1|auto_generated|divider|divider|selnose [90] = (\Div1|auto_generated|divider|divider|op_11~1_sumout ) # (\ya~0_combout )

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|selnose [90]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|selnose[90] .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|selnose[90] .lut_mask = 64'h7777777777777777;
defparam \Div1|auto_generated|divider|divider|selnose[90] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~1_combout  = (!\Div1|auto_generated|divider|divider|sel [45] & (!\Div1|auto_generated|divider|divider|op_10~1_sumout  & \Div1|auto_generated|divider|divider|op_10~5_sumout ))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_10~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~1 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div1|auto_generated|divider|divider|StageOut[40]~8_combout  & ((\Div1|auto_generated|divider|divider|op_10~1_sumout ) # (\Div1|auto_generated|divider|divider|sel [45])))

	.dataa(!\Div1|auto_generated|divider|divider|sel [45]),
	.datab(!\Div1|auto_generated|divider|divider|op_10~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[40]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|selnose [90] & (((\Div1|auto_generated|divider|divider|op_11~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [90] & 
// (((\Div1|auto_generated|divider|divider|StageOut[50]~9_combout )) # (\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~10  ))
// \Div1|auto_generated|divider|divider|op_12~6  = CARRY(( (!\Div1|auto_generated|divider|divider|selnose [90] & (((\Div1|auto_generated|divider|divider|op_11~5_sumout )))) # (\Div1|auto_generated|divider|divider|selnose [90] & 
// (((\Div1|auto_generated|divider|divider|StageOut[50]~9_combout )) # (\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_12~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|selnose [90]),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_12~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_12~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_12~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_12~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_12~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_12~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_12~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_12~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[69]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[69]~11_combout  = (\Div1|auto_generated|divider|divider|op_12~9_sumout  & !\Div1|auto_generated|divider|divider|op_12~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[69]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[69]~11 .lut_mask = 64'h4444444444444444;
defparam \Div1|auto_generated|divider|divider|StageOut[69]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~0_combout  = (!\ya~0_combout  & (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_11~5_sumout ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[60]~0 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[60]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[60]~10_combout  = (!\ya~0_combout  & (\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[50]~1_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ) # (\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ))))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[50]~1_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .lut_mask = 64'h0777077707770777;
defparam \Div1|auto_generated|divider|divider|StageOut[60]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[59]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[59]~12_combout  = (!\ya~0_combout  & (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_11~9_sumout ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[59]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[59]~12 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[59]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[59]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[59]~18_combout  = (\Div1|auto_generated|divider|divider|StageOut[49]~17_combout  & ((\Div1|auto_generated|divider|divider|op_11~1_sumout ) # (\ya~0_combout )))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[59]~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[59]~18 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[59]~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[58]~53 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[58]~53_combout  = (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  
// & (\Div1|auto_generated|divider|divider|StageOut[48]~52_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[48]~52_combout ))))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[48]~52_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[58]~53 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[58]~53 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[58]~53 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~39 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~39_combout  = (!\ya~0_combout  & (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_11~21_sumout ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~39 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[57]~39 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~39 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[57]~43 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[57]~43_combout  = (\Div1|auto_generated|divider|divider|StageOut[47]~42_combout  & ((\Div1|auto_generated|divider|divider|op_11~1_sumout ) # (\ya~0_combout )))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[47]~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[57]~43 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[57]~43 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[57]~43 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[56]~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[56]~33_combout  = (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  
// & (\Div1|auto_generated|divider|divider|StageOut[46]~32_combout )))) # (\ya~0_combout  & (((\Div1|auto_generated|divider|divider|StageOut[46]~32_combout ))))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[46]~32_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[56]~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[56]~33 .lut_mask = 64'h078F078F078F078F;
defparam \Div1|auto_generated|divider|divider|StageOut[56]~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[55]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[55]~22_combout  = (!\ya~0_combout  & (!\Div1|auto_generated|divider|divider|op_11~1_sumout  & \Div1|auto_generated|divider|divider|op_11~13_sumout ))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[55]~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[55]~22 .lut_mask = 64'h0808080808080808;
defparam \Div1|auto_generated|divider|divider|StageOut[55]~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[55]~24 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[55]~24_combout  = (\Div1|auto_generated|divider|divider|StageOut[45]~23_combout  & ((\Div1|auto_generated|divider|divider|op_11~1_sumout ) # (\ya~0_combout )))

	.dataa(!\ya~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[45]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[55]~24 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[55]~24 .lut_mask = 64'h0707070707070707;
defparam \Div1|auto_generated|divider|divider|StageOut[55]~24 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~60 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~60_combout  = (!\ya~0_combout  & ((!\Div1|auto_generated|divider|divider|op_11~1_sumout  & ((\Div1|auto_generated|divider|divider|op_11~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_11~1_sumout  
// & (\xa~7_combout )))) # (\ya~0_combout  & (\xa~7_combout ))

	.dataa(!\ya~0_combout ),
	.datab(!\xa~7_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_11~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_11~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~60 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[54]~60 .lut_mask = 64'h13B313B313B313B3;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~60 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan4~7 (
// Equation(s):
// \LessThan4~7_combout  = (\LessThan4~6_combout ) # (\LessThan4~1_combout )

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~7 .extended_lut = "off";
defparam \LessThan4~7 .lut_mask = 64'h7777777777777777;
defparam \LessThan4~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~37_sumout  = SUM(( (!\LessThan4~7_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~7_combout  & (!\Add1~29_sumout )) ) + ( VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|op_13~38  = CARRY(( (!\LessThan4~7_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~7_combout  & (!\Add1~29_sumout )) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\LessThan4~7_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~37 .lut_mask = 64'h000000000000FC30;
defparam \Div1|auto_generated|divider|divider|op_13~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~33_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & (\xa~6_combout )) ) 
// + ( !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~38  ))
// \Div1|auto_generated|divider|divider|op_13~34  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & (\xa~6_combout )) ) + ( 
// !\ya~6_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~38  ))

	.dataa(!\xa~6_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~33_sumout ),
	.datae(gnd),
	.dataf(!\ya~6_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~33 .lut_mask = 64'h000000FF000005F5;
defparam \Div1|auto_generated|divider|divider|op_13~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[54]~60_combout )) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~34  ))
// \Div1|auto_generated|divider|divider|op_13~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[54]~60_combout )) ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~34  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~29_sumout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~29 .lut_mask = 64'h000000FF000005AF;
defparam \Div1|auto_generated|divider|divider|op_13~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div1|auto_generated|divider|divider|StageOut[55]~22_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~30  ))
// \Div1|auto_generated|divider|divider|op_13~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div1|auto_generated|divider|divider|StageOut[55]~22_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~13 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_13~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[56]~33_combout )) ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~14  ))
// \Div1|auto_generated|divider|divider|op_13~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[56]~33_combout )) ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~17 .lut_mask = 64'h000000FF000005AF;
defparam \Div1|auto_generated|divider|divider|op_13~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div1|auto_generated|divider|divider|StageOut[57]~39_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~18  ))
// \Div1|auto_generated|divider|divider|op_13~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div1|auto_generated|divider|divider|StageOut[57]~39_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~21 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_13~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[58]~53_combout )) ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~22  ))
// \Div1|auto_generated|divider|divider|op_13~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[58]~53_combout )) ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~25 .lut_mask = 64'h000000FF000005AF;
defparam \Div1|auto_generated|divider|divider|op_13~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[59]~18_combout )) # (\Div1|auto_generated|divider|divider|StageOut[59]~12_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~26  ))
// \Div1|auto_generated|divider|divider|op_13~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[59]~18_combout )) # (\Div1|auto_generated|divider|divider|StageOut[59]~12_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_13~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_13~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~9 .lut_mask = 64'h000000FF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_13~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~5_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[60]~10_combout )) # (\Div1|auto_generated|divider|divider|StageOut[60]~0_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_13~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[60]~0_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[60]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_13~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div1|auto_generated|divider|divider|op_13~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_13~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_13~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_13~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_13~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_13~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_13~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_13~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[69]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[69]~19_combout  = (\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[59]~18_combout ) # (\Div1|auto_generated|divider|divider|StageOut[59]~12_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[59]~12_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[59]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[69]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[69]~19 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[69]~19 .lut_mask = 64'h1515151515151515;
defparam \Div1|auto_generated|divider|divider|StageOut[69]~19 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[68]~48 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[68]~48_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|op_12~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[68]~48 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[68]~48 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[68]~48 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[68]~54 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[68]~54_combout  = (\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[58]~53_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[58]~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[68]~54 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[68]~54 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[68]~54 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[77]~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[77]~38_combout  = (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|op_13~21_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[77]~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[77]~38 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[77]~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[67]~44 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[67]~44_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[57]~43_combout )) # (\Div1|auto_generated|divider|divider|StageOut[57]~39_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[57]~39_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[57]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[67]~44 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[67]~44 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[67]~44 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[66]~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[66]~30_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|op_12~17_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[66]~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[66]~30 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[66]~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[66]~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[66]~34_combout  = (\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[56]~33_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[56]~33_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[66]~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[66]~34 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[66]~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[75]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[75]~21_combout  = (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|op_13~13_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[75]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[75]~21 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[75]~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[65]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[65]~25_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & (((\Div1|auto_generated|divider|divider|op_12~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[55]~24_combout )) # (\Div1|auto_generated|divider|divider|StageOut[55]~22_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[55]~22_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[55]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[65]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[65]~25 .lut_mask = 64'h1B5F1B5F1B5F1B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[65]~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[64]~59 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[64]~59_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|op_12~29_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[64]~59 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[64]~59 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[64]~59 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[64]~61 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[64]~61_combout  = (\Div1|auto_generated|divider|divider|op_12~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[54]~60_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[54]~60_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[64]~61 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[64]~61 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[64]~61 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[73]~69 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[73]~69_combout  = (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|op_13~33_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[73]~69 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[73]~69 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[73]~69 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[63]~70 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[63]~70_combout  = (!\Div1|auto_generated|divider|divider|op_12~1_sumout  & ((\Div1|auto_generated|divider|divider|op_12~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_12~1_sumout  & (\xa~6_combout ))

	.dataa(!\xa~6_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_12~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_12~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[63]~70 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[63]~70 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[63]~70 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[72]~77 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[72]~77_combout  = (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|op_13~37_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[72]~77 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[72]~77 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[72]~77 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~37_sumout  = SUM(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div1|auto_generated|divider|divider|op_14~38  = CARRY(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~37 .lut_mask = 64'h000000000000F870;
defparam \Div1|auto_generated|divider|divider|op_14~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~33_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[72]~77_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) 
// # (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_14~38  ))
// \Div1|auto_generated|divider|divider|op_14~34  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[72]~77_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) # 
// (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_14~38  ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div1|auto_generated|divider|divider|op_14~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~29_sumout  = SUM(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[63]~70_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~34  ))
// \Div1|auto_generated|divider|divider|op_14~30  = CARRY(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[63]~70_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ) ) + ( 
// !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~34  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~29 .lut_mask = 64'h000000FF00000F3F;
defparam \Div1|auto_generated|divider|divider|op_14~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~30  ))
// \Div1|auto_generated|divider|divider|op_14~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_14~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~13_sumout  = SUM(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[65]~25_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~26  ))
// \Div1|auto_generated|divider|divider|op_14~14  = CARRY(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[65]~25_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ) ) + ( 
// !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~13 .lut_mask = 64'h000000FF00000F3F;
defparam \Div1|auto_generated|divider|divider|op_14~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~14  ))
// \Div1|auto_generated|divider|divider|op_14~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_14~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~21_sumout  = SUM(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[67]~44_combout )) # (\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ) ) + ( 
// !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~18  ))
// \Div1|auto_generated|divider|divider|op_14~22  = CARRY(( ((\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[67]~44_combout )) # (\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ) ) + ( 
// !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~21 .lut_mask = 64'h000000FF00000F3F;
defparam \Div1|auto_generated|divider|divider|op_14~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[68]~54_combout )) # (\Div1|auto_generated|divider|divider|StageOut[68]~48_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~22  ))
// \Div1|auto_generated|divider|divider|op_14~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[68]~54_combout )) # (\Div1|auto_generated|divider|divider|StageOut[68]~48_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_14~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_14~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_14~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[69]~19_combout )) # (\Div1|auto_generated|divider|divider|StageOut[69]~11_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_14~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[69]~11_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[69]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_14~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_14~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_14~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_14~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_14~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_14~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_14~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_14~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_14~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[87]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[87]~37_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_14~21_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[87]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[87]~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[87]~37 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[87]~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[78]~47 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[78]~47_combout  = (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|op_13~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[78]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[78]~47 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[78]~47 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[78]~47 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[78]~55 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[78]~55_combout  = (\Div1|auto_generated|divider|divider|op_13~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[68]~54_combout ) # (\Div1|auto_generated|divider|divider|StageOut[68]~48_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[68]~48_combout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[68]~54_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[78]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[78]~55 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[78]~55 .lut_mask = 64'h1515151515151515;
defparam \Div1|auto_generated|divider|divider|StageOut[78]~55 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[77]~45 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[77]~45_combout  = (\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[67]~44_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[67]~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[77]~45 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[77]~45 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[77]~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[86]~35 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[86]~35_combout  = ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~17_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_14~17_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[66]~34_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[86]~35 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[86]~35 .lut_mask = 64'h00001B5FFFFF1B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[86]~35 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[75]~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[75]~26_combout  = (\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[65]~25_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[65]~25_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[75]~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[75]~26 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[75]~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[84]~62 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[84]~62_combout  = ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~25_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_14~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~25_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_14~25_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[64]~61_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[84]~62 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[84]~62 .lut_mask = 64'h00001B5FFFFF1B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[84]~62 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[73]~71 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[73]~71_combout  = (\Div1|auto_generated|divider|divider|op_13~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[63]~70_combout )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[63]~70_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[73]~71 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[73]~71 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[73]~71 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[82]~78 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[82]~78_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_14~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[72]~77_combout ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[82]~78 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[82]~78 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[82]~78 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[81]~83 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[81]~83_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_14~37_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[81]~83 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[81]~83 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[81]~83 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~37_sumout  = SUM(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div1|auto_generated|divider|divider|op_3~38  = CARRY(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~37 .lut_mask = 64'h000000000000F870;
defparam \Div1|auto_generated|divider|divider|op_3~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~33_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[81]~83_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) 
// # (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_3~38  ))
// \Div1|auto_generated|divider|divider|op_3~34  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[81]~83_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) # 
// (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_3~38  ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div1|auto_generated|divider|divider|op_3~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~29_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[82]~78_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~34  ))
// \Div1|auto_generated|divider|divider|op_3~30  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[82]~78_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_3~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~30  ))
// \Div1|auto_generated|divider|divider|op_3~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_3~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~21_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[84]~62_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~26  ))
// \Div1|auto_generated|divider|divider|op_3~22  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[84]~62_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_3~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~22  ))
// \Div1|auto_generated|divider|divider|op_3~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_3~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~13_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[86]~35_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))
// \Div1|auto_generated|divider|divider|op_3~14  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[86]~35_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~13 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_3~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[77]~45_combout )) # (\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~14  ))
// \Div1|auto_generated|divider|divider|op_3~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[77]~45_combout )) # (\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_3~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_3~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_3~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[78]~55_combout )) # (\Div1|auto_generated|divider|divider|StageOut[78]~47_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_3~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[78]~47_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[78]~55_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_3~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_3~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_3~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_3~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_3~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[87]~46 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[87]~46_combout  = (\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|StageOut[77]~45_combout ) # (\Div1|auto_generated|divider|divider|StageOut[77]~38_combout )))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[77]~38_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[77]~45_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[87]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[87]~46 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[87]~46 .lut_mask = 64'h1313131313131313;
defparam \Div1|auto_generated|divider|divider|StageOut[87]~46 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[86]~64 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[86]~64_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_14~17_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[86]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[86]~64 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[86]~64 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[86]~64 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[86]~65 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[86]~65_combout  = ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~17_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[66]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[66]~30_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[66]~34_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[86]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[86]~65 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[86]~65 .lut_mask = 64'h00001B5F00001B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[86]~65 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[95]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[95]~27_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~9_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~9_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[75]~26_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[95]~27 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[95]~27 .lut_mask = 64'h00001D3FFFFF1D3F;
defparam \Div1|auto_generated|divider|divider|StageOut[95]~27 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[84]~66 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[84]~66_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_14~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[84]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[84]~66 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[84]~66 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[84]~66 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[84]~67 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[84]~67_combout  = ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_13~29_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[64]~61_combout )) # (\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[64]~59_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[64]~61_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[84]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[84]~67 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[84]~67 .lut_mask = 64'h00001B5F00001B5F;
defparam \Div1|auto_generated|divider|divider|StageOut[84]~67 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[93]~72 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[93]~72_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~25_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) 
// ) ) # ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~25_sumout  ) ) # ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~25_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[73]~71_combout )) # 
// (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[93]~72 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[93]~72 .lut_mask = 64'h00001D3FFFFF1D3F;
defparam \Div1|auto_generated|divider|divider|StageOut[93]~72 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[82]~80 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[82]~80_combout  = (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_14~33_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[82]~80 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[82]~80 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[82]~80 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[82]~81 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[82]~81_combout  = (\Div1|auto_generated|divider|divider|StageOut[72]~77_combout  & \Div1|auto_generated|divider|divider|op_14~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[72]~77_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[82]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[82]~81 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[82]~81 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[82]~81 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[91]~84 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[91]~84_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[81]~83_combout ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[91]~84 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[91]~84 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[91]~84 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[90]~89 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[90]~89_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~37_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[90]~89 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[90]~89 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[90]~89 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~37_sumout  = SUM(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div1|auto_generated|divider|divider|op_4~38  = CARRY(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~37 .lut_mask = 64'h000000000000F870;
defparam \Div1|auto_generated|divider|divider|op_4~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~33_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[90]~89_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) 
// # (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~38  ))
// \Div1|auto_generated|divider|divider|op_4~34  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[90]~89_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) # 
// (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_4~38  ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div1|auto_generated|divider|divider|op_4~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~29_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[91]~84_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~34  ))
// \Div1|auto_generated|divider|divider|op_4~30  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[91]~84_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_4~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[82]~81_combout )) # (\Div1|auto_generated|divider|divider|StageOut[82]~80_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~30  ))
// \Div1|auto_generated|divider|divider|op_4~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[82]~81_combout )) # (\Div1|auto_generated|divider|divider|StageOut[82]~80_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[82]~80_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[82]~81_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~21_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[93]~72_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~26  ))
// \Div1|auto_generated|divider|divider|op_4~22  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[93]~72_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[84]~67_combout )) # (\Div1|auto_generated|divider|divider|StageOut[84]~66_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~22  ))
// \Div1|auto_generated|divider|divider|op_4~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[84]~67_combout )) # (\Div1|auto_generated|divider|divider|StageOut[84]~66_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[84]~66_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[84]~67_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[95]~27_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))
// \Div1|auto_generated|divider|divider|op_4~10  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[95]~27_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[86]~65_combout )) # (\Div1|auto_generated|divider|divider|StageOut[86]~64_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))
// \Div1|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[86]~65_combout )) # (\Div1|auto_generated|divider|divider|StageOut[86]~64_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[86]~64_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[86]~65_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (((\Div1|auto_generated|divider|divider|op_3~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[87]~46_combout )) # (\Div1|auto_generated|divider|divider|StageOut[87]~37_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[87]~37_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[87]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_4~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_4~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_4~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_4~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~20_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~20 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[105]~20 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~20 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[96]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[96]~29_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~13_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[96]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[96]~29 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[96]~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[96]~36 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[96]~36_combout  = (\Div1|auto_generated|divider|divider|StageOut[86]~35_combout  & \Div1|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[86]~35_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[96]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[96]~36 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[96]~36 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[96]~36 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[95]~56 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[95]~56_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~9_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[95]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[95]~56 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[95]~56 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[95]~56 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[95]~57 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[95]~57_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~13_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[75]~26_combout )) # (\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[75]~21_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[75]~26_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[95]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[95]~57 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[95]~57 .lut_mask = 64'h00001D3F00001D3F;
defparam \Div1|auto_generated|divider|divider|StageOut[95]~57 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~68 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~68_combout  = ( \Div1|auto_generated|divider|divider|op_4~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~17_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[84]~62_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~68 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~68 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~68 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[93]~74 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[93]~74_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[93]~74 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[93]~74 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[93]~74 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[93]~75 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[93]~75_combout  = ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_14~29_sumout )))) # 
// (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|StageOut[73]~71_combout )) # (\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[73]~69_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_14~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[73]~71_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[93]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[93]~75 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[93]~75 .lut_mask = 64'h00001D3F00001D3F;
defparam \Div1|auto_generated|divider|divider|StageOut[93]~75 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~82 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~82_combout  = ( \Div1|auto_generated|divider|divider|op_4~25_sumout  & ( (!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_4~25_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[82]~78_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~82 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~82 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~82 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[91]~86 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[91]~86_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & \Div1|auto_generated|divider|divider|op_3~33_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[91]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[91]~86 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[91]~86 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[91]~86 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[91]~87 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[91]~87_combout  = (\Div1|auto_generated|divider|divider|StageOut[81]~83_combout  & \Div1|auto_generated|divider|divider|op_3~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[81]~83_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[91]~87 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[91]~87 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[91]~87 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~91 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~91_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[90]~89_combout ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~91 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~91 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~91 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[99]~92 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[99]~92_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~37_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[99]~92 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[99]~92 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[99]~92 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~37_sumout  = SUM(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( 
// !VCC ))
// \Div1|auto_generated|divider|divider|op_5~38  = CARRY(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( !VCC 
// ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~38 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~37 .lut_mask = 64'h000000000000F870;
defparam \Div1|auto_generated|divider|divider|op_5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~33_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[99]~92_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) 
// # (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_5~38  ))
// \Div1|auto_generated|divider|divider|op_5~34  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[99]~92_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) # 
// (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_5~38  ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~33 .lut_mask = 64'h0000078F000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~29_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[100]~91_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~34  ))
// \Div1|auto_generated|divider|divider|op_5~30  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[100]~91_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[100]~91_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~29 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[91]~87_combout )) # (\Div1|auto_generated|divider|divider|StageOut[91]~86_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~30  ))
// \Div1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[91]~87_combout )) # (\Div1|auto_generated|divider|divider|StageOut[91]~86_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[91]~86_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[91]~87_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[102]~82_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~26  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[102]~82_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[102]~82_combout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[93]~75_combout )) # (\Div1|auto_generated|divider|divider|StageOut[93]~74_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[93]~75_combout )) # (\Div1|auto_generated|divider|divider|StageOut[93]~74_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[93]~74_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[93]~75_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \Div1|auto_generated|divider|divider|StageOut[104]~68_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[104]~68_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[104]~68_combout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[95]~57_combout )) # (\Div1|auto_generated|divider|divider|StageOut[95]~56_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[95]~57_combout )) # (\Div1|auto_generated|divider|divider|StageOut[95]~56_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[95]~56_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[95]~57_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[96]~36_combout )) # (\Div1|auto_generated|divider|divider|StageOut[96]~29_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[96]~29_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[96]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[105]~28 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[105]~28_combout  = (\Div1|auto_generated|divider|divider|StageOut[95]~27_combout  & \Div1|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[95]~27_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[105]~28 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~58 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~58_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~17_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~58 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~58 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~58 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[104]~63 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[104]~63_combout  = (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[84]~62_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[104]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[104]~63 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[104]~63 .lut_mask = 64'h001D001D001D001D;
defparam \Div1|auto_generated|divider|divider|StageOut[104]~63 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[113]~73 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[113]~73_combout  = ( \Div1|auto_generated|divider|divider|op_5~17_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_4~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[93]~72_combout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~17_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[93]~72_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[93]~72_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[113]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[113]~73 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[113]~73 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div1|auto_generated|divider|divider|StageOut[113]~73 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~76 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~76_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~25_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~76 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~76 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~76 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[102]~79 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[102]~79_combout  = (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((\Div1|auto_generated|divider|divider|op_3~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ))))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[82]~78_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_3~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[102]~79 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[102]~79 .lut_mask = 64'h001D001D001D001D;
defparam \Div1|auto_generated|divider|divider|StageOut[102]~79 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[111]~85 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[111]~85_combout  = ( \Div1|auto_generated|divider|divider|op_5~25_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div1|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & (\Div1|auto_generated|divider|divider|StageOut[91]~84_combout ))) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~25_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_4~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[91]~84_combout )))) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[91]~84_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_5~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[111]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[111]~85 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[111]~85 .lut_mask = 64'h001DFF1D001DFF1D;
defparam \Div1|auto_generated|divider|divider|StageOut[111]~85 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~88 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~88_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & \Div1|auto_generated|divider|divider|op_4~33_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~88 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~88 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~88 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[100]~90 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[100]~90_combout  = (\Div1|auto_generated|divider|divider|StageOut[90]~89_combout  & \Div1|auto_generated|divider|divider|op_4~1_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[90]~89_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[100]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[100]~90 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[100]~90 .lut_mask = 64'h1111111111111111;
defparam \Div1|auto_generated|divider|divider|StageOut[100]~90 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[109]~93 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[109]~93_combout  = (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[99]~92_combout ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[99]~92_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[109]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[109]~93 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[109]~93 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \Div1|auto_generated|divider|divider|StageOut[109]~93 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[108]~94 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[108]~94_combout  = (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_5~37_sumout )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[108]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[108]~94 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[108]~94 .lut_mask = 64'h2222222222222222;
defparam \Div1|auto_generated|divider|divider|StageOut[108]~94 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~38_cout  = CARRY(( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~29_sumout ))) # (\LessThan4~6_combout  & (!\Add1~29_sumout )))) # (\LessThan4~1_combout  & (((!\Add1~29_sumout )))) ) + ( VCC ) + ( 
// !VCC ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~29_sumout ),
	.datad(!\Add3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~38 .lut_mask = 64'h000000000000F870;
defparam \Div1|auto_generated|divider|divider|op_6~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~34_cout  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[108]~94_combout  ) + ( (!\LessThan4~1_combout  & ((!\LessThan4~6_combout  & ((!\Add3~25_sumout ))) # (\LessThan4~6_combout  & (!\Add1~25_sumout )))) 
// # (\LessThan4~1_combout  & (((!\Add1~25_sumout )))) ) + ( \Div1|auto_generated|divider|divider|op_6~38_cout  ))

	.dataa(!\LessThan4~1_combout ),
	.datab(!\LessThan4~6_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[108]~94_combout ),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~34 .lut_mask = 64'h0000078F000000FF;
defparam \Div1|auto_generated|divider|divider|op_6~34 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~30_cout  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[109]~93_combout  ) + ( !\ya~5_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[109]~93_combout ),
	.datae(gnd),
	.dataf(!\ya~5_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~30 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_6~30 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[100]~90_combout )) # (\Div1|auto_generated|divider|divider|StageOut[100]~88_combout ))) ) + ( !\ya~4_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~30_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[100]~88_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[100]~90_combout ),
	.datae(gnd),
	.dataf(!\ya~4_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[111]~85_combout  ) + ( !\ya~3_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[111]~85_combout ),
	.datae(gnd),
	.dataf(!\ya~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[102]~79_combout )) # (\Div1|auto_generated|divider|divider|StageOut[102]~76_combout ))) ) + ( !\ya~2_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[102]~76_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[102]~79_combout ),
	.datae(gnd),
	.dataf(!\ya~2_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( \Div1|auto_generated|divider|divider|StageOut[113]~73_combout  ) + ( !\ya~1_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[113]~73_combout ),
	.datae(gnd),
	.dataf(!\ya~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h000000FF000000FF;
defparam \Div1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[104]~63_combout )) # (\Div1|auto_generated|divider|divider|StageOut[104]~58_combout ))) ) + ( !\ya~0_combout  ) + ( \Div1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[104]~58_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[104]~63_combout ),
	.datae(gnd),
	.dataf(!\ya~0_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h000000FF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[105]~28_combout )) # (\Div1|auto_generated|divider|divider|StageOut[105]~20_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[105]~20_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[105]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\Div1|auto_generated|divider|divider|op_4~1_sumout  $ (!\Div1|auto_generated|divider|divider|op_13~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// \Div1|auto_generated|divider|divider|op_13~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout ))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ))))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((!\Div1|auto_generated|divider|divider|op_4~1_sumout  & !\Div1|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # (\Div1|auto_generated|divider|divider|op_13~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div1|auto_generated|divider|divider|op_4~1_sumout )) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_13~1_sumout ))))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & (((!\Div1|auto_generated|divider|divider|op_14~1_sumout  & \Div1|auto_generated|divider|divider|op_13~1_sumout )) # 
// (\Div1|auto_generated|divider|divider|op_4~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_6~1_sumout  & (\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_13~1_sumout )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h3B0544DADC80AB7D;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~2 (
// Equation(s):
// \a~2_combout  = (!\Equal4~4_combout  & ((!\LessThan5~3_combout  & ((\Mux12~0_combout ))) # (\LessThan5~3_combout  & (!\Mux7~0_combout ))))

	.dataa(!\Mux7~0_combout ),
	.datab(!\LessThan5~3_combout ),
	.datac(!\Equal4~4_combout ),
	.datad(!\Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~2 .extended_lut = "off";
defparam \a~2 .lut_mask = 64'h20E020E020E020E0;
defparam \a~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( !\LessThan3~4_combout  $ (!\a~2_combout  $ (((\LessThan4~6_combout ) # (\LessThan4~1_combout )))) ) + ( !\LessThan3~4_combout  $ (((!\LessThan4~1_combout  & !\LessThan4~6_combout ))) ) + ( !VCC ))
// \Add4~2  = CARRY(( !\LessThan3~4_combout  $ (!\a~2_combout  $ (((\LessThan4~6_combout ) # (\LessThan4~1_combout )))) ) + ( !\LessThan3~4_combout  $ (((!\LessThan4~1_combout  & !\LessThan4~6_combout ))) ) + ( !VCC ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\LessThan4~6_combout ),
	.datad(!\a~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000959500006A95;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~1 (
// Equation(s):
// \atan2~1_combout  = (\atan2~0_combout  & \Add4~1_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~1 .extended_lut = "off";
defparam \atan2~1 .lut_mask = 64'h1111111111111111;
defparam \atan2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (!\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout ))) # (\Div0|auto_generated|divider|divider|op_3~1_sumout  & (!\Div0|auto_generated|divider|divider|op_13~1_sumout  $ 
// (((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout ))))) ) ) ) # ( \Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & (!\Div0|auto_generated|divider|divider|op_13~1_sumout  $ (((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout ))))) # 
// (\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_13~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_6~1_sumout )))) # (\Div0|auto_generated|divider|divider|op_13~1_sumout  & (((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'hB88CD77641132CEC;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((\Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (!\Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (\Div1|auto_generated|divider|divider|op_13~1_sumout  & 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout ))) # (\Div1|auto_generated|divider|divider|op_3~1_sumout  & (!\Div1|auto_generated|divider|divider|op_13~1_sumout  $ 
// (((\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ))))) ) ) ) # ( \Div1|auto_generated|divider|divider|op_4~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & (!\Div1|auto_generated|divider|divider|op_13~1_sumout  $ (((\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout ))))) # 
// (\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_13~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_4~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_14~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_3~1_sumout ) # 
// ((\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & (((!\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'hB88CD77641132CEC;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~3 (
// Equation(s):
// \a~3_combout  = (!\Equal4~4_combout  & ((!\LessThan5~3_combout  & ((!\Mux11~0_combout ))) # (\LessThan5~3_combout  & (\Mux6~0_combout ))))

	.dataa(!\LessThan5~3_combout ),
	.datab(!\Equal4~4_combout ),
	.datac(!\Mux6~0_combout ),
	.datad(!\Mux11~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~3 .extended_lut = "off";
defparam \a~3 .lut_mask = 64'h8C048C048C048C04;
defparam \a~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( !\LessThan3~4_combout  $ (!\a~3_combout  $ (((\LessThan4~6_combout ) # (\LessThan4~1_combout )))) ) + ( GND ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( !\LessThan3~4_combout  $ (!\a~3_combout  $ (((\LessThan4~6_combout ) # (\LessThan4~1_combout )))) ) + ( GND ) + ( \Add4~2  ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~1_combout ),
	.datac(!\a~3_combout ),
	.datad(!\LessThan4~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000FFFF000069A5;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~2 (
// Equation(s):
// \atan2~2_combout  = (\atan2~0_combout  & \Add4~5_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~2 .extended_lut = "off";
defparam \atan2~2 .lut_mask = 64'h1111111111111111;
defparam \atan2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_14~1_sumout ) # 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~1_sumout  & ( \Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_6~1_sumout )))) # 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & !\Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( 
// \Div0|auto_generated|divider|divider|op_13~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout )))) # (\Div0|auto_generated|divider|divider|op_14~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_6~1_sumout )) # (\Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_13~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|op_14~1_sumout ) # ((\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout )))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'hABBB1337DCC4C888;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( ((\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_4~1_sumout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_13~1_sumout  & ( \Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (((\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout )) # (\Div1|auto_generated|divider|divider|op_4~1_sumout ))) # 
// (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (\Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (\Div1|auto_generated|divider|divider|op_5~1_sumout )))) ) ) ) # ( 
// \Div1|auto_generated|divider|divider|op_13~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # 
// ((!\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|op_6~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_6~1_sumout )))) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_13~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_3~1_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_14~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|op_6~1_sumout )))) ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h5444ECC8233B3777;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~1 (
// Equation(s):
// \a~1_combout  = (!\LessThan5~3_combout  & ((\Mux10~0_combout ))) # (\LessThan5~3_combout  & (\Mux5~0_combout ))

	.dataa(!\LessThan5~3_combout ),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~1 .extended_lut = "off";
defparam \a~1 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \a~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~1_combout )))) ) + ( GND ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~1_combout )))) ) + ( GND ) + ( \Add4~6  ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\Equal4~4_combout ),
	.datad(!\a~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000FFFF00006696;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~3 (
// Equation(s):
// \atan2~3_combout  = (\atan2~0_combout  & \Add4~9_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~3 .extended_lut = "off";
defparam \atan2~3 .lut_mask = 64'h1111111111111111;
defparam \atan2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div1|auto_generated|divider|divider|op_6~1_sumout  & !\Div1|auto_generated|divider|divider|op_5~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'hF800F800F800F800;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (!\Div1|auto_generated|divider|divider|op_4~1_sumout  & (!\Div1|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div1|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div1|auto_generated|divider|divider|op_5~1_sumout ))))

	.dataa(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'hE000E000E000E000;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~8 (
// Equation(s):
// \a~8_combout  = ( !\LessThan5~3_combout  & ( ((!\Div1|auto_generated|divider|divider|op_14~1_sumout  & (\Mux9~0_combout  & ((\Div1|auto_generated|divider|divider|op_13~1_sumout )))) # (\Div1|auto_generated|divider|divider|op_14~1_sumout  & 
// ((!\Div1|auto_generated|divider|divider|op_13~1_sumout  & (!\Mux9~0_combout )) # (\Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\Mux9~1_combout )))))) ) ) # ( \LessThan5~3_combout  & ( (!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (((!\Div0|auto_generated|divider|divider|op_14~1_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Mux9~0_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datae(!\LessThan5~3_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datag(!\Mux9~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~8 .extended_lut = "on";
defparam \a~8 .lut_mask = 64'h00CCA0A033F0A0A0;
defparam \a~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_4~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|op_5~1_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'hF800F800F800F800;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|op_3~1_sumout  & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div0|auto_generated|divider|divider|op_5~1_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'hE000E000E000E000;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~0 (
// Equation(s):
// \a~0_combout  = ( \Mux4~0_combout  & ( \Mux4~1_combout  & ( ((\Div0|auto_generated|divider|divider|op_14~1_sumout  & \LessThan5~3_combout )) # (\a~8_combout ) ) ) ) # ( !\Mux4~0_combout  & ( \Mux4~1_combout  & ( 
// ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & \LessThan5~3_combout )) # (\a~8_combout ) ) ) ) # ( \Mux4~0_combout  & ( !\Mux4~1_combout  & ( ((!\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_14~1_sumout  & \LessThan5~3_combout ))) # (\a~8_combout ) ) ) ) # ( !\Mux4~0_combout  & ( !\Mux4~1_combout  & ( ((\Div0|auto_generated|divider|divider|op_13~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_14~1_sumout  & \LessThan5~3_combout ))) # (\a~8_combout ) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\LessThan5~3_combout ),
	.datad(!\a~8_combout ),
	.datae(!\Mux4~0_combout ),
	.dataf(!\Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~0 .extended_lut = "off";
defparam \a~0 .lut_mask = 64'h04FF02FF05FF03FF;
defparam \a~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~0_combout )))) ) + ( GND ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~0_combout )))) ) + ( GND ) + ( \Add4~10  ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\Equal4~4_combout ),
	.datad(!\a~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000FFFF00006696;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~4 (
// Equation(s):
// \atan2~4_combout  = (\atan2~0_combout  & \Add4~13_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~4 .extended_lut = "off";
defparam \atan2~4 .lut_mask = 64'h1111111111111111;
defparam \atan2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \a~4 (
// Equation(s):
// \a~4_combout  = ( !\LessThan5~3_combout  & ( (((\Div1|auto_generated|divider|divider|op_13~1_sumout  & ((!\Mux9~0_combout ) # (\Div1|auto_generated|divider|divider|op_14~1_sumout ))))) ) ) # ( \LessThan5~3_combout  & ( 
// (!\Div0|auto_generated|divider|divider|op_13~1_sumout ) # ((!\Div0|auto_generated|divider|divider|op_14~1_sumout  & (\Mux4~0_combout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_13~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_14~1_sumout ),
	.datac(!\Mux4~0_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_13~1_sumout ),
	.datae(!\LessThan5~3_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_14~1_sumout ),
	.datag(!\Mux9~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\a~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \a~4 .extended_lut = "on";
defparam \a~4 .lut_mask = 64'h00F0AEAE00FFAEAE;
defparam \a~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~4_combout )))) ) + ( GND ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\Equal4~4_combout  & \a~4_combout )))) ) + ( GND ) + ( \Add4~14  ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\Equal4~4_combout ),
	.datad(!\a~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000FFFF00006696;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~5 (
// Equation(s):
// \atan2~5_combout  = (\atan2~0_combout  & \Add4~17_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~5 .extended_lut = "off";
defparam \atan2~5 .lut_mask = 64'h1111111111111111;
defparam \atan2~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\LessThan5~3_combout ) # (\Equal4~4_combout )))) ) + ( GND ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( !\LessThan3~4_combout  $ (!\LessThan4~7_combout  $ (((!\LessThan5~3_combout ) # (\Equal4~4_combout )))) ) + ( GND ) + ( \Add4~18  ))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\Equal4~4_combout ),
	.datad(!\LessThan5~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000FFFF00009969;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~6 (
// Equation(s):
// \atan2~6_combout  = (\atan2~0_combout  & \Add4~21_sumout )

	.dataa(!\atan2~0_combout ),
	.datab(!\Add4~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~6 .extended_lut = "off";
defparam \atan2~6 .lut_mask = 64'h1111111111111111;
defparam \atan2~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan3~5 (
// Equation(s):
// \LessThan3~5_combout  = ( \LessThan3~2_combout  ) # ( !\LessThan3~2_combout  & ( (\Equal3~0_combout  & ((!\atan_zero[3]~input_o  & ((\LessThan3~1_combout ) # (\atan_x[3]~input_o ))) # (\atan_zero[3]~input_o  & (\atan_x[3]~input_o  & \LessThan3~1_combout 
// )))) ) )

	.dataa(!\atan_zero[3]~input_o ),
	.datab(!\atan_x[3]~input_o ),
	.datac(!\Equal3~0_combout ),
	.datad(!\LessThan3~1_combout ),
	.datae(!\LessThan3~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~5 .extended_lut = "off";
defparam \LessThan3~5 .lut_mask = 64'h020BFFFF020BFFFF;
defparam \LessThan3~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( !\LessThan4~7_combout  $ (((!\atan_zero[7]~input_o  & (!\atan_x[7]~input_o  & !\LessThan3~5_combout )) # (\atan_zero[7]~input_o  & ((!\atan_x[7]~input_o ) # (!\LessThan3~5_combout ))))) ) + ( GND ) + ( \Add4~22  ))

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_x[7]~input_o ),
	.datac(!\LessThan4~7_combout ),
	.datad(!\LessThan3~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000FFFF00002DB4;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~7 (
// Equation(s):
// \atan2~7_combout  = (!\atan2~0_combout  & (!\Equal2~2_combout )) # (\atan2~0_combout  & ((\Add4~25_sumout )))

	.dataa(!\Equal2~2_combout ),
	.datab(!\atan2~0_combout ),
	.datac(!\Add4~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~7 .extended_lut = "off";
defparam \atan2~7 .lut_mask = 64'h8B8B8B8B8B8B8B8B;
defparam \atan2~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = (!\atan_zero[1]~input_o  & (\atan_zero[0]~input_o  & (!\atan_x[0]~input_o  & !\atan_x[1]~input_o ))) # (\atan_zero[1]~input_o  & ((!\atan_x[1]~input_o ) # ((\atan_zero[0]~input_o  & !\atan_x[0]~input_o ))))

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_x[0]~input_o ),
	.datac(!\atan_zero[1]~input_o ),
	.datad(!\atan_x[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h4F044F044F044F04;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( \LessThan1~0_combout  & ( (!\atan_zero[3]~input_o  & (!\atan_x[3]~input_o  & ((!\atan_x[2]~input_o ) # (\atan_zero[2]~input_o )))) # (\atan_zero[3]~input_o  & (((!\atan_x[2]~input_o ) # (!\atan_x[3]~input_o )) # 
// (\atan_zero[2]~input_o ))) ) ) # ( !\LessThan1~0_combout  & ( (!\atan_zero[3]~input_o  & (\atan_zero[2]~input_o  & (!\atan_x[2]~input_o  & !\atan_x[3]~input_o ))) # (\atan_zero[3]~input_o  & ((!\atan_x[3]~input_o ) # ((\atan_zero[2]~input_o  & 
// !\atan_x[2]~input_o )))) ) )

	.dataa(!\atan_zero[2]~input_o ),
	.datab(!\atan_x[2]~input_o ),
	.datac(!\atan_zero[3]~input_o ),
	.datad(!\atan_x[3]~input_o ),
	.datae(!\LessThan1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h4F04DF0D4F04DF0D;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~1_combout  & ( (!\atan_zero[5]~input_o  & (!\atan_x[5]~input_o  & ((!\atan_x[4]~input_o ) # (\atan_zero[4]~input_o )))) # (\atan_zero[5]~input_o  & (((!\atan_x[4]~input_o ) # (!\atan_x[5]~input_o )) # 
// (\atan_zero[4]~input_o ))) ) ) # ( !\LessThan1~1_combout  & ( (!\atan_zero[5]~input_o  & (\atan_zero[4]~input_o  & (!\atan_x[4]~input_o  & !\atan_x[5]~input_o ))) # (\atan_zero[5]~input_o  & ((!\atan_x[5]~input_o ) # ((\atan_zero[4]~input_o  & 
// !\atan_x[4]~input_o )))) ) )

	.dataa(!\atan_zero[4]~input_o ),
	.datab(!\atan_x[4]~input_o ),
	.datac(!\atan_zero[5]~input_o ),
	.datad(!\atan_x[5]~input_o ),
	.datae(!\LessThan1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h4F04DF0D4F04DF0D;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \LessThan1~2_combout  & ( (!\atan_zero[7]~input_o  & (!\atan_x[7]~input_o  & ((!\atan_x[6]~input_o ) # (\atan_zero[6]~input_o )))) # (\atan_zero[7]~input_o  & ((!\atan_x[7]~input_o ) # ((!\atan_x[6]~input_o ) # 
// (\atan_zero[6]~input_o )))) ) ) # ( !\LessThan1~2_combout  & ( (!\atan_zero[7]~input_o  & (!\atan_x[7]~input_o  & (\atan_zero[6]~input_o  & !\atan_x[6]~input_o ))) # (\atan_zero[7]~input_o  & ((!\atan_x[7]~input_o ) # ((\atan_zero[6]~input_o  & 
// !\atan_x[6]~input_o )))) ) )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_x[7]~input_o ),
	.datac(!\atan_zero[6]~input_o ),
	.datad(!\atan_x[6]~input_o ),
	.datae(!\LessThan1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h4D44DD4D4D44DD4D;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \atan_y[1]~input_o  & ( \atan_y[2]~input_o  & ( (\atan_zero[0]~input_o  & (\atan_zero[1]~input_o  & (\atan_zero[2]~input_o  & !\atan_y[0]~input_o ))) ) ) ) # ( !\atan_y[1]~input_o  & ( \atan_y[2]~input_o  & ( 
// (\atan_zero[2]~input_o  & (((\atan_zero[0]~input_o  & !\atan_y[0]~input_o )) # (\atan_zero[1]~input_o ))) ) ) ) # ( \atan_y[1]~input_o  & ( !\atan_y[2]~input_o  & ( ((\atan_zero[0]~input_o  & (\atan_zero[1]~input_o  & !\atan_y[0]~input_o ))) # 
// (\atan_zero[2]~input_o ) ) ) ) # ( !\atan_y[1]~input_o  & ( !\atan_y[2]~input_o  & ( (((\atan_zero[0]~input_o  & !\atan_y[0]~input_o )) # (\atan_zero[2]~input_o )) # (\atan_zero[1]~input_o ) ) ) )

	.dataa(!\atan_zero[0]~input_o ),
	.datab(!\atan_zero[1]~input_o ),
	.datac(!\atan_zero[2]~input_o ),
	.datad(!\atan_y[0]~input_o ),
	.datae(!\atan_y[1]~input_o ),
	.dataf(!\atan_y[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h7F3F1F0F07030100;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \LessThan2~0_combout  & ( (!\atan_zero[4]~input_o  & (!\atan_y[4]~input_o  & ((!\atan_y[3]~input_o ) # (\atan_zero[3]~input_o )))) # (\atan_zero[4]~input_o  & (((!\atan_y[3]~input_o ) # (!\atan_y[4]~input_o )) # 
// (\atan_zero[3]~input_o ))) ) ) # ( !\LessThan2~0_combout  & ( (!\atan_zero[4]~input_o  & (\atan_zero[3]~input_o  & (!\atan_y[3]~input_o  & !\atan_y[4]~input_o ))) # (\atan_zero[4]~input_o  & ((!\atan_y[4]~input_o ) # ((\atan_zero[3]~input_o  & 
// !\atan_y[3]~input_o )))) ) )

	.dataa(!\atan_zero[3]~input_o ),
	.datab(!\atan_zero[4]~input_o ),
	.datac(!\atan_y[3]~input_o ),
	.datad(!\atan_y[4]~input_o ),
	.datae(!\LessThan2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h7310F7317310F731;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( \LessThan2~1_combout  & ( (!\atan_zero[6]~input_o  & (!\atan_y[6]~input_o  & ((!\atan_y[5]~input_o ) # (\atan_zero[5]~input_o )))) # (\atan_zero[6]~input_o  & (((!\atan_y[5]~input_o ) # (!\atan_y[6]~input_o )) # 
// (\atan_zero[5]~input_o ))) ) ) # ( !\LessThan2~1_combout  & ( (!\atan_zero[6]~input_o  & (\atan_zero[5]~input_o  & (!\atan_y[5]~input_o  & !\atan_y[6]~input_o ))) # (\atan_zero[6]~input_o  & ((!\atan_y[6]~input_o ) # ((\atan_zero[5]~input_o  & 
// !\atan_y[5]~input_o )))) ) )

	.dataa(!\atan_zero[5]~input_o ),
	.datab(!\atan_zero[6]~input_o ),
	.datac(!\atan_y[5]~input_o ),
	.datad(!\atan_y[6]~input_o ),
	.datae(!\LessThan2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h7310F7317310F731;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~8 (
// Equation(s):
// \atan2~8_combout  = ( \LessThan2~2_combout  & ( (!\Equal2~2_combout  & (((!\atan_y[7]~input_o )) # (\atan_zero[7]~input_o ))) # (\Equal2~2_combout  & (((\LessThan1~3_combout )))) ) ) # ( !\LessThan2~2_combout  & ( (!\Equal2~2_combout  & 
// (\atan_zero[7]~input_o  & (!\atan_y[7]~input_o ))) # (\Equal2~2_combout  & (((\LessThan1~3_combout )))) ) )

	.dataa(!\atan_zero[7]~input_o ),
	.datab(!\atan_y[7]~input_o ),
	.datac(!\Equal2~2_combout ),
	.datad(!\LessThan1~3_combout ),
	.datae(!\LessThan2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~8 .extended_lut = "off";
defparam \atan2~8 .lut_mask = 64'h404FD0DF404FD0DF;
defparam \atan2~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~9 (
// Equation(s):
// \atan2~9_combout  = (\LessThan5~3_combout  & (!\Equal4~4_combout  & (!\LessThan3~4_combout  $ (!\LessThan4~7_combout ))))

	.dataa(!\LessThan3~4_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\LessThan5~3_combout ),
	.datad(!\Equal4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~9 .extended_lut = "off";
defparam \atan2~9 .lut_mask = 64'h0600060006000600;
defparam \atan2~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~10 (
// Equation(s):
// \atan2~10_combout  = ( \atan2~9_combout  & ( (\Mux7~0_combout  & (!\Mux6~0_combout  & (!\a~1_combout  & !\a~4_combout ))) ) )

	.dataa(!\Mux7~0_combout ),
	.datab(!\Mux6~0_combout ),
	.datac(!\a~1_combout ),
	.datad(!\a~4_combout ),
	.datae(!\atan2~9_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~10 .extended_lut = "off";
defparam \atan2~10 .lut_mask = 64'h0000400000004000;
defparam \atan2~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \atan2~11 (
// Equation(s):
// \atan2~11_combout  = ( \atan2~10_combout  & ( (!\atan2~0_combout  & (((\atan2~8_combout )))) # (\atan2~0_combout  & (!\LessThan4~7_combout  $ ((!\a~0_combout )))) ) ) # ( !\atan2~10_combout  & ( (!\atan2~0_combout  & ((\atan2~8_combout ))) # 
// (\atan2~0_combout  & (!\LessThan4~7_combout )) ) )

	.dataa(!\atan2~0_combout ),
	.datab(!\LessThan4~7_combout ),
	.datac(!\a~0_combout ),
	.datad(!\atan2~8_combout ),
	.datae(!\atan2~10_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\atan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \atan2~11 .extended_lut = "off";
defparam \atan2~11 .lut_mask = 64'h44EE14BE44EE14BE;
defparam \atan2~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_pll_refclk_select \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLK50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RST~input_o ),
	.pfden(gnd),
	.refclkin(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1195.0 mhz";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 120;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 119;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 5;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 5;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_reconfig \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

cyclonev_pll_output_counter \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 5;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 5;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "119.5 mhz";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 1;
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~45 (
// Equation(s):
// \part2|Add9~45_sumout  = SUM(( \part2|process_2:x[0]~q  ) + ( VCC ) + ( !VCC ))
// \part2|Add9~46  = CARRY(( \part2|process_2:x[0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~45_sumout ),
	.cout(\part2|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~45 .extended_lut = "off";
defparam \part2|Add9~45 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add9~45 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan8~0 (
// Equation(s):
// \part2|LessThan8~0_combout  = (!\part2|process_2:x[8]~q  & (!\part2|process_2:x[9]~q  & !\part2|process_2:x[10]~q ))

	.dataa(!\part2|process_2:x[8]~q ),
	.datab(!\part2|process_2:x[9]~q ),
	.datac(!\part2|process_2:x[10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan8~0 .extended_lut = "off";
defparam \part2|LessThan8~0 .lut_mask = 64'h8080808080808080;
defparam \part2|LessThan8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~41 (
// Equation(s):
// \part2|Add10~41_sumout  = SUM(( \part2|process_2:y[0]~q  ) + ( VCC ) + ( !VCC ))
// \part2|Add10~42  = CARRY(( \part2|process_2:y[0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~41_sumout ),
	.cout(\part2|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~41 .extended_lut = "off";
defparam \part2|Add10~41 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add10~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~5 (
// Equation(s):
// \part2|Add10~5_sumout  = SUM(( \part2|process_2:y[1]~q  ) + ( GND ) + ( \part2|Add10~42  ))
// \part2|Add10~6  = CARRY(( \part2|process_2:y[1]~q  ) + ( GND ) + ( \part2|Add10~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~5_sumout ),
	.cout(\part2|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~5 .extended_lut = "off";
defparam \part2|Add10~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[1] .is_wysiwyg = "true";
defparam \part2|process_2:y[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~1 (
// Equation(s):
// \part2|Add10~1_sumout  = SUM(( \part2|process_2:y[2]~q  ) + ( GND ) + ( \part2|Add10~6  ))
// \part2|Add10~2  = CARRY(( \part2|process_2:y[2]~q  ) + ( GND ) + ( \part2|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~1_sumout ),
	.cout(\part2|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~1 .extended_lut = "off";
defparam \part2|Add10~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[2] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[2] .is_wysiwyg = "true";
defparam \part2|process_2:y[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~17 (
// Equation(s):
// \part2|Add10~17_sumout  = SUM(( \part2|process_2:y[3]~q  ) + ( GND ) + ( \part2|Add10~2  ))
// \part2|Add10~18  = CARRY(( \part2|process_2:y[3]~q  ) + ( GND ) + ( \part2|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~17_sumout ),
	.cout(\part2|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~17 .extended_lut = "off";
defparam \part2|Add10~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[3] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[3] .is_wysiwyg = "true";
defparam \part2|process_2:y[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~13 (
// Equation(s):
// \part2|Add10~13_sumout  = SUM(( \part2|process_2:y[4]~q  ) + ( GND ) + ( \part2|Add10~18  ))
// \part2|Add10~14  = CARRY(( \part2|process_2:y[4]~q  ) + ( GND ) + ( \part2|Add10~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~13_sumout ),
	.cout(\part2|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~13 .extended_lut = "off";
defparam \part2|Add10~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[4] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[4] .is_wysiwyg = "true";
defparam \part2|process_2:y[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~9 (
// Equation(s):
// \part2|Add10~9_sumout  = SUM(( \part2|process_2:y[5]~q  ) + ( GND ) + ( \part2|Add10~14  ))
// \part2|Add10~10  = CARRY(( \part2|process_2:y[5]~q  ) + ( GND ) + ( \part2|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~9_sumout ),
	.cout(\part2|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~9 .extended_lut = "off";
defparam \part2|Add10~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[5] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[5] .is_wysiwyg = "true";
defparam \part2|process_2:y[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~29 (
// Equation(s):
// \part2|Add10~29_sumout  = SUM(( \part2|process_2:y[6]~q  ) + ( GND ) + ( \part2|Add10~10  ))
// \part2|Add10~30  = CARRY(( \part2|process_2:y[6]~q  ) + ( GND ) + ( \part2|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~29_sumout ),
	.cout(\part2|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~29 .extended_lut = "off";
defparam \part2|Add10~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~29 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[6] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[6] .is_wysiwyg = "true";
defparam \part2|process_2:y[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~25 (
// Equation(s):
// \part2|Add10~25_sumout  = SUM(( \part2|process_2:y[7]~q  ) + ( GND ) + ( \part2|Add10~30  ))
// \part2|Add10~26  = CARRY(( \part2|process_2:y[7]~q  ) + ( GND ) + ( \part2|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~25_sumout ),
	.cout(\part2|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~25 .extended_lut = "off";
defparam \part2|Add10~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[7] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[7] .is_wysiwyg = "true";
defparam \part2|process_2:y[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~37 (
// Equation(s):
// \part2|Add10~37_sumout  = SUM(( \part2|process_2:y[8]~q  ) + ( GND ) + ( \part2|Add10~26  ))
// \part2|Add10~38  = CARRY(( \part2|process_2:y[8]~q  ) + ( GND ) + ( \part2|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~37_sumout ),
	.cout(\part2|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~37 .extended_lut = "off";
defparam \part2|Add10~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~37 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[8] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[8] .is_wysiwyg = "true";
defparam \part2|process_2:y[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~33 (
// Equation(s):
// \part2|Add10~33_sumout  = SUM(( \part2|process_2:y[9]~q  ) + ( GND ) + ( \part2|Add10~38  ))
// \part2|Add10~34  = CARRY(( \part2|process_2:y[9]~q  ) + ( GND ) + ( \part2|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~33_sumout ),
	.cout(\part2|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~33 .extended_lut = "off";
defparam \part2|Add10~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~33 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[9] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[9] .is_wysiwyg = "true";
defparam \part2|process_2:y[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add10~21 (
// Equation(s):
// \part2|Add10~21_sumout  = SUM(( \part2|process_2:y[10]~q  ) + ( GND ) + ( \part2|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[10]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add10~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add10~21 .extended_lut = "off";
defparam \part2|Add10~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add10~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[10] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[10] .is_wysiwyg = "true";
defparam \part2|process_2:y[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan7~2 (
// Equation(s):
// \part2|LessThan7~2_combout  = (!\part2|process_2:y[7]~q  & (!\part2|process_2:y[6]~q  & (!\part2|process_2:y[9]~q  & !\part2|process_2:y[8]~q )))

	.dataa(!\part2|process_2:y[7]~q ),
	.datab(!\part2|process_2:y[6]~q ),
	.datac(!\part2|process_2:y[9]~q ),
	.datad(!\part2|process_2:y[8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan7~2 .extended_lut = "off";
defparam \part2|LessThan7~2 .lut_mask = 64'h8000800080008000;
defparam \part2|LessThan7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:y[2]~0 (
// Equation(s):
// \part2|process_2:y[2]~0_combout  = ( \part2|process_2:y[3]~q  & ( (\part2|process_2:y[5]~q  & (\part2|process_2:y[4]~q  & ((\part2|process_2:y[1]~q ) # (\part2|process_2:y[2]~q )))) ) )

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[5]~q ),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(!\part2|process_2:y[3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:y[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:y[2]~0 .extended_lut = "off";
defparam \part2|process_2:y[2]~0 .lut_mask = 64'h0000000700000007;
defparam \part2|process_2:y[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:y[2]~1 (
// Equation(s):
// \part2|process_2:y[2]~1_combout  = (!\RST~input_o ) # ((\part2|process_2:y[10]~q  & ((!\part2|LessThan7~2_combout ) # (\part2|process_2:y[2]~0_combout ))))

	.dataa(!\part2|process_2:y[10]~q ),
	.datab(!\part2|LessThan7~2_combout ),
	.datac(!\RST~input_o ),
	.datad(!\part2|process_2:y[2]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:y[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:y[2]~1 .extended_lut = "off";
defparam \part2|process_2:y[2]~1 .lut_mask = 64'hF4F5F4F5F4F5F4F5;
defparam \part2|process_2:y[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:y[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:y[2]~1_combout ),
	.sload(gnd),
	.ena(\part2|process_2:x[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:y[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:y[0] .is_wysiwyg = "true";
defparam \part2|process_2:y[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~1 (
// Equation(s):
// \part2|Add5~1_sumout  = SUM(( \part2|process_2:y[1]~q  ) + ( VCC ) + ( !VCC ))
// \part2|Add5~2  = CARRY(( \part2|process_2:y[1]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~1_sumout ),
	.cout(\part2|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~1 .extended_lut = "off";
defparam \part2|Add5~1 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~5 (
// Equation(s):
// \part2|Add5~5_sumout  = SUM(( \part2|process_2:y[2]~q  ) + ( GND ) + ( \part2|Add5~2  ))
// \part2|Add5~6  = CARRY(( \part2|process_2:y[2]~q  ) + ( GND ) + ( \part2|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~5_sumout ),
	.cout(\part2|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~5 .extended_lut = "off";
defparam \part2|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~9 (
// Equation(s):
// \part2|Add5~9_sumout  = SUM(( \part2|process_2:y[3]~q  ) + ( GND ) + ( \part2|Add5~6  ))
// \part2|Add5~10  = CARRY(( \part2|process_2:y[3]~q  ) + ( GND ) + ( \part2|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~9_sumout ),
	.cout(\part2|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~9 .extended_lut = "off";
defparam \part2|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~0 (
// Equation(s):
// \part2|Add8~0_combout  = (!\part2|process_2:y[0]~q  & (!\part2|Add5~1_sumout  & (!\part2|Add5~5_sumout  & !\part2|Add5~9_sumout )))

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(!\part2|Add5~5_sumout ),
	.datad(!\part2|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~0 .extended_lut = "off";
defparam \part2|Add8~0 .lut_mask = 64'h8000800080008000;
defparam \part2|Add8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~13 (
// Equation(s):
// \part2|Add5~13_sumout  = SUM(( \part2|process_2:y[4]~q  ) + ( GND ) + ( \part2|Add5~10  ))
// \part2|Add5~14  = CARRY(( \part2|process_2:y[4]~q  ) + ( GND ) + ( \part2|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~13_sumout ),
	.cout(\part2|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~13 .extended_lut = "off";
defparam \part2|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan7~0 (
// Equation(s):
// \part2|LessThan7~0_combout  = ( !\part2|process_2:y[8]~q  & ( (!\part2|process_2:y[10]~q  & (!\part2|process_2:y[7]~q  & (!\part2|process_2:y[6]~q  & !\part2|process_2:y[9]~q ))) ) )

	.dataa(!\part2|process_2:y[10]~q ),
	.datab(!\part2|process_2:y[7]~q ),
	.datac(!\part2|process_2:y[6]~q ),
	.datad(!\part2|process_2:y[9]~q ),
	.datae(!\part2|process_2:y[8]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan7~0 .extended_lut = "off";
defparam \part2|LessThan7~0 .lut_mask = 64'h8000000080000000;
defparam \part2|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan9~0 (
// Equation(s):
// \part2|LessThan9~0_combout  = (\part2|process_2:y[2]~q  & (\part2|process_2:y[1]~q  & (\part2|process_2:y[4]~q  & \part2|process_2:y[3]~q )))

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[4]~q ),
	.datad(!\part2|process_2:y[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan9~0 .extended_lut = "off";
defparam \part2|LessThan9~0 .lut_mask = 64'h0001000100010001;
defparam \part2|LessThan9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_pll_refclk_select \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLK50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

cyclonev_fractional_pll \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RST~input_o ),
	.pfden(gnd),
	.refclkin(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "1135.0 mhz";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 14000;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 114;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 113;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 5;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 5;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 1;
// synopsys translate_on

cyclonev_pll_reconfig \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 1;
// synopsys translate_on

cyclonev_pll_output_counter \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 9;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 9;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "63.055555 mhz";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 2;
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_clk~0 (
// Equation(s):
// \out_dvid_clk~0_combout  = !\out_dvid_clk~q 

	.dataa(!\out_dvid_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_clk~0 .extended_lut = "off";
defparam \out_dvid_clk~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \out_dvid_clk~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \pixelclockphase[0]~2 (
// Equation(s):
// \pixelclockphase[0]~2_combout  = !pixelclockphase[0]

	.dataa(!pixelclockphase[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelclockphase[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelclockphase[0]~2 .extended_lut = "off";
defparam \pixelclockphase[0]~2 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \pixelclockphase[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \pixelclockphase[0] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\pixelclockphase[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelclockphase[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelclockphase[0] .is_wysiwyg = "true";
defparam \pixelclockphase[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pixelclockphase[1]~0 (
// Equation(s):
// \pixelclockphase[1]~0_combout  = !pixelclockphase[1] $ (!pixelclockphase[0])

	.dataa(!pixelclockphase[1]),
	.datab(!pixelclockphase[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelclockphase[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelclockphase[1]~0 .extended_lut = "off";
defparam \pixelclockphase[1]~0 .lut_mask = 64'h6666666666666666;
defparam \pixelclockphase[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \pixelclockphase[1] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\pixelclockphase[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelclockphase[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelclockphase[1] .is_wysiwyg = "true";
defparam \pixelclockphase[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \pixelclockphase[2]~1 (
// Equation(s):
// \pixelclockphase[2]~1_combout  = !pixelclockphase[2] $ (((!pixelclockphase[1]) # (!pixelclockphase[0])))

	.dataa(!pixelclockphase[1]),
	.datab(!pixelclockphase[2]),
	.datac(!pixelclockphase[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelclockphase[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelclockphase[2]~1 .extended_lut = "off";
defparam \pixelclockphase[2]~1 .lut_mask = 64'h3636363636363636;
defparam \pixelclockphase[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \pixelclockphase[2] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\pixelclockphase[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelclockphase[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelclockphase[2] .is_wysiwyg = "true";
defparam \pixelclockphase[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (pixelclockphase[1] & (pixelclockphase[2] & pixelclockphase[0]))

	.dataa(!pixelclockphase[1]),
	.datab(!pixelclockphase[2]),
	.datac(!pixelclockphase[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0101010101010101;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

dffeas out_dvid_clk(
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_dvid_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam out_dvid_clk.is_wysiwyg = "true";
defparam out_dvid_clk.power_up = "low";
// synopsys translate_on

dffeas \part2|a0[13] (
	.clk(\CLK50~input_o ),
	.d(\out_dvid_clk~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[13] .is_wysiwyg = "true";
defparam \part2|a0[13] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[13] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[13] .is_wysiwyg = "true";
defparam \part2|a1[13] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[13] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[13] .is_wysiwyg = "true";
defparam \part2|a2[13] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[13] (
	.clk(!\CLK50~input_o ),
	.d(\out_dvid_clk~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[13] .is_wysiwyg = "true";
defparam \part2|b0[13] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[13] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[13] .is_wysiwyg = "true";
defparam \part2|b1[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|level~0 (
// Equation(s):
// \part2|level~0_combout  = (!\part2|data[6]~0_combout  & ((\part2|level~q ))) # (\part2|data[6]~0_combout  & (\part2|b1 [13]))

	.dataa(!\part2|b1 [13]),
	.datab(!\part2|level~q ),
	.datac(!\part2|data[6]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|level~0 .extended_lut = "off";
defparam \part2|level~0 .lut_mask = 64'h3535353535353535;
defparam \part2|level~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|level (
	.clk(\CLK50~input_o ),
	.d(\part2|level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|level~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|level .is_wysiwyg = "true";
defparam \part2|level .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|data[6]~0 (
// Equation(s):
// \part2|data[6]~0_combout  = (!\part2|b1 [13] & (\part2|level~q  & ((!\part2|a2 [13]) # (!\part2|a1 [13])))) # (\part2|b1 [13] & (!\part2|level~q  & ((\part2|a1 [13]) # (\part2|a2 [13]))))

	.dataa(!\part2|a2 [13]),
	.datab(!\part2|b1 [13]),
	.datac(!\part2|level~q ),
	.datad(!\part2|a1 [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|data[6]~0 .extended_lut = "off";
defparam \part2|data[6]~0 .lut_mask = 64'h1C381C381C381C38;
defparam \part2|data[6]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|available (
	.clk(\CLK50~input_o ),
	.d(\part2|data[6]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|available~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|available .is_wysiwyg = "true";
defparam \part2|available .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|y[5]~3 (
// Equation(s):
// \part2|y[5]~3_combout  = (!\RST~input_o ) # (\part2|available~q )

	.dataa(!\RST~input_o ),
	.datab(!\part2|available~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y[5]~3 .extended_lut = "off";
defparam \part2|y[5]~3 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \part2|y[5]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[4] .is_wysiwyg = "true";
defparam \part2|y[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~1 (
// Equation(s):
// \part2|Add0~1_sumout  = SUM(( \part2|synclength [0] ) + ( VCC ) + ( !VCC ))
// \part2|Add0~2  = CARRY(( \part2|synclength [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~1_sumout ),
	.cout(\part2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~1 .extended_lut = "off";
defparam \part2|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \GPI[15]~input (
	.i(GPI[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[15]~input_o ));
// synopsys translate_off
defparam \GPI[15]~input .bus_hold = "false";
defparam \GPI[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[7] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[7] .is_wysiwyg = "true";
defparam \in_lum[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[13]~input (
	.i(GPI[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[13]~input_o ));
// synopsys translate_off
defparam \GPI[13]~input .bus_hold = "false";
defparam \GPI[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[6] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[6] .is_wysiwyg = "true";
defparam \in_lum[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[11]~input (
	.i(GPI[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[11]~input_o ));
// synopsys translate_off
defparam \GPI[11]~input .bus_hold = "false";
defparam \GPI[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[5] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[5] .is_wysiwyg = "true";
defparam \in_lum[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[9]~input (
	.i(GPI[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[9]~input_o ));
// synopsys translate_off
defparam \GPI[9]~input .bus_hold = "false";
defparam \GPI[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[4] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[4] .is_wysiwyg = "true";
defparam \in_lum[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[7]~input (
	.i(GPI[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[7]~input_o ));
// synopsys translate_off
defparam \GPI[7]~input .bus_hold = "false";
defparam \GPI[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[3] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[3] .is_wysiwyg = "true";
defparam \in_lum[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( in_lum[3] & ( ((in_lum[5]) # (in_lum[6])) # (in_lum[7]) ) ) # ( !in_lum[3] & ( (((in_lum[5] & in_lum[4])) # (in_lum[6])) # (in_lum[7]) ) )

	.dataa(!in_lum[7]),
	.datab(!in_lum[6]),
	.datac(!in_lum[5]),
	.datad(!in_lum[4]),
	.datae(!in_lum[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h777F7F7F777F7F7F;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

dffeas out_dvid_sync(
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\LessThan0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_dvid_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam out_dvid_sync.is_wysiwyg = "true";
defparam out_dvid_sync.power_up = "low";
// synopsys translate_on

dffeas \part2|b0[12] (
	.clk(!\CLK50~input_o ),
	.d(\out_dvid_sync~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[12] .is_wysiwyg = "true";
defparam \part2|b0[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[12] .is_wysiwyg = "true";
defparam \part2|b1[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[12] .is_wysiwyg = "true";
defparam \part2|b2[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[12] .is_wysiwyg = "true";
defparam \part2|b3[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[12] (
	.clk(\CLK50~input_o ),
	.d(\out_dvid_sync~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[12] .is_wysiwyg = "true";
defparam \part2|a0[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[12] .is_wysiwyg = "true";
defparam \part2|a1[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[12] .is_wysiwyg = "true";
defparam \part2|a2[12] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[12] .is_wysiwyg = "true";
defparam \part2|a3[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_0~0 (
// Equation(s):
// \part2|process_0~0_combout  = (!\part2|a2 [13] & ((!\part2|level~q ) # (\part2|b1 [13]))) # (\part2|a2 [13] & ((!\part2|b1 [13]) # (\part2|level~q )))

	.dataa(!\part2|a2 [13]),
	.datab(!\part2|b1 [13]),
	.datac(!\part2|level~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_0~0 .extended_lut = "off";
defparam \part2|process_0~0 .lut_mask = 64'hE7E7E7E7E7E7E7E7;
defparam \part2|process_0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|data[12] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [12]),
	.asdata(\part2|a3 [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[12] .is_wysiwyg = "true";
defparam \part2|data[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|synclength[10]~0 (
// Equation(s):
// \part2|synclength[10]~0_combout  = (!\RST~input_o ) # (\part2|data [12])

	.dataa(!\RST~input_o ),
	.datab(!\part2|data [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|synclength[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|synclength[10]~0 .extended_lut = "off";
defparam \part2|synclength[10]~0 .lut_mask = 64'hBBBBBBBBBBBBBBBB;
defparam \part2|synclength[10]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~5 (
// Equation(s):
// \part2|Add0~5_sumout  = SUM(( \part2|synclength [1] ) + ( GND ) + ( \part2|Add0~2  ))
// \part2|Add0~6  = CARRY(( \part2|synclength [1] ) + ( GND ) + ( \part2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~5_sumout ),
	.cout(\part2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~5 .extended_lut = "off";
defparam \part2|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[1] .is_wysiwyg = "true";
defparam \part2|synclength[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~17 (
// Equation(s):
// \part2|Add0~17_sumout  = SUM(( \part2|synclength [2] ) + ( GND ) + ( \part2|Add0~6  ))
// \part2|Add0~18  = CARRY(( \part2|synclength [2] ) + ( GND ) + ( \part2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~17_sumout ),
	.cout(\part2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~17 .extended_lut = "off";
defparam \part2|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[2] .is_wysiwyg = "true";
defparam \part2|synclength[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~13 (
// Equation(s):
// \part2|Add0~13_sumout  = SUM(( \part2|synclength [3] ) + ( GND ) + ( \part2|Add0~18  ))
// \part2|Add0~14  = CARRY(( \part2|synclength [3] ) + ( GND ) + ( \part2|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~13_sumout ),
	.cout(\part2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~13 .extended_lut = "off";
defparam \part2|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[3] .is_wysiwyg = "true";
defparam \part2|synclength[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~25 (
// Equation(s):
// \part2|Add0~25_sumout  = SUM(( \part2|synclength [4] ) + ( GND ) + ( \part2|Add0~14  ))
// \part2|Add0~26  = CARRY(( \part2|synclength [4] ) + ( GND ) + ( \part2|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~25_sumout ),
	.cout(\part2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~25 .extended_lut = "off";
defparam \part2|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[4] .is_wysiwyg = "true";
defparam \part2|synclength[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~21 (
// Equation(s):
// \part2|Add0~21_sumout  = SUM(( \part2|synclength [5] ) + ( GND ) + ( \part2|Add0~26  ))
// \part2|Add0~22  = CARRY(( \part2|synclength [5] ) + ( GND ) + ( \part2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~21_sumout ),
	.cout(\part2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~21 .extended_lut = "off";
defparam \part2|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[5] .is_wysiwyg = "true";
defparam \part2|synclength[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~9 (
// Equation(s):
// \part2|Add0~9_sumout  = SUM(( \part2|synclength [6] ) + ( GND ) + ( \part2|Add0~22  ))
// \part2|Add0~10  = CARRY(( \part2|synclength [6] ) + ( GND ) + ( \part2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~9_sumout ),
	.cout(\part2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~9 .extended_lut = "off";
defparam \part2|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[6] .is_wysiwyg = "true";
defparam \part2|synclength[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~41 (
// Equation(s):
// \part2|Add0~41_sumout  = SUM(( \part2|synclength [7] ) + ( GND ) + ( \part2|Add0~10  ))
// \part2|Add0~42  = CARRY(( \part2|synclength [7] ) + ( GND ) + ( \part2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~41_sumout ),
	.cout(\part2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~41 .extended_lut = "off";
defparam \part2|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~41 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[7] .is_wysiwyg = "true";
defparam \part2|synclength[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~37 (
// Equation(s):
// \part2|Add0~37_sumout  = SUM(( \part2|synclength [8] ) + ( GND ) + ( \part2|Add0~42  ))
// \part2|Add0~38  = CARRY(( \part2|synclength [8] ) + ( GND ) + ( \part2|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~37_sumout ),
	.cout(\part2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~37 .extended_lut = "off";
defparam \part2|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~37 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[8] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[8] .is_wysiwyg = "true";
defparam \part2|synclength[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~33 (
// Equation(s):
// \part2|Add0~33_sumout  = SUM(( \part2|synclength [9] ) + ( GND ) + ( \part2|Add0~38  ))
// \part2|Add0~34  = CARRY(( \part2|synclength [9] ) + ( GND ) + ( \part2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~33_sumout ),
	.cout(\part2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~33 .extended_lut = "off";
defparam \part2|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[9] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [9]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[9] .is_wysiwyg = "true";
defparam \part2|synclength[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add0~29 (
// Equation(s):
// \part2|Add0~29_sumout  = SUM(( \part2|synclength [10] ) + ( GND ) + ( \part2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|synclength [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add0~29 .extended_lut = "off";
defparam \part2|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[10] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [10]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[10] .is_wysiwyg = "true";
defparam \part2|synclength[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|synclength[10]~1 (
// Equation(s):
// \part2|synclength[10]~1_combout  = ( !\part2|data [12] & ( (\part2|synclength [10] & (\part2|synclength [9] & (\part2|synclength [8] & \part2|synclength [7]))) ) )

	.dataa(!\part2|synclength [10]),
	.datab(!\part2|synclength [9]),
	.datac(!\part2|synclength [8]),
	.datad(!\part2|synclength [7]),
	.datae(!\part2|data [12]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|synclength[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|synclength[10]~1 .extended_lut = "off";
defparam \part2|synclength[10]~1 .lut_mask = 64'h0001000000010000;
defparam \part2|synclength[10]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|synclength[10]~2 (
// Equation(s):
// \part2|synclength[10]~2_combout  = ( \part2|available~q  & ( \part2|synclength[10]~1_combout  & ( (!\RST~input_o ) # ((!\part2|synclength [6]) # ((!\part2|synclength [5] & !\part2|synclength [4]))) ) ) ) # ( !\part2|available~q  & ( 
// \part2|synclength[10]~1_combout  & ( !\RST~input_o  ) ) ) # ( \part2|available~q  & ( !\part2|synclength[10]~1_combout  ) ) # ( !\part2|available~q  & ( !\part2|synclength[10]~1_combout  & ( !\RST~input_o  ) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|synclength [6]),
	.datac(!\part2|synclength [5]),
	.datad(!\part2|synclength [4]),
	.datae(!\part2|available~q ),
	.dataf(!\part2|synclength[10]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|synclength[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|synclength[10]~2 .extended_lut = "off";
defparam \part2|synclength[10]~2 .lut_mask = 64'hAAAAFFFFAAAAFEEE;
defparam \part2|synclength[10]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|synclength[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|synclength[10]~0_combout ),
	.sload(gnd),
	.ena(\part2|synclength[10]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|synclength [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|synclength[0] .is_wysiwyg = "true";
defparam \part2|synclength[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan1~0 (
// Equation(s):
// \part2|LessThan1~0_combout  = ( !\part2|synclength [4] & ( (!\part2|synclength [6] & (!\part2|synclength [3] & (!\part2|synclength [2] & !\part2|synclength [5]))) ) )

	.dataa(!\part2|synclength [6]),
	.datab(!\part2|synclength [3]),
	.datac(!\part2|synclength [2]),
	.datad(!\part2|synclength [5]),
	.datae(!\part2|synclength [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan1~0 .extended_lut = "off";
defparam \part2|LessThan1~0 .lut_mask = 64'h8000000080000000;
defparam \part2|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan1~1 (
// Equation(s):
// \part2|LessThan1~1_combout  = (!\part2|synclength [10] & (!\part2|synclength [9] & (!\part2|synclength [8] & !\part2|synclength [7])))

	.dataa(!\part2|synclength [10]),
	.datab(!\part2|synclength [9]),
	.datac(!\part2|synclength [8]),
	.datad(!\part2|synclength [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan1~1 .extended_lut = "off";
defparam \part2|LessThan1~1 .lut_mask = 64'h8000800080008000;
defparam \part2|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~0 (
// Equation(s):
// \part2|y~0_combout  = ( \part2|LessThan1~1_combout  & ( (\part2|data [12] & (((!\part2|LessThan1~0_combout ) # (\part2|synclength [1])) # (\part2|synclength [0]))) ) ) # ( !\part2|LessThan1~1_combout  & ( \part2|data [12] ) )

	.dataa(!\part2|synclength [0]),
	.datab(!\part2|synclength [1]),
	.datac(!\part2|data [12]),
	.datad(!\part2|LessThan1~0_combout ),
	.datae(!\part2|LessThan1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~0 .extended_lut = "off";
defparam \part2|y~0 .lut_mask = 64'h0F0F0F070F0F0F07;
defparam \part2|y~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan2~0 (
// Equation(s):
// \part2|LessThan2~0_combout  = ( \part2|synclength [1] & ( (!\part2|synclength [3] & (!\part2|synclength [2] & !\part2|synclength [4])) ) ) # ( !\part2|synclength [1] & ( (!\part2|synclength [3] & (!\part2|synclength [4] & ((!\part2|synclength [2]) # 
// (!\part2|synclength [0])))) ) )

	.dataa(!\part2|synclength [3]),
	.datab(!\part2|synclength [2]),
	.datac(!\part2|synclength [4]),
	.datad(!\part2|synclength [0]),
	.datae(!\part2|synclength [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan2~0 .extended_lut = "off";
defparam \part2|LessThan2~0 .lut_mask = 64'hA0808080A0808080;
defparam \part2|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~1 (
// Equation(s):
// \part2|y~1_combout  = (\part2|LessThan1~1_combout  & ((!\part2|synclength [6]) # ((!\part2|synclength [5]) # (\part2|LessThan2~0_combout ))))

	.dataa(!\part2|synclength [6]),
	.datab(!\part2|synclength [5]),
	.datac(!\part2|LessThan1~1_combout ),
	.datad(!\part2|LessThan2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~1 .extended_lut = "off";
defparam \part2|y~1 .lut_mask = 64'h0E0F0E0F0E0F0E0F;
defparam \part2|y~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~33 (
// Equation(s):
// \part2|Add1~33_sumout  = SUM(( \part2|y [0] ) + ( VCC ) + ( !VCC ))
// \part2|Add1~34  = CARRY(( \part2|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~33_sumout ),
	.cout(\part2|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~33 .extended_lut = "off";
defparam \part2|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~11 (
// Equation(s):
// \part2|y~11_combout  = ( \part2|Add1~33_sumout  & ( (!\part2|y~0_combout  & (\part2|y [0])) # (\part2|y~0_combout  & (\part2|y~1_combout  & ((!\part2|LessThan3~1_combout ) # (\part2|y [0])))) ) ) # ( !\part2|Add1~33_sumout  & ( (\part2|y [0] & 
// ((!\part2|y~0_combout ) # ((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [0]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~11 .extended_lut = "off";
defparam \part2|y~11 .lut_mask = 64'h4445447544454475;
defparam \part2|y~11 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[0] .is_wysiwyg = "true";
defparam \part2|y[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~29 (
// Equation(s):
// \part2|Add1~29_sumout  = SUM(( \part2|y [1] ) + ( GND ) + ( \part2|Add1~34  ))
// \part2|Add1~30  = CARRY(( \part2|y [1] ) + ( GND ) + ( \part2|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~29_sumout ),
	.cout(\part2|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~29 .extended_lut = "off";
defparam \part2|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~10 (
// Equation(s):
// \part2|y~10_combout  = ( \part2|Add1~29_sumout  & ( (!\part2|y~0_combout  & (\part2|y [1])) # (\part2|y~0_combout  & (\part2|y~1_combout  & ((!\part2|LessThan3~1_combout ) # (\part2|y [1])))) ) ) # ( !\part2|Add1~29_sumout  & ( (\part2|y [1] & 
// ((!\part2|y~0_combout ) # ((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [1]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~29_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~10 .extended_lut = "off";
defparam \part2|y~10 .lut_mask = 64'h4445447544454475;
defparam \part2|y~10 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[1] .is_wysiwyg = "true";
defparam \part2|y[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~9 (
// Equation(s):
// \part2|Add1~9_sumout  = SUM(( \part2|y [2] ) + ( GND ) + ( \part2|Add1~30  ))
// \part2|Add1~10  = CARRY(( \part2|y [2] ) + ( GND ) + ( \part2|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~9_sumout ),
	.cout(\part2|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~9 .extended_lut = "off";
defparam \part2|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~5 (
// Equation(s):
// \part2|y~5_combout  = ( \part2|Add1~9_sumout  & ( (!\part2|y~0_combout  & (\part2|y [2])) # (\part2|y~0_combout  & (\part2|y~1_combout  & ((!\part2|LessThan3~1_combout ) # (\part2|y [2])))) ) ) # ( !\part2|Add1~9_sumout  & ( (\part2|y [2] & 
// ((!\part2|y~0_combout ) # ((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [2]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~5 .extended_lut = "off";
defparam \part2|y~5 .lut_mask = 64'h4445447544454475;
defparam \part2|y~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[2] .is_wysiwyg = "true";
defparam \part2|y[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~5 (
// Equation(s):
// \part2|Add1~5_sumout  = SUM(( \part2|y [3] ) + ( GND ) + ( \part2|Add1~10  ))
// \part2|Add1~6  = CARRY(( \part2|y [3] ) + ( GND ) + ( \part2|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~5_sumout ),
	.cout(\part2|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~5 .extended_lut = "off";
defparam \part2|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~4 (
// Equation(s):
// \part2|y~4_combout  = ( \part2|Add1~5_sumout  & ( (!\part2|y~0_combout  & (\part2|y [3])) # (\part2|y~0_combout  & (\part2|y~1_combout  & ((!\part2|LessThan3~1_combout ) # (\part2|y [3])))) ) ) # ( !\part2|Add1~5_sumout  & ( (\part2|y [3] & 
// ((!\part2|y~0_combout ) # ((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [3]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~4 .extended_lut = "off";
defparam \part2|y~4 .lut_mask = 64'h4445447544454475;
defparam \part2|y~4 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[3] .is_wysiwyg = "true";
defparam \part2|y[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~1 (
// Equation(s):
// \part2|Add1~1_sumout  = SUM(( \part2|y [4] ) + ( GND ) + ( \part2|Add1~6  ))
// \part2|Add1~2  = CARRY(( \part2|y [4] ) + ( GND ) + ( \part2|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~1_sumout ),
	.cout(\part2|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~1 .extended_lut = "off";
defparam \part2|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~13 (
// Equation(s):
// \part2|Add1~13_sumout  = SUM(( \part2|y [5] ) + ( GND ) + ( \part2|Add1~2  ))
// \part2|Add1~14  = CARRY(( \part2|y [5] ) + ( GND ) + ( \part2|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~13_sumout ),
	.cout(\part2|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~13 .extended_lut = "off";
defparam \part2|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~6 (
// Equation(s):
// \part2|y~6_combout  = ( \part2|Add1~13_sumout  & ( (!\part2|y~0_combout  & (\part2|y [5])) # (\part2|y~0_combout  & ((\part2|y~1_combout ))) ) ) # ( !\part2|Add1~13_sumout  & ( (!\part2|y~0_combout  & (\part2|y [5])) # (\part2|y~0_combout  & 
// (((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [5]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~6 .extended_lut = "off";
defparam \part2|y~6 .lut_mask = 64'h4447447744474477;
defparam \part2|y~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[5] .is_wysiwyg = "true";
defparam \part2|y[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~21 (
// Equation(s):
// \part2|Add1~21_sumout  = SUM(( \part2|y [6] ) + ( GND ) + ( \part2|Add1~14  ))
// \part2|Add1~22  = CARRY(( \part2|y [6] ) + ( GND ) + ( \part2|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~21_sumout ),
	.cout(\part2|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~21 .extended_lut = "off";
defparam \part2|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~8 (
// Equation(s):
// \part2|y~8_combout  = ( \part2|Add1~21_sumout  & ( (!\part2|y~0_combout  & (\part2|y [6])) # (\part2|y~0_combout  & ((\part2|y~1_combout ))) ) ) # ( !\part2|Add1~21_sumout  & ( (!\part2|y~0_combout  & (\part2|y [6])) # (\part2|y~0_combout  & 
// (((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [6]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~21_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~8 .extended_lut = "off";
defparam \part2|y~8 .lut_mask = 64'h4447447744474477;
defparam \part2|y~8 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[6] .is_wysiwyg = "true";
defparam \part2|y[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~25 (
// Equation(s):
// \part2|Add1~25_sumout  = SUM(( \part2|y [7] ) + ( GND ) + ( \part2|Add1~22  ))
// \part2|Add1~26  = CARRY(( \part2|y [7] ) + ( GND ) + ( \part2|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~25_sumout ),
	.cout(\part2|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~25 .extended_lut = "off";
defparam \part2|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~9 (
// Equation(s):
// \part2|y~9_combout  = ( \part2|Add1~25_sumout  & ( (!\part2|y~0_combout  & (\part2|y [7])) # (\part2|y~0_combout  & ((\part2|y~1_combout ))) ) ) # ( !\part2|Add1~25_sumout  & ( (!\part2|y~0_combout  & (\part2|y [7])) # (\part2|y~0_combout  & 
// (((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [7]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~25_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~9 .extended_lut = "off";
defparam \part2|y~9 .lut_mask = 64'h4447447744474477;
defparam \part2|y~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[7] .is_wysiwyg = "true";
defparam \part2|y[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add1~17 (
// Equation(s):
// \part2|Add1~17_sumout  = SUM(( \part2|y [8] ) + ( GND ) + ( \part2|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add1~17 .extended_lut = "off";
defparam \part2|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add1~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~7 (
// Equation(s):
// \part2|y~7_combout  = ( \part2|Add1~17_sumout  & ( (!\part2|y~0_combout  & (\part2|y [8])) # (\part2|y~0_combout  & ((\part2|y~1_combout ))) ) ) # ( !\part2|Add1~17_sumout  & ( (!\part2|y~0_combout  & (\part2|y [8])) # (\part2|y~0_combout  & 
// (((\part2|LessThan3~1_combout  & \part2|y~1_combout )))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|y~1_combout ),
	.datae(!\part2|Add1~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~7 .extended_lut = "off";
defparam \part2|y~7 .lut_mask = 64'h4447447744474477;
defparam \part2|y~7 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|y[8] (
	.clk(\CLK50~input_o ),
	.d(\part2|y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\RST~input_o ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|y[8] .is_wysiwyg = "true";
defparam \part2|y[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan3~0 (
// Equation(s):
// \part2|LessThan3~0_combout  = ( \part2|y [1] & ( (\part2|y [3] & (\part2|y [2] & (\part2|y [5] & \part2|y [6]))) ) )

	.dataa(!\part2|y [3]),
	.datab(!\part2|y [2]),
	.datac(!\part2|y [5]),
	.datad(!\part2|y [6]),
	.datae(!\part2|y [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan3~0 .extended_lut = "off";
defparam \part2|LessThan3~0 .lut_mask = 64'h0000000100000001;
defparam \part2|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan3~1 (
// Equation(s):
// \part2|LessThan3~1_combout  = ( \part2|LessThan3~0_combout  & ( (\part2|y [4] & (\part2|y [8] & (\part2|y [7] & \part2|y [0]))) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|y [8]),
	.datac(!\part2|y [7]),
	.datad(!\part2|y [0]),
	.datae(!\part2|LessThan3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan3~1 .extended_lut = "off";
defparam \part2|LessThan3~1 .lut_mask = 64'h0000000100000001;
defparam \part2|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|y~2 (
// Equation(s):
// \part2|y~2_combout  = ( \part2|y~1_combout  & ( (!\part2|y~0_combout  & (\part2|y [4])) # (\part2|y~0_combout  & ((!\part2|LessThan3~1_combout  & ((\part2|Add1~1_sumout ))) # (\part2|LessThan3~1_combout  & (\part2|y [4])))) ) ) # ( !\part2|y~1_combout  & 
// ( (\part2|y [4] & !\part2|y~0_combout ) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|y~0_combout ),
	.datac(!\part2|LessThan3~1_combout ),
	.datad(!\part2|Add1~1_sumout ),
	.datae(!\part2|y~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|y~2 .extended_lut = "off";
defparam \part2|y~2 .lut_mask = 64'h4444457544444575;
defparam \part2|y~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_framestart~0 (
// Equation(s):
// \part2|out_framestart~0_combout  = ( !\part2|y~8_combout  & ( (\RST~input_o  & (\part2|available~q  & (\part2|y~4_combout  & \part2|y~6_combout ))) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|available~q ),
	.datac(!\part2|y~4_combout ),
	.datad(!\part2|y~6_combout ),
	.datae(!\part2|y~8_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_framestart~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_framestart~0 .extended_lut = "off";
defparam \part2|out_framestart~0 .lut_mask = 64'h0001000000010000;
defparam \part2|out_framestart~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_framestart~1 (
// Equation(s):
// \part2|out_framestart~1_combout  = (\part2|y~5_combout  & (!\part2|y~7_combout  & (!\part2|y~9_combout  & \part2|out_framestart~0_combout )))

	.dataa(!\part2|y~5_combout ),
	.datab(!\part2|y~7_combout ),
	.datac(!\part2|y~9_combout ),
	.datad(!\part2|out_framestart~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_framestart~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_framestart~1 .extended_lut = "off";
defparam \part2|out_framestart~1 .lut_mask = 64'h0040004000400040;
defparam \part2|out_framestart~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_framestart~2 (
// Equation(s):
// \part2|out_framestart~2_combout  = (!\part2|y~2_combout  & (\part2|y~10_combout  & (!\part2|y~11_combout  & \part2|out_framestart~1_combout )))

	.dataa(!\part2|y~2_combout ),
	.datab(!\part2|y~10_combout ),
	.datac(!\part2|y~11_combout ),
	.datad(!\part2|out_framestart~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_framestart~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_framestart~2 .extended_lut = "off";
defparam \part2|out_framestart~2 .lut_mask = 64'h0020002000200020;
defparam \part2|out_framestart~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_framestart~3 (
// Equation(s):
// \part2|out_framestart~3_combout  = ((\part2|out_framestart~q  & ((!\RST~input_o ) # (!\part2|available~q )))) # (\part2|out_framestart~2_combout )

	.dataa(!\RST~input_o ),
	.datab(!\part2|out_framestart~q ),
	.datac(!\part2|available~q ),
	.datad(!\part2|out_framestart~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_framestart~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_framestart~3 .extended_lut = "off";
defparam \part2|out_framestart~3 .lut_mask = 64'h32FF32FF32FF32FF;
defparam \part2|out_framestart~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_framestart (
	.clk(\CLK50~input_o ),
	.d(\part2|out_framestart~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_framestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_framestart .is_wysiwyg = "true";
defparam \part2|out_framestart .power_up = "low";
// synopsys translate_on

dffeas \part2|in_framestart (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_framestart~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|in_framestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|in_framestart .is_wysiwyg = "true";
defparam \part2|in_framestart .power_up = "low";
// synopsys translate_on

dffeas \part2|prev_framestart (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|in_framestart~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|prev_framestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|prev_framestart .is_wysiwyg = "true";
defparam \part2|prev_framestart .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan13~0 (
// Equation(s):
// \part2|LessThan13~0_combout  = ( \part2|process_2:y[3]~q  & ( \part2|process_2:y[0]~q  & ( (\part2|process_2:y[2]~q  & (\part2|process_2:y[5]~q  & \part2|process_2:y[4]~q )) ) ) ) # ( \part2|process_2:y[3]~q  & ( !\part2|process_2:y[0]~q  & ( 
// (\part2|process_2:y[2]~q  & (\part2|process_2:y[1]~q  & (\part2|process_2:y[5]~q  & \part2|process_2:y[4]~q ))) ) ) )

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[5]~q ),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(!\part2|process_2:y[3]~q ),
	.dataf(!\part2|process_2:y[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan13~0 .extended_lut = "off";
defparam \part2|LessThan13~0 .lut_mask = 64'h0000000100000005;
defparam \part2|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan9~1 (
// Equation(s):
// \part2|LessThan9~1_combout  = (!\part2|process_2:y[5]~q  & (!\part2|process_2:y[7]~q  & !\part2|process_2:y[6]~q ))

	.dataa(!\part2|process_2:y[5]~q ),
	.datab(!\part2|process_2:y[7]~q ),
	.datac(!\part2|process_2:y[6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan9~1 .extended_lut = "off";
defparam \part2|LessThan9~1 .lut_mask = 64'h8080808080808080;
defparam \part2|LessThan9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~0 (
// Equation(s):
// \part2|speedup~0_combout  = ( \part2|LessThan13~0_combout  & ( \part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & !\part2|prev_framestart~q ) ) ) ) # ( !\part2|LessThan13~0_combout  & ( \part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & 
// (!\part2|prev_framestart~q  & ((!\part2|LessThan7~0_combout ) # (!\part2|LessThan9~0_combout )))) ) ) ) # ( \part2|LessThan13~0_combout  & ( !\part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & !\part2|prev_framestart~q ) ) ) ) # ( 
// !\part2|LessThan13~0_combout  & ( !\part2|LessThan9~1_combout  & ( (!\part2|LessThan7~0_combout  & (\part2|in_framestart~q  & !\part2|prev_framestart~q )) ) ) )

	.dataa(!\part2|LessThan7~0_combout ),
	.datab(!\part2|LessThan9~0_combout ),
	.datac(!\part2|in_framestart~q ),
	.datad(!\part2|prev_framestart~q ),
	.datae(!\part2|LessThan13~0_combout ),
	.dataf(!\part2|LessThan9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~0 .extended_lut = "off";
defparam \part2|speedup~0 .lut_mask = 64'h0A000F000E000F00;
defparam \part2|speedup~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~1 (
// Equation(s):
// \part2|speedup~1_combout  = ( \part2|LessThan13~0_combout  & ( \part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & !\part2|prev_framestart~q ) ) ) ) # ( !\part2|LessThan13~0_combout  & ( \part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & 
// (!\part2|prev_framestart~q  & ((!\part2|LessThan7~0_combout ) # (\part2|LessThan9~0_combout )))) ) ) ) # ( \part2|LessThan13~0_combout  & ( !\part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & !\part2|prev_framestart~q ) ) ) ) # ( 
// !\part2|LessThan13~0_combout  & ( !\part2|LessThan9~1_combout  & ( (\part2|in_framestart~q  & !\part2|prev_framestart~q ) ) ) )

	.dataa(!\part2|LessThan7~0_combout ),
	.datab(!\part2|LessThan9~0_combout ),
	.datac(!\part2|in_framestart~q ),
	.datad(!\part2|prev_framestart~q ),
	.datae(!\part2|LessThan13~0_combout ),
	.dataf(!\part2|LessThan9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~1 .extended_lut = "off";
defparam \part2|speedup~1 .lut_mask = 64'h0F000F000B000F00;
defparam \part2|speedup~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[4] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[4] .is_wysiwyg = "true";
defparam \part2|speedup[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add6~0 (
// Equation(s):
// \part2|Add6~0_combout  = ( \part2|process_2:y[0]~q  & ( !\part2|process_2:y[4]~q  $ (((\part2|process_2:y[2]~q  & (\part2|process_2:y[1]~q  & \part2|process_2:y[3]~q )))) ) ) # ( !\part2|process_2:y[0]~q  & ( !\part2|process_2:y[4]~q  ) )

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[4]~q ),
	.datad(!\part2|process_2:y[3]~q ),
	.datae(!\part2|process_2:y[0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add6~0 .extended_lut = "off";
defparam \part2|Add6~0 .lut_mask = 64'hF0F0F0E1F0F0F0E1;
defparam \part2|Add6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~2 (
// Equation(s):
// \part2|speedup~2_combout  = ( \part2|speedup [4] & ( \part2|Add6~0_combout  & ( (!\part2|speedup~1_combout ) # ((!\part2|speedup~0_combout  & (!\part2|Add8~0_combout  $ (\part2|Add5~13_sumout )))) ) ) ) # ( !\part2|speedup [4] & ( \part2|Add6~0_combout  & 
// ( (!\part2|speedup~0_combout  & (\part2|speedup~1_combout  & (!\part2|Add8~0_combout  $ (\part2|Add5~13_sumout )))) # (\part2|speedup~0_combout  & (((!\part2|speedup~1_combout )))) ) ) ) # ( \part2|speedup [4] & ( !\part2|Add6~0_combout  & ( 
// (!\part2|speedup~0_combout  & ((!\part2|speedup~1_combout ) # (!\part2|Add8~0_combout  $ (\part2|Add5~13_sumout )))) ) ) ) # ( !\part2|speedup [4] & ( !\part2|Add6~0_combout  & ( (!\part2|speedup~0_combout  & (\part2|speedup~1_combout  & 
// (!\part2|Add8~0_combout  $ (\part2|Add5~13_sumout )))) ) ) )

	.dataa(!\part2|Add8~0_combout ),
	.datab(!\part2|Add5~13_sumout ),
	.datac(!\part2|speedup~0_combout ),
	.datad(!\part2|speedup~1_combout ),
	.datae(!\part2|speedup [4]),
	.dataf(!\part2|Add6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~2 .extended_lut = "off";
defparam \part2|speedup~2 .lut_mask = 64'h0090F0900F90FF90;
defparam \part2|speedup~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~17 (
// Equation(s):
// \part2|Add5~17_sumout  = SUM(( \part2|process_2:y[5]~q  ) + ( VCC ) + ( \part2|Add5~14  ))
// \part2|Add5~18  = CARRY(( \part2|process_2:y[5]~q  ) + ( VCC ) + ( \part2|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~17_sumout ),
	.cout(\part2|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~17 .extended_lut = "off";
defparam \part2|Add5~17 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~1 (
// Equation(s):
// \part2|Add8~1_combout  = ( !\part2|Add5~13_sumout  & ( \part2|Add5~17_sumout  & ( (!\part2|process_2:y[0]~q  & (!\part2|Add5~1_sumout  & (!\part2|Add5~5_sumout  & !\part2|Add5~9_sumout ))) ) ) ) # ( \part2|Add5~13_sumout  & ( !\part2|Add5~17_sumout  ) ) # 
// ( !\part2|Add5~13_sumout  & ( !\part2|Add5~17_sumout  & ( (((\part2|Add5~9_sumout ) # (\part2|Add5~5_sumout )) # (\part2|Add5~1_sumout )) # (\part2|process_2:y[0]~q ) ) ) )

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(!\part2|Add5~5_sumout ),
	.datad(!\part2|Add5~9_sumout ),
	.datae(!\part2|Add5~13_sumout ),
	.dataf(!\part2|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~1 .extended_lut = "off";
defparam \part2|Add8~1 .lut_mask = 64'h7FFFFFFF80000000;
defparam \part2|Add8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~3 (
// Equation(s):
// \part2|speedup~3_combout  = (\part2|LessThan7~0_combout  & !\part2|LessThan13~0_combout )

	.dataa(!\part2|LessThan7~0_combout ),
	.datab(!\part2|LessThan13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~3 .extended_lut = "off";
defparam \part2|speedup~3 .lut_mask = 64'h4444444444444444;
defparam \part2|speedup~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan9~2 (
// Equation(s):
// \part2|LessThan9~2_combout  = (!\part2|LessThan9~0_combout  & \part2|LessThan9~1_combout )

	.dataa(!\part2|LessThan9~0_combout ),
	.datab(!\part2|LessThan9~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan9~2 .extended_lut = "off";
defparam \part2|LessThan9~2 .lut_mask = 64'h2222222222222222;
defparam \part2|LessThan9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~2 (
// Equation(s):
// \part2|Add8~2_combout  = ( !\part2|Add5~13_sumout  & ( (!\part2|process_2:y[0]~q  & (!\part2|Add5~1_sumout  & (!\part2|Add5~5_sumout  & !\part2|Add5~9_sumout ))) ) )

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(!\part2|Add5~5_sumout ),
	.datad(!\part2|Add5~9_sumout ),
	.datae(!\part2|Add5~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~2 .extended_lut = "off";
defparam \part2|Add8~2 .lut_mask = 64'h8000000080000000;
defparam \part2|Add8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add6~1 (
// Equation(s):
// \part2|Add6~1_combout  = ( \part2|process_2:y[3]~q  & ( \part2|process_2:y[0]~q  & ( !\part2|process_2:y[5]~q  $ (((\part2|process_2:y[2]~q  & (\part2|process_2:y[1]~q  & \part2|process_2:y[4]~q )))) ) ) ) # ( !\part2|process_2:y[3]~q  & ( 
// \part2|process_2:y[0]~q  & ( !\part2|process_2:y[5]~q  ) ) ) # ( \part2|process_2:y[3]~q  & ( !\part2|process_2:y[0]~q  & ( !\part2|process_2:y[5]~q  ) ) ) # ( !\part2|process_2:y[3]~q  & ( !\part2|process_2:y[0]~q  & ( !\part2|process_2:y[5]~q  ) ) )

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[5]~q ),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(!\part2|process_2:y[3]~q ),
	.dataf(!\part2|process_2:y[0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add6~1 .extended_lut = "off";
defparam \part2|Add6~1 .lut_mask = 64'hF0F0F0F0F0F0F0E1;
defparam \part2|Add6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~6 (
// Equation(s):
// \part2|speedup~6_combout  = ( \part2|speedup [5] & ( \part2|Add6~1_combout  & ( (!\part2|speedup~0_combout  & ((!\part2|speedup~1_combout ) # (!\part2|Add8~2_combout  $ (\part2|Add5~17_sumout )))) # (\part2|speedup~0_combout  & (((\part2|speedup~1_combout 
// )))) ) ) ) # ( !\part2|speedup [5] & ( \part2|Add6~1_combout  & ( (\part2|speedup~1_combout  & ((!\part2|Add8~2_combout  $ (\part2|Add5~17_sumout )) # (\part2|speedup~0_combout ))) ) ) ) # ( \part2|speedup [5] & ( !\part2|Add6~1_combout  & ( 
// ((!\part2|speedup~1_combout ) # (!\part2|Add8~2_combout  $ (\part2|Add5~17_sumout ))) # (\part2|speedup~0_combout ) ) ) ) # ( !\part2|speedup [5] & ( !\part2|Add6~1_combout  & ( ((\part2|speedup~1_combout  & (!\part2|Add8~2_combout  $ 
// (\part2|Add5~17_sumout )))) # (\part2|speedup~0_combout ) ) ) )

	.dataa(!\part2|Add8~2_combout ),
	.datab(!\part2|Add5~17_sumout ),
	.datac(!\part2|speedup~0_combout ),
	.datad(!\part2|speedup~1_combout ),
	.datae(!\part2|speedup [5]),
	.dataf(!\part2|Add6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~6 .extended_lut = "off";
defparam \part2|speedup~6 .lut_mask = 64'h0F9FFF9F009FF09F;
defparam \part2|speedup~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[5] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[5] .is_wysiwyg = "true";
defparam \part2|speedup[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~4 (
// Equation(s):
// \part2|speedup~4_combout  = ( \part2|speedup [5] & ( \part2|Add6~1_combout  & ( (\part2|in_framestart~q  & (!\part2|prev_framestart~q  & (\part2|speedup~3_combout  & \part2|LessThan9~2_combout ))) ) ) ) # ( !\part2|speedup [5] & ( \part2|Add6~1_combout  & 
// ( (!\part2|in_framestart~q ) # (((\part2|speedup~3_combout  & \part2|LessThan9~2_combout )) # (\part2|prev_framestart~q )) ) ) ) # ( !\part2|speedup [5] & ( !\part2|Add6~1_combout  & ( (!\part2|in_framestart~q ) # (\part2|prev_framestart~q ) ) ) )

	.dataa(!\part2|in_framestart~q ),
	.datab(!\part2|prev_framestart~q ),
	.datac(!\part2|speedup~3_combout ),
	.datad(!\part2|LessThan9~2_combout ),
	.datae(!\part2|speedup [5]),
	.dataf(!\part2|Add6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~4 .extended_lut = "off";
defparam \part2|speedup~4 .lut_mask = 64'hBBBB0000BBBF0004;
defparam \part2|speedup~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~0 (
// Equation(s):
// \part2|LessThan15~0_combout  = ( \part2|speedup~1_combout  & ( \part2|speedup~4_combout  & ( (!\part2|process_2:x[6]~q  & !\part2|process_2:x[5]~q ) ) ) ) # ( !\part2|speedup~1_combout  & ( \part2|speedup~4_combout  & ( (!\part2|process_2:x[6]~q  & 
// !\part2|process_2:x[5]~q ) ) ) ) # ( \part2|speedup~1_combout  & ( !\part2|speedup~4_combout  & ( (!\part2|process_2:x[6]~q  & (!\part2|process_2:x[5]~q  $ (((\part2|speedup~0_combout ) # (\part2|Add8~1_combout ))))) ) ) ) # ( !\part2|speedup~1_combout  & 
// ( !\part2|speedup~4_combout  & ( (!\part2|process_2:x[6]~q  & \part2|process_2:x[5]~q ) ) ) )

	.dataa(!\part2|process_2:x[6]~q ),
	.datab(!\part2|process_2:x[5]~q ),
	.datac(!\part2|Add8~1_combout ),
	.datad(!\part2|speedup~0_combout ),
	.datae(!\part2|speedup~1_combout ),
	.dataf(!\part2|speedup~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~0 .extended_lut = "off";
defparam \part2|LessThan15~0 .lut_mask = 64'h2222822288888888;
defparam \part2|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add6~2 (
// Equation(s):
// \part2|Add6~2_combout  = !\part2|process_2:y[3]~q  $ (((\part2|process_2:y[2]~q  & (\part2|process_2:y[1]~q  & \part2|process_2:y[0]~q ))))

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[3]~q ),
	.datad(!\part2|process_2:y[0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add6~2 .extended_lut = "off";
defparam \part2|Add6~2 .lut_mask = 64'hF0E1F0E1F0E1F0E1;
defparam \part2|Add6~2 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[3] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[3] .is_wysiwyg = "true";
defparam \part2|speedup[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~9 (
// Equation(s):
// \part2|speedup~9_combout  = (!\part2|speedup~1_combout  & (\part2|speedup [3])) # (\part2|speedup~1_combout  & (((!\part2|process_2:y[0]~q  & !\part2|Add5~1_sumout ))))

	.dataa(!\part2|speedup~1_combout ),
	.datab(!\part2|speedup [3]),
	.datac(!\part2|process_2:y[0]~q ),
	.datad(!\part2|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~9 .extended_lut = "off";
defparam \part2|speedup~9 .lut_mask = 64'h7222722272227222;
defparam \part2|speedup~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~5 (
// Equation(s):
// \part2|speedup~5_combout  = ( \part2|Add5~5_sumout  & ( \part2|speedup~9_combout  & ( (!\part2|speedup~0_combout  & ((!\part2|Add5~9_sumout ) # ((!\part2|speedup~1_combout )))) # (\part2|speedup~0_combout  & (((!\part2|speedup~1_combout  & 
// \part2|Add6~2_combout )))) ) ) ) # ( !\part2|Add5~5_sumout  & ( \part2|speedup~9_combout  & ( (!\part2|speedup~0_combout  & (((!\part2|speedup~1_combout )) # (\part2|Add5~9_sumout ))) # (\part2|speedup~0_combout  & (((!\part2|speedup~1_combout  & 
// \part2|Add6~2_combout )))) ) ) ) # ( \part2|Add5~5_sumout  & ( !\part2|speedup~9_combout  & ( (!\part2|speedup~0_combout  & (!\part2|Add5~9_sumout  & (\part2|speedup~1_combout ))) # (\part2|speedup~0_combout  & (((!\part2|speedup~1_combout  & 
// \part2|Add6~2_combout )))) ) ) ) # ( !\part2|Add5~5_sumout  & ( !\part2|speedup~9_combout  & ( (!\part2|speedup~0_combout  & (!\part2|Add5~9_sumout  & (\part2|speedup~1_combout ))) # (\part2|speedup~0_combout  & (((!\part2|speedup~1_combout  & 
// \part2|Add6~2_combout )))) ) ) )

	.dataa(!\part2|Add5~9_sumout ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add6~2_combout ),
	.datae(!\part2|Add5~5_sumout ),
	.dataf(!\part2|speedup~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~5 .extended_lut = "off";
defparam \part2|speedup~5 .lut_mask = 64'h08380838C4F4C8F8;
defparam \part2|speedup~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~1 (
// Equation(s):
// \part2|LessThan15~1_combout  = (!\part2|process_2:x[6]~q  & !\part2|process_2:x[5]~q )

	.dataa(!\part2|process_2:x[6]~q ),
	.datab(!\part2|process_2:x[5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~1 .extended_lut = "off";
defparam \part2|LessThan15~1 .lut_mask = 64'h8888888888888888;
defparam \part2|LessThan15~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:x[5]~0 (
// Equation(s):
// \part2|process_2:x[5]~0_combout  = ( \part2|speedup~4_combout  & ( \part2|LessThan15~1_combout  & ( \part2|process_2:x[7]~q  ) ) ) # ( !\part2|speedup~4_combout  & ( \part2|LessThan15~1_combout  & ( (\part2|process_2:x[7]~q  & (!\part2|Add8~1_combout  & 
// (!\part2|speedup~0_combout  & \part2|speedup~1_combout ))) ) ) ) # ( \part2|speedup~4_combout  & ( !\part2|LessThan15~1_combout  & ( \part2|process_2:x[7]~q  ) ) ) # ( !\part2|speedup~4_combout  & ( !\part2|LessThan15~1_combout  & ( 
// \part2|process_2:x[7]~q  ) ) )

	.dataa(!\part2|process_2:x[7]~q ),
	.datab(!\part2|Add8~1_combout ),
	.datac(!\part2|speedup~0_combout ),
	.datad(!\part2|speedup~1_combout ),
	.datae(!\part2|speedup~4_combout ),
	.dataf(!\part2|LessThan15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:x[5]~0 .extended_lut = "off";
defparam \part2|process_2:x[5]~0 .lut_mask = 64'h5555555500405555;
defparam \part2|process_2:x[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:x[5]~1 (
// Equation(s):
// \part2|process_2:x[5]~1_combout  = ( \part2|speedup~5_combout  & ( \part2|process_2:x[5]~0_combout  & ( ((!\part2|LessThan15~0_combout ) # (\part2|speedup~2_combout )) # (\part2|process_2:x[4]~q ) ) ) ) # ( !\part2|speedup~5_combout  & ( 
// \part2|process_2:x[5]~0_combout  & ( (!\part2|LessThan15~0_combout ) # ((!\part2|process_2:x[4]~q  & (\part2|process_2:x[3]~q  & \part2|speedup~2_combout )) # (\part2|process_2:x[4]~q  & ((\part2|speedup~2_combout ) # (\part2|process_2:x[3]~q )))) ) ) )

	.dataa(!\part2|process_2:x[4]~q ),
	.datab(!\part2|process_2:x[3]~q ),
	.datac(!\part2|speedup~2_combout ),
	.datad(!\part2|LessThan15~0_combout ),
	.datae(!\part2|speedup~5_combout ),
	.dataf(!\part2|process_2:x[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:x[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:x[5]~1 .extended_lut = "off";
defparam \part2|process_2:x[5]~1 .lut_mask = 64'h00000000FF17FF5F;
defparam \part2|process_2:x[5]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~3 (
// Equation(s):
// \part2|Add8~3_combout  = ( \part2|Add5~13_sumout  & ( (!\part2|process_2:y[0]~q  & (!\part2|Add5~1_sumout  & (!\part2|Add5~5_sumout  & !\part2|Add5~9_sumout ))) ) ) # ( !\part2|Add5~13_sumout  & ( (((\part2|Add5~9_sumout ) # (\part2|Add5~5_sumout )) # 
// (\part2|Add5~1_sumout )) # (\part2|process_2:y[0]~q ) ) )

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(!\part2|Add5~5_sumout ),
	.datad(!\part2|Add5~9_sumout ),
	.datae(!\part2|Add5~13_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~3 .extended_lut = "off";
defparam \part2|Add8~3 .lut_mask = 64'h7FFF80007FFF8000;
defparam \part2|Add8~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~2 (
// Equation(s):
// \part2|LessThan15~2_combout  = ( \part2|speedup [4] & ( \part2|Add6~0_combout  & ( !\part2|process_2:x[4]~q  $ (((\part2|speedup~1_combout  & ((!\part2|Add8~3_combout ) # (\part2|speedup~0_combout ))))) ) ) ) # ( !\part2|speedup [4] & ( 
// \part2|Add6~0_combout  & ( !\part2|process_2:x[4]~q  $ (((!\part2|speedup~0_combout  & ((!\part2|speedup~1_combout ) # (!\part2|Add8~3_combout ))) # (\part2|speedup~0_combout  & (\part2|speedup~1_combout )))) ) ) ) # ( \part2|speedup [4] & ( 
// !\part2|Add6~0_combout  & ( !\part2|process_2:x[4]~q  $ ((((\part2|speedup~1_combout  & !\part2|Add8~3_combout )) # (\part2|speedup~0_combout ))) ) ) ) # ( !\part2|speedup [4] & ( !\part2|Add6~0_combout  & ( !\part2|process_2:x[4]~q  $ 
// ((((!\part2|speedup~1_combout ) # (!\part2|Add8~3_combout )) # (\part2|speedup~0_combout ))) ) ) )

	.dataa(!\part2|process_2:x[4]~q ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add8~3_combout ),
	.datae(!\part2|speedup [4]),
	.dataf(!\part2|Add6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~2 .extended_lut = "off";
defparam \part2|LessThan15~2 .lut_mask = 64'h555995996569A5A9;
defparam \part2|LessThan15~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~4 (
// Equation(s):
// \part2|Add8~4_combout  = !\part2|Add5~9_sumout  $ (((!\part2|process_2:y[0]~q  & (!\part2|Add5~1_sumout  & !\part2|Add5~5_sumout ))))

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(!\part2|Add5~5_sumout ),
	.datad(!\part2|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~4 .extended_lut = "off";
defparam \part2|Add8~4 .lut_mask = 64'h7F807F807F807F80;
defparam \part2|Add8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~3 (
// Equation(s):
// \part2|LessThan15~3_combout  = ( \part2|speedup [3] & ( \part2|Add6~2_combout  & ( !\part2|process_2:x[3]~q  $ (((\part2|speedup~1_combout  & ((!\part2|Add8~4_combout ) # (\part2|speedup~0_combout ))))) ) ) ) # ( !\part2|speedup [3] & ( 
// \part2|Add6~2_combout  & ( !\part2|process_2:x[3]~q  $ (((!\part2|speedup~0_combout  & ((!\part2|speedup~1_combout ) # (!\part2|Add8~4_combout ))) # (\part2|speedup~0_combout  & (\part2|speedup~1_combout )))) ) ) ) # ( \part2|speedup [3] & ( 
// !\part2|Add6~2_combout  & ( !\part2|process_2:x[3]~q  $ ((((\part2|speedup~1_combout  & !\part2|Add8~4_combout )) # (\part2|speedup~0_combout ))) ) ) ) # ( !\part2|speedup [3] & ( !\part2|Add6~2_combout  & ( !\part2|process_2:x[3]~q  $ 
// ((((!\part2|speedup~1_combout ) # (!\part2|Add8~4_combout )) # (\part2|speedup~0_combout ))) ) ) )

	.dataa(!\part2|process_2:x[3]~q ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add8~4_combout ),
	.datae(!\part2|speedup [3]),
	.dataf(!\part2|Add6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~3 .extended_lut = "off";
defparam \part2|LessThan15~3 .lut_mask = 64'h555995996569A5A9;
defparam \part2|LessThan15~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add6~3 (
// Equation(s):
// \part2|Add6~3_combout  = !\part2|process_2:y[2]~q  $ (((\part2|process_2:y[1]~q  & \part2|process_2:y[0]~q )))

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add6~3 .extended_lut = "off";
defparam \part2|Add6~3 .lut_mask = 64'hA9A9A9A9A9A9A9A9;
defparam \part2|Add6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~10 (
// Equation(s):
// \part2|speedup~10_combout  = ( !\part2|speedup~1_combout  & ( ((!\part2|speedup~0_combout  & (\part2|speedup [2])) # (\part2|speedup~0_combout  & (((\part2|Add6~3_combout ))))) ) ) # ( \part2|speedup~1_combout  & ( ((!\part2|speedup~0_combout  & 
// (!\part2|Add5~5_sumout  $ (((!\part2|Add5~1_sumout  & !\part2|process_2:y[0]~q )))))) ) )

	.dataa(!\part2|Add5~1_sumout ),
	.datab(!\part2|speedup [2]),
	.datac(!\part2|process_2:y[0]~q ),
	.datad(!\part2|speedup~0_combout ),
	.datae(!\part2|speedup~1_combout ),
	.dataf(!\part2|Add5~5_sumout ),
	.datag(!\part2|Add6~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~10 .extended_lut = "on";
defparam \part2|speedup~10 .lut_mask = 64'h330F5F00330FA000;
defparam \part2|speedup~10 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[2] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[2] .is_wysiwyg = "true";
defparam \part2|speedup[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~9 (
// Equation(s):
// \part2|LessThan15~9_combout  = (!\part2|speedup~1_combout  & (\part2|speedup [2])) # (\part2|speedup~1_combout  & (((!\part2|process_2:y[0]~q  & !\part2|Add5~1_sumout ))))

	.dataa(!\part2|speedup~1_combout ),
	.datab(!\part2|speedup [2]),
	.datac(!\part2|process_2:y[0]~q ),
	.datad(!\part2|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~9 .extended_lut = "off";
defparam \part2|LessThan15~9 .lut_mask = 64'h7222722272227222;
defparam \part2|LessThan15~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~4 (
// Equation(s):
// \part2|LessThan15~4_combout  = ( \part2|Add5~5_sumout  & ( \part2|LessThan15~9_combout  & ( (!\part2|process_2:x[2]~q  & (\part2|speedup~0_combout  & ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout )))) ) ) ) # ( !\part2|Add5~5_sumout  & ( 
// \part2|LessThan15~9_combout  & ( (!\part2|process_2:x[2]~q  & (((\part2|speedup~0_combout  & !\part2|Add6~3_combout )) # (\part2|speedup~1_combout ))) ) ) ) # ( \part2|Add5~5_sumout  & ( !\part2|LessThan15~9_combout  & ( (!\part2|process_2:x[2]~q  & 
// ((!\part2|speedup~0_combout ) # ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout )))) ) ) ) # ( !\part2|Add5~5_sumout  & ( !\part2|LessThan15~9_combout  & ( (!\part2|process_2:x[2]~q  & ((!\part2|speedup~0_combout  & (!\part2|speedup~1_combout )) # 
// (\part2|speedup~0_combout  & ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout ))))) ) ) )

	.dataa(!\part2|process_2:x[2]~q ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add6~3_combout ),
	.datae(!\part2|Add5~5_sumout ),
	.dataf(!\part2|LessThan15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~4 .extended_lut = "off";
defparam \part2|LessThan15~4 .lut_mask = 64'hA282AA8A2A0A2202;
defparam \part2|LessThan15~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~5 (
// Equation(s):
// \part2|LessThan15~5_combout  = ( \part2|LessThan15~3_combout  & ( \part2|LessThan15~4_combout  & ( (!\part2|process_2:x[6]~q  & (\part2|LessThan15~2_combout  & (!\part2|process_2:x[5]~q  $ (\part2|speedup~6_combout )))) ) ) )

	.dataa(!\part2|process_2:x[6]~q ),
	.datab(!\part2|process_2:x[5]~q ),
	.datac(!\part2|speedup~6_combout ),
	.datad(!\part2|LessThan15~2_combout ),
	.datae(!\part2|LessThan15~3_combout ),
	.dataf(!\part2|LessThan15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~5 .extended_lut = "off";
defparam \part2|LessThan15~5 .lut_mask = 64'h0000000000000082;
defparam \part2|LessThan15~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~6 (
// Equation(s):
// \part2|LessThan15~6_combout  = ( \part2|Add5~5_sumout  & ( \part2|LessThan15~9_combout  & ( !\part2|process_2:x[2]~q  $ (((\part2|speedup~0_combout  & ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout ))))) ) ) ) # ( !\part2|Add5~5_sumout  & ( 
// \part2|LessThan15~9_combout  & ( !\part2|process_2:x[2]~q  $ ((((\part2|speedup~0_combout  & !\part2|Add6~3_combout )) # (\part2|speedup~1_combout ))) ) ) ) # ( \part2|Add5~5_sumout  & ( !\part2|LessThan15~9_combout  & ( !\part2|process_2:x[2]~q  $ 
// (((!\part2|speedup~0_combout ) # ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout )))) ) ) ) # ( !\part2|Add5~5_sumout  & ( !\part2|LessThan15~9_combout  & ( !\part2|process_2:x[2]~q  $ (((!\part2|speedup~0_combout  & (!\part2|speedup~1_combout )) # 
// (\part2|speedup~0_combout  & ((!\part2|Add6~3_combout ) # (\part2|speedup~1_combout ))))) ) ) )

	.dataa(!\part2|process_2:x[2]~q ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add6~3_combout ),
	.datae(!\part2|Add5~5_sumout ),
	.dataf(!\part2|LessThan15~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~6 .extended_lut = "off";
defparam \part2|LessThan15~6 .lut_mask = 64'h5969556595A599A9;
defparam \part2|LessThan15~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[0] .is_wysiwyg = "true";
defparam \part2|speedup[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~7 (
// Equation(s):
// \part2|speedup~7_combout  = ( \part2|LessThan7~0_combout  & ( \part2|LessThan13~0_combout  & ( (\part2|speedup [0] & ((!\part2|in_framestart~q ) # (\part2|prev_framestart~q ))) ) ) ) # ( !\part2|LessThan7~0_combout  & ( \part2|LessThan13~0_combout  & ( 
// (\part2|speedup [0] & ((!\part2|in_framestart~q ) # (\part2|prev_framestart~q ))) ) ) ) # ( \part2|LessThan7~0_combout  & ( !\part2|LessThan13~0_combout  & ( (!\part2|in_framestart~q  & (((\part2|speedup [0])))) # (\part2|in_framestart~q  & 
// ((!\part2|prev_framestart~q  & (\part2|process_2:y[0]~q )) # (\part2|prev_framestart~q  & ((\part2|speedup [0]))))) ) ) ) # ( !\part2|LessThan7~0_combout  & ( !\part2|LessThan13~0_combout  & ( (\part2|speedup [0] & ((!\part2|in_framestart~q ) # 
// (\part2|prev_framestart~q ))) ) ) )

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|in_framestart~q ),
	.datac(!\part2|prev_framestart~q ),
	.datad(!\part2|speedup [0]),
	.datae(!\part2|LessThan7~0_combout ),
	.dataf(!\part2|LessThan13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~7 .extended_lut = "off";
defparam \part2|speedup~7 .lut_mask = 64'h00CF10DF00CF00CF;
defparam \part2|speedup~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add6~4 (
// Equation(s):
// \part2|Add6~4_combout  = !\part2|process_2:y[1]~q  $ (!\part2|process_2:y[0]~q )

	.dataa(!\part2|process_2:y[1]~q ),
	.datab(!\part2|process_2:y[0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add6~4 .extended_lut = "off";
defparam \part2|Add6~4 .lut_mask = 64'h6666666666666666;
defparam \part2|Add6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add8~5 (
// Equation(s):
// \part2|Add8~5_combout  = !\part2|process_2:y[0]~q  $ (!\part2|Add5~1_sumout )

	.dataa(!\part2|process_2:y[0]~q ),
	.datab(!\part2|Add5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Add8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add8~5 .extended_lut = "off";
defparam \part2|Add8~5 .lut_mask = 64'h6666666666666666;
defparam \part2|Add8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|speedup~8 (
// Equation(s):
// \part2|speedup~8_combout  = ( \part2|Add8~5_combout  & ( (!\part2|speedup~0_combout  & (((\part2|speedup [1])) # (\part2|speedup~1_combout ))) # (\part2|speedup~0_combout  & (!\part2|speedup~1_combout  & (!\part2|Add6~4_combout ))) ) ) # ( 
// !\part2|Add8~5_combout  & ( (!\part2|speedup~1_combout  & ((!\part2|speedup~0_combout  & ((\part2|speedup [1]))) # (\part2|speedup~0_combout  & (!\part2|Add6~4_combout )))) ) )

	.dataa(!\part2|speedup~0_combout ),
	.datab(!\part2|speedup~1_combout ),
	.datac(!\part2|Add6~4_combout ),
	.datad(!\part2|speedup [1]),
	.datae(!\part2|Add8~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|speedup~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|speedup~8 .extended_lut = "off";
defparam \part2|speedup~8 .lut_mask = 64'h40C862EA40C862EA;
defparam \part2|speedup~8 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|speedup[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|speedup~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|speedup [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|speedup[1] .is_wysiwyg = "true";
defparam \part2|speedup[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~10 (
// Equation(s):
// \part2|LessThan15~10_combout  = ( \part2|Add5~1_sumout  & ( \part2|Add6~4_combout  & ( (!\part2|prev_framestart~q  & (((\part2|process_2:y[0]~q )) # (\part2|LessThan9~2_combout ))) # (\part2|prev_framestart~q  & (((!\part2|speedup [1])))) ) ) ) # ( 
// !\part2|Add5~1_sumout  & ( \part2|Add6~4_combout  & ( (!\part2|prev_framestart~q  & (((!\part2|process_2:y[0]~q )) # (\part2|LessThan9~2_combout ))) # (\part2|prev_framestart~q  & (((!\part2|speedup [1])))) ) ) ) # ( \part2|Add5~1_sumout  & ( 
// !\part2|Add6~4_combout  & ( (!\part2|prev_framestart~q  & (!\part2|LessThan9~2_combout  & ((\part2|process_2:y[0]~q )))) # (\part2|prev_framestart~q  & (((!\part2|speedup [1])))) ) ) ) # ( !\part2|Add5~1_sumout  & ( !\part2|Add6~4_combout  & ( 
// (!\part2|prev_framestart~q  & (!\part2|LessThan9~2_combout  & ((!\part2|process_2:y[0]~q )))) # (\part2|prev_framestart~q  & (((!\part2|speedup [1])))) ) ) )

	.dataa(!\part2|prev_framestart~q ),
	.datab(!\part2|LessThan9~2_combout ),
	.datac(!\part2|speedup [1]),
	.datad(!\part2|process_2:y[0]~q ),
	.datae(!\part2|Add5~1_sumout ),
	.dataf(!\part2|Add6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~10 .extended_lut = "off";
defparam \part2|LessThan15~10 .lut_mask = 64'hD85050D8FA7272FA;
defparam \part2|LessThan15~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~11 (
// Equation(s):
// \part2|LessThan15~11_combout  = ( \part2|LessThan13~0_combout  & ( (!\part2|in_framestart~q  & ((!\part2|speedup [1]))) # (\part2|in_framestart~q  & (!\part2|prev_framestart~q )) ) ) # ( !\part2|LessThan13~0_combout  & ( (!\part2|in_framestart~q  & 
// (((!\part2|speedup [1])))) # (\part2|in_framestart~q  & (!\part2|prev_framestart~q  & ((!\part2|LessThan7~0_combout )))) ) )

	.dataa(!\part2|in_framestart~q ),
	.datab(!\part2|prev_framestart~q ),
	.datac(!\part2|speedup [1]),
	.datad(!\part2|LessThan7~0_combout ),
	.datae(!\part2|LessThan13~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~11 .extended_lut = "off";
defparam \part2|LessThan15~11 .lut_mask = 64'hE4A0E4E4E4A0E4E4;
defparam \part2|LessThan15~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~7 (
// Equation(s):
// \part2|LessThan15~7_combout  = ( \part2|LessThan15~10_combout  & ( \part2|LessThan15~11_combout  & ( (\part2|process_2:x[1]~q  & (!\part2|process_2:x[0]~q  & !\part2|speedup~7_combout )) ) ) ) # ( !\part2|LessThan15~10_combout  & ( 
// \part2|LessThan15~11_combout  & ( (\part2|process_2:x[1]~q  & (!\part2|process_2:x[0]~q  & !\part2|speedup~7_combout )) ) ) ) # ( \part2|LessThan15~10_combout  & ( !\part2|LessThan15~11_combout  & ( (!\part2|process_2:x[0]~q  & (!\part2|speedup~7_combout  
// & (!\part2|process_2:x[1]~q  $ (\part2|in_framestart~q )))) ) ) ) # ( !\part2|LessThan15~10_combout  & ( !\part2|LessThan15~11_combout  & ( (!\part2|process_2:x[1]~q  & (!\part2|process_2:x[0]~q  & !\part2|speedup~7_combout )) ) ) )

	.dataa(!\part2|process_2:x[1]~q ),
	.datab(!\part2|process_2:x[0]~q ),
	.datac(!\part2|speedup~7_combout ),
	.datad(!\part2|in_framestart~q ),
	.datae(!\part2|LessThan15~10_combout ),
	.dataf(!\part2|LessThan15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~7 .extended_lut = "off";
defparam \part2|LessThan15~7 .lut_mask = 64'h8080804040404040;
defparam \part2|LessThan15~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan15~8 (
// Equation(s):
// \part2|LessThan15~8_combout  = ( \part2|speedup [1] & ( \part2|Add8~5_combout  & ( (!\part2|process_2:x[1]~q  & (\part2|speedup~0_combout  & ((\part2|Add6~4_combout ) # (\part2|speedup~1_combout )))) ) ) ) # ( !\part2|speedup [1] & ( \part2|Add8~5_combout 
//  & ( (!\part2|process_2:x[1]~q  & ((!\part2|speedup~0_combout  & (!\part2|speedup~1_combout )) # (\part2|speedup~0_combout  & ((\part2|Add6~4_combout ) # (\part2|speedup~1_combout ))))) ) ) ) # ( \part2|speedup [1] & ( !\part2|Add8~5_combout  & ( 
// (!\part2|process_2:x[1]~q  & (((\part2|speedup~0_combout  & \part2|Add6~4_combout )) # (\part2|speedup~1_combout ))) ) ) ) # ( !\part2|speedup [1] & ( !\part2|Add8~5_combout  & ( (!\part2|process_2:x[1]~q  & ((!\part2|speedup~0_combout ) # 
// ((\part2|Add6~4_combout ) # (\part2|speedup~1_combout )))) ) ) )

	.dataa(!\part2|process_2:x[1]~q ),
	.datab(!\part2|speedup~0_combout ),
	.datac(!\part2|speedup~1_combout ),
	.datad(!\part2|Add6~4_combout ),
	.datae(!\part2|speedup [1]),
	.dataf(!\part2|Add8~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan15~8 .extended_lut = "off";
defparam \part2|LessThan15~8 .lut_mask = 64'h8AAA0A2A82A20222;
defparam \part2|LessThan15~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:x[5]~2 (
// Equation(s):
// \part2|process_2:x[5]~2_combout  = ( \part2|LessThan15~7_combout  & ( \part2|LessThan15~8_combout  & ( (\part2|LessThan15~0_combout  & (\part2|LessThan15~2_combout  & (\part2|LessThan15~3_combout  & \part2|LessThan15~6_combout ))) ) ) ) # ( 
// !\part2|LessThan15~7_combout  & ( \part2|LessThan15~8_combout  & ( (\part2|LessThan15~0_combout  & (\part2|LessThan15~2_combout  & (\part2|LessThan15~3_combout  & \part2|LessThan15~6_combout ))) ) ) ) # ( \part2|LessThan15~7_combout  & ( 
// !\part2|LessThan15~8_combout  & ( (\part2|LessThan15~0_combout  & (\part2|LessThan15~2_combout  & (\part2|LessThan15~3_combout  & \part2|LessThan15~6_combout ))) ) ) )

	.dataa(!\part2|LessThan15~0_combout ),
	.datab(!\part2|LessThan15~2_combout ),
	.datac(!\part2|LessThan15~3_combout ),
	.datad(!\part2|LessThan15~6_combout ),
	.datae(!\part2|LessThan15~7_combout ),
	.dataf(!\part2|LessThan15~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:x[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:x[5]~2 .extended_lut = "off";
defparam \part2|process_2:x[5]~2 .lut_mask = 64'h0000000100010001;
defparam \part2|process_2:x[5]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2:x[5]~3 (
// Equation(s):
// \part2|process_2:x[5]~3_combout  = ( \part2|LessThan15~5_combout  & ( \part2|process_2:x[5]~2_combout  & ( (!\RST~input_o ) # ((\part2|process_2:x[11]~q  & !\part2|LessThan8~0_combout )) ) ) ) # ( !\part2|LessThan15~5_combout  & ( 
// \part2|process_2:x[5]~2_combout  & ( (!\RST~input_o ) # ((\part2|process_2:x[11]~q  & !\part2|LessThan8~0_combout )) ) ) ) # ( \part2|LessThan15~5_combout  & ( !\part2|process_2:x[5]~2_combout  & ( (!\RST~input_o ) # ((\part2|process_2:x[11]~q  & 
// !\part2|LessThan8~0_combout )) ) ) ) # ( !\part2|LessThan15~5_combout  & ( !\part2|process_2:x[5]~2_combout  & ( (!\RST~input_o ) # ((\part2|process_2:x[11]~q  & ((!\part2|LessThan8~0_combout ) # (\part2|process_2:x[5]~1_combout )))) ) ) )

	.dataa(!\part2|process_2:x[11]~q ),
	.datab(!\part2|LessThan8~0_combout ),
	.datac(!\RST~input_o ),
	.datad(!\part2|process_2:x[5]~1_combout ),
	.datae(!\part2|LessThan15~5_combout ),
	.dataf(!\part2|process_2:x[5]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2:x[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2:x[5]~3 .extended_lut = "off";
defparam \part2|process_2:x[5]~3 .lut_mask = 64'hF4F5F4F4F4F4F4F4;
defparam \part2|process_2:x[5]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[0] .is_wysiwyg = "true";
defparam \part2|process_2:x[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~41 (
// Equation(s):
// \part2|Add9~41_sumout  = SUM(( \part2|process_2:x[1]~q  ) + ( GND ) + ( \part2|Add9~46  ))
// \part2|Add9~42  = CARRY(( \part2|process_2:x[1]~q  ) + ( GND ) + ( \part2|Add9~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~41_sumout ),
	.cout(\part2|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~41 .extended_lut = "off";
defparam \part2|Add9~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~41 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[1] .is_wysiwyg = "true";
defparam \part2|process_2:x[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~37 (
// Equation(s):
// \part2|Add9~37_sumout  = SUM(( \part2|process_2:x[2]~q  ) + ( GND ) + ( \part2|Add9~42  ))
// \part2|Add9~38  = CARRY(( \part2|process_2:x[2]~q  ) + ( GND ) + ( \part2|Add9~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~37_sumout ),
	.cout(\part2|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~37 .extended_lut = "off";
defparam \part2|Add9~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~37 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[2] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[2] .is_wysiwyg = "true";
defparam \part2|process_2:x[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~33 (
// Equation(s):
// \part2|Add9~33_sumout  = SUM(( \part2|process_2:x[3]~q  ) + ( GND ) + ( \part2|Add9~38  ))
// \part2|Add9~34  = CARRY(( \part2|process_2:x[3]~q  ) + ( GND ) + ( \part2|Add9~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~33_sumout ),
	.cout(\part2|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~33 .extended_lut = "off";
defparam \part2|Add9~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~33 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[3] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[3] .is_wysiwyg = "true";
defparam \part2|process_2:x[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~17 (
// Equation(s):
// \part2|Add9~17_sumout  = SUM(( \part2|process_2:x[4]~q  ) + ( GND ) + ( \part2|Add9~34  ))
// \part2|Add9~18  = CARRY(( \part2|process_2:x[4]~q  ) + ( GND ) + ( \part2|Add9~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~17_sumout ),
	.cout(\part2|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~17 .extended_lut = "off";
defparam \part2|Add9~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[4] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[4] .is_wysiwyg = "true";
defparam \part2|process_2:x[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~13 (
// Equation(s):
// \part2|Add9~13_sumout  = SUM(( \part2|process_2:x[5]~q  ) + ( GND ) + ( \part2|Add9~18  ))
// \part2|Add9~14  = CARRY(( \part2|process_2:x[5]~q  ) + ( GND ) + ( \part2|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~13_sumout ),
	.cout(\part2|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~13 .extended_lut = "off";
defparam \part2|Add9~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[5] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[5] .is_wysiwyg = "true";
defparam \part2|process_2:x[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~9 (
// Equation(s):
// \part2|Add9~9_sumout  = SUM(( \part2|process_2:x[6]~q  ) + ( GND ) + ( \part2|Add9~14  ))
// \part2|Add9~10  = CARRY(( \part2|process_2:x[6]~q  ) + ( GND ) + ( \part2|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~9_sumout ),
	.cout(\part2|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~9 .extended_lut = "off";
defparam \part2|Add9~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[6] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[6] .is_wysiwyg = "true";
defparam \part2|process_2:x[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~5 (
// Equation(s):
// \part2|Add9~5_sumout  = SUM(( \part2|process_2:x[7]~q  ) + ( GND ) + ( \part2|Add9~10  ))
// \part2|Add9~6  = CARRY(( \part2|process_2:x[7]~q  ) + ( GND ) + ( \part2|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~5_sumout ),
	.cout(\part2|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~5 .extended_lut = "off";
defparam \part2|Add9~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[7] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[7] .is_wysiwyg = "true";
defparam \part2|process_2:x[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~21 (
// Equation(s):
// \part2|Add9~21_sumout  = SUM(( \part2|process_2:x[8]~q  ) + ( GND ) + ( \part2|Add9~6  ))
// \part2|Add9~22  = CARRY(( \part2|process_2:x[8]~q  ) + ( GND ) + ( \part2|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~21_sumout ),
	.cout(\part2|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~21 .extended_lut = "off";
defparam \part2|Add9~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[8] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[8] .is_wysiwyg = "true";
defparam \part2|process_2:x[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~25 (
// Equation(s):
// \part2|Add9~25_sumout  = SUM(( \part2|process_2:x[9]~q  ) + ( GND ) + ( \part2|Add9~22  ))
// \part2|Add9~26  = CARRY(( \part2|process_2:x[9]~q  ) + ( GND ) + ( \part2|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~25_sumout ),
	.cout(\part2|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~25 .extended_lut = "off";
defparam \part2|Add9~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[9] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[9] .is_wysiwyg = "true";
defparam \part2|process_2:x[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~29 (
// Equation(s):
// \part2|Add9~29_sumout  = SUM(( \part2|process_2:x[10]~q  ) + ( GND ) + ( \part2|Add9~26  ))
// \part2|Add9~30  = CARRY(( \part2|process_2:x[10]~q  ) + ( GND ) + ( \part2|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[10]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~29_sumout ),
	.cout(\part2|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~29 .extended_lut = "off";
defparam \part2|Add9~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~29 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[10] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[10] .is_wysiwyg = "true";
defparam \part2|process_2:x[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add9~1 (
// Equation(s):
// \part2|Add9~1_sumout  = SUM(( \part2|process_2:x[11]~q  ) + ( GND ) + ( \part2|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[11]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add9~1 .extended_lut = "off";
defparam \part2|Add9~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add9~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|process_2:x[11] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|process_2:x[5]~3_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|process_2:x[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|process_2:x[11] .is_wysiwyg = "true";
defparam \part2|process_2:x[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan8~1 (
// Equation(s):
// \part2|LessThan8~1_combout  = ( \part2|process_2:x[4]~q  & ( \part2|LessThan8~0_combout  & ( ((\part2|process_2:x[7]~q  & ((\part2|process_2:x[5]~q ) # (\part2|process_2:x[6]~q )))) # (\part2|process_2:x[11]~q ) ) ) ) # ( !\part2|process_2:x[4]~q  & ( 
// \part2|LessThan8~0_combout  & ( ((\part2|process_2:x[7]~q  & \part2|process_2:x[6]~q )) # (\part2|process_2:x[11]~q ) ) ) ) # ( \part2|process_2:x[4]~q  & ( !\part2|LessThan8~0_combout  ) ) # ( !\part2|process_2:x[4]~q  & ( !\part2|LessThan8~0_combout  ) 
// )

	.dataa(!\part2|process_2:x[11]~q ),
	.datab(!\part2|process_2:x[7]~q ),
	.datac(!\part2|process_2:x[6]~q ),
	.datad(!\part2|process_2:x[5]~q ),
	.datae(!\part2|process_2:x[4]~q ),
	.dataf(!\part2|LessThan8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan8~1 .extended_lut = "off";
defparam \part2|LessThan8~1 .lut_mask = 64'hFFFFFFFF57575777;
defparam \part2|LessThan8~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_hs (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|LessThan8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_hs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_hs .is_wysiwyg = "true";
defparam \part2|out_hs .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan7~1 (
// Equation(s):
// \part2|LessThan7~1_combout  = ( !\part2|process_2:y[3]~q  & ( \part2|LessThan7~0_combout  & ( (!\part2|process_2:y[5]~q  & (!\part2|process_2:y[4]~q  & ((!\part2|process_2:y[2]~q ) # (!\part2|process_2:y[1]~q )))) ) ) )

	.dataa(!\part2|process_2:y[2]~q ),
	.datab(!\part2|process_2:y[1]~q ),
	.datac(!\part2|process_2:y[5]~q ),
	.datad(!\part2|process_2:y[4]~q ),
	.datae(!\part2|process_2:y[3]~q ),
	.dataf(!\part2|LessThan7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan7~1 .extended_lut = "off";
defparam \part2|LessThan7~1 .lut_mask = 64'h00000000E0000000;
defparam \part2|LessThan7~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_vs (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|LessThan7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_vs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_vs .is_wysiwyg = "true";
defparam \part2|out_vs .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan5~0 (
// Equation(s):
// \part2|LessThan5~0_combout  = (!\part2|y [3] & !\part2|y [2])

	.dataa(!\part2|y [3]),
	.datab(!\part2|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan5~0 .extended_lut = "off";
defparam \part2|LessThan5~0 .lut_mask = 64'h8888888888888888;
defparam \part2|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wren~0 (
// Equation(s):
// \part2|ram_wren~0_combout  = (!\part2|y [6] & !\part2|y [7])

	.dataa(!\part2|y [6]),
	.datab(!\part2|y [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wren~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wren~0 .extended_lut = "off";
defparam \part2|ram_wren~0 .lut_mask = 64'h8888888888888888;
defparam \part2|ram_wren~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout  = ( \part2|ram_wren~0_combout  & ( \part2|y [1] & ( (!\part2|y [4] & (\part2|LessThan5~0_combout  & (\part2|y [5] & !\part2|y [8]))) # (\part2|y [4] & 
// (!\part2|LessThan5~0_combout  & (!\part2|y [5]))) ) ) ) # ( !\part2|ram_wren~0_combout  & ( \part2|y [1] & ( (!\part2|y [8] & ((!\part2|y [4] & (\part2|LessThan5~0_combout  & \part2|y [5])) # (\part2|y [4] & (!\part2|LessThan5~0_combout  & !\part2|y 
// [5])))) ) ) ) # ( \part2|ram_wren~0_combout  & ( !\part2|y [1] & ( (!\part2|y [4] & (\part2|LessThan5~0_combout  & \part2|y [5])) # (\part2|y [4] & (!\part2|LessThan5~0_combout  & !\part2|y [5])) ) ) ) # ( !\part2|ram_wren~0_combout  & ( !\part2|y [1] & ( 
// (!\part2|y [8] & ((!\part2|y [4] & (\part2|LessThan5~0_combout  & \part2|y [5])) # (\part2|y [4] & (!\part2|LessThan5~0_combout  & !\part2|y [5])))) ) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|LessThan5~0_combout ),
	.datac(!\part2|y [5]),
	.datad(!\part2|y [8]),
	.datae(!\part2|ram_wren~0_combout ),
	.dataf(!\part2|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0 .lut_mask = 64'h4200424242004240;
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~21 (
// Equation(s):
// \part2|Add5~21_sumout  = SUM(( \part2|process_2:y[6]~q  ) + ( VCC ) + ( \part2|Add5~18  ))
// \part2|Add5~22  = CARRY(( \part2|process_2:y[6]~q  ) + ( VCC ) + ( \part2|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~21_sumout ),
	.cout(\part2|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~21 .extended_lut = "off";
defparam \part2|Add5~21 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add5~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[13] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [13]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[13] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add5~25 (
// Equation(s):
// \part2|Add5~25_sumout  = SUM(( \part2|process_2:y[7]~q  ) + ( VCC ) + ( \part2|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:y[7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add5~25 .extended_lut = "off";
defparam \part2|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add5~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[14] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [14]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[14] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w[2] (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2] = (!\part2|ram_rdaddress [13] & !\part2|ram_rdaddress [14])

	.dataa(!\part2|ram_rdaddress [13]),
	.datab(!\part2|ram_rdaddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w[2] .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w[2] .lut_mask = 64'h8888888888888888;
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[9]~input (
	.i(SWITCH[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[9]~input_o ));
// synopsys translate_off
defparam \SWITCH[9]~input .bus_hold = "false";
defparam \SWITCH[9]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPI[0]~input (
	.i(GPI[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[0]~input_o ));
// synopsys translate_off
defparam \GPI[0]~input .bus_hold = "false";
defparam \GPI[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[0] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[0] .is_wysiwyg = "true";
defparam \in_col[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[0]~input (
	.i(SWITCH[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[0]~input_o ));
// synopsys translate_off
defparam \SWITCH[0]~input .bus_hold = "false";
defparam \SWITCH[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (pixelclockphase[1] & (!pixelclockphase[2] & pixelclockphase[0]))

	.dataa(!pixelclockphase[1]),
	.datab(!pixelclockphase[2]),
	.datac(!pixelclockphase[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0404040404040404;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \in_colaux[0] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[0] .is_wysiwyg = "true";
defparam \in_colaux[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[1]~input (
	.i(SWITCH[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[1]~input_o ));
// synopsys translate_off
defparam \SWITCH[1]~input .bus_hold = "false";
defparam \SWITCH[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \GPI[1]~input (
	.i(GPI[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[1]~input_o ));
// synopsys translate_off
defparam \GPI[1]~input .bus_hold = "false";
defparam \GPI[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[0] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[0]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[0] .is_wysiwyg = "true";
defparam \in_lum[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~0 (
// Equation(s):
// \out_dvid_rgb~0_combout  = ( in_lum[0] & ( (!\SWITCH[0]~input_o  & (((!\SWITCH[1]~input_o ) # (in_colaux[0])))) # (\SWITCH[0]~input_o  & (in_col[0])) ) ) # ( !in_lum[0] & ( (!\SWITCH[0]~input_o  & (((in_colaux[0] & \SWITCH[1]~input_o )))) # 
// (\SWITCH[0]~input_o  & (in_col[0])) ) )

	.dataa(!in_col[0]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!in_colaux[0]),
	.datad(!\SWITCH[1]~input_o ),
	.datae(!in_lum[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~0 .extended_lut = "off";
defparam \out_dvid_rgb~0 .lut_mask = 64'h111DDD1D111DDD1D;
defparam \out_dvid_rgb~0 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[0] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[0]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[0] .is_wysiwyg = "true";
defparam \out_dvid_rgb[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[0] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[0] .is_wysiwyg = "true";
defparam \part2|b0[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[0] .is_wysiwyg = "true";
defparam \part2|b1[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[0] .is_wysiwyg = "true";
defparam \part2|b2[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[0] .is_wysiwyg = "true";
defparam \part2|b3[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[0] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[0] .is_wysiwyg = "true";
defparam \part2|a0[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[0] .is_wysiwyg = "true";
defparam \part2|a1[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[0] .is_wysiwyg = "true";
defparam \part2|a2[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[0] .is_wysiwyg = "true";
defparam \part2|a3[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [0]),
	.asdata(\part2|a3 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[0] .is_wysiwyg = "true";
defparam \part2|data[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|pixelvalue[4]~0 (
// Equation(s):
// \part2|pixelvalue[4]~0_combout  = ( \part2|LessThan1~0_combout  & ( \part2|LessThan1~1_combout  & ( (!\RST~input_o ) # (((!\part2|data [12]) # (\part2|synclength [1])) # (\part2|synclength [0])) ) ) ) # ( !\part2|LessThan1~0_combout  & ( 
// \part2|LessThan1~1_combout  ) ) # ( \part2|LessThan1~0_combout  & ( !\part2|LessThan1~1_combout  ) ) # ( !\part2|LessThan1~0_combout  & ( !\part2|LessThan1~1_combout  ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|synclength [0]),
	.datac(!\part2|synclength [1]),
	.datad(!\part2|data [12]),
	.datae(!\part2|LessThan1~0_combout ),
	.dataf(!\part2|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|pixelvalue[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|pixelvalue[4]~0 .extended_lut = "off";
defparam \part2|pixelvalue[4]~0 .lut_mask = 64'hFFFFFFFFFFFFFFBF;
defparam \part2|pixelvalue[4]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|pixelvalue[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[0] .is_wysiwyg = "true";
defparam \part2|pixelvalue[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[2]~input (
	.i(GPI[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[2]~input_o ));
// synopsys translate_off
defparam \GPI[2]~input .bus_hold = "false";
defparam \GPI[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[1] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[1] .is_wysiwyg = "true";
defparam \in_col[1] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[1] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[1] .is_wysiwyg = "true";
defparam \in_colaux[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[3]~input (
	.i(GPI[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[3]~input_o ));
// synopsys translate_off
defparam \GPI[3]~input .bus_hold = "false";
defparam \GPI[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[1] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[1]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[1] .is_wysiwyg = "true";
defparam \in_lum[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~1 (
// Equation(s):
// \out_dvid_rgb~1_combout  = ( in_lum[1] & ( (!\SWITCH[0]~input_o  & ((!\SWITCH[1]~input_o ) # ((in_colaux[1])))) # (\SWITCH[0]~input_o  & (((in_col[1])))) ) ) # ( !in_lum[1] & ( (!\SWITCH[0]~input_o  & (\SWITCH[1]~input_o  & ((in_colaux[1])))) # 
// (\SWITCH[0]~input_o  & (((in_col[1])))) ) )

	.dataa(!\SWITCH[0]~input_o ),
	.datab(!\SWITCH[1]~input_o ),
	.datac(!in_col[1]),
	.datad(!in_colaux[1]),
	.datae(!in_lum[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~1 .extended_lut = "off";
defparam \out_dvid_rgb~1 .lut_mask = 64'h05278DAF05278DAF;
defparam \out_dvid_rgb~1 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[1] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[1]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[1] .is_wysiwyg = "true";
defparam \out_dvid_rgb[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[1] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[1] .is_wysiwyg = "true";
defparam \part2|b0[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[1] .is_wysiwyg = "true";
defparam \part2|b1[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[1] .is_wysiwyg = "true";
defparam \part2|b2[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[1] .is_wysiwyg = "true";
defparam \part2|b3[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[1] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[1] .is_wysiwyg = "true";
defparam \part2|a0[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[1] .is_wysiwyg = "true";
defparam \part2|a1[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[1] .is_wysiwyg = "true";
defparam \part2|a2[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[1] .is_wysiwyg = "true";
defparam \part2|a3[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [1]),
	.asdata(\part2|a3 [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[1] .is_wysiwyg = "true";
defparam \part2|data[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[1] .is_wysiwyg = "true";
defparam \part2|pixelvalue[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[12]~input (
	.i(GPI[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[12]~input_o ));
// synopsys translate_off
defparam \GPI[12]~input .bus_hold = "false";
defparam \GPI[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[6] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[6] .is_wysiwyg = "true";
defparam \in_col[6] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[6] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[6]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[6] .is_wysiwyg = "true";
defparam \in_colaux[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~2 (
// Equation(s):
// \out_dvid_rgb~2_combout  = ( in_colaux[6] & ( (!\SWITCH[0]~input_o  & (((\SWITCH[1]~input_o )) # (in_lum[6]))) # (\SWITCH[0]~input_o  & (((in_col[6])))) ) ) # ( !in_colaux[6] & ( (!\SWITCH[0]~input_o  & (in_lum[6] & (!\SWITCH[1]~input_o ))) # 
// (\SWITCH[0]~input_o  & (((in_col[6])))) ) )

	.dataa(!in_lum[6]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!\SWITCH[1]~input_o ),
	.datad(!in_col[6]),
	.datae(!in_colaux[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~2 .extended_lut = "off";
defparam \out_dvid_rgb~2 .lut_mask = 64'h40734C7F40734C7F;
defparam \out_dvid_rgb~2 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[6] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[6]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[6] .is_wysiwyg = "true";
defparam \out_dvid_rgb[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[6] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[6] .is_wysiwyg = "true";
defparam \part2|b0[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[6] .is_wysiwyg = "true";
defparam \part2|b1[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[6] .is_wysiwyg = "true";
defparam \part2|b2[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[6] .is_wysiwyg = "true";
defparam \part2|b3[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[6] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[6] .is_wysiwyg = "true";
defparam \part2|a0[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[6] .is_wysiwyg = "true";
defparam \part2|a1[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[6] .is_wysiwyg = "true";
defparam \part2|a2[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[6] .is_wysiwyg = "true";
defparam \part2|a3[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [6]),
	.asdata(\part2|a3 [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[6] .is_wysiwyg = "true";
defparam \part2|data[6] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[6] .is_wysiwyg = "true";
defparam \part2|pixelvalue[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[14]~input (
	.i(GPI[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[14]~input_o ));
// synopsys translate_off
defparam \GPI[14]~input .bus_hold = "false";
defparam \GPI[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[7] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[7] .is_wysiwyg = "true";
defparam \in_col[7] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[7] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[7]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[7] .is_wysiwyg = "true";
defparam \in_colaux[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~3 (
// Equation(s):
// \out_dvid_rgb~3_combout  = ( in_colaux[7] & ( (!\SWITCH[0]~input_o  & (((\SWITCH[1]~input_o )) # (in_lum[7]))) # (\SWITCH[0]~input_o  & (((in_col[7])))) ) ) # ( !in_colaux[7] & ( (!\SWITCH[0]~input_o  & (in_lum[7] & (!\SWITCH[1]~input_o ))) # 
// (\SWITCH[0]~input_o  & (((in_col[7])))) ) )

	.dataa(!in_lum[7]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!\SWITCH[1]~input_o ),
	.datad(!in_col[7]),
	.datae(!in_colaux[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~3 .extended_lut = "off";
defparam \out_dvid_rgb~3 .lut_mask = 64'h40734C7F40734C7F;
defparam \out_dvid_rgb~3 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[7] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[7]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[7] .is_wysiwyg = "true";
defparam \out_dvid_rgb[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[7] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[7] .is_wysiwyg = "true";
defparam \part2|b0[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[7] .is_wysiwyg = "true";
defparam \part2|b1[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[7] .is_wysiwyg = "true";
defparam \part2|b2[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[7] .is_wysiwyg = "true";
defparam \part2|b3[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[7] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[7] .is_wysiwyg = "true";
defparam \part2|a0[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[7] .is_wysiwyg = "true";
defparam \part2|a1[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[7] .is_wysiwyg = "true";
defparam \part2|a2[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[7] .is_wysiwyg = "true";
defparam \part2|a3[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [7]),
	.asdata(\part2|a3 [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[7] .is_wysiwyg = "true";
defparam \part2|data[7] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[7] .is_wysiwyg = "true";
defparam \part2|pixelvalue[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[8]~input (
	.i(GPI[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[8]~input_o ));
// synopsys translate_off
defparam \GPI[8]~input .bus_hold = "false";
defparam \GPI[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[4] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[4] .is_wysiwyg = "true";
defparam \in_col[4] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[4] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[4]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[4] .is_wysiwyg = "true";
defparam \in_colaux[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~4 (
// Equation(s):
// \out_dvid_rgb~4_combout  = ( in_colaux[4] & ( (!\SWITCH[0]~input_o  & (((\SWITCH[1]~input_o )) # (in_lum[4]))) # (\SWITCH[0]~input_o  & (((in_col[4])))) ) ) # ( !in_colaux[4] & ( (!\SWITCH[0]~input_o  & (in_lum[4] & (!\SWITCH[1]~input_o ))) # 
// (\SWITCH[0]~input_o  & (((in_col[4])))) ) )

	.dataa(!in_lum[4]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!\SWITCH[1]~input_o ),
	.datad(!in_col[4]),
	.datae(!in_colaux[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~4 .extended_lut = "off";
defparam \out_dvid_rgb~4 .lut_mask = 64'h40734C7F40734C7F;
defparam \out_dvid_rgb~4 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[4] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[4]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[4] .is_wysiwyg = "true";
defparam \out_dvid_rgb[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[4] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[4] .is_wysiwyg = "true";
defparam \part2|b0[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[4] .is_wysiwyg = "true";
defparam \part2|b1[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[4] .is_wysiwyg = "true";
defparam \part2|b2[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[4] .is_wysiwyg = "true";
defparam \part2|b3[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[4] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[4] .is_wysiwyg = "true";
defparam \part2|a0[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[4] .is_wysiwyg = "true";
defparam \part2|a1[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[4] .is_wysiwyg = "true";
defparam \part2|a2[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[4] .is_wysiwyg = "true";
defparam \part2|a3[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [4]),
	.asdata(\part2|a3 [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[4] .is_wysiwyg = "true";
defparam \part2|data[4] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[4] .is_wysiwyg = "true";
defparam \part2|pixelvalue[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[10]~input (
	.i(GPI[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[10]~input_o ));
// synopsys translate_off
defparam \GPI[10]~input .bus_hold = "false";
defparam \GPI[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[5] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[5] .is_wysiwyg = "true";
defparam \in_col[5] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[5] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[5]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[5] .is_wysiwyg = "true";
defparam \in_colaux[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~5 (
// Equation(s):
// \out_dvid_rgb~5_combout  = ( in_colaux[5] & ( (!\SWITCH[0]~input_o  & (((\SWITCH[1]~input_o )) # (in_lum[5]))) # (\SWITCH[0]~input_o  & (((in_col[5])))) ) ) # ( !in_colaux[5] & ( (!\SWITCH[0]~input_o  & (in_lum[5] & (!\SWITCH[1]~input_o ))) # 
// (\SWITCH[0]~input_o  & (((in_col[5])))) ) )

	.dataa(!in_lum[5]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!\SWITCH[1]~input_o ),
	.datad(!in_col[5]),
	.datae(!in_colaux[5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~5 .extended_lut = "off";
defparam \out_dvid_rgb~5 .lut_mask = 64'h40734C7F40734C7F;
defparam \out_dvid_rgb~5 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[5] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[5]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[5] .is_wysiwyg = "true";
defparam \out_dvid_rgb[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[5] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[5] .is_wysiwyg = "true";
defparam \part2|b0[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[5] .is_wysiwyg = "true";
defparam \part2|b1[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[5] .is_wysiwyg = "true";
defparam \part2|b2[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[5] .is_wysiwyg = "true";
defparam \part2|b3[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[5] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[5] .is_wysiwyg = "true";
defparam \part2|a0[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[5] .is_wysiwyg = "true";
defparam \part2|a1[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[5] .is_wysiwyg = "true";
defparam \part2|a2[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[5] .is_wysiwyg = "true";
defparam \part2|a3[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [5]),
	.asdata(\part2|a3 [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[5] .is_wysiwyg = "true";
defparam \part2|data[5] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[5] .is_wysiwyg = "true";
defparam \part2|pixelvalue[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux11~0 (
// Equation(s):
// \part2|Mux11~0_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [6] & ((!\part2|pixelvalue [1]))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [0])))) ) ) ) # ( !\part2|pixelvalue [4] & ( 
// \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])))) # (\part2|pixelvalue [0] & (\part2|pixelvalue [1] & (!\part2|pixelvalue [6] & \part2|pixelvalue [7]))) ) ) ) # ( \part2|pixelvalue [4] & ( 
// !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] & (\part2|pixelvalue [1] & \part2|pixelvalue [7])) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [7]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [0] & (!\part2|pixelvalue [6] & \part2|pixelvalue [7])) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [7]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [7]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux11~0 .extended_lut = "off";
defparam \part2|Mux11~0 .lut_mask = 64'h55A00A200AB0CA00;
defparam \part2|Mux11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux11~1 (
// Equation(s):
// \part2|Mux11~1_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [1]) # ((\part2|pixelvalue [0] & \part2|pixelvalue [6])))) # (\part2|pixelvalue [7] & (((!\part2|pixelvalue [6])))) ) ) ) # ( 
// !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (\part2|pixelvalue [7] & (!\part2|pixelvalue [0] $ (!\part2|pixelvalue [1])))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [1]) # 
// (\part2|pixelvalue [0])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (\part2|pixelvalue [7] & (!\part2|pixelvalue [0] $ (\part2|pixelvalue [1])))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [7] & 
// ((!\part2|pixelvalue [1]) # (\part2|pixelvalue [0])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [0])) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [1]) # 
// (\part2|pixelvalue [0])))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [7]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux11~1 .extended_lut = "off";
defparam \part2|Mux11~1 .lut_mask = 64'h55D00D900D60CDF0;
defparam \part2|Mux11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux11~2 (
// Equation(s):
// \part2|Mux11~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [6] $ (((\part2|pixelvalue [1] & !\part2|pixelvalue [7]))))) # (\part2|pixelvalue [0] & (((!\part2|pixelvalue [6]) # 
// (!\part2|pixelvalue [7])) # (\part2|pixelvalue [1]))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [6] & ((\part2|pixelvalue [1]) # (\part2|pixelvalue [0])))) # (\part2|pixelvalue [7] & 
// ((!\part2|pixelvalue [1] & ((!\part2|pixelvalue [6]))) # (\part2|pixelvalue [1] & (\part2|pixelvalue [0])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [1] & (\part2|pixelvalue [6] & 
// !\part2|pixelvalue [7]))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] & (!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7]))) # (\part2|pixelvalue [1] & ((!\part2|pixelvalue [7]) # (\part2|pixelvalue [6]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( 
// !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [1] & (!\part2|pixelvalue [6] & \part2|pixelvalue [7]))) # (\part2|pixelvalue [0] & (((!\part2|pixelvalue [6]) # (!\part2|pixelvalue [7])) # (\part2|pixelvalue [1]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [7]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux11~2 .extended_lut = "off";
defparam \part2|Mux11~2 .lut_mask = 64'h5571174107D1D7F1;
defparam \part2|Mux11~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux11~3 (
// Equation(s):
// \part2|Mux11~3_combout  = ( \part2|pixelvalue [6] & ( \part2|pixelvalue [7] & ( (\part2|pixelvalue [1] & \part2|pixelvalue [0]) ) ) ) # ( !\part2|pixelvalue [6] & ( \part2|pixelvalue [7] & ( (!\part2|pixelvalue [4] & (\part2|pixelvalue [5] & 
// ((!\part2|pixelvalue [1]) # (\part2|pixelvalue [0])))) # (\part2|pixelvalue [4] & ((!\part2|pixelvalue [5]) # (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0])))) ) ) ) # ( \part2|pixelvalue [6] & ( !\part2|pixelvalue [7] & ( (!\part2|pixelvalue [4] & 
// (!\part2|pixelvalue [5] & (\part2|pixelvalue [1] & \part2|pixelvalue [0]))) ) ) ) # ( !\part2|pixelvalue [6] & ( !\part2|pixelvalue [7] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [4] $ ((\part2|pixelvalue [5])))) # (\part2|pixelvalue [0] & 
// (\part2|pixelvalue [4] & (!\part2|pixelvalue [5] & \part2|pixelvalue [1]))) ) ) )

	.dataa(!\part2|pixelvalue [4]),
	.datab(!\part2|pixelvalue [5]),
	.datac(!\part2|pixelvalue [1]),
	.datad(!\part2|pixelvalue [0]),
	.datae(!\part2|pixelvalue [6]),
	.dataf(!\part2|pixelvalue [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux11~3 .extended_lut = "off";
defparam \part2|Mux11~3 .lut_mask = 64'h990400086576000F;
defparam \part2|Mux11~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \GPI[4]~input (
	.i(GPI[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[4]~input_o ));
// synopsys translate_off
defparam \GPI[4]~input .bus_hold = "false";
defparam \GPI[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[2] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[2] .is_wysiwyg = "true";
defparam \in_col[2] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[2] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[2] .is_wysiwyg = "true";
defparam \in_colaux[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[5]~input (
	.i(GPI[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[5]~input_o ));
// synopsys translate_off
defparam \GPI[5]~input .bus_hold = "false";
defparam \GPI[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_lum[2] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_lum[2]),
	.prn(vcc));
// synopsys translate_off
defparam \in_lum[2] .is_wysiwyg = "true";
defparam \in_lum[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~6 (
// Equation(s):
// \out_dvid_rgb~6_combout  = ( in_lum[2] & ( (!\SWITCH[0]~input_o  & ((!\SWITCH[1]~input_o ) # ((in_colaux[2])))) # (\SWITCH[0]~input_o  & (((in_col[2])))) ) ) # ( !in_lum[2] & ( (!\SWITCH[0]~input_o  & (\SWITCH[1]~input_o  & ((in_colaux[2])))) # 
// (\SWITCH[0]~input_o  & (((in_col[2])))) ) )

	.dataa(!\SWITCH[0]~input_o ),
	.datab(!\SWITCH[1]~input_o ),
	.datac(!in_col[2]),
	.datad(!in_colaux[2]),
	.datae(!in_lum[2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~6 .extended_lut = "off";
defparam \out_dvid_rgb~6 .lut_mask = 64'h05278DAF05278DAF;
defparam \out_dvid_rgb~6 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[2] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[2]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[2] .is_wysiwyg = "true";
defparam \out_dvid_rgb[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[2] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[2] .is_wysiwyg = "true";
defparam \part2|b0[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[2] .is_wysiwyg = "true";
defparam \part2|b1[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[2] .is_wysiwyg = "true";
defparam \part2|b2[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[2] .is_wysiwyg = "true";
defparam \part2|b3[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[2] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[2] .is_wysiwyg = "true";
defparam \part2|a0[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[2] .is_wysiwyg = "true";
defparam \part2|a1[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[2] .is_wysiwyg = "true";
defparam \part2|a2[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[2] .is_wysiwyg = "true";
defparam \part2|a3[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [2]),
	.asdata(\part2|a3 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[2] .is_wysiwyg = "true";
defparam \part2|data[2] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[2] .is_wysiwyg = "true";
defparam \part2|pixelvalue[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \GPI[6]~input (
	.i(GPI[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\GPI[6]~input_o ));
// synopsys translate_off
defparam \GPI[6]~input .bus_hold = "false";
defparam \GPI[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \in_col[3] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_col[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_col[3] .is_wysiwyg = "true";
defparam \in_col[3] .power_up = "low";
// synopsys translate_on

dffeas \in_colaux[3] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\GPI[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(in_colaux[3]),
	.prn(vcc));
// synopsys translate_off
defparam \in_colaux[3] .is_wysiwyg = "true";
defparam \in_colaux[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_dvid_rgb~7 (
// Equation(s):
// \out_dvid_rgb~7_combout  = ( in_colaux[3] & ( (!\SWITCH[0]~input_o  & (((\SWITCH[1]~input_o )) # (in_lum[3]))) # (\SWITCH[0]~input_o  & (((in_col[3])))) ) ) # ( !in_colaux[3] & ( (!\SWITCH[0]~input_o  & (in_lum[3] & (!\SWITCH[1]~input_o ))) # 
// (\SWITCH[0]~input_o  & (((in_col[3])))) ) )

	.dataa(!in_lum[3]),
	.datab(!\SWITCH[0]~input_o ),
	.datac(!\SWITCH[1]~input_o ),
	.datad(!in_col[3]),
	.datae(!in_colaux[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_dvid_rgb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_dvid_rgb~7 .extended_lut = "off";
defparam \out_dvid_rgb~7 .lut_mask = 64'h40734C7F40734C7F;
defparam \out_dvid_rgb~7 .shared_arith = "off";
// synopsys translate_on

dffeas \out_dvid_rgb[3] (
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_dvid_rgb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(out_dvid_rgb[3]),
	.prn(vcc));
// synopsys translate_off
defparam \out_dvid_rgb[3] .is_wysiwyg = "true";
defparam \out_dvid_rgb[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|b0[3] (
	.clk(!\CLK50~input_o ),
	.d(out_dvid_rgb[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b0[3] .is_wysiwyg = "true";
defparam \part2|b0[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|b1[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|b0 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b1[3] .is_wysiwyg = "true";
defparam \part2|b1[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|b2[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|b1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b2[3] .is_wysiwyg = "true";
defparam \part2|b2[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|b3[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|b2 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|b3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|b3[3] .is_wysiwyg = "true";
defparam \part2|b3[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|a0[3] (
	.clk(\CLK50~input_o ),
	.d(out_dvid_rgb[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a0[3] .is_wysiwyg = "true";
defparam \part2|a0[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|a1[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|a0 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a1[3] .is_wysiwyg = "true";
defparam \part2|a1[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|a2[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|a1 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a2[3] .is_wysiwyg = "true";
defparam \part2|a2[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|a3[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|a2 [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|a3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|a3[3] .is_wysiwyg = "true";
defparam \part2|a3[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|data[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|b3 [3]),
	.asdata(\part2|a3 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\part2|process_0~0_combout ),
	.ena(\part2|data[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|data[3] .is_wysiwyg = "true";
defparam \part2|data[3] .power_up = "low";
// synopsys translate_on

dffeas \part2|pixelvalue[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|data [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|pixelvalue[4]~0_combout ),
	.sload(gnd),
	.ena(\part2|y[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|pixelvalue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|pixelvalue[3] .is_wysiwyg = "true";
defparam \part2|pixelvalue[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux11~4 (
// Equation(s):
// \part2|Mux11~4_combout  = ( \part2|pixelvalue [2] & ( \part2|pixelvalue [3] & ( !\part2|Mux11~3_combout  ) ) ) # ( !\part2|pixelvalue [2] & ( \part2|pixelvalue [3] & ( \part2|Mux11~2_combout  ) ) ) # ( \part2|pixelvalue [2] & ( !\part2|pixelvalue [3] & ( 
// \part2|Mux11~1_combout  ) ) ) # ( !\part2|pixelvalue [2] & ( !\part2|pixelvalue [3] & ( \part2|Mux11~0_combout  ) ) )

	.dataa(!\part2|Mux11~0_combout ),
	.datab(!\part2|Mux11~1_combout ),
	.datac(!\part2|Mux11~2_combout ),
	.datad(!\part2|Mux11~3_combout ),
	.datae(!\part2|pixelvalue [2]),
	.dataf(!\part2|pixelvalue [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux11~4 .extended_lut = "off";
defparam \part2|Mux11~4 .lut_mask = 64'h555533330F0FFF00;
defparam \part2|Mux11~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[0]~0 (
// Equation(s):
// \part2|ram_data[0]~0_combout  = (!\SWITCH[9]~input_o  & (\part2|pixelvalue [0])) # (\SWITCH[9]~input_o  & ((\part2|Mux11~4_combout )))

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [0]),
	.datac(!\part2|Mux11~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[0]~0 .extended_lut = "off";
defparam \part2|ram_data[0]~0 .lut_mask = 64'h2727272727272727;
defparam \part2|ram_data[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wren~1 (
// Equation(s):
// \part2|ram_wren~1_combout  = ( \part2|y [1] & ( \part2|y [5] ) ) # ( !\part2|y [1] & ( (\part2|y [5] & (((\part2|y [2]) # (\part2|y [3])) # (\part2|y [4]))) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|y [3]),
	.datac(!\part2|y [2]),
	.datad(!\part2|y [5]),
	.datae(!\part2|y [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wren~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wren~1 .extended_lut = "off";
defparam \part2|ram_wren~1 .lut_mask = 64'h007F00FF007F00FF;
defparam \part2|ram_wren~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wren~2 (
// Equation(s):
// \part2|ram_wren~2_combout  = (!\part2|y [5] & ((!\part2|y [4]) # ((!\part2|y [3] & !\part2|y [2]))))

	.dataa(!\part2|y [4]),
	.datab(!\part2|y [3]),
	.datac(!\part2|y [2]),
	.datad(!\part2|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wren~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wren~2 .extended_lut = "off";
defparam \part2|ram_wren~2 .lut_mask = 64'hEA00EA00EA00EA00;
defparam \part2|ram_wren~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~1 (
// Equation(s):
// \part2|Add2~1_sumout  = SUM(( \part2|x [0] ) + ( VCC ) + ( !VCC ))
// \part2|Add2~2  = CARRY(( \part2|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~1_sumout ),
	.cout(\part2|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~1 .extended_lut = "off";
defparam \part2|Add2~1 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|x[5]~0 (
// Equation(s):
// \part2|x[5]~0_combout  = (!\RST~input_o ) # (!\part2|data [12])

	.dataa(!\RST~input_o ),
	.datab(!\part2|data [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|x[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|x[5]~0 .extended_lut = "off";
defparam \part2|x[5]~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \part2|x[5]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan1~2 (
// Equation(s):
// \part2|LessThan1~2_combout  = (!\part2|synclength [0] & (!\part2|synclength [1] & (\part2|LessThan1~0_combout  & \part2|LessThan1~1_combout )))

	.dataa(!\part2|synclength [0]),
	.datab(!\part2|synclength [1]),
	.datac(!\part2|LessThan1~0_combout ),
	.datad(!\part2|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan1~2 .extended_lut = "off";
defparam \part2|LessThan1~2 .lut_mask = 64'h0008000800080008;
defparam \part2|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~5 (
// Equation(s):
// \part2|Add2~5_sumout  = SUM(( \part2|x [1] ) + ( GND ) + ( \part2|Add2~2  ))
// \part2|Add2~6  = CARRY(( \part2|x [1] ) + ( GND ) + ( \part2|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~5_sumout ),
	.cout(\part2|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~5 .extended_lut = "off";
defparam \part2|Add2~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[1] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[1] .is_wysiwyg = "true";
defparam \part2|x[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~9 (
// Equation(s):
// \part2|Add2~9_sumout  = SUM(( \part2|x [2] ) + ( GND ) + ( \part2|Add2~6  ))
// \part2|Add2~10  = CARRY(( \part2|x [2] ) + ( GND ) + ( \part2|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~9_sumout ),
	.cout(\part2|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~9 .extended_lut = "off";
defparam \part2|Add2~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[2] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[2] .is_wysiwyg = "true";
defparam \part2|x[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~13 (
// Equation(s):
// \part2|Add2~13_sumout  = SUM(( \part2|x [3] ) + ( GND ) + ( \part2|Add2~10  ))
// \part2|Add2~14  = CARRY(( \part2|x [3] ) + ( GND ) + ( \part2|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~13_sumout ),
	.cout(\part2|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~13 .extended_lut = "off";
defparam \part2|Add2~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[3] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[3] .is_wysiwyg = "true";
defparam \part2|x[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~17 (
// Equation(s):
// \part2|Add2~17_sumout  = SUM(( \part2|x [4] ) + ( GND ) + ( \part2|Add2~14  ))
// \part2|Add2~18  = CARRY(( \part2|x [4] ) + ( GND ) + ( \part2|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~17_sumout ),
	.cout(\part2|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~17 .extended_lut = "off";
defparam \part2|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[4] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[4] .is_wysiwyg = "true";
defparam \part2|x[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~21 (
// Equation(s):
// \part2|Add2~21_sumout  = SUM(( \part2|x [5] ) + ( GND ) + ( \part2|Add2~18  ))
// \part2|Add2~22  = CARRY(( \part2|x [5] ) + ( GND ) + ( \part2|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~21_sumout ),
	.cout(\part2|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~21 .extended_lut = "off";
defparam \part2|Add2~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[5] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[5] .is_wysiwyg = "true";
defparam \part2|x[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~25 (
// Equation(s):
// \part2|Add2~25_sumout  = SUM(( \part2|x [6] ) + ( GND ) + ( \part2|Add2~22  ))
// \part2|Add2~26  = CARRY(( \part2|x [6] ) + ( GND ) + ( \part2|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~25_sumout ),
	.cout(\part2|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~25 .extended_lut = "off";
defparam \part2|Add2~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[6] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[6] .is_wysiwyg = "true";
defparam \part2|x[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~29 (
// Equation(s):
// \part2|Add2~29_sumout  = SUM(( \part2|x [7] ) + ( GND ) + ( \part2|Add2~26  ))
// \part2|Add2~30  = CARRY(( \part2|x [7] ) + ( GND ) + ( \part2|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~29_sumout ),
	.cout(\part2|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~29 .extended_lut = "off";
defparam \part2|Add2~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~29 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[7] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[7] .is_wysiwyg = "true";
defparam \part2|x[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|x[5]~1 (
// Equation(s):
// \part2|x[5]~1_combout  = (\part2|x [3] & (\part2|x [5] & (\part2|x [6] & \part2|x [7])))

	.dataa(!\part2|x [3]),
	.datab(!\part2|x [5]),
	.datac(!\part2|x [6]),
	.datad(!\part2|x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|x[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|x[5]~1 .extended_lut = "off";
defparam \part2|x[5]~1 .lut_mask = 64'h0001000100010001;
defparam \part2|x[5]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~33 (
// Equation(s):
// \part2|Add2~33_sumout  = SUM(( \part2|x [8] ) + ( GND ) + ( \part2|Add2~30  ))
// \part2|Add2~34  = CARRY(( \part2|x [8] ) + ( GND ) + ( \part2|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~33_sumout ),
	.cout(\part2|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~33 .extended_lut = "off";
defparam \part2|Add2~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~33 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[8] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[8] .is_wysiwyg = "true";
defparam \part2|x[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add2~37 (
// Equation(s):
// \part2|Add2~37_sumout  = SUM(( \part2|x [9] ) + ( GND ) + ( \part2|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add2~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add2~37 .extended_lut = "off";
defparam \part2|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add2~37 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[9] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[9] .is_wysiwyg = "true";
defparam \part2|x[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|x[5]~2 (
// Equation(s):
// \part2|x[5]~2_combout  = (\part2|x [2] & (\part2|x [4] & (\part2|x [8] & \part2|x [9])))

	.dataa(!\part2|x [2]),
	.datab(!\part2|x [4]),
	.datac(!\part2|x [8]),
	.datad(!\part2|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|x[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|x[5]~2 .extended_lut = "off";
defparam \part2|x[5]~2 .lut_mask = 64'h0001000100010001;
defparam \part2|x[5]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|x[5]~3 (
// Equation(s):
// \part2|x[5]~3_combout  = (\part2|x [0] & (\part2|x [1] & (\part2|x[5]~1_combout  & \part2|x[5]~2_combout )))

	.dataa(!\part2|x [0]),
	.datab(!\part2|x [1]),
	.datac(!\part2|x[5]~1_combout ),
	.datad(!\part2|x[5]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|x[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|x[5]~3 .extended_lut = "off";
defparam \part2|x[5]~3 .lut_mask = 64'h0001000100010001;
defparam \part2|x[5]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|x[5]~4 (
// Equation(s):
// \part2|x[5]~4_combout  = ( \part2|x[5]~3_combout  & ( (!\RST~input_o ) # ((!\part2|data [12] & \part2|available~q )) ) ) # ( !\part2|x[5]~3_combout  & ( (!\RST~input_o ) # ((\part2|available~q  & ((!\part2|data [12]) # (\part2|LessThan1~2_combout )))) ) )

	.dataa(!\RST~input_o ),
	.datab(!\part2|data [12]),
	.datac(!\part2|LessThan1~2_combout ),
	.datad(!\part2|available~q ),
	.datae(!\part2|x[5]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|x[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|x[5]~4 .extended_lut = "off";
defparam \part2|x[5]~4 .lut_mask = 64'hAAEFAAEEAAEFAAEE;
defparam \part2|x[5]~4 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|x[0] (
	.clk(\CLK50~input_o ),
	.d(\part2|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\part2|x[5]~0_combout ),
	.sload(gnd),
	.ena(\part2|x[5]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|x[0] .is_wysiwyg = "true";
defparam \part2|x[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[0]~0 (
// Equation(s):
// \part2|ram_wraddress[0]~0_combout  = ( \part2|x [0] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[0]~0 .extended_lut = "off";
defparam \part2|ram_wraddress[0]~0 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[0]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[1]~1 (
// Equation(s):
// \part2|ram_wraddress[1]~1_combout  = ( \part2|x [1] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[1]~1 .extended_lut = "off";
defparam \part2|ram_wraddress[1]~1 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[1]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[2]~2 (
// Equation(s):
// \part2|ram_wraddress[2]~2_combout  = ( \part2|x [2] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[2]~2 .extended_lut = "off";
defparam \part2|ram_wraddress[2]~2 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[3]~3 (
// Equation(s):
// \part2|ram_wraddress[3]~3_combout  = ( \part2|x [3] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[3]~3 .extended_lut = "off";
defparam \part2|ram_wraddress[3]~3 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[4]~4 (
// Equation(s):
// \part2|ram_wraddress[4]~4_combout  = ( \part2|x [4] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[4]~4 .extended_lut = "off";
defparam \part2|ram_wraddress[4]~4 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[5]~5 (
// Equation(s):
// \part2|ram_wraddress[5]~5_combout  = ( \part2|x [5] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[5]~5 .extended_lut = "off";
defparam \part2|ram_wraddress[5]~5 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[6]~6 (
// Equation(s):
// \part2|ram_wraddress[6]~6_combout  = ( \part2|x [6] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[6]~6 .extended_lut = "off";
defparam \part2|ram_wraddress[6]~6 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[7]~7 (
// Equation(s):
// \part2|ram_wraddress[7]~7_combout  = ( \part2|x [7] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[7]~7 .extended_lut = "off";
defparam \part2|ram_wraddress[7]~7 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[8]~8 (
// Equation(s):
// \part2|ram_wraddress[8]~8_combout  = ( \part2|x [8] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|x [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[8]~8 .extended_lut = "off";
defparam \part2|ram_wraddress[8]~8 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[8]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[9]~9 (
// Equation(s):
// \part2|ram_wraddress[9]~9_combout  = ( \part2|y [0] & ( (!\part2|y [8] & ((!\part2|ram_wren~0_combout ) # ((!\part2|ram_wren~2_combout )))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|ram_wren~1_combout ))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|ram_wren~1_combout ),
	.datad(!\part2|ram_wren~2_combout ),
	.datae(!\part2|y [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[9]~9 .extended_lut = "off";
defparam \part2|ram_wraddress[9]~9 .lut_mask = 64'h0000BA980000BA98;
defparam \part2|ram_wraddress[9]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[10]~10 (
// Equation(s):
// \part2|ram_wraddress[10]~10_combout  = ( \part2|ram_wren~2_combout  & ( (\part2|y [1] & ((!\part2|y [8] & (!\part2|ram_wren~0_combout )) # (\part2|y [8] & (\part2|ram_wren~0_combout  & !\part2|ram_wren~1_combout )))) ) ) # ( !\part2|ram_wren~2_combout  & 
// ( (\part2|y [1] & ((!\part2|y [8]) # ((\part2|ram_wren~0_combout  & !\part2|ram_wren~1_combout )))) ) )

	.dataa(!\part2|y [8]),
	.datab(!\part2|ram_wren~0_combout ),
	.datac(!\part2|y [1]),
	.datad(!\part2|ram_wren~1_combout ),
	.datae(!\part2|ram_wren~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[10]~10 .extended_lut = "off";
defparam \part2|ram_wraddress[10]~10 .lut_mask = 64'h0B0A09080B0A0908;
defparam \part2|ram_wraddress[10]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[11]~11 (
// Equation(s):
// \part2|ram_wraddress[11]~11_combout  = ( \part2|ram_wren~2_combout  & ( (!\part2|y [2] & ((!\part2|y [8] & (!\part2|ram_wren~0_combout )) # (\part2|y [8] & (\part2|ram_wren~0_combout  & !\part2|ram_wren~1_combout )))) ) ) # ( !\part2|ram_wren~2_combout  & 
// ( (!\part2|y [2] & ((!\part2|y [8]) # ((\part2|ram_wren~0_combout  & !\part2|ram_wren~1_combout )))) ) )

	.dataa(!\part2|y [2]),
	.datab(!\part2|y [8]),
	.datac(!\part2|ram_wren~0_combout ),
	.datad(!\part2|ram_wren~1_combout ),
	.datae(!\part2|ram_wren~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[11]~11 .extended_lut = "off";
defparam \part2|ram_wraddress[11]~11 .lut_mask = 64'h8A8882808A888280;
defparam \part2|ram_wraddress[11]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_wraddress[12]~12 (
// Equation(s):
// \part2|ram_wraddress[12]~12_combout  = ( \part2|ram_wren~1_combout  & ( \part2|ram_wren~2_combout  & ( (!\part2|y [8] & (!\part2|ram_wren~0_combout  & (!\part2|y [3] $ (\part2|y [2])))) ) ) ) # ( !\part2|ram_wren~1_combout  & ( \part2|ram_wren~2_combout  
// & ( (!\part2|y [3] & (!\part2|y [2] & (!\part2|y [8] $ (\part2|ram_wren~0_combout )))) # (\part2|y [3] & (\part2|y [2] & (!\part2|y [8] $ (\part2|ram_wren~0_combout )))) ) ) ) # ( \part2|ram_wren~1_combout  & ( !\part2|ram_wren~2_combout  & ( (!\part2|y 
// [8] & (!\part2|y [3] $ (\part2|y [2]))) ) ) ) # ( !\part2|ram_wren~1_combout  & ( !\part2|ram_wren~2_combout  & ( (!\part2|y [8] & (!\part2|y [3] $ ((\part2|y [2])))) # (\part2|y [8] & (\part2|ram_wren~0_combout  & (!\part2|y [3] $ (\part2|y [2])))) ) ) )

	.dataa(!\part2|y [3]),
	.datab(!\part2|y [2]),
	.datac(!\part2|y [8]),
	.datad(!\part2|ram_wren~0_combout ),
	.datae(!\part2|ram_wren~1_combout ),
	.dataf(!\part2|ram_wren~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_wraddress[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_wraddress[12]~12 .extended_lut = "off";
defparam \part2|ram_wraddress[12]~12 .lut_mask = 64'h9099909090099000;
defparam \part2|ram_wraddress[12]~12 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|process_2:x[2]~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[0] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_rdaddress[1]~0 (
// Equation(s):
// \part2|ram_rdaddress[1]~0_combout  = !\part2|process_2:x[3]~q 

	.dataa(!\part2|process_2:x[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_rdaddress[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_rdaddress[1]~0 .extended_lut = "off";
defparam \part2|ram_rdaddress[1]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \part2|ram_rdaddress[1]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|ram_rdaddress[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[1] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~1 (
// Equation(s):
// \part2|Add4~1_sumout  = SUM(( \part2|process_2:x[3]~q  ) + ( \part2|process_2:x[4]~q  ) + ( !VCC ))
// \part2|Add4~2  = CARRY(( \part2|process_2:x[3]~q  ) + ( \part2|process_2:x[4]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[3]~q ),
	.datae(gnd),
	.dataf(!\part2|process_2:x[4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~1_sumout ),
	.cout(\part2|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~1 .extended_lut = "off";
defparam \part2|Add4~1 .lut_mask = 64'h0000FF00000000FF;
defparam \part2|Add4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[2] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[2] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~5 (
// Equation(s):
// \part2|Add4~5_sumout  = SUM(( \part2|process_2:x[5]~q  ) + ( GND ) + ( \part2|Add4~2  ))
// \part2|Add4~6  = CARRY(( \part2|process_2:x[5]~q  ) + ( GND ) + ( \part2|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~5_sumout ),
	.cout(\part2|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~5 .extended_lut = "off";
defparam \part2|Add4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add4~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[3] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[3] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~9 (
// Equation(s):
// \part2|Add4~9_sumout  = SUM(( \part2|process_2:x[6]~q  ) + ( VCC ) + ( \part2|Add4~6  ))
// \part2|Add4~10  = CARRY(( \part2|process_2:x[6]~q  ) + ( VCC ) + ( \part2|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~9_sumout ),
	.cout(\part2|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~9 .extended_lut = "off";
defparam \part2|Add4~9 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add4~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[4] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[4] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~13 (
// Equation(s):
// \part2|Add4~13_sumout  = SUM(( \part2|process_2:x[7]~q  ) + ( GND ) + ( \part2|Add4~10  ))
// \part2|Add4~14  = CARRY(( \part2|process_2:x[7]~q  ) + ( GND ) + ( \part2|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~13_sumout ),
	.cout(\part2|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~13 .extended_lut = "off";
defparam \part2|Add4~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add4~13 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[5] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[5] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~17 (
// Equation(s):
// \part2|Add4~17_sumout  = SUM(( \part2|process_2:x[8]~q  ) + ( GND ) + ( \part2|Add4~14  ))
// \part2|Add4~18  = CARRY(( \part2|process_2:x[8]~q  ) + ( GND ) + ( \part2|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~17_sumout ),
	.cout(\part2|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~17 .extended_lut = "off";
defparam \part2|Add4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \part2|Add4~17 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[6] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[6] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~21 (
// Equation(s):
// \part2|Add4~21_sumout  = SUM(( \part2|process_2:x[9]~q  ) + ( VCC ) + ( \part2|Add4~18  ))
// \part2|Add4~22  = CARRY(( \part2|process_2:x[9]~q  ) + ( VCC ) + ( \part2|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[9]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~21_sumout ),
	.cout(\part2|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~21 .extended_lut = "off";
defparam \part2|Add4~21 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add4~21 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[7] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[7] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Add4~25 (
// Equation(s):
// \part2|Add4~25_sumout  = SUM(( \part2|process_2:x[10]~q  ) + ( VCC ) + ( \part2|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\part2|process_2:x[10]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\part2|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\part2|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Add4~25 .extended_lut = "off";
defparam \part2|Add4~25 .lut_mask = 64'h00000000000000FF;
defparam \part2|Add4~25 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|ram_rdaddress[8] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[8] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[8] .power_up = "low";
// synopsys translate_on

dffeas \part2|ram_rdaddress[9] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [9]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[9] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[9] .power_up = "low";
// synopsys translate_on

dffeas \part2|ram_rdaddress[10] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [10]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[10] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[10] .power_up = "low";
// synopsys translate_on

dffeas \part2|ram_rdaddress[11] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [11]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[11] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[11] .power_up = "low";
// synopsys translate_on

dffeas \part2|ram_rdaddress[12] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|ram_rdaddress [12]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|ram_rdaddress[12] .is_wysiwyg = "true";
defparam \part2|ram_rdaddress[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[0]~0_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout  = (\part2|y [5] & (!\part2|y [8] & (!\part2|y [4] $ (\part2|LessThan5~0_combout ))))

	.dataa(!\part2|y [4]),
	.datab(!\part2|LessThan5~0_combout ),
	.datac(!\part2|y [5]),
	.datad(!\part2|y [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0 .lut_mask = 64'h0900090009000900;
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout  = (\part2|ram_rdaddress [13] & !\part2|ram_rdaddress [14])

	.dataa(!\part2|ram_rdaddress [13]),
	.datab(!\part2|ram_rdaddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0 .lut_mask = 64'h4444444444444444;
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[0]~0_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout  = ( \part2|ram_wren~0_combout  & ( (!\part2|y [4] & (\part2|LessThan5~0_combout  & (!\part2|y [5] & \part2|y [8]))) # (\part2|y [4] & (!\part2|LessThan5~0_combout  & 
// (\part2|y [5] & !\part2|y [8]))) ) ) # ( !\part2|ram_wren~0_combout  & ( (!\part2|y [8] & ((!\part2|y [4] & (\part2|LessThan5~0_combout  & !\part2|y [5])) # (\part2|y [4] & (!\part2|LessThan5~0_combout  & \part2|y [5])))) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|LessThan5~0_combout ),
	.datac(!\part2|y [5]),
	.datad(!\part2|y [8]),
	.datae(!\part2|ram_wren~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1 .lut_mask = 64'h2400042024000420;
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout  = (!\part2|ram_rdaddress [13] & \part2|ram_rdaddress [14])

	.dataa(!\part2|ram_rdaddress [13]),
	.datab(!\part2|ram_rdaddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1 .lut_mask = 64'h2222222222222222;
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[0]~0_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout  = ( \part2|ram_wren~0_combout  & ( (!\part2|y [5] & (\part2|y [8] & (!\part2|y [4] $ (\part2|LessThan5~0_combout )))) ) ) # ( !\part2|ram_wren~0_combout  & ( (!\part2|y 
// [5] & (!\part2|y [8] & (!\part2|y [4] $ (\part2|LessThan5~0_combout )))) ) )

	.dataa(!\part2|y [4]),
	.datab(!\part2|LessThan5~0_combout ),
	.datac(!\part2|y [5]),
	.datad(!\part2|y [8]),
	.datae(!\part2|ram_wren~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2 .lut_mask = 64'h9000009090000090;
defparam \part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2 (
// Equation(s):
// \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout  = (\part2|ram_rdaddress [13] & \part2|ram_rdaddress [14])

	.dataa(!\part2|ram_rdaddress [13]),
	.datab(!\part2|ram_rdaddress [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2 .extended_lut = "off";
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2 .lut_mask = 64'h1111111111111111;
defparam \part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[0]~0_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

dffeas \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|ram_rdaddress [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|videoram1|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|videoram1|altsyncram_component|auto_generated|address_reg_b [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

dffeas \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|ram_rdaddress [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|videoram1|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \part2|videoram1|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

dffeas \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|videoram1|altsyncram_component|auto_generated|address_reg_b [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~0 (
// Equation(s):
// \part2|out_rgb~0_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a24~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~0 .extended_lut = "off";
defparam \part2|out_rgb~0 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan12~1 (
// Equation(s):
// \part2|LessThan12~1_combout  = (\part2|process_2:x[6]~q  & (((\part2|process_2:x[3]~q ) # (\part2|process_2:x[4]~q )) # (\part2|process_2:x[5]~q )))

	.dataa(!\part2|process_2:x[6]~q ),
	.datab(!\part2|process_2:x[5]~q ),
	.datac(!\part2|process_2:x[4]~q ),
	.datad(!\part2|process_2:x[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan12~1 .extended_lut = "off";
defparam \part2|LessThan12~1 .lut_mask = 64'h1555155515551555;
defparam \part2|LessThan12~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan12~0 (
// Equation(s):
// \part2|LessThan12~0_combout  = ( \part2|process_2:x[10]~q  & ( \part2|LessThan12~1_combout  & ( \part2|process_2:x[11]~q  ) ) ) # ( !\part2|process_2:x[10]~q  & ( \part2|LessThan12~1_combout  & ( \part2|process_2:x[11]~q  ) ) ) # ( 
// \part2|process_2:x[10]~q  & ( !\part2|LessThan12~1_combout  & ( \part2|process_2:x[11]~q  ) ) ) # ( !\part2|process_2:x[10]~q  & ( !\part2|LessThan12~1_combout  & ( (\part2|process_2:x[11]~q  & (((\part2|process_2:x[9]~q ) # (\part2|process_2:x[8]~q )) # 
// (\part2|process_2:x[7]~q ))) ) ) )

	.dataa(!\part2|process_2:x[11]~q ),
	.datab(!\part2|process_2:x[7]~q ),
	.datac(!\part2|process_2:x[8]~q ),
	.datad(!\part2|process_2:x[9]~q ),
	.datae(!\part2|process_2:x[10]~q ),
	.dataf(!\part2|LessThan12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan12~0 .extended_lut = "off";
defparam \part2|LessThan12~0 .lut_mask = 64'h1555555555555555;
defparam \part2|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2~0 (
// Equation(s):
// \part2|process_2~0_combout  = ( \part2|LessThan7~2_combout  & ( (\part2|process_2:y[5]~q  & (\part2|process_2:y[4]~q  & (\part2|process_2:y[3]~q  & \part2|process_2:y[10]~q ))) ) ) # ( !\part2|LessThan7~2_combout  & ( \part2|process_2:y[10]~q  ) )

	.dataa(!\part2|process_2:y[5]~q ),
	.datab(!\part2|process_2:y[4]~q ),
	.datac(!\part2|process_2:y[3]~q ),
	.datad(!\part2|process_2:y[10]~q ),
	.datae(!\part2|LessThan7~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2~0 .extended_lut = "off";
defparam \part2|process_2~0 .lut_mask = 64'h00FF000100FF0001;
defparam \part2|process_2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan11~0 (
// Equation(s):
// \part2|LessThan11~0_combout  = (!\part2|process_2:x[6]~q  & ((!\part2|process_2:x[5]~q ) # ((!\part2|process_2:x[4]~q ) # (!\part2|process_2:x[3]~q ))))

	.dataa(!\part2|process_2:x[6]~q ),
	.datab(!\part2|process_2:x[5]~q ),
	.datac(!\part2|process_2:x[4]~q ),
	.datad(!\part2|process_2:x[3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan11~0 .extended_lut = "off";
defparam \part2|LessThan11~0 .lut_mask = 64'hAAA8AAA8AAA8AAA8;
defparam \part2|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan11~1 (
// Equation(s):
// \part2|LessThan11~1_combout  = ( !\part2|process_2:x[10]~q  & ( \part2|LessThan11~0_combout  & ( (!\part2|process_2:x[11]~q  & !\part2|process_2:x[9]~q ) ) ) ) # ( !\part2|process_2:x[10]~q  & ( !\part2|LessThan11~0_combout  & ( (!\part2|process_2:x[11]~q 
//  & (!\part2|process_2:x[9]~q  & ((!\part2|process_2:x[7]~q ) # (!\part2|process_2:x[8]~q )))) ) ) )

	.dataa(!\part2|process_2:x[11]~q ),
	.datab(!\part2|process_2:x[7]~q ),
	.datac(!\part2|process_2:x[8]~q ),
	.datad(!\part2|process_2:x[9]~q ),
	.datae(!\part2|process_2:x[10]~q ),
	.dataf(!\part2|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan11~1 .extended_lut = "off";
defparam \part2|LessThan11~1 .lut_mask = 64'hA8000000AA000000;
defparam \part2|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|LessThan9~3 (
// Equation(s):
// \part2|LessThan9~3_combout  = (!\part2|process_2:y[10]~q  & (!\part2|process_2:y[9]~q  & !\part2|process_2:y[8]~q ))

	.dataa(!\part2|process_2:y[10]~q ),
	.datab(!\part2|process_2:y[9]~q ),
	.datac(!\part2|process_2:y[8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|LessThan9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|LessThan9~3 .extended_lut = "off";
defparam \part2|LessThan9~3 .lut_mask = 64'h8080808080808080;
defparam \part2|LessThan9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|process_2~1 (
// Equation(s):
// \part2|process_2~1_combout  = ( \part2|LessThan9~3_combout  & ( (!\part2|LessThan12~0_combout  & (!\part2|process_2~0_combout  & (!\part2|LessThan9~2_combout  & !\part2|LessThan11~1_combout ))) ) ) # ( !\part2|LessThan9~3_combout  & ( 
// (!\part2|LessThan12~0_combout  & (!\part2|process_2~0_combout  & !\part2|LessThan11~1_combout )) ) )

	.dataa(!\part2|LessThan12~0_combout ),
	.datab(!\part2|process_2~0_combout ),
	.datac(!\part2|LessThan9~2_combout ),
	.datad(!\part2|LessThan11~1_combout ),
	.datae(!\part2|LessThan9~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|process_2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|process_2~1 .extended_lut = "off";
defparam \part2|process_2~1 .lut_mask = 64'h8800800088008000;
defparam \part2|process_2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[0] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[0] .is_wysiwyg = "true";
defparam \part2|out_rgb[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux10~1 (
// Equation(s):
// \part2|Mux10~1_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [3] & (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [6])))) # (\part2|pixelvalue [3] & (!\part2|pixelvalue [6] $ 
// (((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [7]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [6] & !\part2|pixelvalue [7])) # (\part2|pixelvalue [3]))) # (\part2|pixelvalue [0] & 
// (\part2|pixelvalue [3] & (!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])) # (\part2|pixelvalue [3]))) # 
// (\part2|pixelvalue [0] & (\part2|pixelvalue [3] & (!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (\part2|pixelvalue [7] & ((!\part2|pixelvalue [0]) # 
// (\part2|pixelvalue [3])))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [7] & ((!\part2|pixelvalue [3]))) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [0] & \part2|pixelvalue [3])))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [7]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux10~1 .extended_lut = "off";
defparam \part2|Mux10~1 .lut_mask = 64'h380E28BE20BEE036;
defparam \part2|Mux10~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux10~3 (
// Equation(s):
// \part2|Mux10~3_combout  = ( !\part2|pixelvalue [3] & ( \part2|pixelvalue [4] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [7] & ((\part2|pixelvalue [6]))) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [5] & !\part2|pixelvalue [6])))) ) ) ) # ( 
// \part2|pixelvalue [3] & ( !\part2|pixelvalue [4] & ( (!\part2|pixelvalue [5] & (!\part2|pixelvalue [7] & \part2|pixelvalue [6])) # (\part2|pixelvalue [5] & (\part2|pixelvalue [7] & !\part2|pixelvalue [6])) ) ) ) # ( !\part2|pixelvalue [3] & ( 
// !\part2|pixelvalue [4] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [6] & ((!\part2|pixelvalue [5]) # (!\part2|pixelvalue [0])))) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [6] & (!\part2|pixelvalue [5] $ (\part2|pixelvalue [0])))) ) ) )

	.dataa(!\part2|pixelvalue [5]),
	.datab(!\part2|pixelvalue [7]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [0]),
	.datae(!\part2|pixelvalue [3]),
	.dataf(!\part2|pixelvalue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux10~3 .extended_lut = "off";
defparam \part2|Mux10~3 .lut_mask = 64'h2C1818182C000000;
defparam \part2|Mux10~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux10~2 (
// Equation(s):
// \part2|Mux10~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (((!\part2|pixelvalue [7] & \part2|pixelvalue [3])))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [7]) # ((!\part2|pixelvalue [0] & 
// \part2|pixelvalue [3])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [6] & !\part2|pixelvalue [7])) # (\part2|pixelvalue [3]))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] & 
// (\part2|pixelvalue [7] & !\part2|pixelvalue [3])) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [7])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])) # 
// (\part2|pixelvalue [3]))) # (\part2|pixelvalue [0] & (!\part2|pixelvalue [6] $ ((!\part2|pixelvalue [7])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6]) # ((\part2|pixelvalue [3] & (!\part2|pixelvalue [0] $ 
// (!\part2|pixelvalue [7])))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [7]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux10~2 .extended_lut = "off";
defparam \part2|Mux10~2 .lut_mask = 64'hCCDE3CBE34BA30F2;
defparam \part2|Mux10~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux10~0 (
// Equation(s):
// \part2|Mux10~0_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [6]) # (\part2|pixelvalue [3])))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [7]) # 
// ((!\part2|pixelvalue [6] & \part2|pixelvalue [3])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [7] & (\part2|pixelvalue [0] & \part2|pixelvalue [3])) # (\part2|pixelvalue [7] & 
// ((!\part2|pixelvalue [3]))))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [7] & ((\part2|pixelvalue [3]) # (\part2|pixelvalue [0])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [3] & 
// (!\part2|pixelvalue [6] $ (!\part2|pixelvalue [7])))) # (\part2|pixelvalue [0] & (!\part2|pixelvalue [6] $ ((!\part2|pixelvalue [7])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (((!\part2|pixelvalue [7]) # 
// (\part2|pixelvalue [3])) # (\part2|pixelvalue [0]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [7]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux10~0 .extended_lut = "off";
defparam \part2|Mux10~0 .lut_mask = 64'hC4CC143C1C70D0F4;
defparam \part2|Mux10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[1]~8 (
// Equation(s):
// \part2|ram_data[1]~8_combout  = ( !\part2|pixelvalue [2] & ( ((!\part2|pixelvalue [1] & (\part2|Mux10~3_combout  & ((\SWITCH[9]~input_o )))) # (\part2|pixelvalue [1] & (((!\SWITCH[9]~input_o ) # (\part2|Mux10~0_combout ))))) ) ) # ( \part2|pixelvalue [2] 
// & ( ((!\part2|pixelvalue [1] & (\part2|Mux10~1_combout  & ((\SWITCH[9]~input_o )))) # (\part2|pixelvalue [1] & (((!\SWITCH[9]~input_o ) # (\part2|Mux10~2_combout ))))) ) )

	.dataa(!\part2|Mux10~1_combout ),
	.datab(!\part2|Mux10~3_combout ),
	.datac(!\part2|Mux10~2_combout ),
	.datad(!\part2|pixelvalue [1]),
	.datae(!\part2|pixelvalue [2]),
	.dataf(!\SWITCH[9]~input_o ),
	.datag(!\part2|Mux10~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[1]~8 .extended_lut = "on";
defparam \part2|ram_data[1]~8 .lut_mask = 64'h00FF00FF330F550F;
defparam \part2|ram_data[1]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[1]~8_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[1]~8_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[1]~8_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[1]~8_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~1 (
// Equation(s):
// \part2|out_rgb~1_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a37~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a25~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~1 .extended_lut = "off";
defparam \part2|out_rgb~1 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~1 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[1] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[1] .is_wysiwyg = "true";
defparam \part2|out_rgb[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux9~0 (
// Equation(s):
// \part2|Mux9~0_combout  = ( \part2|pixelvalue [6] & ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [2] $ (((!\part2|pixelvalue [0] & !\part2|pixelvalue [1]))) ) ) ) # ( !\part2|pixelvalue [6] & ( \part2|pixelvalue [4] & ( (\part2|pixelvalue [1] & 
// (\part2|pixelvalue [2] & \part2|pixelvalue [5])) ) ) ) # ( \part2|pixelvalue [6] & ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [2] $ (((!\part2|pixelvalue [1] & ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [5]))))) ) ) ) # ( !\part2|pixelvalue [6] 
// & ( !\part2|pixelvalue [4] & ( (\part2|pixelvalue [2] & !\part2|pixelvalue [5]) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [6]),
	.dataf(!\part2|pixelvalue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux9~0 .extended_lut = "off";
defparam \part2|Mux9~0 .lut_mask = 64'h0F003C7800037878;
defparam \part2|Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux9~1 (
// Equation(s):
// \part2|Mux9~1_combout  = ( \part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & !\part2|pixelvalue [4]) ) ) ) # ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [1] & 
// !\part2|pixelvalue [6])) ) ) ) # ( !\part2|pixelvalue [5] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & ((\part2|pixelvalue [1]) # (\part2|pixelvalue [0]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux9~1 .extended_lut = "off";
defparam \part2|Mux9~1 .lut_mask = 64'h707000008080F000;
defparam \part2|Mux9~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux9~2 (
// Equation(s):
// \part2|Mux9~2_combout  = ( !\part2|pixelvalue [6] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [4] & (\part2|pixelvalue [5] & (!\part2|pixelvalue [0] $ (\part2|pixelvalue [1])))) # (\part2|pixelvalue [4] & ((!\part2|pixelvalue [0] $ 
// (\part2|pixelvalue [1])) # (\part2|pixelvalue [5]))) ) ) ) # ( \part2|pixelvalue [6] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [1] & (!\part2|pixelvalue [4] & !\part2|pixelvalue [5])) ) ) ) # ( !\part2|pixelvalue [6] & ( !\part2|pixelvalue [2] & 
// ( (!\part2|pixelvalue [4]) # (!\part2|pixelvalue [5]) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [4]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [6]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux9~2 .extended_lut = "off";
defparam \part2|Mux9~2 .lut_mask = 64'hFFF0C000099F0000;
defparam \part2|Mux9~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux9~4 (
// Equation(s):
// \part2|Mux9~4_combout  = ( \part2|pixelvalue [5] & ( \part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0]))) ) ) ) # ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & 
// (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0]))) ) ) ) # ( \part2|pixelvalue [5] & ( !\part2|pixelvalue [6] & ( (!\part2|pixelvalue [1] & (!\part2|pixelvalue [4] $ (((\part2|pixelvalue [2]))))) # (\part2|pixelvalue [1] & (!\part2|pixelvalue [4] & 
// (\part2|pixelvalue [0] & \part2|pixelvalue [2]))) ) ) ) # ( !\part2|pixelvalue [5] & ( !\part2|pixelvalue [6] ) )

	.dataa(!\part2|pixelvalue [4]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [2]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux9~4 .extended_lut = "off";
defparam \part2|Mux9~4 .lut_mask = 64'hFFFF8846003C003C;
defparam \part2|Mux9~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux9~3 (
// Equation(s):
// \part2|Mux9~3_combout  = ( \part2|pixelvalue [7] & ( \part2|pixelvalue [3] & ( \part2|Mux9~4_combout  ) ) ) # ( !\part2|pixelvalue [7] & ( \part2|pixelvalue [3] & ( !\part2|Mux9~2_combout  ) ) ) # ( \part2|pixelvalue [7] & ( !\part2|pixelvalue [3] & ( 
// \part2|Mux9~1_combout  ) ) ) # ( !\part2|pixelvalue [7] & ( !\part2|pixelvalue [3] & ( \part2|Mux9~0_combout  ) ) )

	.dataa(!\part2|Mux9~0_combout ),
	.datab(!\part2|Mux9~1_combout ),
	.datac(!\part2|Mux9~2_combout ),
	.datad(!\part2|Mux9~4_combout ),
	.datae(!\part2|pixelvalue [7]),
	.dataf(!\part2|pixelvalue [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux9~3 .extended_lut = "off";
defparam \part2|Mux9~3 .lut_mask = 64'h55553333F0F000FF;
defparam \part2|Mux9~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[2]~1 (
// Equation(s):
// \part2|ram_data[2]~1_combout  = (!\SWITCH[9]~input_o  & (\part2|pixelvalue [2])) # (\SWITCH[9]~input_o  & ((\part2|Mux9~3_combout )))

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [2]),
	.datac(!\part2|Mux9~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[2]~1 .extended_lut = "off";
defparam \part2|ram_data[2]~1 .lut_mask = 64'h2727272727272727;
defparam \part2|ram_data[2]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[2]~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[2]~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[2]~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[2]~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 2;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~2 (
// Equation(s):
// \part2|out_rgb~2_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a38~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~2 .extended_lut = "off";
defparam \part2|out_rgb~2 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~2 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[2] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[2] .is_wysiwyg = "true";
defparam \part2|out_rgb[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux8~0 (
// Equation(s):
// \part2|Mux8~0_combout  = ( !\part2|pixelvalue [7] & ( \part2|pixelvalue [6] & ( ((\part2|pixelvalue [0] & ((\part2|pixelvalue [5]) # (\part2|pixelvalue [4])))) # (\part2|pixelvalue [1]) ) ) ) # ( \part2|pixelvalue [7] & ( !\part2|pixelvalue [6] & ( 
// (!\part2|pixelvalue [5] & ((\part2|pixelvalue [1]) # (\part2|pixelvalue [0]))) ) ) )

	.dataa(!\part2|pixelvalue [4]),
	.datab(!\part2|pixelvalue [5]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [1]),
	.datae(!\part2|pixelvalue [7]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux8~0 .extended_lut = "off";
defparam \part2|Mux8~0 .lut_mask = 64'h00000CCC07FF0000;
defparam \part2|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux8~1 (
// Equation(s):
// \part2|Mux8~1_combout  = ( \part2|pixelvalue [7] & ( \part2|pixelvalue [1] & ( (!\part2|pixelvalue [0] & \part2|pixelvalue [6]) ) ) ) # ( !\part2|pixelvalue [7] & ( \part2|pixelvalue [1] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [6] & 
// (!\part2|pixelvalue [5] $ (!\part2|pixelvalue [4])))) ) ) ) # ( \part2|pixelvalue [7] & ( !\part2|pixelvalue [1] & ( ((\part2|pixelvalue [5] & \part2|pixelvalue [4])) # (\part2|pixelvalue [6]) ) ) ) # ( !\part2|pixelvalue [7] & ( !\part2|pixelvalue [1] & 
// ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [5] $ (!\part2|pixelvalue [4]))) ) ) )

	.dataa(!\part2|pixelvalue [5]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [7]),
	.dataf(!\part2|pixelvalue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux8~1 .extended_lut = "off";
defparam \part2|Mux8~1 .lut_mask = 64'h660011FF600000F0;
defparam \part2|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[3]~2 (
// Equation(s):
// \part2|ram_data[3]~2_combout  = ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (\part2|pixelvalue [1] & (\part2|pixelvalue [7] & !\part2|pixelvalue [4]))) # (\part2|pixelvalue [6] & (((!\part2|pixelvalue [7])))) ) ) # ( !\part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [4]) # (\part2|pixelvalue [7]))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [7])) ) )

	.dataa(!\part2|pixelvalue [1]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [7]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[3]~2 .extended_lut = "off";
defparam \part2|ram_data[3]~2 .lut_mask = 64'hFC3C3430FC3C3430;
defparam \part2|ram_data[3]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[3]~3 (
// Equation(s):
// \part2|ram_data[3]~3_combout  = ( \part2|Mux8~1_combout  & ( \part2|ram_data[3]~2_combout  & ( (!\SWITCH[9]~input_o  & (((\part2|pixelvalue [3])))) # (\SWITCH[9]~input_o  & ((!\part2|pixelvalue [2] & (\part2|pixelvalue [3])) # (\part2|pixelvalue [2] & 
// (!\part2|pixelvalue [3] & \part2|Mux8~0_combout )))) ) ) ) # ( !\part2|Mux8~1_combout  & ( \part2|ram_data[3]~2_combout  & ( ((\SWITCH[9]~input_o  & (\part2|pixelvalue [2] & \part2|Mux8~0_combout ))) # (\part2|pixelvalue [3]) ) ) ) # ( 
// \part2|Mux8~1_combout  & ( !\part2|ram_data[3]~2_combout  & ( (!\SWITCH[9]~input_o  & (((\part2|pixelvalue [3])))) # (\SWITCH[9]~input_o  & (\part2|pixelvalue [2] & (!\part2|pixelvalue [3] & \part2|Mux8~0_combout ))) ) ) ) # ( !\part2|Mux8~1_combout  & ( 
// !\part2|ram_data[3]~2_combout  & ( (!\SWITCH[9]~input_o  & (((\part2|pixelvalue [3])))) # (\SWITCH[9]~input_o  & (\part2|pixelvalue [2] & ((\part2|Mux8~0_combout ) # (\part2|pixelvalue [3])))) ) ) )

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [2]),
	.datac(!\part2|pixelvalue [3]),
	.datad(!\part2|Mux8~0_combout ),
	.datae(!\part2|Mux8~1_combout ),
	.dataf(!\part2|ram_data[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[3]~3 .extended_lut = "off";
defparam \part2|ram_data[3]~3 .lut_mask = 64'h0B1B0A1A0F1F0E1E;
defparam \part2|ram_data[3]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[3]~3_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[3]~3_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[3]~3_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[3]~3_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 3;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~3 (
// Equation(s):
// \part2|out_rgb~3_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~3 .extended_lut = "off";
defparam \part2|out_rgb~3 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~3 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[3] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[3] .is_wysiwyg = "true";
defparam \part2|out_rgb[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[8]~input (
	.i(SWITCH[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[8]~input_o ));
// synopsys translate_off
defparam \SWITCH[8]~input .bus_hold = "false";
defparam \SWITCH[8]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux7~0 (
// Equation(s):
// \part2|Mux7~0_combout  = ( \part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (\part2|pixelvalue [6] & \part2|pixelvalue [4]) ) ) ) # ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [4] & 
// (\part2|pixelvalue [0])) # (\part2|pixelvalue [4] & ((!\part2|pixelvalue [1]))))) ) ) ) # ( !\part2|pixelvalue [5] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [4] & (\part2|pixelvalue [0])) # (\part2|pixelvalue [4] & 
// ((!\part2|pixelvalue [1]))))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux7~0 .extended_lut = "off";
defparam \part2|Mux7~0 .lut_mask = 64'h50C0000050C0000F;
defparam \part2|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux7~1 (
// Equation(s):
// \part2|Mux7~1_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [2] $ (((\part2|pixelvalue [0] & \part2|pixelvalue [1]))))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [0] $ 
// ((!\part2|pixelvalue [1])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( !\part2|pixelvalue [2] $ (((\part2|pixelvalue [0] & \part2|pixelvalue [1]))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] 
// & (!\part2|pixelvalue [0] & ((\part2|pixelvalue [2]) # (\part2|pixelvalue [1])))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [2] $ (((\part2|pixelvalue [0] & \part2|pixelvalue [1]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [6] & (!\part2|pixelvalue [0])) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [2] $ (((\part2|pixelvalue [0] & \part2|pixelvalue [1]))))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux7~1 .extended_lut = "off";
defparam \part2|Mux7~1 .lut_mask = 64'hAAE12AE1E1E1E166;
defparam \part2|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux7~2 (
// Equation(s):
// \part2|Mux7~2_combout  = ( \part2|pixelvalue [1] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [0] $ (((!\part2|pixelvalue [4] & !\part2|pixelvalue [5]))))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [0]) # 
// ((\part2|pixelvalue [4] & \part2|pixelvalue [5])))) ) ) ) # ( !\part2|pixelvalue [1] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [4] & (!\part2|pixelvalue [0] & (!\part2|pixelvalue [6] $ (\part2|pixelvalue [5])))) ) ) ) # ( \part2|pixelvalue [1] & ( 
// !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [6] & ((\part2|pixelvalue [5])))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] $ (!\part2|pixelvalue [5])) # (\part2|pixelvalue [4]))) ) ) ) # ( !\part2|pixelvalue [1] & ( 
// !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & (((\part2|pixelvalue [0])))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [5] & ((\part2|pixelvalue [0]))) # (\part2|pixelvalue [5] & (!\part2|pixelvalue [4] & !\part2|pixelvalue [0])))) ) ) )

	.dataa(!\part2|pixelvalue [6]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [5]),
	.datad(!\part2|pixelvalue [0]),
	.datae(!\part2|pixelvalue [1]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux7~2 .extended_lut = "off";
defparam \part2|Mux7~2 .lut_mask = 64'h04FA057B84007F81;
defparam \part2|Mux7~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux7~3 (
// Equation(s):
// \part2|Mux7~3_combout  = ( \part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [4] & (\part2|pixelvalue [1] & (!\part2|pixelvalue [6] $ (\part2|pixelvalue [5])))) ) ) ) # ( !\part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( 
// (!\part2|pixelvalue [6] & (!\part2|pixelvalue [4] & (!\part2|pixelvalue [1] & !\part2|pixelvalue [5]))) # (\part2|pixelvalue [6] & (\part2|pixelvalue [4] & ((\part2|pixelvalue [5])))) ) ) ) # ( \part2|pixelvalue [0] & ( !\part2|pixelvalue [2] & ( 
// (!\part2|pixelvalue [6] & (!\part2|pixelvalue [4] & (!\part2|pixelvalue [1] & !\part2|pixelvalue [5]))) ) ) ) # ( !\part2|pixelvalue [0] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [1] $ (((!\part2|pixelvalue [4] & 
// !\part2|pixelvalue [5]))))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [1] & ((!\part2|pixelvalue [4]) # (!\part2|pixelvalue [5]))) # (\part2|pixelvalue [1] & ((\part2|pixelvalue [5]))))) ) ) )

	.dataa(!\part2|pixelvalue [6]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [1]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [0]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux7~3 .extended_lut = "off";
defparam \part2|Mux7~3 .lut_mask = 64'h78E5800080110804;
defparam \part2|Mux7~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux7~4 (
// Equation(s):
// \part2|Mux7~4_combout  = ( \part2|pixelvalue [3] & ( \part2|pixelvalue [7] & ( !\part2|Mux7~3_combout  ) ) ) # ( !\part2|pixelvalue [3] & ( \part2|pixelvalue [7] & ( !\part2|Mux7~2_combout  ) ) ) # ( \part2|pixelvalue [3] & ( !\part2|pixelvalue [7] & ( 
// !\part2|Mux7~1_combout  ) ) ) # ( !\part2|pixelvalue [3] & ( !\part2|pixelvalue [7] & ( \part2|Mux7~0_combout  ) ) )

	.dataa(!\part2|Mux7~0_combout ),
	.datab(!\part2|Mux7~1_combout ),
	.datac(!\part2|Mux7~2_combout ),
	.datad(!\part2|Mux7~3_combout ),
	.datae(!\part2|pixelvalue [3]),
	.dataf(!\part2|pixelvalue [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux7~4 .extended_lut = "off";
defparam \part2|Mux7~4 .lut_mask = 64'h5555CCCCF0F0FF00;
defparam \part2|Mux7~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[4]~4 (
// Equation(s):
// \part2|ram_data[4]~4_combout  = (!\SWITCH[9]~input_o  & (\part2|pixelvalue [4])) # (\SWITCH[9]~input_o  & ((\part2|Mux7~4_combout )))

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|Mux7~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[4]~4 .extended_lut = "off";
defparam \part2|ram_data[4]~4 .lut_mask = 64'h2727272727272727;
defparam \part2|ram_data[4]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[4]~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[4]~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[4]~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[4]~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 4;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~4 (
// Equation(s):
// \part2|out_rgb~4_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a28~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~4 .extended_lut = "off";
defparam \part2|out_rgb~4 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~4 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[4] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[4] .is_wysiwyg = "true";
defparam \part2|out_rgb[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[4]~0 (
// Equation(s):
// \part2|adv7511_d[4]~0_combout  = (!\SWITCH[8]~input_o  & (\part2|out_rgb [0])) # (\SWITCH[8]~input_o  & ((\part2|out_rgb [4])))

	.dataa(!\part2|out_rgb [0]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[4]~0 .extended_lut = "off";
defparam \part2|adv7511_d[4]~0 .lut_mask = 64'h4747474747474747;
defparam \part2|adv7511_d[4]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux6~4 (
// Equation(s):
// \part2|Mux6~4_combout  = ( \part2|pixelvalue [2] & ( \part2|pixelvalue [4] & ( (!\part2|pixelvalue [5] & ((!\part2|pixelvalue [6] & ((!\part2|pixelvalue [3]))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [0] & \part2|pixelvalue [3])))) # 
// (\part2|pixelvalue [5] & (\part2|pixelvalue [3] & (!\part2|pixelvalue [6] $ (\part2|pixelvalue [0])))) ) ) ) # ( !\part2|pixelvalue [2] & ( \part2|pixelvalue [4] & ( (\part2|pixelvalue [5] & (\part2|pixelvalue [6] & (\part2|pixelvalue [0] & 
// \part2|pixelvalue [3]))) ) ) ) # ( \part2|pixelvalue [2] & ( !\part2|pixelvalue [4] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [3] & ((\part2|pixelvalue [6]) # (\part2|pixelvalue [5])))) ) ) )

	.dataa(!\part2|pixelvalue [5]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [2]),
	.dataf(!\part2|pixelvalue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux6~4 .extended_lut = "off";
defparam \part2|Mux6~4 .lut_mask = 64'h0000007000018861;
defparam \part2|Mux6~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux6~0 (
// Equation(s):
// \part2|Mux6~0_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (\part2|pixelvalue [3] & ((!\part2|pixelvalue [6] & (!\part2|pixelvalue [0] & \part2|pixelvalue [2])) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [2]))))) ) ) ) # ( 
// !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [2] & \part2|pixelvalue [3])) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [2] & (((!\part2|pixelvalue [6])))) # 
// (\part2|pixelvalue [2] & (\part2|pixelvalue [3] & ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [6])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6]) # ((!\part2|pixelvalue [0] & (\part2|pixelvalue [2] & 
// \part2|pixelvalue [3]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux6~0 .extended_lut = "off";
defparam \part2|Mux6~0 .lut_mask = 64'hCCCEC0CE000A0038;
defparam \part2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux6~1 (
// Equation(s):
// \part2|Mux6~1_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [3] & (!\part2|pixelvalue [0])) # (\part2|pixelvalue [3] & ((\part2|pixelvalue [2]))))) # (\part2|pixelvalue [6] & 
// (((\part2|pixelvalue [2] & !\part2|pixelvalue [3])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [3] & ((!\part2|pixelvalue [0]) # ((\part2|pixelvalue [6])))) # (\part2|pixelvalue [3] & ((!\part2|pixelvalue [6] $ 
// (!\part2|pixelvalue [2])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [3] & (!\part2|pixelvalue [0])) # (\part2|pixelvalue [3] & ((\part2|pixelvalue [2]))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue 
// [5] & ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [3] $ (((!\part2|pixelvalue [0]) # (\part2|pixelvalue [2]))))) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [3] & (!\part2|pixelvalue [0])) # (\part2|pixelvalue [3] & ((\part2|pixelvalue [2]))))) ) 
// ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux6~1 .extended_lut = "off";
defparam \part2|Mux6~1 .lut_mask = 64'h628FAA0FBB3C8B0C;
defparam \part2|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux6~2 (
// Equation(s):
// \part2|Mux6~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [3] & ((!\part2|pixelvalue [6] & (!\part2|pixelvalue [0] & !\part2|pixelvalue [2])) # (\part2|pixelvalue [6] & ((\part2|pixelvalue [2]))))) ) ) ) # ( 
// !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((!\part2|pixelvalue [2] & !\part2|pixelvalue [3])) # (\part2|pixelvalue [6]))) # (\part2|pixelvalue [0] & (\part2|pixelvalue [6] & ((!\part2|pixelvalue [2]) # 
// (!\part2|pixelvalue [3])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [2] & !\part2|pixelvalue [3])) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] 
// & (!\part2|pixelvalue [3] $ (((!\part2|pixelvalue [2]) # (\part2|pixelvalue [0]))))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [0] & (!\part2|pixelvalue [2] & !\part2|pixelvalue [3]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux6~2 .extended_lut = "off";
defparam \part2|Mux6~2 .lut_mask = 64'h28C4A000B3328300;
defparam \part2|Mux6~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux6~3 (
// Equation(s):
// \part2|Mux6~3_combout  = ( \part2|pixelvalue [1] & ( \part2|pixelvalue [7] & ( !\part2|Mux6~2_combout  ) ) ) # ( !\part2|pixelvalue [1] & ( \part2|pixelvalue [7] & ( \part2|Mux6~1_combout  ) ) ) # ( \part2|pixelvalue [1] & ( !\part2|pixelvalue [7] & ( 
// \part2|Mux6~0_combout  ) ) ) # ( !\part2|pixelvalue [1] & ( !\part2|pixelvalue [7] & ( \part2|Mux6~4_combout  ) ) )

	.dataa(!\part2|Mux6~4_combout ),
	.datab(!\part2|Mux6~0_combout ),
	.datac(!\part2|Mux6~1_combout ),
	.datad(!\part2|Mux6~2_combout ),
	.datae(!\part2|pixelvalue [1]),
	.dataf(!\part2|pixelvalue [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux6~3 .extended_lut = "off";
defparam \part2|Mux6~3 .lut_mask = 64'h555533330F0FFF00;
defparam \part2|Mux6~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[5]~5 (
// Equation(s):
// \part2|ram_data[5]~5_combout  = (!\SWITCH[9]~input_o  & (\part2|pixelvalue [5])) # (\SWITCH[9]~input_o  & ((\part2|Mux6~3_combout )))

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [5]),
	.datac(!\part2|Mux6~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[5]~5 .extended_lut = "off";
defparam \part2|ram_data[5]~5 .lut_mask = 64'h2727272727272727;
defparam \part2|ram_data[5]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[5]~5_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[5]~5_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[5]~5_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[5]~5_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 5;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~5 (
// Equation(s):
// \part2|out_rgb~5_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a29~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~5 .extended_lut = "off";
defparam \part2|out_rgb~5 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~5 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[5] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[5] .is_wysiwyg = "true";
defparam \part2|out_rgb[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[5]~1 (
// Equation(s):
// \part2|adv7511_d[5]~1_combout  = (!\SWITCH[8]~input_o  & (\part2|out_rgb [1])) # (\SWITCH[8]~input_o  & ((\part2|out_rgb [5])))

	.dataa(!\part2|out_rgb [1]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[5]~1 .extended_lut = "off";
defparam \part2|adv7511_d[5]~1 .lut_mask = 64'h4747474747474747;
defparam \part2|adv7511_d[5]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux5~0 (
// Equation(s):
// \part2|Mux5~0_combout  = ( !\part2|pixelvalue [5] & ( (\part2|pixelvalue [2] & (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [4]) # (\part2|pixelvalue [1])))) ) )

	.dataa(!\part2|pixelvalue [1]),
	.datab(!\part2|pixelvalue [2]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux5~0 .extended_lut = "off";
defparam \part2|Mux5~0 .lut_mask = 64'h3010000030100000;
defparam \part2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux5~4 (
// Equation(s):
// \part2|Mux5~4_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & (!\part2|pixelvalue [1] $ (((!\part2|pixelvalue [0] & !\part2|pixelvalue [5]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [6] & ( 
// (\part2|pixelvalue [2] & (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0]))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [6] & ( (!\part2|pixelvalue [2] & (((!\part2|pixelvalue [5])))) # (\part2|pixelvalue [2] & (\part2|pixelvalue [5] & 
// (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0])))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & ((!\part2|pixelvalue [5]) # (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0])))) ) ) )

	.dataa(!\part2|pixelvalue [1]),
	.datab(!\part2|pixelvalue [0]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux5~4 .extended_lut = "off";
defparam \part2|Mux5~4 .lut_mask = 64'h0F06F0060606060A;
defparam \part2|Mux5~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux5~3 (
// Equation(s):
// \part2|Mux5~3_combout  = ( \part2|pixelvalue [2] & ( \part2|pixelvalue [4] & ( (!\part2|pixelvalue [1] & (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [6]) # (!\part2|pixelvalue [5])))) # (\part2|pixelvalue [1] & (\part2|pixelvalue [6] & 
// (\part2|pixelvalue [5]))) ) ) ) # ( !\part2|pixelvalue [2] & ( \part2|pixelvalue [4] & ( (!\part2|pixelvalue [6] & (((\part2|pixelvalue [0]) # (\part2|pixelvalue [1])))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [5] & ((\part2|pixelvalue [0]) # 
// (\part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [2] & ( !\part2|pixelvalue [4] & ( (!\part2|pixelvalue [1] & ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [6] $ (\part2|pixelvalue [5])))) # (\part2|pixelvalue [1] & (!\part2|pixelvalue [6] & 
// (!\part2|pixelvalue [5]))) ) ) ) # ( !\part2|pixelvalue [2] & ( !\part2|pixelvalue [4] & ( (!\part2|pixelvalue [1] & (\part2|pixelvalue [0] & (!\part2|pixelvalue [6] $ (!\part2|pixelvalue [5])))) # (\part2|pixelvalue [1] & (((\part2|pixelvalue [5])) # 
// (\part2|pixelvalue [6]))) ) ) )

	.dataa(!\part2|pixelvalue [6]),
	.datab(!\part2|pixelvalue [5]),
	.datac(!\part2|pixelvalue [1]),
	.datad(!\part2|pixelvalue [0]),
	.datae(!\part2|pixelvalue [2]),
	.dataf(!\part2|pixelvalue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux5~3 .extended_lut = "off";
defparam \part2|Mux5~3 .lut_mask = 64'h0767F8980EEEE101;
defparam \part2|Mux5~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux5~2 (
// Equation(s):
// \part2|Mux5~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & \part2|pixelvalue [5]) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [6] & ( (!\part2|pixelvalue [1] & (!\part2|pixelvalue [2] & 
// \part2|pixelvalue [5])) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [6] & ( (!\part2|pixelvalue [5] & ((!\part2|pixelvalue [1] & ((\part2|pixelvalue [2]) # (\part2|pixelvalue [0]))) # (\part2|pixelvalue [1] & ((!\part2|pixelvalue [0]) # 
// (!\part2|pixelvalue [2]))))) ) ) )

	.dataa(!\part2|pixelvalue [1]),
	.datab(!\part2|pixelvalue [0]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux5~2 .extended_lut = "off";
defparam \part2|Mux5~2 .lut_mask = 64'h7E00000000A0000F;
defparam \part2|Mux5~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux5~1 (
// Equation(s):
// \part2|Mux5~1_combout  = ( \part2|pixelvalue [3] & ( \part2|pixelvalue [7] & ( !\part2|Mux5~2_combout  ) ) ) # ( !\part2|pixelvalue [3] & ( \part2|pixelvalue [7] & ( \part2|Mux5~3_combout  ) ) ) # ( \part2|pixelvalue [3] & ( !\part2|pixelvalue [7] & ( 
// \part2|Mux5~4_combout  ) ) ) # ( !\part2|pixelvalue [3] & ( !\part2|pixelvalue [7] & ( \part2|Mux5~0_combout  ) ) )

	.dataa(!\part2|Mux5~0_combout ),
	.datab(!\part2|Mux5~4_combout ),
	.datac(!\part2|Mux5~3_combout ),
	.datad(!\part2|Mux5~2_combout ),
	.datae(!\part2|pixelvalue [3]),
	.dataf(!\part2|pixelvalue [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux5~1 .extended_lut = "off";
defparam \part2|Mux5~1 .lut_mask = 64'h555533330F0FFF00;
defparam \part2|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[6]~6 (
// Equation(s):
// \part2|ram_data[6]~6_combout  = (!\SWITCH[9]~input_o  & (\part2|pixelvalue [6])) # (\SWITCH[9]~input_o  & ((\part2|Mux5~1_combout )))

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|Mux5~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[6]~6 .extended_lut = "off";
defparam \part2|ram_data[6]~6 .lut_mask = 64'h2727272727272727;
defparam \part2|ram_data[6]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[6]~6_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[6]~6_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[6]~6_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[6]~6_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 6;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~6 (
// Equation(s):
// \part2|out_rgb~6_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a42~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~6 .extended_lut = "off";
defparam \part2|out_rgb~6 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~6 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[6] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[6] .is_wysiwyg = "true";
defparam \part2|out_rgb[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[6]~2 (
// Equation(s):
// \part2|adv7511_d[6]~2_combout  = (!\SWITCH[8]~input_o  & (\part2|out_rgb [2])) # (\SWITCH[8]~input_o  & ((\part2|out_rgb [6])))

	.dataa(!\part2|out_rgb [2]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[6]~2 .extended_lut = "off";
defparam \part2|adv7511_d[6]~2 .lut_mask = 64'h4747474747474747;
defparam \part2|adv7511_d[6]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux4~2 (
// Equation(s):
// \part2|Mux4~2_combout  = ( \part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [5] & !\part2|pixelvalue [1])) ) ) ) # ( !\part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & 
// \part2|pixelvalue [5]) ) ) ) # ( \part2|pixelvalue [0] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & ((\part2|pixelvalue [5]) # (\part2|pixelvalue [4]))) ) ) ) # ( !\part2|pixelvalue [0] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & 
// (((\part2|pixelvalue [5])) # (\part2|pixelvalue [4]))) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [4] & (!\part2|pixelvalue [5] & !\part2|pixelvalue [1]))) ) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [5]),
	.datad(!\part2|pixelvalue [1]),
	.datae(!\part2|pixelvalue [0]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux4~2 .extended_lut = "off";
defparam \part2|Mux4~2 .lut_mask = 64'h6A2A2A2A0A0A0A00;
defparam \part2|Mux4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux4~3 (
// Equation(s):
// \part2|Mux4~3_combout  = ( \part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & !\part2|pixelvalue [1]) ) ) ) # ( !\part2|pixelvalue [0] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [7] & ((!\part2|pixelvalue [4]) # 
// ((!\part2|pixelvalue [5]) # (!\part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [0] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [7]) # ((\part2|pixelvalue [4] & \part2|pixelvalue [5])) ) ) ) # ( !\part2|pixelvalue [0] & ( !\part2|pixelvalue [2] 
// & ( (!\part2|pixelvalue [7]) # ((\part2|pixelvalue [4] & \part2|pixelvalue [5])) ) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [5]),
	.datad(!\part2|pixelvalue [1]),
	.datae(!\part2|pixelvalue [0]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux4~3 .extended_lut = "off";
defparam \part2|Mux4~3 .lut_mask = 64'hABABABABAAA8AA00;
defparam \part2|Mux4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux4~4 (
// Equation(s):
// \part2|Mux4~4_combout  = (!\part2|pixelvalue [6] & (!\part2|Mux4~2_combout )) # (\part2|pixelvalue [6] & ((!\part2|Mux4~3_combout )))

	.dataa(!\part2|Mux4~2_combout ),
	.datab(!\part2|Mux4~3_combout ),
	.datac(gnd),
	.datad(!\part2|pixelvalue [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux4~4 .extended_lut = "off";
defparam \part2|Mux4~4 .lut_mask = 64'hAACCAACCAACCAACC;
defparam \part2|Mux4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux4~0 (
// Equation(s):
// \part2|Mux4~0_combout  = ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [1] & ((!\part2|pixelvalue [0]) # ((\part2|pixelvalue [6])))) # (\part2|pixelvalue [1] & (((\part2|pixelvalue [6] & \part2|pixelvalue [4])))) ) ) # ( !\part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [0] & !\part2|pixelvalue [1]) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux4~0 .extended_lut = "off";
defparam \part2|Mux4~0 .lut_mask = 64'h88888C8F88888C8F;
defparam \part2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux4~1 (
// Equation(s):
// \part2|Mux4~1_combout  = ( \part2|pixelvalue [7] & ( \part2|pixelvalue [6] & ( (!\part2|Mux4~0_combout  & \part2|pixelvalue [2]) ) ) ) # ( \part2|pixelvalue [7] & ( !\part2|pixelvalue [6] & ( (!\part2|Mux4~0_combout  & (\part2|pixelvalue [2] & 
// ((\part2|pixelvalue [4]) # (\part2|pixelvalue [5])))) ) ) )

	.dataa(!\part2|pixelvalue [5]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|Mux4~0_combout ),
	.datad(!\part2|pixelvalue [2]),
	.datae(!\part2|pixelvalue [7]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux4~1 .extended_lut = "off";
defparam \part2|Mux4~1 .lut_mask = 64'h00000070000000F0;
defparam \part2|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|ram_data[7]~7 (
// Equation(s):
// \part2|ram_data[7]~7_combout  = ( \part2|Mux4~1_combout  & ( (\part2|pixelvalue [7]) # (\SWITCH[9]~input_o ) ) ) # ( !\part2|Mux4~1_combout  & ( (!\SWITCH[9]~input_o  & (\part2|pixelvalue [7])) # (\SWITCH[9]~input_o  & (((\part2|pixelvalue [3] & 
// \part2|Mux4~4_combout )))) ) )

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [7]),
	.datac(!\part2|pixelvalue [3]),
	.datad(!\part2|Mux4~4_combout ),
	.datae(!\part2|Mux4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|ram_data[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|ram_data[7]~7 .extended_lut = "off";
defparam \part2|ram_data[7]~7 .lut_mask = 64'h2227777722277777;
defparam \part2|ram_data[7]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[7]~7_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[7]~7_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[7]~7_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|ram_data[7]~7_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 7;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~7 (
// Equation(s):
// \part2|out_rgb~7_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a43~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~7 .extended_lut = "off";
defparam \part2|out_rgb~7 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~7 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[7] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[7] .is_wysiwyg = "true";
defparam \part2|out_rgb[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[7]~3 (
// Equation(s):
// \part2|adv7511_d[7]~3_combout  = (!\SWITCH[8]~input_o  & (\part2|out_rgb [3])) # (\SWITCH[8]~input_o  & ((\part2|out_rgb [7])))

	.dataa(!\part2|out_rgb [3]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[7]~3 .extended_lut = "off";
defparam \part2|adv7511_d[7]~3 .lut_mask = 64'h4747474747474747;
defparam \part2|adv7511_d[7]~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[8]~4 (
// Equation(s):
// \part2|adv7511_d[8]~4_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [4]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [0]))

	.dataa(!\part2|out_rgb [0]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[8]~4 .extended_lut = "off";
defparam \part2|adv7511_d[8]~4 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[8]~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[9]~5 (
// Equation(s):
// \part2|adv7511_d[9]~5_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [5]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [1]))

	.dataa(!\part2|out_rgb [1]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[9]~5 .extended_lut = "off";
defparam \part2|adv7511_d[9]~5 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[9]~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[10]~6 (
// Equation(s):
// \part2|adv7511_d[10]~6_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [6]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [2]))

	.dataa(!\part2|out_rgb [2]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[10]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[10]~6 .extended_lut = "off";
defparam \part2|adv7511_d[10]~6 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[10]~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[11]~7 (
// Equation(s):
// \part2|adv7511_d[11]~7_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [7]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [3]))

	.dataa(!\part2|out_rgb [3]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[11]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[11]~7 .extended_lut = "off";
defparam \part2|adv7511_d[11]~7 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[11]~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux3~3 (
// Equation(s):
// \part2|Mux3~3_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [1] & \part2|pixelvalue [6])) # (\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] $ 
// (!\part2|pixelvalue [2])) # (\part2|pixelvalue [6]))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [1] & \part2|pixelvalue [6])) # (\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & 
// ((!\part2|pixelvalue [1] $ (!\part2|pixelvalue [2])) # (\part2|pixelvalue [6]))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [1] & ((!\part2|pixelvalue [2] & ((\part2|pixelvalue [6]))) # (\part2|pixelvalue [2] & 
// ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [6]))))) # (\part2|pixelvalue [1] & (!\part2|pixelvalue [0] $ (((!\part2|pixelvalue [2]) # (\part2|pixelvalue [6]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [1] 
// & ((!\part2|pixelvalue [6] & ((\part2|pixelvalue [2]))) # (\part2|pixelvalue [6] & (!\part2|pixelvalue [0])))) # (\part2|pixelvalue [1] & (!\part2|pixelvalue [0] $ ((!\part2|pixelvalue [2])))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux3~3 .extended_lut = "off";
defparam \part2|Mux3~3 .lut_mask = 64'h1E9A1ED91E7F1E7F;
defparam \part2|Mux3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux3~2 (
// Equation(s):
// \part2|Mux3~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [1] & !\part2|pixelvalue [6])) # (\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [6]) # 
// (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [2])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [2] & ((!\part2|pixelvalue [1] $ (!\part2|pixelvalue [6])) # (\part2|pixelvalue [0]))) # (\part2|pixelvalue [2] & 
// ((!\part2|pixelvalue [6]) # ((!\part2|pixelvalue [0] & \part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] & (\part2|pixelvalue [2])) # (\part2|pixelvalue [1] & 
// ((!\part2|pixelvalue [6]))))) # (\part2|pixelvalue [0] & (((!\part2|pixelvalue [2]) # (!\part2|pixelvalue [6])) # (\part2|pixelvalue [1]))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( ((\part2|pixelvalue [6] & ((\part2|pixelvalue [2]) 
// # (\part2|pixelvalue [1])))) # (\part2|pixelvalue [0]) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux3~2 .extended_lut = "off";
defparam \part2|Mux3~2 .lut_mask = 64'h557F7F597FD27F1E;
defparam \part2|Mux3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux3~1 (
// Equation(s):
// \part2|Mux3~1_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (\part2|pixelvalue [6] & ((!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1]) # (!\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & ((\part2|pixelvalue [2]))))) ) ) ) # ( 
// !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (\part2|pixelvalue [6] & ((!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1]) # (!\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & ((\part2|pixelvalue [2]))))) ) ) ) # ( \part2|pixelvalue [4] & ( 
// !\part2|pixelvalue [5] & ( (\part2|pixelvalue [6] & (!\part2|pixelvalue [0] $ (((!\part2|pixelvalue [1] & !\part2|pixelvalue [2]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (\part2|pixelvalue [6] & (((\part2|pixelvalue [0] & 
// !\part2|pixelvalue [2])) # (\part2|pixelvalue [1]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux3~1 .extended_lut = "off";
defparam \part2|Mux3~1 .lut_mask = 64'h0073006A00AD00AD;
defparam \part2|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux3~0 (
// Equation(s):
// \part2|Mux3~0_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1]) # (!\part2|pixelvalue [2]))) # (\part2|pixelvalue [0] & ((\part2|pixelvalue [2]))))) ) ) ) # ( 
// !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] & ((!\part2|pixelvalue [6]))) # (\part2|pixelvalue [1] & (!\part2|pixelvalue [2])))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [2] & 
// ((\part2|pixelvalue [6]))) # (\part2|pixelvalue [2] & ((!\part2|pixelvalue [6]) # (\part2|pixelvalue [1]))))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] & ((!\part2|pixelvalue [6]) # 
// (\part2|pixelvalue [2]))) # (\part2|pixelvalue [1] & ((!\part2|pixelvalue [2]) # (\part2|pixelvalue [6]))))) # (\part2|pixelvalue [0] & (\part2|pixelvalue [2] & ((!\part2|pixelvalue [6]) # (\part2|pixelvalue [1])))) ) ) ) # ( !\part2|pixelvalue [4] & ( 
// !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (\part2|pixelvalue [6] & ((!\part2|pixelvalue [1]) # (!\part2|pixelvalue [2])))) # (\part2|pixelvalue [0] & (((!\part2|pixelvalue [6]) # (\part2|pixelvalue [2])))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [2]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux3~0 .extended_lut = "off";
defparam \part2|Mux3~0 .lut_mask = 64'h55ADAD2BAD71AD00;
defparam \part2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux3~4 (
// Equation(s):
// \part2|Mux3~4_combout  = ( !\part2|pixelvalue [3] & ( ((\SWITCH[9]~input_o  & ((!\part2|pixelvalue [7] & (\part2|Mux3~0_combout )) # (\part2|pixelvalue [7] & ((\part2|Mux3~1_combout )))))) ) ) # ( \part2|pixelvalue [3] & ( ((\SWITCH[9]~input_o  & 
// ((!\part2|pixelvalue [7] & ((\part2|Mux3~2_combout ))) # (\part2|pixelvalue [7] & (\part2|Mux3~3_combout ))))) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|Mux3~3_combout ),
	.datac(!\part2|Mux3~2_combout ),
	.datad(!\part2|Mux3~1_combout ),
	.datae(!\part2|pixelvalue [3]),
	.dataf(!\SWITCH[9]~input_o ),
	.datag(!\part2|Mux3~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux3~4 .extended_lut = "on";
defparam \part2|Mux3~4 .lut_mask = 64'h000000000A5F1B1B;
defparam \part2|Mux3~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux3~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux3~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux3~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux3~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 8;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~8 (
// Equation(s):
// \part2|out_rgb~8_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~8 .extended_lut = "off";
defparam \part2|out_rgb~8 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~8 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[8] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[8] .is_wysiwyg = "true";
defparam \part2|out_rgb[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[16]~8 (
// Equation(s):
// \part2|adv7511_d[16]~8_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [8]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [0]))

	.dataa(!\part2|out_rgb [0]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[16]~8 .extended_lut = "off";
defparam \part2|adv7511_d[16]~8 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[16]~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux2~3 (
// Equation(s):
// \part2|Mux2~3_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [3]) # (\part2|pixelvalue [6])))) # (\part2|pixelvalue [0] & (\part2|pixelvalue [6] & ((\part2|pixelvalue [3]) # 
// (\part2|pixelvalue [1])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((\part2|pixelvalue [3]) # (\part2|pixelvalue [6])))) # (\part2|pixelvalue [0] & (\part2|pixelvalue [6] & ((\part2|pixelvalue [3]) # 
// (\part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [3] $ (((!\part2|pixelvalue [1]) # (!\part2|pixelvalue [6]))))) # (\part2|pixelvalue [0] & (!\part2|pixelvalue [1] & 
// (\part2|pixelvalue [6] & !\part2|pixelvalue [3]))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [3] & (((\part2|pixelvalue [6])))) # (\part2|pixelvalue [3] & (!\part2|pixelvalue [0] $ (((\part2|pixelvalue [1] & 
// \part2|pixelvalue [6]))))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux2~3 .extended_lut = "off";
defparam \part2|Mux2~3 .lut_mask = 64'h0FA906A80BAF0BAF;
defparam \part2|Mux2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux2~2 (
// Equation(s):
// \part2|Mux2~2_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & (((!\part2|pixelvalue [6]) # (\part2|pixelvalue [3])))) # (\part2|pixelvalue [0] & (!\part2|pixelvalue [6] & ((\part2|pixelvalue [3]) # 
// (\part2|pixelvalue [1])))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1]) # ((!\part2|pixelvalue [6]) # (!\part2|pixelvalue [3])))) # (\part2|pixelvalue [0] & ((!\part2|pixelvalue [6] $ 
// (!\part2|pixelvalue [3])) # (\part2|pixelvalue [1]))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & ((!\part2|pixelvalue [0]) # ((\part2|pixelvalue [3]) # (\part2|pixelvalue [1])))) # (\part2|pixelvalue [6] & 
// (!\part2|pixelvalue [3] $ (((!\part2|pixelvalue [0] & !\part2|pixelvalue [1]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( ((\part2|pixelvalue [6] & ((!\part2|pixelvalue [0]) # (\part2|pixelvalue [3])))) # (\part2|pixelvalue [1]) ) 
// ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux2~2 .extended_lut = "off";
defparam \part2|Mux2~2 .lut_mask = 64'h3B3FB7F8BFF9B0FA;
defparam \part2|Mux2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux2~1 (
// Equation(s):
// \part2|Mux2~1_combout  = ( \part2|pixelvalue [1] & ( \part2|pixelvalue [6] & ( (!\part2|pixelvalue [5] & (\part2|pixelvalue [4] & ((!\part2|pixelvalue [0]) # (\part2|pixelvalue [3])))) # (\part2|pixelvalue [5] & (((\part2|pixelvalue [0])) # 
// (\part2|pixelvalue [3]))) ) ) ) # ( !\part2|pixelvalue [1] & ( \part2|pixelvalue [6] & ( (!\part2|pixelvalue [3] & ((!\part2|pixelvalue [5] & ((\part2|pixelvalue [4]))) # (\part2|pixelvalue [5] & (!\part2|pixelvalue [0])))) # (\part2|pixelvalue [3] & 
// (!\part2|pixelvalue [5] & (!\part2|pixelvalue [0] & !\part2|pixelvalue [4]))) ) ) )

	.dataa(!\part2|pixelvalue [3]),
	.datab(!\part2|pixelvalue [5]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [1]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux2~1 .extended_lut = "off";
defparam \part2|Mux2~1 .lut_mask = 64'h0000000060A813D7;
defparam \part2|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux2~0 (
// Equation(s):
// \part2|Mux2~0_combout  = ( \part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( (!\part2|pixelvalue [6] & (!\part2|pixelvalue [1] $ (((\part2|pixelvalue [3]) # (\part2|pixelvalue [0]))))) ) ) ) # ( !\part2|pixelvalue [4] & ( \part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [6] & (!\part2|pixelvalue [1] $ (((\part2|pixelvalue [3]) # (\part2|pixelvalue [0]))))) # (\part2|pixelvalue [6] & (((!\part2|pixelvalue [1] & \part2|pixelvalue [3])))) ) ) ) # ( \part2|pixelvalue [4] & ( !\part2|pixelvalue [5] & ( 
// (!\part2|pixelvalue [1] & (!\part2|pixelvalue [3] & ((!\part2|pixelvalue [0]) # (\part2|pixelvalue [6])))) # (\part2|pixelvalue [1] & ((!\part2|pixelvalue [0] $ (!\part2|pixelvalue [6])) # (\part2|pixelvalue [3]))) ) ) ) # ( !\part2|pixelvalue [4] & ( 
// !\part2|pixelvalue [5] & ( !\part2|pixelvalue [1] $ ((((!\part2|pixelvalue [6]) # (\part2|pixelvalue [3])) # (\part2|pixelvalue [0]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [3]),
	.datae(!\part2|pixelvalue [4]),
	.dataf(!\part2|pixelvalue [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux2~0 .extended_lut = "off";
defparam \part2|Mux2~0 .lut_mask = 64'h39339E33903C9030;
defparam \part2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux2~4 (
// Equation(s):
// \part2|Mux2~4_combout  = ( !\part2|pixelvalue [2] & ( ((\SWITCH[9]~input_o  & ((!\part2|pixelvalue [7] & (\part2|Mux2~0_combout )) # (\part2|pixelvalue [7] & ((\part2|Mux2~1_combout )))))) ) ) # ( \part2|pixelvalue [2] & ( ((\SWITCH[9]~input_o  & 
// ((!\part2|pixelvalue [7] & ((\part2|Mux2~2_combout ))) # (\part2|pixelvalue [7] & (\part2|Mux2~3_combout ))))) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|Mux2~3_combout ),
	.datac(!\part2|Mux2~2_combout ),
	.datad(!\part2|Mux2~1_combout ),
	.datae(!\part2|pixelvalue [2]),
	.dataf(!\SWITCH[9]~input_o ),
	.datag(!\part2|Mux2~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux2~4 .extended_lut = "on";
defparam \part2|Mux2~4 .lut_mask = 64'h000000000A5F1B1B;
defparam \part2|Mux2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux2~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux2~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux2~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux2~4_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 9;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~9 (
// Equation(s):
// \part2|out_rgb~9_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~9 .extended_lut = "off";
defparam \part2|out_rgb~9 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~9 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[9] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[9] .is_wysiwyg = "true";
defparam \part2|out_rgb[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[17]~9 (
// Equation(s):
// \part2|adv7511_d[17]~9_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [9]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [1]))

	.dataa(!\part2|out_rgb [1]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[17]~9 .extended_lut = "off";
defparam \part2|adv7511_d[17]~9 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[17]~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux1~6 (
// Equation(s):
// \part2|Mux1~6_combout  = ( \part2|pixelvalue [5] & ( \part2|pixelvalue [6] ) ) # ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [6] & ( (!\part2|pixelvalue [4] & (!\part2|pixelvalue [2] $ (((!\part2|pixelvalue [1] & !\part2|pixelvalue [0]))))) # 
// (\part2|pixelvalue [4] & (\part2|pixelvalue [2] & ((\part2|pixelvalue [0]) # (\part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [5] & ( !\part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0]))) ) ) ) # ( 
// !\part2|pixelvalue [5] & ( !\part2|pixelvalue [6] & ( (\part2|pixelvalue [2] & (!\part2|pixelvalue [1] $ (!\part2|pixelvalue [0]))) ) ) )

	.dataa(!\part2|pixelvalue [4]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [0]),
	.datad(!\part2|pixelvalue [2]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux1~6 .extended_lut = "off";
defparam \part2|Mux1~6 .lut_mask = 64'h003C003C2A95FFFF;
defparam \part2|Mux1~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux1~1 (
// Equation(s):
// \part2|Mux1~1_combout  = ( \part2|pixelvalue [6] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [0] & ((!\part2|pixelvalue [1] & (!\part2|pixelvalue [4])) # (\part2|pixelvalue [1] & ((!\part2|pixelvalue [5]) # (\part2|pixelvalue [4]))))) # 
// (\part2|pixelvalue [0] & ((!\part2|pixelvalue [5]) # ((!\part2|pixelvalue [1] & \part2|pixelvalue [4])))) ) ) ) # ( !\part2|pixelvalue [6] & ( \part2|pixelvalue [2] ) ) # ( \part2|pixelvalue [6] & ( !\part2|pixelvalue [2] & ( (!\part2|pixelvalue [4] & 
// ((!\part2|pixelvalue [5]) # (\part2|pixelvalue [1]))) ) ) ) # ( !\part2|pixelvalue [6] & ( !\part2|pixelvalue [2] & ( (\part2|pixelvalue [5]) # (\part2|pixelvalue [4]) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [4]),
	.datad(!\part2|pixelvalue [5]),
	.datae(!\part2|pixelvalue [6]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux1~1 .extended_lut = "off";
defparam \part2|Mux1~1 .lut_mask = 64'h0FFFF030FFFFF786;
defparam \part2|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux1~0 (
// Equation(s):
// \part2|Mux1~0_combout  = ( \part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (!\part2|pixelvalue [0] & (!\part2|pixelvalue [1] & \part2|pixelvalue [6])) ) ) ) # ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [2] & ( (\part2|pixelvalue [6] & 
// (\part2|pixelvalue [4] & ((!\part2|pixelvalue [0]) # (!\part2|pixelvalue [1])))) ) ) ) # ( \part2|pixelvalue [5] & ( !\part2|pixelvalue [2] & ( (\part2|pixelvalue [6] & ((\part2|pixelvalue [1]) # (\part2|pixelvalue [0]))) ) ) ) # ( !\part2|pixelvalue [5] 
// & ( !\part2|pixelvalue [2] & ( (\part2|pixelvalue [0] & (\part2|pixelvalue [1] & (\part2|pixelvalue [6] & \part2|pixelvalue [4]))) ) ) )

	.dataa(!\part2|pixelvalue [0]),
	.datab(!\part2|pixelvalue [1]),
	.datac(!\part2|pixelvalue [6]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux1~0 .extended_lut = "off";
defparam \part2|Mux1~0 .lut_mask = 64'h00010707000E0808;
defparam \part2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux1~7 (
// Equation(s):
// \part2|Mux1~7_combout  = ( !\part2|pixelvalue [5] & ( \part2|pixelvalue [6] & ( (!\part2|pixelvalue [4] & (!\part2|pixelvalue [2] $ (((!\part2|pixelvalue [1] & !\part2|pixelvalue [0]))))) # (\part2|pixelvalue [4] & (((\part2|pixelvalue [1] & 
// \part2|pixelvalue [0])) # (\part2|pixelvalue [2]))) ) ) ) # ( \part2|pixelvalue [5] & ( !\part2|pixelvalue [6] & ( !\part2|pixelvalue [2] $ (((!\part2|pixelvalue [1] & !\part2|pixelvalue [0]))) ) ) ) # ( !\part2|pixelvalue [5] & ( !\part2|pixelvalue [6] & 
// ( !\part2|pixelvalue [2] $ (((!\part2|pixelvalue [4]) # ((!\part2|pixelvalue [1] & !\part2|pixelvalue [0])))) ) ) )

	.dataa(!\part2|pixelvalue [4]),
	.datab(!\part2|pixelvalue [2]),
	.datac(!\part2|pixelvalue [1]),
	.datad(!\part2|pixelvalue [0]),
	.datae(!\part2|pixelvalue [5]),
	.dataf(!\part2|pixelvalue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux1~7 .extended_lut = "off";
defparam \part2|Mux1~7 .lut_mask = 64'h36663CCC399D0000;
defparam \part2|Mux1~7 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux1~2 (
// Equation(s):
// \part2|Mux1~2_combout  = ( !\part2|pixelvalue [3] & ( ((\SWITCH[9]~input_o  & ((!\part2|pixelvalue [7] & (\part2|Mux1~7_combout )) # (\part2|pixelvalue [7] & ((\part2|Mux1~0_combout )))))) ) ) # ( \part2|pixelvalue [3] & ( ((\SWITCH[9]~input_o  & 
// ((!\part2|pixelvalue [7] & ((\part2|Mux1~1_combout ))) # (\part2|pixelvalue [7] & (\part2|Mux1~6_combout ))))) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|Mux1~6_combout ),
	.datac(!\part2|Mux1~1_combout ),
	.datad(!\part2|Mux1~0_combout ),
	.datae(!\part2|pixelvalue [3]),
	.dataf(!\SWITCH[9]~input_o ),
	.datag(!\part2|Mux1~7_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux1~2 .extended_lut = "on";
defparam \part2|Mux1~2 .lut_mask = 64'h000000000A5F1B1B;
defparam \part2|Mux1~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux1~2_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux1~2_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux1~2_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux1~2_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 10;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~10 (
// Equation(s):
// \part2|out_rgb~10_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a46~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a34~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~10 .extended_lut = "off";
defparam \part2|out_rgb~10 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~10 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[10] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[10] .is_wysiwyg = "true";
defparam \part2|out_rgb[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[18]~10 (
// Equation(s):
// \part2|adv7511_d[18]~10_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [10]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [2]))

	.dataa(!\part2|out_rgb [2]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[18]~10 .extended_lut = "off";
defparam \part2|adv7511_d[18]~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[18]~10 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux0~0 (
// Equation(s):
// \part2|Mux0~0_combout  = (!\part2|pixelvalue [6] & (\part2|pixelvalue [7])) # (\part2|pixelvalue [6] & ((!\part2|pixelvalue [7] & ((\part2|pixelvalue [5]))) # (\part2|pixelvalue [7] & (!\part2|pixelvalue [4] & !\part2|pixelvalue [5]))))

	.dataa(!\part2|pixelvalue [6]),
	.datab(!\part2|pixelvalue [7]),
	.datac(!\part2|pixelvalue [4]),
	.datad(!\part2|pixelvalue [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux0~0 .extended_lut = "off";
defparam \part2|Mux0~0 .lut_mask = 64'h3266326632663266;
defparam \part2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux0~3 (
// Equation(s):
// \part2|Mux0~3_combout  = ( !\part2|pixelvalue [1] & ( \part2|pixelvalue [0] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [5] & (\part2|pixelvalue [4] & \part2|pixelvalue [6]))) # (\part2|pixelvalue [7] & (((!\part2|pixelvalue [6])))) ) ) ) # ( 
// \part2|pixelvalue [1] & ( !\part2|pixelvalue [0] & ( (!\part2|pixelvalue [7] & (\part2|pixelvalue [5] & (\part2|pixelvalue [4] & \part2|pixelvalue [6]))) # (\part2|pixelvalue [7] & (((!\part2|pixelvalue [6])))) ) ) ) # ( !\part2|pixelvalue [1] & ( 
// !\part2|pixelvalue [0] & ( (!\part2|pixelvalue [5] & (\part2|pixelvalue [7] & ((!\part2|pixelvalue [4]) # (!\part2|pixelvalue [6])))) # (\part2|pixelvalue [5] & ((!\part2|pixelvalue [7] $ (!\part2|pixelvalue [6])))) ) ) )

	.dataa(!\part2|pixelvalue [5]),
	.datab(!\part2|pixelvalue [4]),
	.datac(!\part2|pixelvalue [7]),
	.datad(!\part2|pixelvalue [6]),
	.datae(!\part2|pixelvalue [1]),
	.dataf(!\part2|pixelvalue [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux0~3 .extended_lut = "off";
defparam \part2|Mux0~3 .lut_mask = 64'h0F580F100F100000;
defparam \part2|Mux0~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux0~2 (
// Equation(s):
// \part2|Mux0~2_combout  = ( \part2|pixelvalue [1] & ( \part2|pixelvalue [0] & ( (!\part2|pixelvalue [7] & (!\part2|pixelvalue [6] $ (((!\part2|pixelvalue [5] & !\part2|pixelvalue [4]))))) # (\part2|pixelvalue [7] & (\part2|pixelvalue [6] & 
// ((\part2|pixelvalue [4]) # (\part2|pixelvalue [5])))) ) ) ) # ( !\part2|pixelvalue [1] & ( \part2|pixelvalue [0] & ( (!\part2|pixelvalue [7] & (!\part2|pixelvalue [6] $ (((!\part2|pixelvalue [5] & !\part2|pixelvalue [4]))))) # (\part2|pixelvalue [7] & 
// (\part2|pixelvalue [6] & (\part2|pixelvalue [5]))) ) ) ) # ( \part2|pixelvalue [1] & ( !\part2|pixelvalue [0] & ( (!\part2|pixelvalue [7] & (!\part2|pixelvalue [6] $ (((!\part2|pixelvalue [5] & !\part2|pixelvalue [4]))))) # (\part2|pixelvalue [7] & 
// (\part2|pixelvalue [6] & (\part2|pixelvalue [5]))) ) ) )

	.dataa(!\part2|pixelvalue [7]),
	.datab(!\part2|pixelvalue [6]),
	.datac(!\part2|pixelvalue [5]),
	.datad(!\part2|pixelvalue [4]),
	.datae(!\part2|pixelvalue [1]),
	.dataf(!\part2|pixelvalue [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux0~2 .extended_lut = "off";
defparam \part2|Mux0~2 .lut_mask = 64'h0000298929892999;
defparam \part2|Mux0~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|Mux0~1 (
// Equation(s):
// \part2|Mux0~1_combout  = ( \part2|Mux0~3_combout  & ( \part2|Mux0~2_combout  & ( (\SWITCH[9]~input_o  & ((!\part2|pixelvalue [2] & (\part2|pixelvalue [3] & !\part2|Mux0~0_combout )) # (\part2|pixelvalue [2] & (!\part2|pixelvalue [3])))) ) ) ) # ( 
// !\part2|Mux0~3_combout  & ( \part2|Mux0~2_combout  & ( (\SWITCH[9]~input_o  & (((\part2|pixelvalue [3] & !\part2|Mux0~0_combout )) # (\part2|pixelvalue [2]))) ) ) ) # ( \part2|Mux0~3_combout  & ( !\part2|Mux0~2_combout  & ( (\SWITCH[9]~input_o  & 
// (!\part2|pixelvalue [2] & (\part2|pixelvalue [3] & !\part2|Mux0~0_combout ))) ) ) ) # ( !\part2|Mux0~3_combout  & ( !\part2|Mux0~2_combout  & ( (\SWITCH[9]~input_o  & (\part2|pixelvalue [3] & ((!\part2|Mux0~0_combout ) # (\part2|pixelvalue [2])))) ) ) )

	.dataa(!\SWITCH[9]~input_o ),
	.datab(!\part2|pixelvalue [2]),
	.datac(!\part2|pixelvalue [3]),
	.datad(!\part2|Mux0~0_combout ),
	.datae(!\part2|Mux0~3_combout ),
	.dataf(!\part2|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|Mux0~1 .extended_lut = "off";
defparam \part2|Mux0~1 .lut_mask = 64'h0501040015111410;
defparam \part2|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode430w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode468w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux0~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~0_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux0~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 8192;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 16383;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~1_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux0~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 16384;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 24575;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_ram_block \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK50~input_o ),
	.clk1(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.ena0(\part2|videoram1|altsyncram_component|auto_generated|decode2|w_anode443w[2]~2_combout ),
	.ena1(\part2|videoram1|altsyncram_component|auto_generated|rden_decode_b|w_anode491w[2]~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\part2|Mux0~1_combout }),
	.portaaddr({\part2|ram_wraddress[12]~12_combout ,\part2|ram_wraddress[11]~11_combout ,\part2|ram_wraddress[10]~10_combout ,\part2|ram_wraddress[9]~9_combout ,\part2|ram_wraddress[8]~8_combout ,\part2|ram_wraddress[7]~7_combout ,\part2|ram_wraddress[6]~6_combout ,
\part2|ram_wraddress[5]~5_combout ,\part2|ram_wraddress[4]~4_combout ,\part2|ram_wraddress[3]~3_combout ,\part2|ram_wraddress[2]~2_combout ,\part2|ram_wraddress[1]~1_combout ,\part2|ram_wraddress[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\part2|ram_rdaddress [12],\part2|ram_rdaddress [11],\part2|ram_rdaddress [10],\part2|ram_rdaddress [9],\part2|ram_rdaddress [8],\part2|ram_rdaddress [7],\part2|ram_rdaddress [6],\part2|ram_rdaddress [5],\part2|ram_rdaddress [4],\part2|ram_rdaddress [3],\part2|ram_rdaddress [2],\part2|ram_rdaddress [1],
\part2|ram_rdaddress [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\part2|videoram1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "DVideo2HDMI:part2|VideoRAM:videoram1|altsyncram:altsyncram_component|altsyncram_e2v3:auto_generated|ALTSYNCRAM";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 24576;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 11;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 32767;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 32768;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 12;
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

cyclonev_lcell_comb \part2|out_rgb~11 (
// Equation(s):
// \part2|out_rgb~11_combout  = ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  ) ) ) # ( \part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  ) ) ) # ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// \part2|videoram1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  ) ) )

	.dataa(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\part2|videoram1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datae(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\part2|videoram1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|out_rgb~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|out_rgb~11 .extended_lut = "off";
defparam \part2|out_rgb~11 .lut_mask = 64'h555533330F0F00FF;
defparam \part2|out_rgb~11 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_rgb[11] (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|out_rgb~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\part2|process_2~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_rgb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_rgb[11] .is_wysiwyg = "true";
defparam \part2|out_rgb[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[19]~11 (
// Equation(s):
// \part2|adv7511_d[19]~11_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [11]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [3]))

	.dataa(!\part2|out_rgb [3]),
	.datab(!\SWITCH[8]~input_o ),
	.datac(!\part2|out_rgb [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[19]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[19]~11 .extended_lut = "off";
defparam \part2|adv7511_d[19]~11 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \part2|adv7511_d[19]~11 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[20]~12 (
// Equation(s):
// \part2|adv7511_d[20]~12_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [8]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [4]))

	.dataa(!\SWITCH[8]~input_o ),
	.datab(!\part2|out_rgb [4]),
	.datac(!\part2|out_rgb [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[20]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[20]~12 .extended_lut = "off";
defparam \part2|adv7511_d[20]~12 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \part2|adv7511_d[20]~12 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[21]~13 (
// Equation(s):
// \part2|adv7511_d[21]~13_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [9]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [5]))

	.dataa(!\SWITCH[8]~input_o ),
	.datab(!\part2|out_rgb [5]),
	.datac(!\part2|out_rgb [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[21]~13 .extended_lut = "off";
defparam \part2|adv7511_d[21]~13 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \part2|adv7511_d[21]~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[22]~14 (
// Equation(s):
// \part2|adv7511_d[22]~14_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [10]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [6]))

	.dataa(!\SWITCH[8]~input_o ),
	.datab(!\part2|out_rgb [6]),
	.datac(!\part2|out_rgb [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[22]~14 .extended_lut = "off";
defparam \part2|adv7511_d[22]~14 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \part2|adv7511_d[22]~14 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \part2|adv7511_d[23]~15 (
// Equation(s):
// \part2|adv7511_d[23]~15_combout  = (!\SWITCH[8]~input_o  & ((\part2|out_rgb [11]))) # (\SWITCH[8]~input_o  & (\part2|out_rgb [7]))

	.dataa(!\SWITCH[8]~input_o ),
	.datab(!\part2|out_rgb [7]),
	.datac(!\part2|out_rgb [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\part2|adv7511_d[23]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \part2|adv7511_d[23]~15 .extended_lut = "off";
defparam \part2|adv7511_d[23]~15 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \part2|adv7511_d[23]~15 .shared_arith = "off";
// synopsys translate_on

dffeas \part2|out_de (
	.clk(\part2|pixelclockgenerator|pll_119_5_inst|altera_pll_i|outclk_wire [0]),
	.d(\part2|process_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\part2|out_de~q ),
	.prn(vcc));
// synopsys translate_off
defparam \part2|out_de .is_wysiwyg = "true";
defparam \part2|out_de .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_adcclock~0 (
// Equation(s):
// \out_adcclock~0_combout  = !pixelclockphase[1]

	.dataa(!pixelclockphase[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_adcclock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_adcclock~0 .extended_lut = "off";
defparam \out_adcclock~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \out_adcclock~0 .shared_arith = "off";
// synopsys translate_on

dffeas out_adcclock(
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_adcclock~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_adcclock~q ),
	.prn(vcc));
// synopsys translate_off
defparam out_adcclock.is_wysiwyg = "true";
defparam out_adcclock.power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \out_pixelclock~0 (
// Equation(s):
// \out_pixelclock~0_combout  = (!pixelclockphase[1] & (\out_pixelclock~q )) # (pixelclockphase[1] & ((!pixelclockphase[0] & ((pixelclockphase[2]))) # (pixelclockphase[0] & (\out_pixelclock~q ))))

	.dataa(!\out_pixelclock~q ),
	.datab(!pixelclockphase[1]),
	.datac(!pixelclockphase[2]),
	.datad(!pixelclockphase[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_pixelclock~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_pixelclock~0 .extended_lut = "off";
defparam \out_pixelclock~0 .lut_mask = 64'h4755475547554755;
defparam \out_pixelclock~0 .shared_arith = "off";
// synopsys translate_on

dffeas out_pixelclock(
	.clk(\c64referenceclockgenerator|pll_63_0_inst|altera_pll_i|outclk_wire [0]),
	.d(\out_pixelclock~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_pixelclock~q ),
	.prn(vcc));
// synopsys translate_off
defparam out_pixelclock.is_wysiwyg = "true";
defparam out_pixelclock.power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[2]~input (
	.i(SWITCH[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[2]~input_o ));
// synopsys translate_off
defparam \SWITCH[2]~input .bus_hold = "false";
defparam \SWITCH[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[3]~input (
	.i(SWITCH[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[3]~input_o ));
// synopsys translate_off
defparam \SWITCH[3]~input .bus_hold = "false";
defparam \SWITCH[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[4]~input (
	.i(SWITCH[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[4]~input_o ));
// synopsys translate_off
defparam \SWITCH[4]~input .bus_hold = "false";
defparam \SWITCH[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[5]~input (
	.i(SWITCH[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[5]~input_o ));
// synopsys translate_off
defparam \SWITCH[5]~input .bus_hold = "false";
defparam \SWITCH[5]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[6]~input (
	.i(SWITCH[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[6]~input_o ));
// synopsys translate_off
defparam \SWITCH[6]~input .bus_hold = "false";
defparam \SWITCH[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \SWITCH[7]~input (
	.i(SWITCH[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SWITCH[7]~input_o ));
// synopsys translate_off
defparam \SWITCH[7]~input .bus_hold = "false";
defparam \SWITCH[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \BUTTON[0]~input (
	.i(BUTTON[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[0]~input_o ));
// synopsys translate_off
defparam \BUTTON[0]~input .bus_hold = "false";
defparam \BUTTON[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \BUTTON[1]~input (
	.i(BUTTON[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[1]~input_o ));
// synopsys translate_off
defparam \BUTTON[1]~input .bus_hold = "false";
defparam \BUTTON[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \BUTTON[2]~input (
	.i(BUTTON[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[2]~input_o ));
// synopsys translate_off
defparam \BUTTON[2]~input .bus_hold = "false";
defparam \BUTTON[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \BUTTON[3]~input (
	.i(BUTTON[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[3]~input_o ));
// synopsys translate_off
defparam \BUTTON[3]~input .bus_hold = "false";
defparam \BUTTON[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \adv7511_sda~input (
	.i(adv7511_sda),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\adv7511_sda~input_o ));
// synopsys translate_off
defparam \adv7511_sda~input .bus_hold = "false";
defparam \adv7511_sda~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
