   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "interrupt.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.INTERRUPT_GetAppVersion,"ax",%progbits
  20              	 .align 2
  21              	 .global INTERRUPT_GetAppVersion
  22              	 .thumb
  23              	 .thumb_func
  25              	INTERRUPT_GetAppVersion:
  26              	.LFB134:
  27              	 .file 1 "../Dave/Generated/INTERRUPT/interrupt.c"
   1:../Dave/Generated/INTERRUPT/interrupt.c **** /**
   2:../Dave/Generated/INTERRUPT/interrupt.c ****  * @file interrupt.c
   3:../Dave/Generated/INTERRUPT/interrupt.c ****  * @date 2015-09-18
   4:../Dave/Generated/INTERRUPT/interrupt.c ****  *
   5:../Dave/Generated/INTERRUPT/interrupt.c ****  * NOTE:
   6:../Dave/Generated/INTERRUPT/interrupt.c ****  * This file is generated by DAVE. Any manual modification done to this file will be lost when the 
   7:../Dave/Generated/INTERRUPT/interrupt.c ****  */
   8:../Dave/Generated/INTERRUPT/interrupt.c **** /**
   9:../Dave/Generated/INTERRUPT/interrupt.c ****  * @cond
  10:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  11:../Dave/Generated/INTERRUPT/interrupt.c ****  * INTERRUPT v4.0.8 Helps the user to overwrite the provided ISR in system file
  12:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  13:../Dave/Generated/INTERRUPT/interrupt.c ****  * Copyright (c) 2015, Infineon Technologies AG
  14:../Dave/Generated/INTERRUPT/interrupt.c ****  * All rights reserved.
  15:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  16:../Dave/Generated/INTERRUPT/interrupt.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  17:../Dave/Generated/INTERRUPT/interrupt.c ****  * following conditions are met:
  18:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  19:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  20:../Dave/Generated/INTERRUPT/interrupt.c ****  *   disclaimer.
  21:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  22:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  23:../Dave/Generated/INTERRUPT/interrupt.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  24:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  25:../Dave/Generated/INTERRUPT/interrupt.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  26:../Dave/Generated/INTERRUPT/interrupt.c ****  *   products derived from this software without specific prior written permission.
  27:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  28:../Dave/Generated/INTERRUPT/interrupt.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  29:../Dave/Generated/INTERRUPT/interrupt.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  30:../Dave/Generated/INTERRUPT/interrupt.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  31:../Dave/Generated/INTERRUPT/interrupt.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  32:../Dave/Generated/INTERRUPT/interrupt.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  33:../Dave/Generated/INTERRUPT/interrupt.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  34:../Dave/Generated/INTERRUPT/interrupt.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  35:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  36:../Dave/Generated/INTERRUPT/interrupt.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  37:../Dave/Generated/INTERRUPT/interrupt.c ****  * with Infineon Technologies AG (dave@infineon.com).
  38:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  39:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  40:../Dave/Generated/INTERRUPT/interrupt.c ****  * Change History
  41:../Dave/Generated/INTERRUPT/interrupt.c ****  * --------------
  42:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  43:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-02-16:
  44:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Initial version<br>
  45:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  46:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-07-30:
  47:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Added support for XMC1400 devices
  48:../Dave/Generated/INTERRUPT/interrupt.c ****  * 2015-09-18:
  49:../Dave/Generated/INTERRUPT/interrupt.c ****  *     - Removed config structure access
  50:../Dave/Generated/INTERRUPT/interrupt.c ****  * @endcond
  51:../Dave/Generated/INTERRUPT/interrupt.c ****  *
  52:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  53:../Dave/Generated/INTERRUPT/interrupt.c **** 
  54:../Dave/Generated/INTERRUPT/interrupt.c **** 
  55:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  56:../Dave/Generated/INTERRUPT/interrupt.c ****  * HEADER FILES
  57:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  58:../Dave/Generated/INTERRUPT/interrupt.c **** 
  59:../Dave/Generated/INTERRUPT/interrupt.c **** #include "interrupt.h"
  60:../Dave/Generated/INTERRUPT/interrupt.c **** 
  61:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  62:../Dave/Generated/INTERRUPT/interrupt.c **** 	* MACROS
  63:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  64:../Dave/Generated/INTERRUPT/interrupt.c **** 
  65:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  66:../Dave/Generated/INTERRUPT/interrupt.c ****  * LOCAL DATA
  67:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  68:../Dave/Generated/INTERRUPT/interrupt.c **** 
  69:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  70:../Dave/Generated/INTERRUPT/interrupt.c ****  * LOCAL ROUTINES
  71:../Dave/Generated/INTERRUPT/interrupt.c ****  **************************************************************************************************
  72:../Dave/Generated/INTERRUPT/interrupt.c **** 
  73:../Dave/Generated/INTERRUPT/interrupt.c **** /**************************************************************************************************
  74:../Dave/Generated/INTERRUPT/interrupt.c **** * API IMPLEMENTATION
  75:../Dave/Generated/INTERRUPT/interrupt.c **** ***************************************************************************************************
  76:../Dave/Generated/INTERRUPT/interrupt.c **** /*
  77:../Dave/Generated/INTERRUPT/interrupt.c ****  * API to retrieve the version of the INTERRUPT APP
  78:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  79:../Dave/Generated/INTERRUPT/interrupt.c **** DAVE_APP_VERSION_t INTERRUPT_GetAppVersion(void)
  80:../Dave/Generated/INTERRUPT/interrupt.c **** {
  28              	 .loc 1 80 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33              	.LVL0:
  81:../Dave/Generated/INTERRUPT/interrupt.c ****   DAVE_APP_VERSION_t version;
  82:../Dave/Generated/INTERRUPT/interrupt.c **** 
  83:../Dave/Generated/INTERRUPT/interrupt.c ****   version.major = INTERRUPT_MAJOR_VERSION;
  84:../Dave/Generated/INTERRUPT/interrupt.c ****   version.minor = INTERRUPT_MINOR_VERSION;
  85:../Dave/Generated/INTERRUPT/interrupt.c ****   version.patch = INTERRUPT_PATCH_VERSION;
  86:../Dave/Generated/INTERRUPT/interrupt.c **** 
  87:../Dave/Generated/INTERRUPT/interrupt.c ****   return (version);
  34              	 .loc 1 87 0
  35 0000 0023     	 movs r3,#0
  36 0002 1846     	 mov r0,r3
  37 0004 0422     	 movs r2,#4
  38 0006 62F30700 	 bfi r0,r2,#0,#8
  39 000a 63F30F20 	 bfi r0,r3,#8,#8
  40 000e 0823     	 movs r3,#8
  41 0010 63F31740 	 bfi r0,r3,#16,#8
  80:../Dave/Generated/INTERRUPT/interrupt.c ****   DAVE_APP_VERSION_t version;
  42              	 .loc 1 80 0
  43 0014 82B0     	 sub sp,sp,#8
  44              	.LCFI0:
  45              	 .cfi_def_cfa_offset 8
  88:../Dave/Generated/INTERRUPT/interrupt.c **** }
  46              	 .loc 1 88 0
  47 0016 02B0     	 add sp,sp,#8
  48              	.LCFI1:
  49              	 .cfi_def_cfa_offset 0
  50              	 
  51 0018 7047     	 bx lr
  52              	 .cfi_endproc
  53              	.LFE134:
  55 001a 00BF     	 .section .text.INTERRUPT_Init,"ax",%progbits
  56              	 .align 2
  57              	 .global INTERRUPT_Init
  58              	 .thumb
  59              	 .thumb_func
  61              	INTERRUPT_Init:
  62              	.LFB135:
  89:../Dave/Generated/INTERRUPT/interrupt.c **** 
  90:../Dave/Generated/INTERRUPT/interrupt.c **** /*
  91:../Dave/Generated/INTERRUPT/interrupt.c ****  * API to initialize the INTERRUPT APP
  92:../Dave/Generated/INTERRUPT/interrupt.c ****  */
  93:../Dave/Generated/INTERRUPT/interrupt.c **** INTERRUPT_STATUS_t INTERRUPT_Init(const INTERRUPT_t *const handler)
  94:../Dave/Generated/INTERRUPT/interrupt.c **** {
  63              	 .loc 1 94 0
  64              	 .cfi_startproc
  65              	 
  66              	 
  67              	 
  68              	.LVL1:
  69              	.LBB16:
  70              	.LBB17:
  71              	 .file 2 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.1
   5:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @date     30. January 2017
   6:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  64:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  69:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
  74:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  75:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  78:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
  79:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  81:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  82:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
  83:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  84:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  85:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  86:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  90:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
  91:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  93:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  94:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
  95:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  96:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  97:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  98:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  99:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
 165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
 214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
 217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
 246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 856:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 859:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 862:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 865:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 871:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 874:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 877:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 899:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 902:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 903:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 904:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 907:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 908:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 909:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 910:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 912:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 913:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 914:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 926:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 930:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 934:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 938:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 940:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 943:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 946:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 949:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 952:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 955:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 958:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 961:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 964:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 967:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 970:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 973:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 976:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 979:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 982:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 988:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 991:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1022:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1025:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1028:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1031:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1034:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1037:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1046:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1049:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1050:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1051:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1054:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1055:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1056:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1057:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1059:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1060:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1061:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1064:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1066:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1068:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1072:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1076:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1080:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1083:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1086:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
1566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
1602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
1622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  72              	 .loc 2 1660 0
  73 0000 204B     	 ldr r3,.L14
  74              	.LBE17:
  75              	.LBE16:
  76              	 .loc 1 94 0
  77 0002 F0B4     	 push {r4,r5,r6,r7}
  78              	.LCFI2:
  79              	 .cfi_def_cfa_offset 16
  80              	 .cfi_offset 4,-16
  81              	 .cfi_offset 5,-12
  82              	 .cfi_offset 6,-8
  83              	 .cfi_offset 7,-4
  84              	.LBB20:
  85              	.LBB18:
  86              	 .loc 2 1660 0
  87 0004 DB68     	 ldr r3,[r3,#12]
  88              	.LBE18:
  89              	.LBE20:
  95:../Dave/Generated/INTERRUPT/interrupt.c ****   XMC_ASSERT("INTERRUPT_Init:HandlePtr NULL", (handler != NULL));
  96:../Dave/Generated/INTERRUPT/interrupt.c ****   
  97:../Dave/Generated/INTERRUPT/interrupt.c **** #if(UC_FAMILY == XMC4)
  98:../Dave/Generated/INTERRUPT/interrupt.c **** 
  99:../Dave/Generated/INTERRUPT/interrupt.c ****   NVIC_SetPriority(handler->node,
  90              	 .loc 1 99 0
  91 0006 0478     	 ldrb r4,[r0]
  92 0008 4178     	 ldrb r1,[r0,#1]
 100:../Dave/Generated/INTERRUPT/interrupt.c ****                    NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
 101:../Dave/Generated/INTERRUPT/interrupt.c ****                                        handler->priority,
 102:../Dave/Generated/INTERRUPT/interrupt.c ****                                        handler->subpriority));
  93              	 .loc 1 102 0
  94 000a 8778     	 ldrb r7,[r0,#2]
  95              	.LBB21:
  96              	.LBB19:
  97              	 .loc 2 1660 0
  98 000c C3F30223 	 ubfx r3,r3,#8,#3
  99              	.LVL2:
 100              	.LBE19:
 101              	.LBE21:
 102              	.LBB22:
 103              	.LBB23:
1661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 104              	 .loc 2 1851 0
 105 0010 C3F10705 	 rsb r5,r3,#7
 106 0014 062D     	 cmp r5,#6
 107 0016 28BF     	 it cs
 108 0018 0625     	 movcs r5,#6
 109              	.LVL3:
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 110              	 .loc 2 1852 0
 111 001a 4BB3     	 cbz r3,.L8
 112 001c 5E1E     	 subs r6,r3,#1
 113 001e 0122     	 movs r2,#1
 114 0020 B240     	 lsls r2,r2,r6
 115 0022 013A     	 subs r2,r2,#1
 116 0024 02EA0703 	 and r3,r2,r7
 117              	.LVL4:
 118              	.L4:
1853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   return (
1855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 119              	 .loc 2 1855 0
 120 0028 0122     	 movs r2,#1
 121 002a AA40     	 lsls r2,r2,r5
 122 002c 013A     	 subs r2,r2,#1
 123 002e 0A40     	 ands r2,r2,r1
 124              	.LBE23:
 125              	.LBE22:
 126              	.LBB27:
 127              	.LBB28:
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 128              	 .loc 2 1800 0
 129 0030 61B2     	 sxtb r1,r4
 130              	.LVL5:
 131              	.LBE28:
 132              	.LBE27:
 133              	.LBB32:
 134              	.LBB24:
 135              	 .loc 2 1855 0
 136 0032 B240     	 lsls r2,r2,r6
 137              	.LBE24:
 138              	.LBE32:
 139              	.LBB33:
 140              	.LBB29:
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 141              	 .loc 2 1800 0
 142 0034 0029     	 cmp r1,#0
 143              	.LBE29:
 144              	.LBE33:
 145              	.LBB34:
 146              	.LBB25:
1854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 147              	 .loc 2 1854 0
 148 0036 43EA0203 	 orr r3,r3,r2
 149              	.LVL6:
 150              	.LBE25:
 151              	.LBE34:
 152              	.LBB35:
 153              	.LBB30:
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 154              	 .loc 2 1800 0
 155 003a 1BDB     	 blt .L5
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 156              	 .loc 2 1802 0
 157 003c 01F16042 	 add r2,r1,#-536870912
 158 0040 02F56142 	 add r2,r2,#57600
 159 0044 9B00     	 lsls r3,r3,#2
 160              	.LVL7:
 161 0046 DBB2     	 uxtb r3,r3
 162 0048 82F80033 	 strb r3,[r2,#768]
 163              	.LVL8:
 164              	.L6:
 165              	.LBE30:
 166              	.LBE35:
 103:../Dave/Generated/INTERRUPT/interrupt.c ****   if (handler->enable_at_init == true)
 167              	 .loc 1 103 0
 168 004c C378     	 ldrb r3,[r0,#3]
 169 004e 63B1     	 cbz r3,.L7
 170 0050 0278     	 ldrb r2,[r0]
 171              	.LVL9:
 172              	.LBB36:
 173              	.LBB37:
 174              	.LBB38:
1672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 175              	 .loc 2 1672 0
 176 0052 53B2     	 sxtb r3,r2
 177 0054 002B     	 cmp r3,#0
 178 0056 08DB     	 blt .L7
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 179              	 .loc 2 1674 0
 180 0058 02F01F02 	 and r2,r2,#31
 181              	.LVL10:
 182 005c 5B09     	 lsrs r3,r3,#5
 183              	.LVL11:
 184 005e 0121     	 movs r1,#1
 185              	.LVL12:
 186 0060 0948     	 ldr r0,.L14+4
 187              	.LVL13:
 188 0062 01FA02F2 	 lsl r2,r1,r2
 189 0066 40F82320 	 str r2,[r0,r3,lsl#2]
 190              	.LVL14:
 191              	.L7:
 192              	.LBE38:
 193              	.LBE37:
 194              	.LBE36:
 104:../Dave/Generated/INTERRUPT/interrupt.c ****   {
 105:../Dave/Generated/INTERRUPT/interrupt.c ****     INTERRUPT_Enable(handler);
 106:../Dave/Generated/INTERRUPT/interrupt.c ****   }
 107:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 108:../Dave/Generated/INTERRUPT/interrupt.c **** 
 109:../Dave/Generated/INTERRUPT/interrupt.c **** #if(UC_FAMILY == XMC1)
 110:../Dave/Generated/INTERRUPT/interrupt.c ****   NVIC_SetPriority(handler->node, handler->priority);
 111:../Dave/Generated/INTERRUPT/interrupt.c ****   
 112:../Dave/Generated/INTERRUPT/interrupt.c **** #if (UC_SERIES == XMC14)
 113:../Dave/Generated/INTERRUPT/interrupt.c ****   XMC_SCU_SetInterruptControl((uint8_t)handler->node, (XMC_SCU_IRQCTRL_t)((handler->node << 8) | ha
 114:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 115:../Dave/Generated/INTERRUPT/interrupt.c **** 
 116:../Dave/Generated/INTERRUPT/interrupt.c ****   /* Enable the interrupt if enable_at_init is enabled */
 117:../Dave/Generated/INTERRUPT/interrupt.c ****   if (handler->enable_at_init == true)
 118:../Dave/Generated/INTERRUPT/interrupt.c ****   {
 119:../Dave/Generated/INTERRUPT/interrupt.c ****     INTERRUPT_Enable(handler);
 120:../Dave/Generated/INTERRUPT/interrupt.c ****   }
 121:../Dave/Generated/INTERRUPT/interrupt.c **** #endif
 122:../Dave/Generated/INTERRUPT/interrupt.c **** 
 123:../Dave/Generated/INTERRUPT/interrupt.c ****   return (INTERRUPT_STATUS_SUCCESS);
 124:../Dave/Generated/INTERRUPT/interrupt.c **** }
 195              	 .loc 1 124 0
 196 006a 0020     	 movs r0,#0
 197 006c F0BC     	 pop {r4,r5,r6,r7}
 198              	.LCFI3:
 199              	 .cfi_remember_state
 200              	 .cfi_restore 7
 201              	 .cfi_restore 6
 202              	 .cfi_restore 5
 203              	 .cfi_restore 4
 204              	 .cfi_def_cfa_offset 0
 205              	.LVL15:
 206 006e 7047     	 bx lr
 207              	.LVL16:
 208              	.L8:
 209              	.LCFI4:
 210              	 .cfi_restore_state
 211              	.LBB39:
 212              	.LBB26:
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 213              	 .loc 2 1852 0
 214 0070 1E46     	 mov r6,r3
 215 0072 D9E7     	 b .L4
 216              	.LVL17:
 217              	.L5:
 218              	.LBE26:
 219              	.LBE39:
 220              	.LBB40:
 221              	.LBB31:
1806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 222              	 .loc 2 1806 0
 223 0074 054A     	 ldr r2,.L14+8
 224 0076 04F00F04 	 and r4,r4,#15
 225              	.LVL18:
 226 007a 9B00     	 lsls r3,r3,#2
 227              	.LVL19:
 228 007c 2244     	 add r2,r2,r4
 229 007e DBB2     	 uxtb r3,r3
 230 0080 1376     	 strb r3,[r2,#24]
 231              	.LVL20:
 232 0082 E3E7     	 b .L6
 233              	.L15:
 234              	 .align 2
 235              	.L14:
 236 0084 00ED00E0 	 .word -536810240
 237 0088 00E100E0 	 .word -536813312
 238 008c FCEC00E0 	 .word -536810244
 239              	.LBE31:
 240              	.LBE40:
 241              	 .cfi_endproc
 242              	.LFE135:
 244              	 .text
 245              	.Letext0:
 246              	 .file 3 "c:\\dave 4\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 247              	 .file 4 "c:\\dave 4\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 248              	 .file 5 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 249              	 .file 6 "C:/Workspaces/Dave 4/CTPOT_test1/Dave/Generated/DAVE_Common.h"
 250              	 .file 7 "../Dave/Generated/INTERRUPT/interrupt.h"
DEFINED SYMBOLS
                            *ABS*:00000000 interrupt.c
    {standard input}:20     .text.INTERRUPT_GetAppVersion:00000000 $t
    {standard input}:25     .text.INTERRUPT_GetAppVersion:00000000 INTERRUPT_GetAppVersion
    {standard input}:56     .text.INTERRUPT_Init:00000000 $t
    {standard input}:61     .text.INTERRUPT_Init:00000000 INTERRUPT_Init
    {standard input}:236    .text.INTERRUPT_Init:00000084 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
