# //  ModelSim SE-64 10.7a Mar 26 2018Linux 3.10.0-1127.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:48:36 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 19:48:36 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:48:37 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 19:48:37 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:48:38 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 19:48:38 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 19:48:38 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 19:48:38 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 19:48:39 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'sum'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mul32/UUT/add_sub0 File: ../verilog/multiply_32.v Line: 28
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'cout'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_mul32/UUT/add_sub0 File: ../verilog/multiply_32.v Line: 28
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./scripts/tb_mul32.do PAUSED at line 14
do scripts/tb_mul32.do
# End time: 20:26:23 on Apr 24,2021, Elapsed time: 0:37:44
# Errors: 2, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:26:23 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:26:24 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:26:24 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 20:26:24 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:26:25 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 20:26:25 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:26:25 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 20:26:25 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 20:26:25 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 20:28:31 on Apr 24,2021, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:28:31 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 20:28:32 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:28:32 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 20:28:32 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:28:33 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 20:28:33 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 20:28:33 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 20:28:33 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 20:28:34 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 21:03:41 on Apr 24,2021, Elapsed time: 0:35:07
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:03:41 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:03:41 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:03:42 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:03:42 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:03:42 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 21:03:42 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:03:43 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 21:03:43 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 21:03:43 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 21:17:34 on Apr 24,2021, Elapsed time: 0:13:51
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:17:34 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:17:34 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:17:35 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:17:35 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:17:36 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 21:17:36 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:17:36 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 21:17:36 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 21:17:37 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 21:44:40 on Apr 24,2021, Elapsed time: 0:27:03
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:40 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:44:40 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:42 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:44:42 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:42 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: (vlog-13069) ../verilog/multiply_32.v(59): near "product_reg": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 21:44:42 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:54 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:44:54 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:55 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:44:55 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:44:55 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(36): (vlog-2110) Illegal reference to net "add_full_result".
# ** Error: ../verilog/multiply_32.v(58): (vlog-2110) Illegal reference to net "add_full_result".
# End time: 21:44:55 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:45:15 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:45:15 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:45:15 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:45:15 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:45:16 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 21:45:16 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:45:16 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 21:45:16 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 21:45:17 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 21:53:02 on Apr 24,2021, Elapsed time: 0:07:45
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:02 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:53:02 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:03 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:53:03 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:03 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(30): (vlog-2730) Undefined variable: 'add_full_result'.
# End time: 21:53:03 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:23 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:53:23 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:24 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:53:24 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:24 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(59): (vlog-2110) Illegal reference to net "full_res".
# ** Error: ../verilog/multiply_32.v(67): (vlog-2110) Illegal reference to net "full_res".
# End time: 21:53:25 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:46 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 21:53:46 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:47 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 21:53:47 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:47 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 21:53:47 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 21:53:48 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 21:53:48 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 21:53:48 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 22:08:10 on Apr 24,2021, Elapsed time: 0:14:22
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:10 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:08:10 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:11 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:08:11 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:11 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(28): (vlog-2730) Undefined variable: 'full_res'.
# ** Error: ../verilog/multiply_32.v(63): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:08:11 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:52 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:08:52 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:53 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:08:53 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:08:54 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(62): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:08:54 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:10:37 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:10:37 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:10:38 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:10:38 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:10:38 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(61): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 22:10:38 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:11:34 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:11:34 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:11:35 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:11:35 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:11:35 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 22:11:35 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:11:36 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 22:11:36 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 22:11:36 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
add wave  \
sim:/tb_mul32/UUT/adder_cout \
sim:/tb_mul32/UUT/adder_out
do scripts/tb_mul32.do
# End time: 22:17:14 on Apr 24,2021, Elapsed time: 0:05:38
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:17:14 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:17:14 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:17:14 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:17:14 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:17:15 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 22:17:15 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:17:15 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 22:17:15 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 22:17:16 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
add wave  \
sim:/tb_mul32/UUT/add_sub0/cout
add wave  \
sim:/tb_mul32/UUT/add_sub0/cout
do scripts/tb_mul32.do
# End time: 22:24:08 on Apr 24,2021, Elapsed time: 0:06:52
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:24:08 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 22:24:08 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:24:09 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 22:24:09 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:24:09 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 22:24:09 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 22:24:10 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 22:24:10 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 22:24:10 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:13:24 on Apr 24,2021, Elapsed time: 0:49:14
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:13:24 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:13:24 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:13:25 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:13:25 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:13:25 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:13:25 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:13:26 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:13:26 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:13:26 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'opA'. The port definition is at: ../verilog/add_sub.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mul32/UUT/add_sub0 File: ../verilog/multiply_32.v Line: 23
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (33) for port 'opA'. The port definition is at: ../verilog/add_sub.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mul32/UUT/add_sub0 File: ../verilog/multiply_32.v Line: 23
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:20:26 on Apr 24,2021, Elapsed time: 0:07:00
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:20:26 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:20:26 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:20:27 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:20:27 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:20:27 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:20:28 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:20:28 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:20:28 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:20:28 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): ../verilog/tb_mul32.v(17): (vopt-2912) Port 'cout' not found in module 'multiply_32' (9th connection).
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./scripts/tb_mul32.do PAUSED at line 14
add wave  \
sim:/tb_mul32/UUT/add_sub0/cout
# Unrecognized dataset prefix: sim
do scripts/tb_mul32.do
# End time: 23:20:59 on Apr 24,2021, Elapsed time: 0:00:31
# Errors: 1, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:20:59 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:20:59 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:21:00 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:21:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:21:00 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:21:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:21:01 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:21:01 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:21:01 on Apr 24,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error: (vish-4014) No objects found matching '/tb_mul32/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_mul32/UUT/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 28
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:25:44 on Apr 24,2021, Elapsed time: 0:04:43
# Errors: 6, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:25:44 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:25:44 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:25:45 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:25:45 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:25:46 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:25:46 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:25:46 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:25:46 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:25:47 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error: (vish-4014) No objects found matching '/tb_mul32/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_mul32/UUT/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 28
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:51:38 on Apr 24,2021, Elapsed time: 0:25:51
# Errors: 6, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:51:38 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:51:39 on Apr 24,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:51:39 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:51:39 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:51:40 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:51:40 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:51:40 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:51:40 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:51:40 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error: (vish-4014) No objects found matching '/tb_mul32/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_mul32/UUT/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 28
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:52:17 on Apr 24,2021, Elapsed time: 0:00:37
# Errors: 6, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:52:17 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:52:17 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:52:18 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:52:18 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:52:18 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:52:18 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:52:19 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:52:19 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:52:19 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error: (vish-4014) No objects found matching '/tb_mul32/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_mul32/UUT/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 28
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
do scripts/tb_mul32.do
# End time: 23:55:45 on Apr 24,2021, Elapsed time: 0:03:26
# Errors: 6, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:45 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:55:45 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:46 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:55:46 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:46 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# ** Error: ../verilog/multiply_32.v(66): (vlog-2730) Undefined variable: 'cycler_counter'.
# End time: 23:55:46 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
# Error in macro ./scripts/tb_mul32.do line 9
# /ensc/CMC/tools/mentor/modelsim.10.7a/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog ../verilog/multiply_32.v"
do scripts/tb_mul32.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7a Lib Mapping Utility 2018.03 Mar 26 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:58 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 23:55:58 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:59 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/add_sub.v 
# -- Compiling module add_sub
# 
# Top level modules:
# 	add_sub
# End time: 23:55:59 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:55:59 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/multiply_32.v 
# -- Compiling module multiply_32
# 
# Top level modules:
# 	multiply_32
# End time: 23:55:59 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.7a Compiler 2018.03 Mar 26 2018
# Start time: 23:56:00 on Apr 24,2021
# vlog -reportprogress 300 ../verilog/tb_mul32.v 
# -- Compiling module tb_mul32
# 
# Top level modules:
# 	tb_mul32
# End time: 23:56:00 on Apr 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.tb_mul32 -voptargs="+acc" -t 100ps 
# Start time: 23:56:00 on Apr 24,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# ** Error: (vish-4014) No objects found matching '/tb_mul32/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 12
# ** Error: (vish-4014) No objects found matching '/tb_mul32/UUT/cout'.
# Executing ONERROR command at macro ./scripts/wave_mul32.do line 28
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_mul32(fast)
# Loading work.multiply_32(fast)
# Loading work.add_sub(fast)
# Loading work.full_adder(fast)
# 0 ps
# 420 ns
# End time: 23:58:29 on Apr 24,2021, Elapsed time: 0:02:29
# Errors: 6, Warnings: 0
