Analysis & Elaboration report for CII_Starter_USB_API
Fri Jul 12 11:54:22 2013
Quartus II Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                     ;
+------------------------------------+-----------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Fri Jul 12 11:54:22 2013             ;
; Quartus II Version                 ; 11.0 Build 208 07/03/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; CII_Starter_USB_API                           ;
; Top-level Entity Name              ; CPU                                           ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Option                                                                     ; Setting            ; Default Value       ;
+----------------------------------------------------------------------------+--------------------+---------------------+
; Device                                                                     ; EP2C20F484C7       ;                     ;
; Top-level entity name                                                      ; CPU                ; CII_Starter_USB_API ;
; Family name                                                                ; Cyclone II         ; Stratix             ;
; Use smart compilation                                                      ; On                 ; Off                 ;
; Optimization Technique                                                     ; Speed              ; Balanced            ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                  ;
; Enable compact report table                                                ; Off                ; Off                 ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                 ;
; Preserve fewer node names                                                  ; On                 ; On                  ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                 ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001        ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993           ;
; State Machine Processing                                                   ; Auto               ; Auto                ;
; Safe State Machine                                                         ; Off                ; Off                 ;
; Extract Verilog State Machines                                             ; On                 ; On                  ;
; Extract VHDL State Machines                                                ; On                 ; On                  ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                 ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                  ;
; Parallel Synthesis                                                         ; On                 ; On                  ;
; DSP Block Balancing                                                        ; Auto               ; Auto                ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                  ;
; Power-Up Don't Care                                                        ; On                 ; On                  ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                  ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                 ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                 ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                 ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                 ;
; Ignore SOFT Buffers                                                        ; On                 ; On                  ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                 ;
; Carry Chain Length                                                         ; 70                 ; 70                  ;
; Auto Carry Chains                                                          ; On                 ; On                  ;
; Auto Open-Drain Pins                                                       ; On                 ; On                  ;
; Auto ROM Replacement                                                       ; On                 ; On                  ;
; Auto RAM Replacement                                                       ; On                 ; On                  ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                ;
; Auto Clock Enable Replacement                                              ; On                 ; On                  ;
; Strict RAM Replacement                                                     ; Off                ; Off                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                  ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                 ;
; Auto Resource Sharing                                                      ; Off                ; Off                 ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                 ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                  ;
; Maximum Number of M4K/M9K/M20K Memory Blocks                               ; -1                 ; -1                  ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                 ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                 ;
; Report Parameter Settings                                                  ; On                 ; On                  ;
; Report Source Assignments                                                  ; On                 ; On                  ;
; Report Connectivity Checks                                                 ; On                 ; On                  ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                 ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                   ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation  ;
; HDL message level                                                          ; Level2             ; Level2              ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                 ;
; Clock MUX Protection                                                       ; On                 ; On                  ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                 ;
; Block Design Naming                                                        ; Auto               ; Auto                ;
; SDC constraint protection                                                  ; Off                ; Off                 ;
; Synthesis Effort                                                           ; Auto               ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                  ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium              ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                  ;
; Synthesis Seed                                                             ; 1                  ; 1                   ;
+----------------------------------------------------------------------------+--------------------+---------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jul 12 11:54:17 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CII_Starter_USB_API -c CII_Starter_USB_API --analysis_and_elaboration
Critical Warning: Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning: Parallel compilation is not licensed and has been disabled
Info: Found 1 design units, including 1 entities, in source file multi_sdram/command.v
    Info: Found entity 1: command
Info: Found 1 design units, including 1 entities, in source file multi_sdram/control_interface.v
    Info: Found entity 1: control_interface
Info: Found 1 design units, including 1 entities, in source file multi_sdram/multi_sdram.v
    Info: Found entity 1: Multi_Sdram
Info: Found 1 design units, including 1 entities, in source file multi_sdram/pll1.v
    Info: Found entity 1: PLL1
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdr_data_path.v
    Info: Found entity 1: sdr_data_path
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_controller.v
    Info: Found entity 1: Sdram_Controller
Info: Found 1 design units, including 1 entities, in source file multi_sdram/sdram_multiplexer.v
    Info: Found entity 1: Sdram_Multiplexer
Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_controller.v
    Info: Found entity 1: Flash_Controller
Info: Found 1 design units, including 1 entities, in source file multi_flash/flash_multiplexer.v
    Info: Found entity 1: Flash_Multiplexer
Info: Found 1 design units, including 1 entities, in source file multi_flash/multi_flash.v
    Info: Found entity 1: Multi_Flash
Info: Found 2 design units, including 2 entities, in source file clk_lock.v
    Info: Found entity 1: CLK_LOCK_altclkctrl_tb8
    Info: Found entity 2: CLK_LOCK
Info: Found 1 design units, including 1 entities, in source file cmd_decode.v
    Info: Found entity 1: CMD_Decode
Info: Found 1 design units, including 1 entities, in source file cii_starter_usb_api.v
    Info: Found entity 1: CII_Starter_USB_API
Info: Found 1 design units, including 1 entities, in source file multi_sram.v
    Info: Found entity 1: Multi_Sram
Info: Found 1 design units, including 1 entities, in source file reset_delay.v
    Info: Found entity 1: Reset_Delay
Info: Found 1 design units, including 1 entities, in source file rs232_controller.v
    Info: Found entity 1: RS232_Controller
Info: Found 1 design units, including 1 entities, in source file sram_16bit_512k.v
    Info: Found entity 1: SRAM_16Bit_512K
Info: Found 3 design units, including 3 entities, in source file usb_jtag.v
    Info: Found entity 1: USB_JTAG
    Info: Found entity 2: JTAG_REC
    Info: Found entity 3: JTAG_TRANS
Info: Found 1 design units, including 1 entities, in source file cpu.bdf
    Info: Found entity 1: CPU
Info: Found 1 design units, including 1 entities, in source file laser_controller.v
    Info: Found entity 1: Laser_Controller
Info: Found 1 design units, including 1 entities, in source file laserswitch.v
    Info: Found entity 1: LaserSwitch
Info: Found 1 design units, including 1 entities, in source file uart.v
    Info: Found entity 1: uart
Warning (10236): Verilog HDL Implicit Net warning at CII_Starter_USB_API.v(334): created implicit net for "DLY_RST"
Info: Elaborating entity "CPU" for the top level hierarchy
Warning: Block or symbol "NOT" of instance "inst2" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst6" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst8" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst13" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst15" overlaps another block or symbol
Warning: Block or symbol "NOT" of instance "inst17" overlaps another block or symbol
Error: Incorrect connector style at port "oCountData[31..0]" for symbol "inst10" of type Laser_Controller
Error: Incorrect connector style at port "oErrorSignal[15..0]" for symbol "inst10" of type Laser_Controller
Error: Can't use conduits in network without blocks
Error: Can't elaborate top-level user hierarchy
Info: Generated suppressed messages file Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg
Error: Quartus II Analysis & Elaboration was unsuccessful. 4 errors, 9 warnings
    Error: Peak virtual memory: 257 megabytes
    Error: Processing ended: Fri Jul 12 11:54:22 2013
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:02


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in Z:/Spectroscopy/FPGA/CII_Starter_USB_API.map.smsg.


