// Seed: 4083082000
module module_0 (
    output tri id_0
);
  wire \id_2 ;
  ;
  module_2 modCall_1 (
      \id_2 ,
      \id_2 ,
      \id_2
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd3,
    parameter id_3 = 32'd87
) (
    output tri0 id_0,
    output tri  _id_1,
    input  wire id_2,
    output wire _id_3,
    input  tri1 id_4,
    input  tri1 id_5
);
  logic [id_1 : id_3] id_7;
  module_0 modCall_1 (id_0);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  ;
  assign id_4 = id_3;
  wire id_5;
endmodule
