[15:01:25.979] <TB1>     INFO: *** Welcome to pxar ***
[15:01:25.979] <TB1>     INFO: *** Today: 2016/08/22
[15:01:25.986] <TB1>     INFO: *** Version: b2a7-dirty
[15:01:25.986] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:01:25.987] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:01:25.987] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//defaultMaskFile.dat
[15:01:25.987] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters_C15.dat
[15:01:26.064] <TB1>     INFO:         clk: 4
[15:01:26.064] <TB1>     INFO:         ctr: 4
[15:01:26.064] <TB1>     INFO:         sda: 19
[15:01:26.064] <TB1>     INFO:         tin: 9
[15:01:26.064] <TB1>     INFO:         level: 15
[15:01:26.064] <TB1>     INFO:         triggerdelay: 0
[15:01:26.064] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:01:26.064] <TB1>     INFO: Log level: DEBUG
[15:01:26.075] <TB1>     INFO: Found DTB DTB_WRECOM
[15:01:26.086] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[15:01:26.089] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[15:01:26.091] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[15:01:27.650] <TB1>     INFO: DUT info: 
[15:01:27.650] <TB1>     INFO: The DUT currently contains the following objects:
[15:01:27.650] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:01:27.650] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[15:01:27.650] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[15:01:27.650] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:01:27.650] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.650] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.650] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.650] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.650] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.650] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:01:27.651] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:01:27.652] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:01:27.653] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30879744
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x23b1db0
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2325770
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4e35d94010
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f4e3bfff510
[15:01:27.655] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30945280 fPxarMemory = 0x7f4e35d94010
[15:01:27.656] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381.9mA
[15:01:27.657] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[15:01:27.657] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[15:01:27.657] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:01:28.058] <TB1>     INFO: enter 'restricted' command line mode
[15:01:28.058] <TB1>     INFO: enter test to run
[15:01:28.058] <TB1>     INFO:   test: FPIXTest no parameter change
[15:01:28.058] <TB1>     INFO:   running: fpixtest
[15:01:28.058] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:01:28.061] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:01:28.061] <TB1>     INFO: ######################################################################
[15:01:28.061] <TB1>     INFO: PixTestFPIXTest::doTest()
[15:01:28.061] <TB1>     INFO: ######################################################################
[15:01:28.065] <TB1>     INFO: ######################################################################
[15:01:28.065] <TB1>     INFO: PixTestPretest::doTest()
[15:01:28.065] <TB1>     INFO: ######################################################################
[15:01:28.068] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:28.068] <TB1>     INFO:    PixTestPretest::programROC() 
[15:01:28.068] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:46.084] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:01:46.084] <TB1>     INFO: IA differences per ROC:  17.7 16.1 18.5 17.7 20.1 17.7 17.7 19.3 19.3 19.3 19.3 19.3 21.7 20.1 17.7 19.3
[15:01:46.154] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:46.154] <TB1>     INFO:    PixTestPretest::checkIdig() 
[15:01:46.154] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:47.407] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[15:01:47.909] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[15:01:48.411] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[15:01:48.913] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[15:01:49.414] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[15:01:49.916] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[15:01:50.418] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[15:01:50.919] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[15:01:51.421] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[15:01:51.923] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[15:01:52.425] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[15:01:52.927] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[15:01:53.428] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[15:01:53.932] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[15:01:54.434] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[15:01:54.935] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[15:01:55.189] <TB1>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 1.6 
[15:01:55.189] <TB1>     INFO: Test took 9038 ms.
[15:01:55.189] <TB1>     INFO: PixTestPretest::checkIdig() done.
[15:01:55.220] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:55.220] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:01:55.220] <TB1>     INFO:    ----------------------------------------------------------------------
[15:01:55.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.7812 mA
[15:01:55.424] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.2188 mA
[15:01:55.525] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  83 Ia 24.8188 mA
[15:01:55.626] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  79 Ia 23.2188 mA
[15:01:55.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  84 Ia 24.8188 mA
[15:01:55.827] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  80 Ia 24.0187 mA
[15:01:55.929] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.6187 mA
[15:01:56.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  92 Ia 24.0187 mA
[15:01:56.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[15:01:56.232] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.4188 mA
[15:01:56.338] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 24.8188 mA
[15:01:56.438] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  84 Ia 24.0187 mA
[15:01:56.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 24.8188 mA
[15:01:56.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  74 Ia 24.0187 mA
[15:01:56.743] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.4188 mA
[15:01:56.844] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  88 Ia 24.8188 mA
[15:01:56.944] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  84 Ia 24.0187 mA
[15:01:57.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.4188 mA
[15:01:57.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  88 Ia 24.8188 mA
[15:01:57.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  84 Ia 24.8188 mA
[15:01:57.348] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  80 Ia 24.0187 mA
[15:01:57.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.0187 mA
[15:01:57.551] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.0187 mA
[15:01:57.652] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.0187 mA
[15:01:57.754] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.0187 mA
[15:01:57.855] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 24.8188 mA
[15:01:57.956] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  74 Ia 24.0187 mA
[15:01:58.058] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 26.4187 mA
[15:01:58.159] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  65 Ia 23.2188 mA
[15:01:58.259] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  70 Ia 24.0187 mA
[15:01:58.361] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.0187 mA
[15:01:58.462] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 21.6187 mA
[15:01:58.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  92 Ia 24.8188 mA
[15:01:58.664] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  88 Ia 24.0187 mA
[15:01:58.765] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.0187 mA
[15:01:58.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[15:01:58.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  92
[15:01:58.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  78
[15:01:58.799] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[15:01:58.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  74
[15:01:58.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  84
[15:01:58.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  80
[15:01:58.801] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  78
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  74
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  70
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  78
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  88
[15:01:58.802] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[15:02:00.629] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[15:02:00.629] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  19.3
[15:02:00.664] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:00.664] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[15:02:00.664] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:00.803] <TB1>     INFO: Expecting 231680 events.
[15:02:08.928] <TB1>     INFO: 231680 events read in total (7404ms).
[15:02:09.085] <TB1>     INFO: Test took 8418ms.
[15:02:09.286] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 73 and Delta(CalDel) = 63
[15:02:09.290] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 58
[15:02:09.294] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 99 and Delta(CalDel) = 59
[15:02:09.298] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 89 and Delta(CalDel) = 62
[15:02:09.301] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 104 and Delta(CalDel) = 58
[15:02:09.309] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 91 and Delta(CalDel) = 59
[15:02:09.313] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 59
[15:02:09.317] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[15:02:09.326] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 60
[15:02:09.330] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 123 and Delta(CalDel) = 58
[15:02:09.333] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 57
[15:02:09.337] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 86 and Delta(CalDel) = 60
[15:02:09.341] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:02:09.345] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 97 and Delta(CalDel) = 62
[15:02:09.350] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 94 and Delta(CalDel) = 63
[15:02:09.354] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 62
[15:02:09.400] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:02:09.432] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:09.432] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:02:09.432] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:09.569] <TB1>     INFO: Expecting 231680 events.
[15:02:17.700] <TB1>     INFO: 231680 events read in total (7416ms).
[15:02:17.708] <TB1>     INFO: Test took 8270ms.
[15:02:17.730] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32
[15:02:18.041] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 28
[15:02:18.046] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 116 +/- 28.5
[15:02:18.050] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[15:02:18.054] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[15:02:18.058] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 29
[15:02:18.062] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30
[15:02:18.066] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[15:02:18.074] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[15:02:18.078] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30
[15:02:18.082] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[15:02:18.086] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 149 +/- 30.5
[15:02:18.090] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 152 +/- 32
[15:02:18.093] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30
[15:02:18.097] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[15:02:18.101] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[15:02:18.138] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:02:18.138] <TB1>     INFO: CalDel:      152   119   116   139   115   118   130   144   127   125   128   149   152   141   138   143
[15:02:18.138] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    57    51    51    51    51    51    51
[15:02:18.142] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C0.dat
[15:02:18.142] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C1.dat
[15:02:18.142] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C2.dat
[15:02:18.142] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C3.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C4.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C5.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C6.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C7.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C8.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C9.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C10.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C11.dat
[15:02:18.143] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C12.dat
[15:02:18.144] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C13.dat
[15:02:18.144] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C14.dat
[15:02:18.144] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters_C15.dat
[15:02:18.144] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:02:18.144] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:02:18.144] <TB1>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[15:02:18.144] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:02:18.233] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:02:18.233] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:02:18.233] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:02:18.233] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:02:18.236] <TB1>     INFO: ######################################################################
[15:02:18.236] <TB1>     INFO: PixTestTiming::doTest()
[15:02:18.236] <TB1>     INFO: ######################################################################
[15:02:18.236] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:18.236] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[15:02:18.236] <TB1>     INFO:    ----------------------------------------------------------------------
[15:02:18.236] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:02:25.017] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:02:27.290] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:02:29.569] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:02:31.841] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:02:34.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:02:36.388] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:02:38.662] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:02:40.936] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:02:46.779] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:02:49.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:02:51.327] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:02:53.600] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:02:55.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:02:58.150] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:03:00.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:03:02.696] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:03:05.156] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:03:06.676] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:03:08.195] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:03:09.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:03:11.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:03:12.757] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:03:14.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:03:15.796] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:03:21.728] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:03:25.127] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:03:28.526] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:03:31.926] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:03:35.325] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:03:38.724] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:03:42.123] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:03:45.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:03:51.464] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:03:52.984] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:03:54.504] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:03:56.025] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:03:57.548] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:03:59.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:04:00.589] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:04:02.110] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:04:07.880] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:04:10.153] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:04:12.426] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:04:14.704] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:04:16.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:04:19.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:04:21.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:04:23.797] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:04:29.382] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:04:31.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:04:33.928] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:04:36.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:04:38.475] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:04:40.749] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:04:43.023] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:04:45.297] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:04:52.183] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:04:54.456] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:04:56.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:04:58.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:05:01.277] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:05:03.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:05:05.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:05:08.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:05:14.319] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:05:16.593] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:05:18.866] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:05:21.139] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:05:23.413] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:05:25.686] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:05:27.960] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:05:30.234] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:05:35.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:05:37.601] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:05:39.875] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:05:42.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:05:44.424] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:05:46.697] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:05:48.970] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:05:51.245] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:05:55.774] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:05:59.737] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:06:03.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:06:07.477] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:06:10.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:06:15.033] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:06:18.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:06:22.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:06:28.616] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:06:32.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:06:35.414] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:06:38.815] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:06:42.214] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:06:45.614] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:06:49.014] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:06:52.421] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:06:58.647] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:07:00.168] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:07:01.689] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:07:03.210] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:07:04.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:07:06.254] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:07:07.771] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:07:09.292] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:07:14.761] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:07:17.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:07:19.309] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:07:21.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:07:23.856] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:07:26.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:07:28.402] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:07:30.679] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:07:32.584] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:07:34.858] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:07:37.132] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:07:39.404] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:07:41.677] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:07:43.951] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:07:46.229] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:07:48.502] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:07:52.655] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:07:54.928] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:07:57.202] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:07:59.475] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:08:01.748] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:08:04.021] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:08:06.294] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:08:08.953] <TB1>     INFO: TBM Phase Settings: 240
[15:08:08.953] <TB1>     INFO: 400MHz Phase: 4
[15:08:08.953] <TB1>     INFO: 160MHz Phase: 7
[15:08:08.954] <TB1>     INFO: Functional Phase Area: 5
[15:08:08.956] <TB1>     INFO: Test took 350720 ms.
[15:08:08.956] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:08:08.956] <TB1>     INFO:    ----------------------------------------------------------------------
[15:08:08.956] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[15:08:08.956] <TB1>     INFO:    ----------------------------------------------------------------------
[15:08:08.957] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:08:10.287] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:08:11.805] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:08:13.326] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:08:14.846] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:08:16.365] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:08:17.886] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:08:19.406] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:08:22.054] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:08:25.454] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:08:28.854] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:08:30.375] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:08:31.895] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:08:33.415] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:08:34.936] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:08:36.456] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:08:38.729] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:08:42.128] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:08:45.530] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:08:47.805] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:08:50.078] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:08:52.352] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:08:54.626] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:08:56.899] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:08:59.172] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:09:02.571] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:09:05.971] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:09:08.244] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:09:10.517] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:09:12.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:09:15.064] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:09:17.337] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:09:19.612] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:09:23.011] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:09:26.411] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:09:28.686] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:09:30.959] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:09:33.233] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:09:35.507] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:09:37.781] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:09:40.054] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:09:43.453] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:09:46.852] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:09:49.126] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:09:51.399] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:09:53.672] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:09:55.945] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:09:58.221] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:10:00.493] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:10:03.892] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:10:07.292] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:10:09.565] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:10:11.840] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[15:10:14.115] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[15:10:16.388] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[15:10:18.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[15:10:20.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[15:10:24.337] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[15:10:27.738] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[15:10:30.012] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[15:10:32.286] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[15:10:34.559] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[15:10:36.833] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[15:10:39.107] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[15:10:41.761] <TB1>     INFO: ROC Delay Settings: 228
[15:10:41.761] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[15:10:41.761] <TB1>     INFO: ROC Port 0 Delay: 4
[15:10:41.761] <TB1>     INFO: ROC Port 1 Delay: 4
[15:10:41.761] <TB1>     INFO: Functional ROC Area: 5
[15:10:41.764] <TB1>     INFO: Test took 152808 ms.
[15:10:41.764] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[15:10:41.764] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:41.765] <TB1>     INFO:    PixTestTiming::TimingTest()
[15:10:41.765] <TB1>     INFO:    ----------------------------------------------------------------------
[15:10:42.904] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4289 4289 4289 428b 4288 4289 4288 428b e062 c000 a101 8000 4289 4288 4289 428b 4289 428b 4288 4289 e062 c000 
[15:10:42.904] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 428b 428b 428b 4288 4288 428b 4288 4288 e022 c000 a102 8040 428b 428b 428b 4289 428b 4289 4288 428b e022 c000 
[15:10:42.904] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4288 4288 4288 4288 4289 4288 4288 4289 e022 c000 a103 80b1 4289 4289 4289 4288 4289 4289 4288 4289 e022 c000 
[15:10:42.904] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[15:10:56.940] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:56.941] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[15:11:10.975] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:10.975] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[15:11:25.019] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:25.019] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[15:11:39.099] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:39.099] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[15:11:53.160] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:11:53.161] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[15:12:05.362] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 4 ROCs were found
[15:12:05.363] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (16)
[15:12:07.378] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:07.379] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[15:12:13.644] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:12:21.514] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:21.514] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[15:12:33.417] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[15:12:35.592] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:35.592] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[15:12:49.703] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:49.703] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[15:13:03.747] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:04.128] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:04.153] <TB1>     INFO: Decoding statistics:
[15:13:04.153] <TB1>     INFO:   General information:
[15:13:04.153] <TB1>     INFO: 	 16bit words read:         240000178
[15:13:04.153] <TB1>     INFO: 	 valid events total:       19999998
[15:13:04.153] <TB1>     INFO: 	 empty events:             19999998
[15:13:04.153] <TB1>     INFO: 	 valid events with pixels: 0
[15:13:04.153] <TB1>     INFO: 	 valid pixel hits:         0
[15:13:04.153] <TB1>     INFO:   Event errors: 	           5
[15:13:04.153] <TB1>     INFO: 	 start marker:             0
[15:13:04.153] <TB1>     INFO: 	 stop marker:              4
[15:13:04.153] <TB1>     INFO: 	 overflow:                 0
[15:13:04.153] <TB1>     INFO: 	 invalid 5bit words:       1
[15:13:04.153] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[15:13:04.153] <TB1>     INFO:   TBM errors: 		           5
[15:13:04.153] <TB1>     INFO: 	 flawed TBM headers:       0
[15:13:04.153] <TB1>     INFO: 	 flawed TBM trailers:      4
[15:13:04.153] <TB1>     INFO: 	 event ID mismatches:      1
[15:13:04.153] <TB1>     INFO:   ROC errors: 		           3
[15:13:04.153] <TB1>     INFO: 	 missing ROC header(s):    3
[15:13:04.153] <TB1>     INFO: 	 misplaced readback start: 0
[15:13:04.153] <TB1>     INFO:   Pixel decoding errors:	   90
[15:13:04.153] <TB1>     INFO: 	 pixel data incomplete:    2
[15:13:04.153] <TB1>     INFO: 	 pixel address:            3
[15:13:04.153] <TB1>     INFO: 	 pulse height fill bit:    85
[15:13:04.153] <TB1>     INFO: 	 buffer corruption:        0
[15:13:04.153] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.153] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 9999999/10000000
[15:13:04.153] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.153] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.153] <TB1>     INFO:    Read back bit status: 1
[15:13:04.153] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.153] <TB1>    ERROR: <PixTest.cc/banner:L1418>    ----------------------------------------------------------------------
[15:13:04.153] <TB1>    ERROR: <PixTest.cc/banner:L1419>    Timings are not good :(
[15:13:04.153] <TB1>    ERROR: <PixTest.cc/banner:L1420>    ----------------------------------------------------------------------
[15:13:04.153] <TB1>     INFO: Test took 142389 ms.
[15:13:04.153] <TB1>     INFO: PixTestTiming::TimingTest() done.
[15:13:04.153] <TB1>     INFO: Problem with TimingTest! Timings not saved!
[15:13:04.153] <TB1>     INFO: PixTestTiming::doTest took 645920 ms.
[15:13:04.153] <TB1>     INFO: PixTestTiming::doTest() done
[15:13:04.154] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[15:13:04.154] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[15:13:04.154] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[15:13:04.154] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[15:13:04.154] <TB1>     INFO: Write out ROCDelayScan3_V0
[15:13:04.155] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[15:13:04.155] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[15:13:04.496] <TB1>     INFO: ######################################################################
[15:13:04.496] <TB1>     INFO: PixTestAlive::doTest()
[15:13:04.496] <TB1>     INFO: ######################################################################
[15:13:04.499] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.499] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:13:04.499] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:04.501] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:04.844] <TB1>     INFO: Expecting 41600 events.
[15:13:08.943] <TB1>     INFO: 41600 events read in total (3384ms).
[15:13:08.944] <TB1>     INFO: Test took 4443ms.
[15:13:08.952] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:08.952] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:13:08.952] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:13:09.324] <TB1>     INFO: PixTestAlive::aliveTest() done
[15:13:09.324] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    0    1    1    0    0    0    0
[15:13:09.324] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    0    1    1    0    0    0    0
[15:13:09.327] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:09.327] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:13:09.327] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:09.328] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:09.679] <TB1>     INFO: Expecting 41600 events.
[15:13:12.663] <TB1>     INFO: 41600 events read in total (2269ms).
[15:13:12.663] <TB1>     INFO: Test took 3335ms.
[15:13:12.663] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:12.663] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[15:13:12.663] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[15:13:12.664] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[15:13:13.069] <TB1>     INFO: PixTestAlive::maskTest() done
[15:13:13.069] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:13:13.072] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:13.072] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[15:13:13.072] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:13.074] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:13:13.417] <TB1>     INFO: Expecting 41600 events.
[15:13:17.533] <TB1>     INFO: 41600 events read in total (3401ms).
[15:13:17.533] <TB1>     INFO: Test took 4459ms.
[15:13:17.541] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:13:17.541] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[15:13:17.541] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[15:13:17.917] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[15:13:17.917] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:13:17.917] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[15:13:17.917] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[15:13:17.925] <TB1>     INFO: ######################################################################
[15:13:17.925] <TB1>     INFO: PixTestTrim::doTest()
[15:13:17.925] <TB1>     INFO: ######################################################################
[15:13:17.928] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:17.928] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[15:13:17.928] <TB1>     INFO:    ----------------------------------------------------------------------
[15:13:18.009] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[15:13:18.009] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:13:18.124] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:13:18.124] <TB1>     INFO:     run 1 of 1
[15:13:18.124] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:18.471] <TB1>     INFO: Expecting 5025280 events.
[15:14:04.256] <TB1>     INFO: 1428240 events read in total (45070ms).
[15:14:49.093] <TB1>     INFO: 2843192 events read in total (89908ms).
[15:15:32.918] <TB1>     INFO: 4268200 events read in total (133732ms).
[15:15:56.247] <TB1>     INFO: 5025280 events read in total (157061ms).
[15:15:56.292] <TB1>     INFO: Test took 158168ms.
[15:15:56.352] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:56.460] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:57.767] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:59.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:16:00.526] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:16:01.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:03.370] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:04.751] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:06.063] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:07.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:08.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:10.201] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:11.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:12.903] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:14.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:15.686] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:17.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:18.405] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273838080
[15:16:18.409] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.0229 minThrLimit = 82.0163 minThrNLimit = 99.9751 -> result = 82.0229 -> 82
[15:16:18.409] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7723 minThrLimit = 92.7008 minThrNLimit = 109.66 -> result = 92.7723 -> 92
[15:16:18.410] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.919 minThrLimit = 102.891 minThrNLimit = 128.676 -> result = 102.919 -> 102
[15:16:18.410] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8427 minThrLimit = 89.8241 minThrNLimit = 110.019 -> result = 89.8427 -> 89
[15:16:18.410] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.896 minThrLimit = 101.866 minThrNLimit = 129.692 -> result = 101.896 -> 101
[15:16:18.411] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4123 minThrLimit = 99.3928 minThrNLimit = 119.845 -> result = 99.4123 -> 99
[15:16:18.411] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1705 minThrLimit = 88.1217 minThrNLimit = 106.741 -> result = 88.1705 -> 88
[15:16:18.412] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6216 minThrLimit = 90.6142 minThrNLimit = 112.006 -> result = 90.6216 -> 90
[15:16:18.412] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.471 minThrLimit = 102.462 minThrNLimit = 123.344 -> result = 102.471 -> 102
[15:16:18.413] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.144 minThrLimit = 106.099 minThrNLimit = 131.22 -> result = 106.144 -> 106
[15:16:18.413] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.008 minThrLimit = 103.949 minThrNLimit = 127.3 -> result = 104.008 -> 104
[15:16:18.413] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3699 minThrLimit = 84.3421 minThrNLimit = 104.665 -> result = 84.3699 -> 84
[15:16:18.414] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.414 minThrLimit = 101.411 minThrNLimit = 124.819 -> result = 101.414 -> 101
[15:16:18.414] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.535 minThrLimit = 101.505 minThrNLimit = 122.992 -> result = 101.535 -> 101
[15:16:18.415] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6836 minThrLimit = 99.6667 minThrNLimit = 121.551 -> result = 99.6836 -> 99
[15:16:18.415] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4355 minThrLimit = 91.431 minThrNLimit = 113.077 -> result = 91.4355 -> 91
[15:16:18.415] <TB1>     INFO: ROC 0 VthrComp = 82
[15:16:18.415] <TB1>     INFO: ROC 1 VthrComp = 92
[15:16:18.416] <TB1>     INFO: ROC 2 VthrComp = 102
[15:16:18.416] <TB1>     INFO: ROC 3 VthrComp = 89
[15:16:18.416] <TB1>     INFO: ROC 4 VthrComp = 101
[15:16:18.416] <TB1>     INFO: ROC 5 VthrComp = 99
[15:16:18.416] <TB1>     INFO: ROC 6 VthrComp = 88
[15:16:18.416] <TB1>     INFO: ROC 7 VthrComp = 90
[15:16:18.416] <TB1>     INFO: ROC 8 VthrComp = 102
[15:16:18.418] <TB1>     INFO: ROC 9 VthrComp = 106
[15:16:18.421] <TB1>     INFO: ROC 10 VthrComp = 104
[15:16:18.421] <TB1>     INFO: ROC 11 VthrComp = 84
[15:16:18.421] <TB1>     INFO: ROC 12 VthrComp = 101
[15:16:18.422] <TB1>     INFO: ROC 13 VthrComp = 101
[15:16:18.422] <TB1>     INFO: ROC 14 VthrComp = 99
[15:16:18.422] <TB1>     INFO: ROC 15 VthrComp = 91
[15:16:18.422] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[15:16:18.422] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:16:18.436] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:16:18.437] <TB1>     INFO:     run 1 of 1
[15:16:18.437] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:16:18.781] <TB1>     INFO: Expecting 5025280 events.
[15:16:54.689] <TB1>     INFO: 887336 events read in total (35193ms).
[15:17:30.212] <TB1>     INFO: 1773264 events read in total (70716ms).
[15:18:05.899] <TB1>     INFO: 2659416 events read in total (106404ms).
[15:18:40.322] <TB1>     INFO: 3536504 events read in total (140826ms).
[15:19:15.610] <TB1>     INFO: 4409816 events read in total (176114ms).
[15:19:40.203] <TB1>     INFO: 5025280 events read in total (200707ms).
[15:19:40.284] <TB1>     INFO: Test took 201847ms.
[15:19:40.467] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:19:40.833] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:19:42.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:19:44.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:19:45.735] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:19:47.360] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:19:48.967] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:19:50.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:19:52.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:19:53.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:19:55.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:19:57.106] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:19:58.740] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:20:00.348] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:20:01.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:20:03.587] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:20:05.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:20:06.840] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281796608
[15:20:06.843] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.6588 for pixel 47/1 mean/min/max = 44.6445/32.4471/56.8419
[15:20:06.844] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 62.1286 for pixel 0/4 mean/min/max = 47.7066/32.8252/62.5881
[15:20:06.844] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1284 for pixel 17/2 mean/min/max = 45.1053/33.0192/57.1914
[15:20:06.845] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.584 for pixel 29/7 mean/min/max = 46.9809/34.327/59.6349
[15:20:06.845] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 57.6301 for pixel 14/15 mean/min/max = 44.8924/32.1381/57.6466
[15:20:06.845] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6756 for pixel 51/79 mean/min/max = 44.2984/31.8018/56.795
[15:20:06.846] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.3728 for pixel 20/4 mean/min/max = 46.0968/33.6784/58.5152
[15:20:06.846] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.0983 for pixel 1/57 mean/min/max = 45.2124/34.3163/56.1084
[15:20:06.847] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.1375 for pixel 2/5 mean/min/max = 44.3881/31.5787/57.1974
[15:20:06.847] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 66.93 for pixel 5/0 mean/min/max = 50.1372/33.2638/67.0106
[15:20:06.847] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.7456 for pixel 25/3 mean/min/max = 48.5597/34.3578/62.7616
[15:20:06.848] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.6693 for pixel 11/28 mean/min/max = 44.1491/32.6264/55.6717
[15:20:06.848] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.6452 for pixel 11/26 mean/min/max = 43.8278/31.8606/55.7951
[15:20:06.848] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.5685 for pixel 15/9 mean/min/max = 44.6435/32.4594/56.8277
[15:20:06.849] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.4684 for pixel 13/2 mean/min/max = 46.3403/31.1698/61.5109
[15:20:06.849] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 57.6527 for pixel 12/5 mean/min/max = 45.557/33.1887/57.9252
[15:20:06.849] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:20:06.982] <TB1>     INFO: Expecting 411648 events.
[15:20:14.607] <TB1>     INFO: 411648 events read in total (6910ms).
[15:20:14.613] <TB1>     INFO: Expecting 411648 events.
[15:20:22.236] <TB1>     INFO: 411648 events read in total (6957ms).
[15:20:22.244] <TB1>     INFO: Expecting 411648 events.
[15:20:29.929] <TB1>     INFO: 411648 events read in total (7026ms).
[15:20:29.940] <TB1>     INFO: Expecting 411648 events.
[15:20:37.621] <TB1>     INFO: 411648 events read in total (7020ms).
[15:20:37.634] <TB1>     INFO: Expecting 411648 events.
[15:20:45.283] <TB1>     INFO: 411648 events read in total (6992ms).
[15:20:45.299] <TB1>     INFO: Expecting 411648 events.
[15:20:52.882] <TB1>     INFO: 411648 events read in total (6932ms).
[15:20:52.900] <TB1>     INFO: Expecting 411648 events.
[15:21:00.497] <TB1>     INFO: 411648 events read in total (6941ms).
[15:21:00.516] <TB1>     INFO: Expecting 411648 events.
[15:21:08.198] <TB1>     INFO: 411648 events read in total (7027ms).
[15:21:08.220] <TB1>     INFO: Expecting 411648 events.
[15:21:15.892] <TB1>     INFO: 411648 events read in total (7023ms).
[15:21:15.918] <TB1>     INFO: Expecting 411648 events.
[15:21:23.553] <TB1>     INFO: 411648 events read in total (6991ms).
[15:21:23.583] <TB1>     INFO: Expecting 411648 events.
[15:21:31.205] <TB1>     INFO: 411648 events read in total (6982ms).
[15:21:31.235] <TB1>     INFO: Expecting 411648 events.
[15:21:38.786] <TB1>     INFO: 411648 events read in total (6911ms).
[15:21:38.818] <TB1>     INFO: Expecting 411648 events.
[15:21:46.450] <TB1>     INFO: 411648 events read in total (6988ms).
[15:21:46.484] <TB1>     INFO: Expecting 411648 events.
[15:21:54.067] <TB1>     INFO: 411648 events read in total (6946ms).
[15:21:54.104] <TB1>     INFO: Expecting 411648 events.
[15:22:01.746] <TB1>     INFO: 411648 events read in total (7006ms).
[15:22:01.785] <TB1>     INFO: Expecting 411648 events.
[15:22:09.221] <TB1>     INFO: 411648 events read in total (6801ms).
[15:22:09.264] <TB1>     INFO: Test took 122415ms.
[15:22:09.748] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7987 < 35 for itrim+1 = 93; old thr = 34.8204 ... break
[15:22:09.769] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9959 < 35 for itrim+1 = 101; old thr = 34.5685 ... break
[15:22:09.803] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2277 < 35 for itrim = 100; old thr = 34.1665 ... break
[15:22:09.841] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1517 < 35 for itrim+1 = 108; old thr = 34.9184 ... break
[15:22:09.880] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 104; old thr = 33.8756 ... break
[15:22:09.905] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7192 < 35 for itrim+1 = 97; old thr = 34.9655 ... break
[15:22:09.938] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3703 < 35 for itrim = 93; old thr = 34.2953 ... break
[15:22:09.973] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5399 < 35 for itrim+1 = 97; old thr = 34.9552 ... break
[15:22:10.007] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1692 < 35 for itrim = 107; old thr = 33.9912 ... break
[15:22:10.037] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1862 < 35 for itrim = 129; old thr = 33.7283 ... break
[15:22:10.073] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0376 < 35 for itrim = 123; old thr = 34.0262 ... break
[15:22:10.103] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3996 < 35 for itrim+1 = 86; old thr = 34.947 ... break
[15:22:10.139] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0598 < 35 for itrim = 99; old thr = 33.2919 ... break
[15:22:10.174] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1321 < 35 for itrim = 101; old thr = 34.6838 ... break
[15:22:10.206] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5637 < 35 for itrim+1 = 110; old thr = 34.4402 ... break
[15:22:10.239] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.321 < 35 for itrim+1 = 95; old thr = 34.8909 ... break
[15:22:10.315] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:22:10.326] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:22:10.326] <TB1>     INFO:     run 1 of 1
[15:22:10.326] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:22:10.669] <TB1>     INFO: Expecting 5025280 events.
[15:22:46.505] <TB1>     INFO: 870312 events read in total (35121ms).
[15:23:21.572] <TB1>     INFO: 1738984 events read in total (70188ms).
[15:23:56.680] <TB1>     INFO: 2606584 events read in total (105297ms).
[15:24:31.485] <TB1>     INFO: 3463720 events read in total (140101ms).
[15:25:05.987] <TB1>     INFO: 4315872 events read in total (174603ms).
[15:25:35.517] <TB1>     INFO: 5025280 events read in total (204133ms).
[15:25:35.606] <TB1>     INFO: Test took 205280ms.
[15:25:35.794] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:36.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:37.760] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:39.367] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:40.936] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:42.497] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:44.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:45.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:47.237] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:48.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:50.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:51.950] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:53.547] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:55.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:56.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:58.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:59.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:26:01.364] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272613376
[15:26:01.365] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.522552 .. 52.667512
[15:26:01.441] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 62 (-1/-1) hits flags = 528 (plus default)
[15:26:01.451] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:26:01.451] <TB1>     INFO:     run 1 of 1
[15:26:01.451] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:26:01.795] <TB1>     INFO: Expecting 1863680 events.
[15:26:41.903] <TB1>     INFO: 1093456 events read in total (39393ms).
[15:27:08.909] <TB1>     INFO: 1863680 events read in total (66399ms).
[15:27:08.929] <TB1>     INFO: Test took 67478ms.
[15:27:08.973] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:27:09.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:27:10.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:27:11.094] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:27:12.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:27:13.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:27:14.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:27:15.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:27:16.186] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:27:17.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:27:18.215] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:27:19.224] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:27:20.235] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:27:21.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:27:22.280] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:27:23.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:27:24.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:27:25.343] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 232443904
[15:27:25.425] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 18.682418 .. 46.655952
[15:27:25.500] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 8 .. 56 (-1/-1) hits flags = 528 (plus default)
[15:27:25.510] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:27:25.510] <TB1>     INFO:     run 1 of 1
[15:27:25.510] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:27:25.860] <TB1>     INFO: Expecting 1630720 events.
[15:28:07.385] <TB1>     INFO: 1130096 events read in total (40810ms).
[15:28:26.075] <TB1>     INFO: 1630720 events read in total (59500ms).
[15:28:26.099] <TB1>     INFO: Test took 60589ms.
[15:28:26.138] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:28:26.213] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:28:27.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:28:28.149] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:28:29.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:28:30.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:28:31.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:28:32.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:28:33.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:28:33.988] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:28:34.962] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:28:35.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:28:36.908] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:28:37.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:28:38.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:28:39.831] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:28:40.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:28:41.780] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 308830208
[15:28:41.860] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.713828 .. 43.678965
[15:28:41.935] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:28:41.946] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:28:41.946] <TB1>     INFO:     run 1 of 1
[15:28:41.946] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:28:42.290] <TB1>     INFO: Expecting 1364480 events.
[15:29:22.818] <TB1>     INFO: 1120256 events read in total (39813ms).
[15:29:31.796] <TB1>     INFO: 1364480 events read in total (48792ms).
[15:29:31.826] <TB1>     INFO: Test took 49881ms.
[15:29:31.872] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:29:31.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:29:32.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:29:33.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:29:34.890] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:29:36.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:29:37.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:29:38.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:29:39.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:29:40.334] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:29:41.426] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:29:42.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:29:43.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:29:44.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:29:46.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:29:47.330] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:29:48.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:29:49.371] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247889920
[15:29:49.454] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.945401 .. 43.608982
[15:29:49.529] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 53 (-1/-1) hits flags = 528 (plus default)
[15:29:49.539] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:29:49.539] <TB1>     INFO:     run 1 of 1
[15:29:49.539] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:29:49.885] <TB1>     INFO: Expecting 1297920 events.
[15:30:31.112] <TB1>     INFO: 1101032 events read in total (40512ms).
[15:30:38.660] <TB1>     INFO: 1297920 events read in total (48060ms).
[15:30:38.672] <TB1>     INFO: Test took 49133ms.
[15:30:38.704] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:30:38.771] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:30:39.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:30:40.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:30:41.602] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:30:42.549] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:30:43.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:30:44.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:30:45.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:30:46.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:30:47.279] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:30:48.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:30:49.164] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:30:50.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:30:51.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:30:52.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:30:52.977] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:30:53.939] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314662912
[15:30:54.022] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[15:30:54.022] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[15:30:54.034] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[15:30:54.034] <TB1>     INFO:     run 1 of 1
[15:30:54.034] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:30:54.380] <TB1>     INFO: Expecting 1364480 events.
[15:31:36.147] <TB1>     INFO: 1076144 events read in total (41052ms).
[15:31:46.976] <TB1>     INFO: 1364480 events read in total (51881ms).
[15:31:46.989] <TB1>     INFO: Test took 52955ms.
[15:31:47.023] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:31:47.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:31:48.121] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:31:49.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:31:50.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:31:51.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:31:52.210] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:31:53.184] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:31:54.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:31:55.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:31:56.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:31:57.101] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:31:58.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:31:59.058] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:32:00.037] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:32:01.020] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:32:01.000] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:32:02.988] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357527552
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[15:32:03.041] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[15:32:03.042] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[15:32:03.042] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C0.dat
[15:32:03.049] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C1.dat
[15:32:03.056] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C2.dat
[15:32:03.063] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C3.dat
[15:32:03.070] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C4.dat
[15:32:03.077] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C5.dat
[15:32:03.084] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C6.dat
[15:32:03.091] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C7.dat
[15:32:03.098] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C8.dat
[15:32:03.105] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C9.dat
[15:32:03.112] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C10.dat
[15:32:03.119] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C11.dat
[15:32:03.126] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C12.dat
[15:32:03.133] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C13.dat
[15:32:03.139] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C14.dat
[15:32:03.146] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//trimParameters35_C15.dat
[15:32:03.153] <TB1>     INFO: PixTestTrim::trimTest() done
[15:32:03.153] <TB1>     INFO: vtrim:      93 101 100 108 104  97  93  97 107 129 123  86  99 101 110  95 
[15:32:03.153] <TB1>     INFO: vthrcomp:   82  92 102  89 101  99  88  90 102 106 104  84 101 101  99  91 
[15:32:03.153] <TB1>     INFO: vcal mean:  34.98  34.99  35.00  35.05  34.97  35.00  35.00  34.98  34.97  34.96  35.00  34.97  35.03  35.01  34.92  35.02 
[15:32:03.153] <TB1>     INFO: vcal RMS:    0.87   0.92   0.82   1.00   0.82   0.84   0.83   0.81   0.92   0.96   1.05   1.01   0.88   0.86   0.97   0.87 
[15:32:03.153] <TB1>     INFO: bits mean:   9.98   8.75   9.68   8.93   9.58   9.56   9.09   9.55  10.05   8.85   8.84  10.03  10.37   9.78   9.79   9.33 
[15:32:03.153] <TB1>     INFO: bits RMS:    2.50   2.84   2.56   2.58   2.68   2.83   2.62   2.40   2.58   2.50   2.50   2.54   2.41   2.67   2.64   2.68 
[15:32:03.164] <TB1>     INFO:    ----------------------------------------------------------------------
[15:32:03.164] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[15:32:03.164] <TB1>     INFO:    ----------------------------------------------------------------------
[15:32:03.171] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[15:32:03.171] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[15:32:03.193] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:32:03.193] <TB1>     INFO:     run 1 of 1
[15:32:03.193] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:32:03.537] <TB1>     INFO: Expecting 4160000 events.
[15:32:50.573] <TB1>     INFO: 1160820 events read in total (46321ms).
[15:33:35.867] <TB1>     INFO: 2311490 events read in total (91615ms).
[15:34:21.776] <TB1>     INFO: 3450765 events read in total (137524ms).
[15:34:49.509] <TB1>     INFO: 4160000 events read in total (165257ms).
[15:34:49.561] <TB1>     INFO: Test took 166368ms.
[15:34:49.679] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:34:49.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:34:51.782] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:34:53.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:34:55.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:34:57.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:34:59.321] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:35:01.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:35:03.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:35:04.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:35:06.763] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:35:08.563] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:35:10.412] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:35:12.290] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:35:14.175] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:35:16.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:35:17.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:35:19.827] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309415936
[15:35:19.828] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:35:19.904] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:35:19.904] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 183 (-1/-1) hits flags = 528 (plus default)
[15:35:19.915] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:35:19.915] <TB1>     INFO:     run 1 of 1
[15:35:19.915] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:35:20.259] <TB1>     INFO: Expecting 3827200 events.
[15:36:07.225] <TB1>     INFO: 1161245 events read in total (46251ms).
[15:36:53.213] <TB1>     INFO: 2312075 events read in total (92239ms).
[15:37:42.568] <TB1>     INFO: 3451805 events read in total (141594ms).
[15:37:58.100] <TB1>     INFO: 3827200 events read in total (157126ms).
[15:37:58.143] <TB1>     INFO: Test took 158228ms.
[15:37:58.249] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:37:58.462] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:00.302] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:02.098] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:03.889] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:05.683] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:07.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:09.269] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:11.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:12.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:14.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:16.640] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:18.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:20.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:22.295] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:24.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:26.014] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:27.902] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309415936
[15:38:27.905] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:38:27.979] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:38:27.979] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:38:27.989] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:38:27.989] <TB1>     INFO:     run 1 of 1
[15:38:27.989] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:38:28.335] <TB1>     INFO: Expecting 3556800 events.
[15:39:16.484] <TB1>     INFO: 1209805 events read in total (47434ms).
[15:40:03.528] <TB1>     INFO: 2403540 events read in total (94478ms).
[15:40:48.135] <TB1>     INFO: 3556800 events read in total (139085ms).
[15:40:48.190] <TB1>     INFO: Test took 140202ms.
[15:40:48.287] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:48.466] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:40:50.222] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:40:51.935] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:40:53.627] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:40:55.356] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:57.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:58.783] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:41:00.543] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:41:02.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:41:04.011] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:41:05.653] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:41:07.340] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:41:09.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:41:10.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:41:12.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:41:14.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:41:16.285] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355782656
[15:41:16.287] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:41:16.361] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:41:16.361] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:41:16.372] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:41:16.372] <TB1>     INFO:     run 1 of 1
[15:41:16.372] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:41:16.716] <TB1>     INFO: Expecting 3556800 events.
[15:42:04.789] <TB1>     INFO: 1208570 events read in total (47358ms).
[15:42:52.643] <TB1>     INFO: 2401090 events read in total (95213ms).
[15:43:38.590] <TB1>     INFO: 3556800 events read in total (141159ms).
[15:43:38.634] <TB1>     INFO: Test took 142262ms.
[15:43:38.722] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:43:38.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:43:40.652] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:43:42.357] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:43:44.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:43:45.780] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:43:47.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:43:49.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:43:50.941] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:43:52.704] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:43:54.388] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:43:56.032] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:43:57.714] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:43:59.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:44:01.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:44:02.884] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:44:04.586] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:44:06.317] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362373120
[15:44:06.318] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:44:06.393] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:44:06.393] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[15:44:06.404] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:44:06.404] <TB1>     INFO:     run 1 of 1
[15:44:06.404] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:44:06.747] <TB1>     INFO: Expecting 3556800 events.
[15:44:54.550] <TB1>     INFO: 1207815 events read in total (47088ms).
[15:45:46.032] <TB1>     INFO: 2400210 events read in total (98571ms).
[15:46:32.204] <TB1>     INFO: 3556800 events read in total (144742ms).
[15:46:32.274] <TB1>     INFO: Test took 145871ms.
[15:46:32.371] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:46:32.551] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:46:34.319] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:46:36.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:46:37.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:46:39.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:46:41.181] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:46:42.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:46:44.621] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:46:46.365] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:46:48.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:46:49.690] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:46:51.386] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:46:53.142] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:46:54.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:46:56.568] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:46:58.261] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:46:59.985] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 362377216
[15:46:59.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.99298, thr difference RMS: 1.56437
[15:46:59.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.526, thr difference RMS: 1.54268
[15:46:59.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.98466, thr difference RMS: 1.58765
[15:46:59.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.18345, thr difference RMS: 1.60136
[15:46:59.986] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.09644, thr difference RMS: 1.6474
[15:46:59.987] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.49787, thr difference RMS: 1.46252
[15:46:59.987] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.11982, thr difference RMS: 1.60895
[15:46:59.987] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.79408, thr difference RMS: 1.54402
[15:46:59.987] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.34202, thr difference RMS: 1.28787
[15:46:59.987] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.9913, thr difference RMS: 1.55623
[15:46:59.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.6022, thr difference RMS: 1.25931
[15:46:59.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.81902, thr difference RMS: 1.35741
[15:46:59.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.07861, thr difference RMS: 1.6146
[15:46:59.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.0148, thr difference RMS: 1.67818
[15:46:59.988] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.5898, thr difference RMS: 1.41562
[15:46:59.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.67605, thr difference RMS: 1.78726
[15:46:59.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.95764, thr difference RMS: 1.54562
[15:46:59.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.5705, thr difference RMS: 1.5371
[15:46:59.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 10.0821, thr difference RMS: 1.59209
[15:46:59.989] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.25755, thr difference RMS: 1.58416
[15:46:59.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.07544, thr difference RMS: 1.64152
[15:46:59.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.41653, thr difference RMS: 1.46474
[15:46:59.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.17686, thr difference RMS: 1.59844
[15:46:59.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.77173, thr difference RMS: 1.52562
[15:46:59.990] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.34943, thr difference RMS: 1.25929
[15:46:59.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0131, thr difference RMS: 1.54475
[15:46:59.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.6317, thr difference RMS: 1.22392
[15:46:59.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.8205, thr difference RMS: 1.34655
[15:46:59.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.2998, thr difference RMS: 1.60548
[15:46:59.991] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.9162, thr difference RMS: 1.64448
[15:46:59.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.5419, thr difference RMS: 1.41112
[15:46:59.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.64546, thr difference RMS: 1.75764
[15:46:59.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.05038, thr difference RMS: 1.54089
[15:46:59.992] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.6719, thr difference RMS: 1.57462
[15:46:59.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 10.2607, thr difference RMS: 1.58957
[15:46:59.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.47582, thr difference RMS: 1.58158
[15:46:59.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.19693, thr difference RMS: 1.67574
[15:46:59.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.51605, thr difference RMS: 1.43891
[15:46:59.993] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.38707, thr difference RMS: 1.58338
[15:46:59.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.01968, thr difference RMS: 1.53225
[15:46:59.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.43952, thr difference RMS: 1.26909
[15:46:59.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.098, thr difference RMS: 1.51509
[15:46:59.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.7562, thr difference RMS: 1.23309
[15:46:59.994] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.95654, thr difference RMS: 1.35243
[15:46:59.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.44955, thr difference RMS: 1.63052
[15:46:59.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.97058, thr difference RMS: 1.65376
[15:46:59.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.5718, thr difference RMS: 1.39666
[15:46:59.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.68432, thr difference RMS: 1.75211
[15:46:59.995] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.06066, thr difference RMS: 1.53444
[15:46:59.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.783, thr difference RMS: 1.57153
[15:46:59.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 10.3295, thr difference RMS: 1.60912
[15:46:59.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.64404, thr difference RMS: 1.57781
[15:46:59.996] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.1921, thr difference RMS: 1.66229
[15:46:59.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.48835, thr difference RMS: 1.45945
[15:46:59.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.61936, thr difference RMS: 1.55619
[15:46:59.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.172, thr difference RMS: 1.51394
[15:46:59.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.48679, thr difference RMS: 1.27515
[15:46:59.997] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.101, thr difference RMS: 1.50915
[15:46:59.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.8342, thr difference RMS: 1.23634
[15:46:59.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 10.0221, thr difference RMS: 1.32346
[15:46:59.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.57416, thr difference RMS: 1.64758
[15:46:59.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.0344, thr difference RMS: 1.65774
[15:46:59.998] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.6056, thr difference RMS: 1.38954
[15:46:59.999] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.75876, thr difference RMS: 1.73832
[15:47:00.108] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[15:47:00.111] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2022 seconds
[15:47:00.111] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:47:00.814] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:47:00.814] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:47:00.818] <TB1>     INFO: ######################################################################
[15:47:00.818] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[15:47:00.818] <TB1>     INFO: ######################################################################
[15:47:00.818] <TB1>     INFO:    ----------------------------------------------------------------------
[15:47:00.818] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:47:00.818] <TB1>     INFO:    ----------------------------------------------------------------------
[15:47:00.819] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:47:00.829] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:47:00.829] <TB1>     INFO:     run 1 of 1
[15:47:00.829] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:47:01.173] <TB1>     INFO: Expecting 59072000 events.
[15:47:30.328] <TB1>     INFO: 1073400 events read in total (28441ms).
[15:47:59.045] <TB1>     INFO: 2142200 events read in total (57159ms).
[15:48:29.340] <TB1>     INFO: 3213600 events read in total (87453ms).
[15:48:57.448] <TB1>     INFO: 4284000 events read in total (115561ms).
[15:49:26.255] <TB1>     INFO: 5352400 events read in total (144368ms).
[15:49:54.598] <TB1>     INFO: 6424200 events read in total (172711ms).
[15:50:23.138] <TB1>     INFO: 7493800 events read in total (201252ms).
[15:50:51.864] <TB1>     INFO: 8562600 events read in total (229977ms).
[15:51:20.213] <TB1>     INFO: 9635400 events read in total (258326ms).
[15:51:48.695] <TB1>     INFO: 10703600 events read in total (286808ms).
[15:52:17.461] <TB1>     INFO: 11772400 events read in total (315574ms).
[15:52:46.208] <TB1>     INFO: 12845200 events read in total (344321ms).
[15:53:14.972] <TB1>     INFO: 13914200 events read in total (373085ms).
[15:53:43.762] <TB1>     INFO: 14985200 events read in total (401875ms).
[15:54:12.639] <TB1>     INFO: 16055200 events read in total (430752ms).
[15:54:41.462] <TB1>     INFO: 17123800 events read in total (459575ms).
[15:55:10.377] <TB1>     INFO: 18195600 events read in total (488490ms).
[15:55:39.226] <TB1>     INFO: 19265800 events read in total (517339ms).
[15:56:07.905] <TB1>     INFO: 20335000 events read in total (546018ms).
[15:56:36.848] <TB1>     INFO: 21407600 events read in total (574961ms).
[15:57:05.641] <TB1>     INFO: 22475800 events read in total (603754ms).
[15:57:34.616] <TB1>     INFO: 23546000 events read in total (632729ms).
[15:58:03.621] <TB1>     INFO: 24617200 events read in total (661734ms).
[15:58:32.523] <TB1>     INFO: 25685800 events read in total (690636ms).
[15:59:01.336] <TB1>     INFO: 26755600 events read in total (719449ms).
[15:59:30.403] <TB1>     INFO: 27826800 events read in total (748516ms).
[15:59:59.289] <TB1>     INFO: 28895800 events read in total (777402ms).
[16:00:28.325] <TB1>     INFO: 29967600 events read in total (806438ms).
[16:00:57.285] <TB1>     INFO: 31036800 events read in total (835398ms).
[16:01:26.285] <TB1>     INFO: 32105400 events read in total (864398ms).
[16:01:55.281] <TB1>     INFO: 33177400 events read in total (893394ms).
[16:02:24.364] <TB1>     INFO: 34246800 events read in total (922477ms).
[16:02:53.268] <TB1>     INFO: 35315000 events read in total (951382ms).
[16:03:22.170] <TB1>     INFO: 36387600 events read in total (980283ms).
[16:03:50.953] <TB1>     INFO: 37456000 events read in total (1009066ms).
[16:04:19.926] <TB1>     INFO: 38524400 events read in total (1038039ms).
[16:04:48.854] <TB1>     INFO: 39597000 events read in total (1066967ms).
[16:05:17.750] <TB1>     INFO: 40666000 events read in total (1095863ms).
[16:05:46.614] <TB1>     INFO: 41735200 events read in total (1124727ms).
[16:06:15.585] <TB1>     INFO: 42807400 events read in total (1153698ms).
[16:06:44.372] <TB1>     INFO: 43875200 events read in total (1182485ms).
[16:07:13.387] <TB1>     INFO: 44943400 events read in total (1211500ms).
[16:07:42.360] <TB1>     INFO: 46014800 events read in total (1240473ms).
[16:08:11.177] <TB1>     INFO: 47082800 events read in total (1269290ms).
[16:08:39.991] <TB1>     INFO: 48151000 events read in total (1298104ms).
[16:09:08.974] <TB1>     INFO: 49222000 events read in total (1327087ms).
[16:09:37.917] <TB1>     INFO: 50291000 events read in total (1356030ms).
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 5 ROCs were found
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (90)
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 80c0 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a058 80b1 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a059 80c0 47e8 47e8 47e8 47e8 47e8 47e8 47e9 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a07f 80e2 200 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05a 8000 47e8 47e8 47e8 47e8 47e8 47e8 47e9 47e8 e022 c000 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 8040 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:09:52.451] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05c 80b1 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:10:06.741] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[16:10:06.771] <TB1>     INFO: 50291000 events read in total (1384884ms).
[16:10:35.716] <TB1>     INFO: 51360400 events read in total (1413829ms).
[16:11:04.455] <TB1>     INFO: 52430800 events read in total (1442568ms).
[16:11:33.315] <TB1>     INFO: 53499200 events read in total (1471428ms).
[16:12:02.057] <TB1>     INFO: 54567200 events read in total (1500170ms).
[16:12:31.249] <TB1>     INFO: 55638400 events read in total (1529362ms).
[16:12:59.639] <TB1>     INFO: 56706400 events read in total (1557752ms).
[16:13:28.065] <TB1>     INFO: 57775200 events read in total (1586178ms).
[16:13:34.510] <TB1>     INFO: 58003800 events read in total (1592623ms).
[16:13:34.510] <TB1> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5341 Events.
[16:13:34.524] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[16:13:34.867] <TB1>     INFO: Expecting 59072000 events.
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 1 ROCs were found
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (74) !=  TBM ID (127)
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (2) != Token Chain Length (8)
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (74)
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04d 80c0 47e9 47e9 47e9 47e8 47e8 47e9 47e8 47e8 e022 c000 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a048 80b1 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a049 80c0 47e8 47e8 47e8 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 47e9 47e8 e022 c000 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04a 8000 47e8 47e8 47e8 47e9 47e8 47e8 47e9 47e9 e022 c000 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04b 8040 47e9 47e9 47e9 47e8 47e8 47e9 47e8 47e8 e022 c000 
[16:14:01.828] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a04c 80b1 47e8 47e8 47e8 47e9 47e8 47e8 47e8 47e9 e022 c000 
[16:14:04.036] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 200 triggers! Aborting data processing!
[16:14:04.064] <TB1>     INFO: 0 events read in total (28474ms).
[16:14:32.554] <TB1>     INFO: 1068400 events read in total (56964ms).
[16:15:01.145] <TB1>     INFO: 2137800 events read in total (85555ms).
[16:15:29.396] <TB1>     INFO: 3209400 events read in total (113806ms).
[16:15:57.638] <TB1>     INFO: 4278000 events read in total (142048ms).
[16:16:25.964] <TB1>     INFO: 5348200 events read in total (170374ms).
[16:16:54.225] <TB1>     INFO: 6419000 events read in total (198635ms).
[16:17:22.512] <TB1>     INFO: 7487800 events read in total (226922ms).
[16:17:50.774] <TB1>     INFO: 8559000 events read in total (255184ms).
[16:18:19.238] <TB1>     INFO: 9629200 events read in total (283648ms).
[16:18:47.519] <TB1>     INFO: 10698000 events read in total (311929ms).
[16:19:15.631] <TB1>     INFO: 11770600 events read in total (340041ms).
[16:19:43.398] <TB1>     INFO: 12839600 events read in total (367808ms).
[16:20:11.977] <TB1>     INFO: 13908800 events read in total (396387ms).
[16:20:40.340] <TB1>     INFO: 14980800 events read in total (424750ms).
[16:21:08.618] <TB1>     INFO: 16049400 events read in total (453028ms).
[16:21:37.011] <TB1>     INFO: 17119400 events read in total (481421ms).
[16:22:05.418] <TB1>     INFO: 18190600 events read in total (509828ms).
[16:22:33.922] <TB1>     INFO: 19259600 events read in total (538333ms).
[16:23:01.840] <TB1>     INFO: 20330800 events read in total (566250ms).
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a061 80c0 47e8 47e8 47e8 47e9 47e8 47e9 47e8 47e9 e022 c000 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 8040 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e8 e022 c000 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05c 80b1 47e8 47e8 47e8 47e9 47e8 47e8 47e8 47e9 e022 c000 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 80c0 47e9 47e9 47e9 47e8 47e8 47e9 47e8 47e8 e022 c000 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a05e 8000 47e8 47e8 47e8 47ea 47e8 47e8 47e8 47ea 7ff 2220 ff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 2fff fff 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 8040 47ea 47ea 47ea 47e8 47e8 47ea 47e8 47e8 e022 c000 
[16:23:10.626] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a060 80b1 47e8 47e8 47e8 47e8 47e8 47e8 47e8 47e9 e022 c000 
[16:23:28.941] <TB1>     INFO: 21400600 events read in total (593351ms).
[16:23:57.416] <TB1>     INFO: 22469400 events read in total (621826ms).
[16:24:25.785] <TB1>     INFO: 23540800 events read in total (650195ms).
[16:24:54.169] <TB1>     INFO: 24610000 events read in total (678579ms).
[16:25:22.476] <TB1>     INFO: 25678800 events read in total (706886ms).
[16:25:52.832] <TB1>     INFO: 26750400 events read in total (737242ms).
[16:26:19.914] <TB1>     INFO: 27819800 events read in total (764324ms).
[16:26:48.468] <TB1>     INFO: 28888600 events read in total (792878ms).
[16:27:17.009] <TB1>     INFO: 29960800 events read in total (821419ms).
[16:27:45.526] <TB1>     INFO: 31029800 events read in total (849936ms).
[16:28:13.934] <TB1>     INFO: 32098600 events read in total (878344ms).
[16:28:40.667] <TB1>     INFO: 33171000 events read in total (905077ms).
[16:29:09.283] <TB1>     INFO: 34239200 events read in total (933693ms).
[16:29:37.861] <TB1>     INFO: 35308800 events read in total (962271ms).
[16:30:04.413] <TB1>     INFO: 36380200 events read in total (988823ms).
[16:30:31.716] <TB1>     INFO: 37448400 events read in total (1016126ms).
[16:31:00.495] <TB1>     INFO: 38518400 events read in total (1044905ms).
[16:31:29.180] <TB1>     INFO: 39590400 events read in total (1073590ms).
[16:31:57.732] <TB1>     INFO: 40659200 events read in total (1102142ms).
[16:32:26.348] <TB1>     INFO: 41731000 events read in total (1130758ms).
[16:32:52.818] <TB1>     INFO: 42799800 events read in total (1157228ms).
[16:33:19.137] <TB1>     INFO: 43868200 events read in total (1183547ms).
[16:33:45.434] <TB1>     INFO: 44938600 events read in total (1209844ms).
[16:34:11.752] <TB1>     INFO: 46008200 events read in total (1236162ms).
[16:34:38.066] <TB1>     INFO: 47076600 events read in total (1262476ms).
[16:35:04.372] <TB1>     INFO: 48146800 events read in total (1288782ms).
[16:35:30.710] <TB1>     INFO: 49217600 events read in total (1315120ms).
[16:35:57.027] <TB1>     INFO: 50286200 events read in total (1341437ms).
[16:36:23.365] <TB1>     INFO: 51356400 events read in total (1367775ms).
[16:36:49.666] <TB1>     INFO: 52426400 events read in total (1394076ms).
[16:37:15.969] <TB1>     INFO: 53494800 events read in total (1420379ms).
[16:37:42.267] <TB1>     INFO: 54563600 events read in total (1446677ms).
[16:38:08.591] <TB1>     INFO: 55635400 events read in total (1473001ms).
[16:38:34.869] <TB1>     INFO: 56703200 events read in total (1499279ms).
[16:39:01.206] <TB1>     INFO: 57772600 events read in total (1525616ms).
[16:39:07.060] <TB1>     INFO: 57998800 events read in total (1531470ms).
[16:39:07.060] <TB1> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 5366 Events.
[16:39:07.069] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L309> PixTest::scurveMaps errors encountered, returning empty results
[16:39:07.069] <TB1>    ERROR: <PixTestScurves.cc/scurves:L262> no scurve result histograms received?!
[16:39:07.069] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[16:39:07.070] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[16:39:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[16:39:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[16:39:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[16:39:07.070] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[16:39:07.070] <TB1>     INFO: ######################################################################
[16:39:07.070] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[16:39:07.070] <TB1>     INFO: ######################################################################
[16:39:07.195] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:39:07.537] <TB1>     INFO: Expecting 41600 events.
[16:39:11.514] <TB1>     INFO: 41600 events read in total (3261ms).
[16:39:11.515] <TB1>     INFO: Test took 4320ms.
[16:39:11.523] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:11.523] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[16:39:11.523] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:39:11.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 50, 31] has eff 0/10
[16:39:11.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 50, 31]
[16:39:11.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [10, 51, 59] has eff 0/10
[16:39:11.528] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [10, 51, 59]
[16:39:11.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 15, 76] has eff 0/10
[16:39:11.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 15, 76]
[16:39:11.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [14, 43, 72] has eff 1/10
[16:39:11.529] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [14, 43, 72]
[16:39:11.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 4
[16:39:11.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[16:39:11.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[16:39:11.532] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[16:39:11.874] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:39:12.215] <TB1>     INFO: Expecting 41600 events.
[16:39:16.259] <TB1>     INFO: 41600 events read in total (3329ms).
[16:39:16.260] <TB1>     INFO: Test took 4386ms.
[16:39:16.267] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:16.268] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:39:16.268] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[16:39:16.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.246
[16:39:16.272] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.465
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.268
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.019
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.639
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.457
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.683
[16:39:16.273] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 177
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.189
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.317
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 158
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.103
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 160
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.228
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.483
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 190
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.052
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 186
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.146
[16:39:16.274] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.492
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [17 ,5] phvalue 167
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.266
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[16:39:16.275] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[16:39:16.362] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[16:39:16.704] <TB1>     INFO: Expecting 41600 events.
[16:39:20.748] <TB1>     INFO: 41600 events read in total (3329ms).
[16:39:20.748] <TB1>     INFO: Test took 4386ms.
[16:39:20.756] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:20.756] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[16:39:20.756] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[16:39:20.760] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 42minph_roc = 9
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8472
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 90
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.0728
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 86
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9504
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7099
[16:39:20.761] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 74
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6339
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3505
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0753
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,32] phvalue 78
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.5888
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 89
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.1823
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 58
[16:39:20.762] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 44.9135
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 45
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9746
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 62
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3532
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 87
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.6401
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 91
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.6561
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 75
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8292
[16:39:20.763] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 65
[16:39:20.764] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1416
[16:39:20.764] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 66
[16:39:20.765] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[16:39:21.173] <TB1>     INFO: Expecting 2560 events.
[16:39:22.130] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:22.130] <TB1>     INFO: Test took 1365ms.
[16:39:22.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:22.131] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[16:39:22.638] <TB1>     INFO: Expecting 2560 events.
[16:39:23.595] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:23.596] <TB1>     INFO: Test took 1465ms.
[16:39:23.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:23.596] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 2 2
[16:39:24.104] <TB1>     INFO: Expecting 2560 events.
[16:39:25.060] <TB1>     INFO: 2560 events read in total (241ms).
[16:39:25.060] <TB1>     INFO: Test took 1464ms.
[16:39:25.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:25.061] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 3 3
[16:39:25.569] <TB1>     INFO: Expecting 2560 events.
[16:39:26.526] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:26.526] <TB1>     INFO: Test took 1465ms.
[16:39:26.526] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:26.527] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 4 4
[16:39:27.034] <TB1>     INFO: Expecting 2560 events.
[16:39:27.992] <TB1>     INFO: 2560 events read in total (243ms).
[16:39:27.992] <TB1>     INFO: Test took 1465ms.
[16:39:27.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:27.992] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[16:39:28.500] <TB1>     INFO: Expecting 2560 events.
[16:39:29.457] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:29.458] <TB1>     INFO: Test took 1466ms.
[16:39:29.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:29.458] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 32, 6 6
[16:39:29.966] <TB1>     INFO: Expecting 2560 events.
[16:39:30.923] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:30.923] <TB1>     INFO: Test took 1465ms.
[16:39:30.923] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:30.924] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 7 7
[16:39:31.431] <TB1>     INFO: Expecting 2560 events.
[16:39:32.389] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:32.389] <TB1>     INFO: Test took 1465ms.
[16:39:32.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:32.389] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[16:39:32.897] <TB1>     INFO: Expecting 2560 events.
[16:39:33.855] <TB1>     INFO: 2560 events read in total (243ms).
[16:39:33.855] <TB1>     INFO: Test took 1466ms.
[16:39:33.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:33.855] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[16:39:34.363] <TB1>     INFO: Expecting 2560 events.
[16:39:35.321] <TB1>     INFO: 2560 events read in total (243ms).
[16:39:35.321] <TB1>     INFO: Test took 1466ms.
[16:39:35.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:35.321] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 10 10
[16:39:35.829] <TB1>     INFO: Expecting 2560 events.
[16:39:36.786] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:36.787] <TB1>     INFO: Test took 1466ms.
[16:39:36.788] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:36.789] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 11 11
[16:39:37.295] <TB1>     INFO: Expecting 2560 events.
[16:39:38.252] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:38.252] <TB1>     INFO: Test took 1463ms.
[16:39:38.252] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:38.253] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 12 12
[16:39:38.761] <TB1>     INFO: Expecting 2560 events.
[16:39:39.718] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:39.719] <TB1>     INFO: Test took 1466ms.
[16:39:39.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:39.719] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 13 13
[16:39:40.227] <TB1>     INFO: Expecting 2560 events.
[16:39:41.184] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:41.184] <TB1>     INFO: Test took 1465ms.
[16:39:41.185] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:41.185] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 14 14
[16:39:41.692] <TB1>     INFO: Expecting 2560 events.
[16:39:42.650] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:42.650] <TB1>     INFO: Test took 1465ms.
[16:39:42.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:42.650] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[16:39:43.158] <TB1>     INFO: Expecting 2560 events.
[16:39:44.116] <TB1>     INFO: 2560 events read in total (242ms).
[16:39:44.116] <TB1>     INFO: Test took 1466ms.
[16:39:44.116] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[16:39:44.116] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC1
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[16:39:44.117] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[16:39:44.120] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:39:44.626] <TB1>     INFO: Expecting 655360 events.
[16:39:56.149] <TB1>     INFO: 655360 events read in total (10808ms).
[16:39:56.160] <TB1>     INFO: Expecting 655360 events.
[16:40:07.520] <TB1>     INFO: 655360 events read in total (10800ms).
[16:40:07.535] <TB1>     INFO: Expecting 655360 events.
[16:40:18.917] <TB1>     INFO: 655360 events read in total (10825ms).
[16:40:18.936] <TB1>     INFO: Expecting 655360 events.
[16:40:30.299] <TB1>     INFO: 655360 events read in total (10813ms).
[16:40:30.323] <TB1>     INFO: Expecting 655360 events.
[16:40:41.670] <TB1>     INFO: 655360 events read in total (10799ms).
[16:40:41.698] <TB1>     INFO: Expecting 655360 events.
[16:40:53.066] <TB1>     INFO: 655360 events read in total (10824ms).
[16:40:53.098] <TB1>     INFO: Expecting 655360 events.
[16:41:04.442] <TB1>     INFO: 655360 events read in total (10805ms).
[16:41:04.478] <TB1>     INFO: Expecting 655360 events.
[16:41:15.845] <TB1>     INFO: 655360 events read in total (10829ms).
[16:41:15.885] <TB1>     INFO: Expecting 655360 events.
[16:41:27.270] <TB1>     INFO: 655360 events read in total (10850ms).
[16:41:27.315] <TB1>     INFO: Expecting 655360 events.
[16:41:38.698] <TB1>     INFO: 655360 events read in total (10850ms).
[16:41:38.748] <TB1>     INFO: Expecting 655360 events.
[16:41:50.122] <TB1>     INFO: 655360 events read in total (10846ms).
[16:41:50.181] <TB1>     INFO: Expecting 655360 events.
[16:42:01.565] <TB1>     INFO: 655360 events read in total (10858ms).
[16:42:01.622] <TB1>     INFO: Expecting 655360 events.
[16:42:13.012] <TB1>     INFO: 655360 events read in total (10863ms).
[16:42:13.073] <TB1>     INFO: Expecting 655360 events.
[16:42:24.453] <TB1>     INFO: 655360 events read in total (10853ms).
[16:42:24.526] <TB1>     INFO: Expecting 655360 events.
[16:42:35.912] <TB1>     INFO: 655360 events read in total (10859ms).
[16:42:35.983] <TB1>     INFO: Expecting 655360 events.
[16:42:47.370] <TB1>     INFO: 655360 events read in total (10860ms).
[16:42:47.443] <TB1>     INFO: Test took 183323ms.
[16:42:47.536] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:42:47.844] <TB1>     INFO: Expecting 655360 events.
[16:42:59.360] <TB1>     INFO: 655360 events read in total (10801ms).
[16:42:59.370] <TB1>     INFO: Expecting 655360 events.
[16:43:10.698] <TB1>     INFO: 655360 events read in total (10766ms).
[16:43:10.713] <TB1>     INFO: Expecting 655360 events.
[16:43:22.048] <TB1>     INFO: 655360 events read in total (10775ms).
[16:43:22.068] <TB1>     INFO: Expecting 655360 events.
[16:43:33.426] <TB1>     INFO: 655360 events read in total (10805ms).
[16:43:33.450] <TB1>     INFO: Expecting 655360 events.
[16:43:44.789] <TB1>     INFO: 655360 events read in total (10792ms).
[16:43:44.817] <TB1>     INFO: Expecting 655360 events.
[16:43:56.166] <TB1>     INFO: 655360 events read in total (10804ms).
[16:43:56.198] <TB1>     INFO: Expecting 655360 events.
[16:44:07.483] <TB1>     INFO: 655360 events read in total (10745ms).
[16:44:07.520] <TB1>     INFO: Expecting 655360 events.
[16:44:18.873] <TB1>     INFO: 655360 events read in total (10805ms).
[16:44:18.913] <TB1>     INFO: Expecting 655360 events.
[16:44:30.288] <TB1>     INFO: 655360 events read in total (10839ms).
[16:44:30.333] <TB1>     INFO: Expecting 655360 events.
[16:44:41.709] <TB1>     INFO: 655360 events read in total (10841ms).
[16:44:41.758] <TB1>     INFO: Expecting 655360 events.
[16:44:53.126] <TB1>     INFO: 655360 events read in total (10838ms).
[16:44:53.179] <TB1>     INFO: Expecting 655360 events.
[16:45:04.545] <TB1>     INFO: 655360 events read in total (10839ms).
[16:45:04.608] <TB1>     INFO: Expecting 655360 events.
[16:45:15.941] <TB1>     INFO: 655360 events read in total (10807ms).
[16:45:15.002] <TB1>     INFO: Expecting 655360 events.
[16:45:27.371] <TB1>     INFO: 655360 events read in total (10842ms).
[16:45:27.436] <TB1>     INFO: Expecting 655360 events.
[16:45:38.812] <TB1>     INFO: 655360 events read in total (10849ms).
[16:45:38.882] <TB1>     INFO: Expecting 655360 events.
[16:45:50.244] <TB1>     INFO: 655360 events read in total (10836ms).
[16:45:50.321] <TB1>     INFO: Test took 182785ms.
[16:45:50.493] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[16:45:50.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[16:45:50.494] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[16:45:50.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[16:45:50.495] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[16:45:50.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[16:45:50.496] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.497] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[16:45:50.497] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.497] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[16:45:50.497] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[16:45:50.498] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[16:45:50.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[16:45:50.499] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[16:45:50.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[16:45:50.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[16:45:50.500] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[16:45:50.501] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.509] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.517] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:45:50.524] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[16:45:50.531] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[16:45:50.538] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.546] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.553] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.561] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.568] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.575] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[16:45:50.582] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.589] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.597] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.604] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.612] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.619] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.626] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.633] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.640] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[16:45:50.648] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[16:45:50.677] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C0.dat
[16:45:50.677] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C1.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C2.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C3.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C4.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C5.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C6.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C7.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C8.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C9.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C10.dat
[16:45:50.678] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C11.dat
[16:45:50.679] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C12.dat
[16:45:50.679] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C13.dat
[16:45:50.679] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C14.dat
[16:45:50.679] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//dacParameters35_C15.dat
[16:45:51.021] <TB1>     INFO: Expecting 41600 events.
[16:45:54.830] <TB1>     INFO: 41600 events read in total (3094ms).
[16:45:54.831] <TB1>     INFO: Test took 4149ms.
[16:45:55.474] <TB1>     INFO: Expecting 41600 events.
[16:45:59.277] <TB1>     INFO: 41600 events read in total (3088ms).
[16:45:59.277] <TB1>     INFO: Test took 4141ms.
[16:45:59.921] <TB1>     INFO: Expecting 41600 events.
[16:46:03.726] <TB1>     INFO: 41600 events read in total (3090ms).
[16:46:03.727] <TB1>     INFO: Test took 4144ms.
[16:46:04.033] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:04.165] <TB1>     INFO: Expecting 2560 events.
[16:46:05.122] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:05.122] <TB1>     INFO: Test took 1089ms.
[16:46:05.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:05.631] <TB1>     INFO: Expecting 2560 events.
[16:46:06.589] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:06.589] <TB1>     INFO: Test took 1465ms.
[16:46:06.591] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:07.098] <TB1>     INFO: Expecting 2560 events.
[16:46:08.056] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:08.056] <TB1>     INFO: Test took 1465ms.
[16:46:08.058] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:08.566] <TB1>     INFO: Expecting 2560 events.
[16:46:09.523] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:09.523] <TB1>     INFO: Test took 1465ms.
[16:46:09.525] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:10.032] <TB1>     INFO: Expecting 2560 events.
[16:46:10.990] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:10.991] <TB1>     INFO: Test took 1466ms.
[16:46:10.992] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:11.500] <TB1>     INFO: Expecting 2560 events.
[16:46:12.458] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:12.459] <TB1>     INFO: Test took 1467ms.
[16:46:12.461] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:12.968] <TB1>     INFO: Expecting 2560 events.
[16:46:13.927] <TB1>     INFO: 2560 events read in total (244ms).
[16:46:13.927] <TB1>     INFO: Test took 1466ms.
[16:46:13.929] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:14.437] <TB1>     INFO: Expecting 2560 events.
[16:46:15.395] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:15.396] <TB1>     INFO: Test took 1467ms.
[16:46:15.398] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:15.905] <TB1>     INFO: Expecting 2560 events.
[16:46:16.862] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:16.862] <TB1>     INFO: Test took 1465ms.
[16:46:16.864] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:17.371] <TB1>     INFO: Expecting 2560 events.
[16:46:18.329] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:18.329] <TB1>     INFO: Test took 1465ms.
[16:46:18.331] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:18.838] <TB1>     INFO: Expecting 2560 events.
[16:46:19.796] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:19.796] <TB1>     INFO: Test took 1465ms.
[16:46:19.798] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:20.305] <TB1>     INFO: Expecting 2560 events.
[16:46:21.262] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:21.263] <TB1>     INFO: Test took 1465ms.
[16:46:21.265] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:21.772] <TB1>     INFO: Expecting 2560 events.
[16:46:22.729] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:22.729] <TB1>     INFO: Test took 1464ms.
[16:46:22.731] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:23.238] <TB1>     INFO: Expecting 2560 events.
[16:46:24.197] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:24.198] <TB1>     INFO: Test took 1467ms.
[16:46:24.200] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:24.706] <TB1>     INFO: Expecting 2560 events.
[16:46:25.664] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:25.664] <TB1>     INFO: Test took 1464ms.
[16:46:25.667] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:26.173] <TB1>     INFO: Expecting 2560 events.
[16:46:27.131] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:27.131] <TB1>     INFO: Test took 1465ms.
[16:46:27.133] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:27.640] <TB1>     INFO: Expecting 2560 events.
[16:46:28.598] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:28.599] <TB1>     INFO: Test took 1466ms.
[16:46:28.601] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:29.108] <TB1>     INFO: Expecting 2560 events.
[16:46:30.066] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:30.066] <TB1>     INFO: Test took 1466ms.
[16:46:30.068] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:30.575] <TB1>     INFO: Expecting 2560 events.
[16:46:31.533] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:31.533] <TB1>     INFO: Test took 1465ms.
[16:46:31.535] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:32.042] <TB1>     INFO: Expecting 2560 events.
[16:46:32.000] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:32.000] <TB1>     INFO: Test took 1465ms.
[16:46:32.002] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:33.509] <TB1>     INFO: Expecting 2560 events.
[16:46:34.466] <TB1>     INFO: 2560 events read in total (242ms).
[16:46:34.467] <TB1>     INFO: Test took 1465ms.
[16:46:34.469] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:34.976] <TB1>     INFO: Expecting 2560 events.
[16:46:35.934] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:35.934] <TB1>     INFO: Test took 1465ms.
[16:46:35.936] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:36.443] <TB1>     INFO: Expecting 2560 events.
[16:46:37.401] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:37.401] <TB1>     INFO: Test took 1465ms.
[16:46:37.403] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:37.910] <TB1>     INFO: Expecting 2560 events.
[16:46:38.867] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:38.868] <TB1>     INFO: Test took 1465ms.
[16:46:38.870] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:39.377] <TB1>     INFO: Expecting 2560 events.
[16:46:40.335] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:40.335] <TB1>     INFO: Test took 1465ms.
[16:46:40.337] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:40.844] <TB1>     INFO: Expecting 2560 events.
[16:46:41.802] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:41.803] <TB1>     INFO: Test took 1466ms.
[16:46:41.805] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:42.311] <TB1>     INFO: Expecting 2560 events.
[16:46:43.269] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:43.269] <TB1>     INFO: Test took 1464ms.
[16:46:43.271] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:43.778] <TB1>     INFO: Expecting 2560 events.
[16:46:44.736] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:44.736] <TB1>     INFO: Test took 1465ms.
[16:46:44.738] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:45.245] <TB1>     INFO: Expecting 2560 events.
[16:46:46.203] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:46.203] <TB1>     INFO: Test took 1465ms.
[16:46:46.205] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:46.712] <TB1>     INFO: Expecting 2560 events.
[16:46:47.670] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:47.670] <TB1>     INFO: Test took 1465ms.
[16:46:47.672] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:48.179] <TB1>     INFO: Expecting 2560 events.
[16:46:49.137] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:49.137] <TB1>     INFO: Test took 1465ms.
[16:46:49.139] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:46:49.646] <TB1>     INFO: Expecting 2560 events.
[16:46:50.604] <TB1>     INFO: 2560 events read in total (243ms).
[16:46:50.604] <TB1>     INFO: Test took 1465ms.
[16:46:51.620] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 464 seconds
[16:46:51.620] <TB1>     INFO: PH scale (per ROC):    68  62  80  80  76  64  68  74  61  69  66  77  72  69  68  80
[16:46:51.620] <TB1>     INFO: PH offset (per ROC):  167 175 171 174 170 179 176 163 194 203 190 166 163 176 188 177
[16:46:51.789] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[16:46:51.791] <TB1>     INFO: ######################################################################
[16:46:51.792] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[16:46:51.792] <TB1>     INFO: ######################################################################
[16:46:51.792] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[16:46:51.803] <TB1>     INFO: scanning low vcal = 10
[16:46:52.144] <TB1>     INFO: Expecting 41600 events.
[16:46:55.852] <TB1>     INFO: 41600 events read in total (2993ms).
[16:46:55.852] <TB1>     INFO: Test took 4049ms.
[16:46:55.854] <TB1>     INFO: scanning low vcal = 20
[16:46:56.361] <TB1>     INFO: Expecting 41600 events.
[16:47:00.078] <TB1>     INFO: 41600 events read in total (3002ms).
[16:47:00.080] <TB1>     INFO: Test took 4226ms.
[16:47:00.082] <TB1>     INFO: scanning low vcal = 30
[16:47:00.586] <TB1>     INFO: Expecting 41600 events.
[16:47:04.306] <TB1>     INFO: 41600 events read in total (3005ms).
[16:47:04.306] <TB1>     INFO: Test took 4224ms.
[16:47:04.308] <TB1>     INFO: scanning low vcal = 40
[16:47:04.809] <TB1>     INFO: Expecting 41600 events.
[16:47:09.018] <TB1>     INFO: 41600 events read in total (3494ms).
[16:47:09.019] <TB1>     INFO: Test took 4711ms.
[16:47:09.022] <TB1>     INFO: scanning low vcal = 50
[16:47:09.443] <TB1>     INFO: Expecting 41600 events.
[16:47:13.673] <TB1>     INFO: 41600 events read in total (3515ms).
[16:47:13.673] <TB1>     INFO: Test took 4651ms.
[16:47:13.677] <TB1>     INFO: scanning low vcal = 60
[16:47:14.097] <TB1>     INFO: Expecting 41600 events.
[16:47:18.324] <TB1>     INFO: 41600 events read in total (3512ms).
[16:47:18.325] <TB1>     INFO: Test took 4648ms.
[16:47:18.328] <TB1>     INFO: scanning low vcal = 70
[16:47:18.751] <TB1>     INFO: Expecting 41600 events.
[16:47:22.983] <TB1>     INFO: 41600 events read in total (3517ms).
[16:47:22.983] <TB1>     INFO: Test took 4655ms.
[16:47:22.986] <TB1>     INFO: scanning low vcal = 80
[16:47:23.408] <TB1>     INFO: Expecting 41600 events.
[16:47:27.645] <TB1>     INFO: 41600 events read in total (3522ms).
[16:47:27.646] <TB1>     INFO: Test took 4660ms.
[16:47:27.649] <TB1>     INFO: scanning low vcal = 90
[16:47:28.071] <TB1>     INFO: Expecting 41600 events.
[16:47:32.301] <TB1>     INFO: 41600 events read in total (3515ms).
[16:47:32.302] <TB1>     INFO: Test took 4653ms.
[16:47:32.306] <TB1>     INFO: scanning low vcal = 100
[16:47:32.726] <TB1>     INFO: Expecting 41600 events.
[16:47:37.087] <TB1>     INFO: 41600 events read in total (3646ms).
[16:47:37.087] <TB1>     INFO: Test took 4781ms.
[16:47:37.090] <TB1>     INFO: scanning low vcal = 110
[16:47:37.512] <TB1>     INFO: Expecting 41600 events.
[16:47:41.743] <TB1>     INFO: 41600 events read in total (3516ms).
[16:47:41.744] <TB1>     INFO: Test took 4653ms.
[16:47:41.747] <TB1>     INFO: scanning low vcal = 120
[16:47:42.169] <TB1>     INFO: Expecting 41600 events.
[16:47:46.397] <TB1>     INFO: 41600 events read in total (3514ms).
[16:47:46.398] <TB1>     INFO: Test took 4651ms.
[16:47:46.401] <TB1>     INFO: scanning low vcal = 130
[16:47:46.823] <TB1>     INFO: Expecting 41600 events.
[16:47:51.055] <TB1>     INFO: 41600 events read in total (3517ms).
[16:47:51.055] <TB1>     INFO: Test took 4654ms.
[16:47:51.058] <TB1>     INFO: scanning low vcal = 140
[16:47:51.480] <TB1>     INFO: Expecting 41600 events.
[16:47:55.710] <TB1>     INFO: 41600 events read in total (3515ms).
[16:47:55.711] <TB1>     INFO: Test took 4652ms.
[16:47:55.714] <TB1>     INFO: scanning low vcal = 150
[16:47:56.135] <TB1>     INFO: Expecting 41600 events.
[16:48:00.365] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:00.366] <TB1>     INFO: Test took 4651ms.
[16:48:00.369] <TB1>     INFO: scanning low vcal = 160
[16:48:00.790] <TB1>     INFO: Expecting 41600 events.
[16:48:05.022] <TB1>     INFO: 41600 events read in total (3517ms).
[16:48:05.022] <TB1>     INFO: Test took 4653ms.
[16:48:05.026] <TB1>     INFO: scanning low vcal = 170
[16:48:05.448] <TB1>     INFO: Expecting 41600 events.
[16:48:09.677] <TB1>     INFO: 41600 events read in total (3514ms).
[16:48:09.677] <TB1>     INFO: Test took 4651ms.
[16:48:09.683] <TB1>     INFO: scanning low vcal = 180
[16:48:10.102] <TB1>     INFO: Expecting 41600 events.
[16:48:14.334] <TB1>     INFO: 41600 events read in total (3517ms).
[16:48:14.335] <TB1>     INFO: Test took 4652ms.
[16:48:14.338] <TB1>     INFO: scanning low vcal = 190
[16:48:14.759] <TB1>     INFO: Expecting 41600 events.
[16:48:18.994] <TB1>     INFO: 41600 events read in total (3520ms).
[16:48:18.994] <TB1>     INFO: Test took 4656ms.
[16:48:18.998] <TB1>     INFO: scanning low vcal = 200
[16:48:19.419] <TB1>     INFO: Expecting 41600 events.
[16:48:23.649] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:23.650] <TB1>     INFO: Test took 4652ms.
[16:48:23.653] <TB1>     INFO: scanning low vcal = 210
[16:48:24.074] <TB1>     INFO: Expecting 41600 events.
[16:48:28.305] <TB1>     INFO: 41600 events read in total (3516ms).
[16:48:28.305] <TB1>     INFO: Test took 4652ms.
[16:48:28.309] <TB1>     INFO: scanning low vcal = 220
[16:48:28.730] <TB1>     INFO: Expecting 41600 events.
[16:48:32.960] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:32.961] <TB1>     INFO: Test took 4652ms.
[16:48:32.964] <TB1>     INFO: scanning low vcal = 230
[16:48:33.386] <TB1>     INFO: Expecting 41600 events.
[16:48:37.616] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:37.617] <TB1>     INFO: Test took 4653ms.
[16:48:37.620] <TB1>     INFO: scanning low vcal = 240
[16:48:38.042] <TB1>     INFO: Expecting 41600 events.
[16:48:42.272] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:42.273] <TB1>     INFO: Test took 4653ms.
[16:48:42.276] <TB1>     INFO: scanning low vcal = 250
[16:48:42.696] <TB1>     INFO: Expecting 41600 events.
[16:48:46.926] <TB1>     INFO: 41600 events read in total (3515ms).
[16:48:46.927] <TB1>     INFO: Test took 4651ms.
[16:48:46.931] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[16:48:47.352] <TB1>     INFO: Expecting 41600 events.
[16:48:51.580] <TB1>     INFO: 41600 events read in total (3513ms).
[16:48:51.581] <TB1>     INFO: Test took 4649ms.
[16:48:51.584] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[16:48:52.007] <TB1>     INFO: Expecting 41600 events.
[16:48:56.239] <TB1>     INFO: 41600 events read in total (3517ms).
[16:48:56.240] <TB1>     INFO: Test took 4656ms.
[16:48:56.243] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[16:48:56.665] <TB1>     INFO: Expecting 41600 events.
[16:49:00.894] <TB1>     INFO: 41600 events read in total (3514ms).
[16:49:00.895] <TB1>     INFO: Test took 4652ms.
[16:49:00.899] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[16:49:01.319] <TB1>     INFO: Expecting 41600 events.
[16:49:05.549] <TB1>     INFO: 41600 events read in total (3515ms).
[16:49:05.549] <TB1>     INFO: Test took 4650ms.
[16:49:05.553] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[16:49:05.974] <TB1>     INFO: Expecting 41600 events.
[16:49:10.205] <TB1>     INFO: 41600 events read in total (3516ms).
[16:49:10.206] <TB1>     INFO: Test took 4653ms.
[16:49:10.731] <TB1>     INFO: PixTestGainPedestal::measure() done 
[16:49:10.733] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[16:49:10.733] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[16:49:10.734] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[16:49:10.735] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[16:49:10.736] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[16:49:10.736] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[16:49:47.453] <TB1>     INFO: PixTestGainPedestal::fit() done
[16:49:47.453] <TB1>     INFO: non-linearity mean:  0.958 0.952 0.960 0.966 0.956 0.952 0.955 0.951 0.953 0.956 0.953 0.955 0.957 0.959 0.957 0.959
[16:49:47.453] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.005 0.006 0.006 0.006 0.007 0.007 0.007 0.007 0.006 0.006 0.006 0.006 0.006
[16:49:47.453] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[16:49:47.475] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[16:49:47.497] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[16:49:47.519] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[16:49:47.541] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[16:49:47.563] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[16:49:47.585] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[16:49:47.607] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[16:49:47.629] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[16:49:47.652] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[16:49:47.674] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[16:49:47.696] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[16:49:47.718] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[16:49:47.740] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[16:49:47.763] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[16:49:47.784] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-3-31_FPIXTest-17C-FNAL-160822-1459-150V_2016-08-22_14h59m_1471895948//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[16:49:47.807] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[16:49:47.807] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[16:49:47.814] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[16:49:47.814] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[16:49:47.817] <TB1>     INFO: ######################################################################
[16:49:47.817] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[16:49:47.817] <TB1>     INFO: ######################################################################
[16:49:47.819] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[16:49:47.829] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:49:47.829] <TB1>     INFO:     run 1 of 1
[16:49:47.829] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:48.170] <TB1>     INFO: Expecting 3120000 events.
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (59) !=  TBM ID (127)
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (4) != Token Chain Length (8)
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (128) !=  TBM ID (59)
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03e 8000 47e8 305 244f 47e8 47e8 47eb 47e8 47e8 47e8 305 2440 47eb e022 c000 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a039 80c0 47e9 305 244f 47e9 47e9 47e8 47e8 47e9 47e9 47e8 e022 c000 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 2 ====== a03a 8000 47e8 305 244e 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a07f 8087 47e8 47e8 47e9 47e8 e022 c000 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03b 8040 47e8 305 2462 47e8 47e8 47e9 47e8 47e8 47e8 47e9 e022 c000 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03c 80b1 47e9 305 244e 47e9 47e9 47e8 47e8 47e9 47e8 305 2440 47e8 e022 c000 
[16:50:35.672] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a03d 80c0 47e8 305 2462 47e8 47e8 47e8 47e8 47e8 47e8 305 2440 47e8 e022 c000 
[16:50:36.888] <TB1> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[16:50:36.906] <TB1>     INFO: 0 events read in total (48022ms).
[16:51:25.201] <TB1>     INFO: 1305250 events read in total (96316ms).
[16:51:44.310] <TB1>     INFO: 1818265 events read in total (115426ms).
[16:51:44.315] <TB1> CRITICAL: <hal.cc/MultiRocAllPixelsDacScan:L958> Incomplete DAQ data readout! Missing 260347 Events.
[16:51:44.324] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #1
[16:51:44.664] <TB1>     INFO: Expecting 3120000 events.
[16:52:33.433] <TB1>     INFO: 1301755 events read in total (48054ms).
[16:53:21.594] <TB1>     INFO: 2606930 events read in total (96215ms).
[16:53:40.730] <TB1>     INFO: 3120000 events read in total (115351ms).
[16:53:40.770] <TB1>     INFO: Test took 116447ms.
[16:53:40.842] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:53:40.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:53:42.288] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:53:43.637] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:45.097] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:46.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:47.937] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:49.376] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:53:50.723] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:53:52.081] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:53:53.502] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:53:54.949] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:56.384] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:57.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:59.139] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:00.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:02.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:03.387] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385110016
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2725, RMS = 1.49576
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0561, RMS = 1.83084
[16:54:03.417] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5252, RMS = 1.06002
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5769, RMS = 1.41379
[16:54:03.418] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.8477, RMS = 1.8549
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.624, RMS = 2.09375
[16:54:03.419] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8466, RMS = 1.31441
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.2346, RMS = 1.78907
[16:54:03.421] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.0434, RMS = 1.77825
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.4106, RMS = 1.72457
[16:54:03.422] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5615, RMS = 1.61365
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.609, RMS = 1.41485
[16:54:03.423] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4638, RMS = 1.62337
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.3563, RMS = 2.04237
[16:54:03.424] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2848, RMS = 0.872443
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0781, RMS = 1.3685
[16:54:03.425] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.3424, RMS = 1.722
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2896, RMS = 2.02735
[16:54:03.427] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.1, RMS = 1.73115
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3359, RMS = 2.11391
[16:54:03.428] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1048, RMS = 2.12756
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1301, RMS = 2.20391
[16:54:03.429] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[16:54:03.430] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[16:54:03.430] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9303, RMS = 1.22437
[16:54:03.431] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[16:54:03.431] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[16:54:03.431] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.8661, RMS = 1.57955
[16:54:03.431] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.2923, RMS = 1.77448
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.8458, RMS = 1.79703
[16:54:03.432] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.3976, RMS = 1.64676
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8143, RMS = 1.78084
[16:54:03.433] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7835, RMS = 1.74616
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.0852, RMS = 1.62482
[16:54:03.434] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0058, RMS = 0.902371
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.2652, RMS = 1.2738
[16:54:03.436] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[16:54:03.441] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 255 seconds
[16:54:03.441] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    1   14    0    0    4
[16:54:03.441] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[16:54:03.536] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[16:54:03.536] <TB1>     INFO: enter test to run
[16:54:03.536] <TB1>     INFO:   test:  no parameter change
[16:54:03.536] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[16:54:03.537] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[16:54:03.537] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[16:54:03.537] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[16:54:03.898] <TB1>    QUIET: Connection to board 26 closed.
[16:54:03.898] <TB1>     INFO: pXar: this is the end, my friend
[16:54:03.898] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
