// Seed: 4267249555
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  assign module_1.id_14 = 0;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_8  = 32'd37
) (
    output wire id_0,
    output uwire id_1,
    output wand id_2,
    input wire id_3,
    output tri1 id_4,
    output wire id_5,
    output wor id_6,
    output wor id_7,
    input wand _id_8,
    output wire id_9,
    input supply1 _id_10,
    input wor id_11
    , id_13
);
  tri0 id_14;
  assign id_14 = 1;
  logic id_15[-1  !=  id_8 : id_10];
  assign id_15 = -1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_15,
      id_14,
      id_13,
      id_14,
      id_13,
      id_14,
      id_13,
      id_13,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_14,
      id_15,
      id_13,
      id_13,
      id_15
  );
  assign id_7 = 1;
  wire id_16;
endmodule
