m255
K3
z0
13
cModel Technology
Z0 dC:\altera\13.0sp1
T_opt
V]7XRFcgJcGgVeMT`?]3GH3
04 4 4 work proc fast 0
=1-e0d55ef48eaa-5d93a03f-237-36a0
Z1 o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
!s110 1569955903
T_opt1
V>V2TemhzGBlaG@ePkEA_X2
04 9 4 work processor fast 0
=1-e0d55ef48eaa-5d912ce0-28e-1d74
R1
R2
n@_opt1
R3
R0
!s110 1569795296
vaddsub
Z4 !s110 1570096628
!i10b 1
!s100 ?^M_UK9>AHW_3hm30D=Im3
IbFUf>Rf2a?d<^YM6AYY<a3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor
Z7 w1570095948
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/addsub.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/addsub.v
L0 1
Z8 OP;L;10.4a;61
r1
!s85 0
31
Z9 !s108 1570096628.000000
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/addsub.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/addsub.v|
!s101 -O0
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
vdec3to8
R4
!i10b 1
!s100 IWGo]4Z6cG1^P4D=XZMM?0
IX@U5RkUiQ:gL:_aibQIW]0
R5
R6
Z11 w1570095949
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/dec3to8.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/dec3to8.v
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/dec3to8.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/dec3to8.v|
!s101 -O0
!i113 1
R10
vhexto7segment
R4
!i10b 1
!s100 DW5a3M0iOD]nU;DRnVNnn0
IJ]:n8>fAcKd5bVcL3?_mJ2
R5
R6
w1566592938
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/hexto7segment.v|
!s101 -O0
!i113 1
R10
vIRn
R4
!i10b 1
!s100 mgY2AQHk4aOiM[?EzW4Bl3
IKicHjUIe:6TkO=;`8R9aN2
R5
R6
R7
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/IRn.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/IRn.v
L0 1
R8
r1
!s85 0
31
R9
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/IRn.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/IRn.v|
!s101 -O0
!i113 1
R10
n@i@rn
vmux
Z12 !s110 1570096629
!i10b 1
!s100 [aQnJW^MK3lM:EOH=Kc382
I[a6GEQ<e0CGMPD=IFabNW2
R5
R6
R11
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/mux.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/mux.v
L0 1
R8
r1
!s85 0
31
Z13 !s108 1570096629.000000
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/mux.v|
!s101 -O0
!i113 1
R10
vproc
R12
!i10b 1
!s100 lP9W_L9nc2Vj=DYQNP^QI3
IPeDTg^z6DYi:]PXXITE8W1
R5
R6
R11
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/proc.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/proc.v
L0 1
R8
r1
!s85 0
31
R13
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/proc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/proc.v|
!s101 -O0
!i113 1
R10
vprocessor
Z14 !s110 1570096630
!i10b 1
!s100 0cCUlDzF9OMYZVm_:2h=<1
IiOcdPo6<755_QUG>bYEX33
R5
R6
w1570096567
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/processor.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/processor.v
L0 1
R8
r1
!s85 0
31
Z15 !s108 1570096630.000000
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/processor.v|
!s101 -O0
!i113 1
R10
vregn
R14
!i10b 1
!s100 _[7ZKR>@KHK`_?E;NBO=;3
InBh?JKnbaiS9G3i;4^>>H3
R5
R6
R11
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/regn.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/regn.v
L0 1
R8
r1
!s85 0
31
R15
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/regn.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/regn.v|
!s101 -O0
!i113 1
R10
vupcount
R14
!i10b 1
!s100 a0YR6giRMC5F<KedFzR9>2
If=0D?D=h9g@9Gi[[P@aGL1
R5
R6
R11
8C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/upcount.v
FC:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/upcount.v
L0 1
R8
r1
!s85 0
31
R15
!s107 C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/upcount.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/thiag/Documents/Engenharia de Computacao/4 Semestre/AOC II/LAOC/VerilogProcessor/upcount.v|
!s101 -O0
!i113 1
R10
