# Integrated_earlgrey Pinout and Pinmux Connectivity Tables
<!--
DO NOT EDIT THIS FILE DIRECTLY.
It has been generated with the following command:
util/topgen.py -t hw/top_integrated_earlgrey/data/top_integrated_earlgrey.hjson -o hw/top_integrated_earlgrey/
-->
|  Target Name  |  #IO Banks  |  #Muxed Pads  |  #Direct Pads  |  #Manual Pads  |  #Total Pads  |      Pinout / Pinmux Tables       |
|:-------------:|:-----------:|:-------------:|:--------------:|:--------------:|:-------------:|:---------------------------------:|
|     ASIC      |      4      |      47       |       14       |       9        |      70       | [Pinout Table](./pinout_asic.md)  |
|     CW310     |      4      |      47       |       14       |       14       |      75       | [Pinout Table](./pinout_cw310.md) |
|     CW340     |      4      |      47       |       14       |       13       |      74       | [Pinout Table](./pinout_cw340.md) |
