$date
	Tue Sep  9 13:10:13 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_adder_nonblocking $end
$var wire 3 ! sum [2:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module dut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var reg 3 & sum [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#5
b11 !
b11 &
b10 #
b10 %
b1 "
b1 $
#10
b100 !
b100 &
b1 #
b1 %
b11 "
b11 $
#15
b101 !
b101 &
b11 #
b11 %
b10 "
b10 $
#25
