Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 23:00:34 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_Cascade_v2_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                  Instance                                  |                                    Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                               |                                                                        (top) |       1564 |       1374 |       0 |  190 | 1725 |      0 |      0 |    0 |        110 |
|   bd_0_i                                                                   |                                                                         bd_0 |       1564 |       1374 |       0 |  190 | 1725 |      0 |      0 |    0 |        110 |
|     hls_inst                                                               |                                                              bd_0_hls_inst_0 |       1564 |       1374 |       0 |  190 | 1725 |      0 |      0 |    0 |        110 |
|       (hls_inst)                                                           |                                                              bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                 |                                               bd_0_hls_inst_0_FIR_Cascade_v2 |       1564 |       1374 |       0 |  190 | 1725 |      0 |      0 |    0 |        110 |
|         (inst)                                                             |                                               bd_0_hls_inst_0_FIR_Cascade_v2 |          6 |          6 |       0 |    0 |  582 |      0 |      0 |    0 |          0 |
|         grp_FIR_filter_1_fu_440                                            |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_1 |        177 |        129 |       0 |   48 |  305 |      0 |      0 |    0 |          2 |
|           (grp_FIR_filter_1_fu_440)                                        |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_1 |        135 |         87 |       0 |   48 |  305 |      0 |      0 |    0 |          0 |
|           ama_addmuladd_16s_16s_10s_32s_32_4_0_U91                         |          bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_26s_32_4_0_U90                               |                bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U        |        bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_2_fu_430                                            |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_2 |        210 |        130 |       0 |   80 |  273 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_2_fu_430)                                        |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_2 |        136 |         56 |       0 |   80 |  273 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_0_U12                                |                 bd_0_hls_inst_0_FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13                        |         bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U | bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_0_U14                         |          bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 |         46 |         46 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_fu_405                                              |                                    bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter |        152 |        120 |       0 |   32 |  131 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_fu_405)                                          |                                    bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter |         80 |         48 |       0 |   32 |  131 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_13s_29s_29_4_0_U2                                 |               bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0_2 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U         |       bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_5 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_15ns_30s_32_4_0_U3                                |              bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_3 |         70 |         70 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U        |      bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_4 |         70 |         70 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_fu_419                                              |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_0 |         60 |         30 |       0 |   30 |  121 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_fu_419)                                          |                                  bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_0 |         45 |         15 |       0 |   30 |  121 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_13s_29s_29_4_0_U2                                 |                 bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U         |         bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_15ns_30s_32_4_0_U3                                |                bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U        |        bd_0_hls_inst_0_FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         ref_tmp_FIR_filter_transposed_fu_449                               |                         bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_transposed |        893 |        893 |       0 |    0 |  241 |      0 |      0 |    0 |         99 |
|           (ref_tmp_FIR_filter_transposed_fu_449)                           |                         bd_0_hls_inst_0_FIR_Cascade_v2_FIR_filter_transposed |        893 |        893 |       0 |    0 |  241 |      0 |      0 |    0 |         98 |
|           mul_16s_8ns_23_1_1_U24                                           |                            bd_0_hls_inst_0_FIR_Cascade_v2_mul_16s_8ns_23_1_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         regslice_both_input_r_U                                            |                                 bd_0_hls_inst_0_FIR_Cascade_v2_regslice_both |         35 |         35 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                                           |                               bd_0_hls_inst_0_FIR_Cascade_v2_regslice_both_1 |         31 |         31 |       0 |    0 |   35 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


