static bool F_1 ( unsigned int V_1 )\r\n{\r\nint V_2 ;\r\nfor ( V_2 = 0 ; V_2 < V_3 ; V_2 ++ )\r\nif ( V_4 [ V_1 ] [ V_2 ] )\r\nreturn false ;\r\nreturn true ;\r\n}\r\nstatic void F_2 ( unsigned int V_1 , unsigned int V_5 )\r\n{\r\nunsigned long V_6 ;\r\nif ( ! V_7 )\r\nF_3 () ;\r\nV_6 = F_4 ( V_7 + V_8 ) ;\r\nif ( V_5 )\r\nV_6 |= 1 << V_1 ;\r\nelse\r\nV_6 &= ~ ( 1 << V_1 ) ;\r\nF_5 ( V_6 , V_7 + V_8 ) ;\r\ndo {\r\nF_6 () ;\r\n} while ( V_6 != F_4 ( V_7 + V_8 ) );\r\n}\r\nstatic int F_7 ( unsigned int V_9 , unsigned int V_1 )\r\n{\r\nunsigned long V_6 ;\r\nvoid T_1 * V_10 , * V_11 ;\r\nif ( ! V_12 )\r\nreturn - V_13 ;\r\nif ( V_1 >= V_14 || V_9 >= V_3 )\r\nreturn - V_15 ;\r\nF_8 ( & V_16 ) ;\r\nif ( V_4 [ V_1 ] [ V_9 ] )\r\ngoto V_17;\r\nV_10 = V_12 + F_9 ( V_1 ) ;\r\nV_11 = V_12 + F_10 ( V_1 ) ;\r\nif ( F_1 ( V_1 ) ) {\r\nV_6 = V_18 ;\r\nF_5 ( V_6 , V_10 ) ;\r\ndo {\r\nF_6 () ;\r\nV_6 = F_4 ( V_11 ) ;\r\n} while ( V_6 & V_19 );\r\n}\r\nV_6 = F_11 ( V_9 ) | F_12 ( V_9 ) | \\r\nF_13 ( V_9 ) ;\r\nF_5 ( V_6 , V_10 ) ;\r\ndo {\r\nF_6 () ;\r\n} while ( V_6 == F_4 ( V_11 ) );\r\nF_14 ( 20 ) ;\r\nV_17:\r\nV_4 [ V_1 ] [ V_9 ] ++ ;\r\nF_15 ( & V_16 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nunsigned int V_20 , V_9 , V_1 ;\r\nbool V_21 = false , V_22 = false ;\r\nV_20 = F_17 () ;\r\nV_9 = F_18 ( V_20 , 0 ) ;\r\nV_1 = F_18 ( V_20 , 1 ) ;\r\nF_19 ( V_9 , V_1 ) ;\r\nF_20 ( & V_16 ) ;\r\nF_21 ( F_22 ( V_1 ) != V_23 ) ;\r\nV_4 [ V_1 ] [ V_9 ] -- ;\r\nif ( V_4 [ V_1 ] [ V_9 ] == 1 ) {\r\nV_21 = true ;\r\n} else if ( V_4 [ V_1 ] [ V_9 ] > 1 ) {\r\nF_23 ( L_1 , V_1 , V_9 ) ;\r\nF_3 () ;\r\n}\r\nV_22 = F_1 ( V_1 ) ;\r\nif ( V_22 && F_24 ( V_9 , V_1 ) ) {\r\nF_25 ( & V_16 ) ;\r\nasm volatile(\r\n"mcr p15, 1, %0, c15, c0, 3 \n\t"\r\n"isb \n\t"\r\n"dsb "\r\n: : "r" (0x400) );\r\nF_26 ( V_24 ) ;\r\nF_2 ( V_1 , 0 ) ;\r\nF_27 ( V_1 , V_25 ) ;\r\n} else {\r\nF_25 ( & V_16 ) ;\r\nF_26 ( V_26 ) ;\r\n}\r\nF_28 ( V_9 , V_1 ) ;\r\nif ( ! V_21 )\r\nF_29 () ;\r\n}\r\nstatic int F_30 ( unsigned int V_9 , unsigned int V_1 )\r\n{\r\nunsigned int V_6 , V_27 , V_28 ;\r\nint V_29 = - V_30 ;\r\nF_21 ( V_1 >= V_14 ||\r\nV_9 >= V_3 ) ;\r\nV_28 = V_31 / V_32 ;\r\nF_8 ( & V_16 ) ;\r\nfor ( V_27 = 0 ; V_27 < V_28 ; V_27 ++ ) {\r\nif ( V_4 [ V_1 ] [ V_9 ] ) {\r\nV_29 = - V_33 ;\r\ngoto V_34;\r\n}\r\nF_6 () ;\r\nV_6 = F_4 ( V_12 + F_10 ( V_1 ) ) ;\r\nif ( V_6 & F_31 ( V_9 ) )\r\nbreak;\r\nF_15 ( & V_16 ) ;\r\nF_32 ( V_32 ) ;\r\nF_8 ( & V_16 ) ;\r\n}\r\nif ( V_27 >= V_28 )\r\ngoto V_34;\r\nV_6 = F_11 ( V_9 ) | F_12 ( V_9 ) | \\r\nF_13 ( V_9 ) ;\r\nF_5 ( V_6 , V_12 + F_33 ( V_1 ) ) ;\r\nfor ( V_27 = 0 ; V_27 < V_28 ; V_27 ++ ) {\r\nF_6 () ;\r\nV_6 = F_4 ( V_12 + F_10 ( V_1 ) ) ;\r\nif ( V_6 & F_34 ( V_9 ) )\r\nbreak;\r\n}\r\nif ( V_27 >= V_28 )\r\ngoto V_34;\r\nF_15 ( & V_16 ) ;\r\nreturn 0 ;\r\nV_34:\r\nF_15 ( & V_16 ) ;\r\nreturn V_29 ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nunsigned int V_20 , V_9 , V_1 ;\r\nV_20 = F_17 () ;\r\nV_9 = F_18 ( V_20 , 0 ) ;\r\nV_1 = F_18 ( V_20 , 1 ) ;\r\nF_20 ( & V_16 ) ;\r\nif ( ! V_4 [ V_1 ] [ V_9 ] )\r\nV_4 [ V_1 ] [ V_9 ] = 1 ;\r\nF_25 ( & V_16 ) ;\r\n}\r\nstatic void T_2 F_36 ( unsigned int V_35 )\r\n{\r\nasm volatile (" \n"\r\n" cmp r0, #0 \n"\r\n" bxeq lr \n"\r\n" adr r2, 2f \n"\r\n" ldmia r2, {r1, r3} \n"\r\n" sub r0, r2, r1 \n"\r\n" ldr r2, [r0, r3] \n"\r\n" mrc p15, 0, r0, c0, c0, 5 \n"\r\n" ubfx r1, r0, #8, #8 \n"\r\n" mov r0, #1 \n"\r\n" mov r3, r0, lsl r1 \n"\r\n" ldr r0, [r2, #"__stringify(FAB_SF_MODE)"] \n"\r\n" tst r0, r3 \n"\r\n" bxne lr \n"\r\n" orr r1, r0, r3 \n"\r\n" str r1, [r2, #"__stringify(FAB_SF_MODE)"] \n"\r\n"1: ldr r0, [r2, #"__stringify(FAB_SF_MODE)"] \n"\r\n" tst r0, r3 \n"\r\n" beq 1b \n"\r\n" bx lr \n"\r\n" .align 2 \n"\r\n"2: .word . \n"\r\n" .word fabric_phys_addr \n"\r\n);\r\n}\r\nstatic bool T_3 F_37 ( void )\r\n{\r\nunsigned int V_20 , V_9 , V_1 ;\r\nV_20 = F_17 () ;\r\nV_9 = F_18 ( V_20 , 0 ) ;\r\nV_1 = F_18 ( V_20 , 1 ) ;\r\nif ( V_1 >= V_14 ||\r\nV_9 >= V_3 ) {\r\nF_23 ( L_2 , V_36 ) ;\r\nreturn false ;\r\n}\r\nF_2 ( V_1 , 1 ) ;\r\nV_4 [ V_1 ] [ V_9 ] = 1 ;\r\nreturn true ;\r\n}\r\nstatic int T_3 F_38 ( void )\r\n{\r\nstruct V_37 * V_38 , * V_39 , * V_40 ;\r\nstruct V_41 V_42 ;\r\nvoid T_1 * V_43 ;\r\nint V_29 = - V_13 ;\r\nV_38 = F_39 ( NULL , NULL , L_3 ) ;\r\nif ( ! V_38 )\r\ngoto V_34;\r\nV_29 = F_40 ( V_38 , L_4 ,\r\n& V_44 [ 0 ] , 4 ) ;\r\nif ( V_29 )\r\ngoto V_34;\r\nV_39 = F_39 ( NULL , NULL , L_5 ) ;\r\nif ( ! V_39 )\r\ngoto V_34;\r\nV_40 = F_39 ( NULL , NULL , L_6 ) ;\r\nif ( ! V_40 )\r\ngoto V_34;\r\nV_29 = F_41 ( V_44 [ 0 ] , V_44 [ 1 ] ) ;\r\nif ( V_29 )\r\ngoto V_34;\r\nV_43 = F_42 ( V_44 [ 2 ] , V_44 [ 3 ] ) ;\r\nif ( ! V_43 ) {\r\nF_23 ( L_7 ) ;\r\nV_29 = - V_45 ;\r\ngoto V_46;\r\n}\r\nV_12 = F_43 ( V_39 , 0 ) ;\r\nif ( ! V_12 ) {\r\nF_23 ( L_8 ) ;\r\nV_29 = - V_45 ;\r\ngoto V_47;\r\n}\r\nV_29 = F_44 ( V_40 , 0 , & V_42 ) ;\r\nif ( V_29 ) {\r\nF_23 ( L_9 ) ;\r\ngoto V_48;\r\n}\r\nV_49 = V_42 . V_50 ;\r\nF_45 ( & V_49 ) ;\r\nV_7 = F_43 ( V_40 , 0 ) ;\r\nif ( ! V_7 ) {\r\nF_23 ( L_10 ) ;\r\nV_29 = - V_45 ;\r\ngoto V_48;\r\n}\r\nif ( ! F_37 () ) {\r\nV_29 = - V_15 ;\r\ngoto V_51;\r\n}\r\nV_29 = F_46 ( & V_52 ) ;\r\nif ( V_29 ) {\r\ngoto V_51;\r\n}\r\nF_5 ( V_44 [ 0 ] , V_43 ) ;\r\nF_5 ( 0xa5a5a5a5 , V_43 + 4 ) ;\r\nF_5 ( F_47 ( V_53 ) , V_43 + 8 ) ;\r\nF_5 ( 0 , V_43 + 12 ) ;\r\nF_48 ( V_43 ) ;\r\nF_49 ( F_36 ) ;\r\nF_50 () ;\r\nF_51 ( L_11 ) ;\r\nreturn V_29 ;\r\nV_51:\r\nF_48 ( V_7 ) ;\r\nV_48:\r\nF_48 ( V_12 ) ;\r\nV_47:\r\nF_48 ( V_43 ) ;\r\nV_46:\r\nF_52 ( V_44 [ 0 ] , V_44 [ 1 ] ) ;\r\nV_34:\r\nreturn V_29 ;\r\n}
