// Seed: 826412629
module module_0 (
    output supply1 id_0,
    input  supply0 id_1
);
  assign id_0 = (-1);
endmodule
module module_1 #(
    parameter id_2 = 32'd62,
    parameter id_5 = 32'd27,
    parameter id_8 = 32'd90,
    parameter id_9 = 32'd59
) (
    output wor id_0,
    output wire id_1,
    output wand _id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 _id_5[-1 'h0 ^  ~  id_5 : 1 'b0]
);
  logic id_7[1  -  (  id_2  ) : id_2];
  module_0 modCall_1 (
      id_0,
      id_4
  );
  wire _id_8, _id_9;
  wire id_10[id_8  -  (  id_5  ) : id_9];
endmodule
