{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702738815257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702738815258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 22:00:15 2023 " "Processing started: Sat Dec 16 22:00:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702738815258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702738815258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DECODER -c DECODER " "Command: quartus_map --read_settings_files=on --write_settings_files=off DECODER -c DECODER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702738815259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702738815804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702738815804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder.vhd 2 1 " "Using design file decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-rtl " "Found design unit 1: DECODER-rtl" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702738826655 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702738826655 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702738826655 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DECODER " "Elaborating entity \"DECODER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702738826661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION decoder.vhd(17) " "VHDL Process Statement warning at decoder.vhd(17): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702738826674 "|DECODER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION decoder.vhd(18) " "VHDL Process Statement warning at decoder.vhd(18): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702738826674 "|DECODER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION decoder.vhd(19) " "VHDL Process Statement warning at decoder.vhd(19): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702738826674 "|DECODER"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INSTRUCTION decoder.vhd(20) " "VHDL Process Statement warning at decoder.vhd(20): signal \"INSTRUCTION\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1702738826675 "|DECODER"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702738827494 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702738827494 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[0\] " "No output dependent on input pin \"PRG_CNT\[0\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[1\] " "No output dependent on input pin \"PRG_CNT\[1\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[2\] " "No output dependent on input pin \"PRG_CNT\[2\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[3\] " "No output dependent on input pin \"PRG_CNT\[3\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[4\] " "No output dependent on input pin \"PRG_CNT\[4\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[5\] " "No output dependent on input pin \"PRG_CNT\[5\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[6\] " "No output dependent on input pin \"PRG_CNT\[6\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[7\] " "No output dependent on input pin \"PRG_CNT\[7\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[8\] " "No output dependent on input pin \"PRG_CNT\[8\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[9\] " "No output dependent on input pin \"PRG_CNT\[9\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[10\] " "No output dependent on input pin \"PRG_CNT\[10\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[11\] " "No output dependent on input pin \"PRG_CNT\[11\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[12\] " "No output dependent on input pin \"PRG_CNT\[12\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[13\] " "No output dependent on input pin \"PRG_CNT\[13\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[14\] " "No output dependent on input pin \"PRG_CNT\[14\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[15\] " "No output dependent on input pin \"PRG_CNT\[15\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[16\] " "No output dependent on input pin \"PRG_CNT\[16\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[17\] " "No output dependent on input pin \"PRG_CNT\[17\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[18\] " "No output dependent on input pin \"PRG_CNT\[18\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[19\] " "No output dependent on input pin \"PRG_CNT\[19\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[20\] " "No output dependent on input pin \"PRG_CNT\[20\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[21\] " "No output dependent on input pin \"PRG_CNT\[21\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[22\] " "No output dependent on input pin \"PRG_CNT\[22\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[23\] " "No output dependent on input pin \"PRG_CNT\[23\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[24\] " "No output dependent on input pin \"PRG_CNT\[24\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[25\] " "No output dependent on input pin \"PRG_CNT\[25\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[26\] " "No output dependent on input pin \"PRG_CNT\[26\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[27\] " "No output dependent on input pin \"PRG_CNT\[27\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[28\] " "No output dependent on input pin \"PRG_CNT\[28\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[29\] " "No output dependent on input pin \"PRG_CNT\[29\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[30\] " "No output dependent on input pin \"PRG_CNT\[30\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PRG_CNT\[31\] " "No output dependent on input pin \"PRG_CNT\[31\]\"" {  } { { "decoder.vhd" "" { Text "C:/Users/Hanif/Documents/DEV/VHDL/Proyek-Akhir-PSD-Kelompok-BP06-main/decoder.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702738827689 "|DECODER|PRG_CNT[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702738827689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702738827691 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702738827691 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702738827691 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702738827716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 16 22:00:27 2023 " "Processing ended: Sat Dec 16 22:00:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702738827716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702738827716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702738827716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702738827716 ""}
