# ######################################################################## 
# Copyright (C) 2025 Altera Corporation.
# SPDX-License-Identifier: MIT
# ######################################################################## 

src/ip/hps_subsys/ip/hps_subsys/agilex_hps.ip

src/ip/qsys_top/clk_100.ip
src/ip/qsys_top/rst_in.ip
src/ip/qsys_top/user_rst_clkgate_0.ip
src/ip/qsys_top/iopll.ip

src/ip/subsys_hssi/gts_reset_sequencer.ip
src/ip/subsys_hssi/gts_systempll.ip
src/ip/subsys_hssi/ethernet_hip.ip

src/ip/subsys_msgdma/axi4lite_rst_bdg.ip
src/ip/subsys_msgdma/host_clk_bdg.ip
src/ip/subsys_msgdma/host_rstn.ip
src/ip/subsys_msgdma/hssi_ets_ts_adapter_0.ip
src/ip/subsys_msgdma/subsys_msgdma_prefetcher_0.ip
src/ip/subsys_msgdma/subsys_msgdma_dispatcher_0.ip
src/ip/subsys_msgdma/subsys_msgdma_read_master_0.ip
src/ip/subsys_msgdma/subsys_msgdma_prefetcher_1.ip
src/ip/subsys_msgdma/subsys_msgdma_dispatcher_1.ip
src/ip/subsys_msgdma/subsys_msgdma_write_master_0.ip
src/ip/subsys_msgdma/subsys_msgdma_ts_chs_compl_0.ip
src/ip/subsys_msgdma/tx_dma_fifo_0.ip
src/ip/subsys_msgdma/tx_dma_csr.ip
src/ip/subsys_msgdma/avst_axist_bridge_0.ip
src/ip/subsys_msgdma/rx_dma_fifo_0.ip
src/ip/subsys_msgdma/hssi_rst_rx.ip
src/ip/subsys_msgdma/subsys_msgdma_avst_axist_bridge_1.ip
src/ip/subsys_msgdma/axi4lite_clk_bdg.ip
src/ip/subsys_msgdma/rst_user_bdg.ip
src/ip/subsys_msgdma/fifo_user_rst_rx.ip

src/ip/qsys_top/rst_bdg_100.ip
src/ip/qsys_top/clk_bdg_100.ip
src/ip/qsys_top/clk_bdg_161.ip
src/ip/qsys_top/clk_bdg_125.ip
src/ip/qsys_top/rst_bdg_125.ip
src/ip/qsys_top/qsys_top_mm_ccb_0.ip

src/ip/csr_bridges/qsfp_cntlr_axi_bdg.ip
src/ip/csr_bridges/csr_bridges_reset_in.ip
src/ip/csr_bridges/user_space_csr.ip
src/ip/csr_bridges/csr_bridges_clock_in.ip
src/ip/csr_bridges/qhip_port_0.ip
src/ip/csr_bridges/qsfp_cntlr_axi_bdg.ip
src/ip/csr_bridges/axi4lite_pktcli_0.ip
src/ip/csr_bridges/axi4lite_ptpbridge.ip

src/ip/axi_to_avmm_qsfp_cntlr/axi_to_avmm_qsfp_cntlr_clock_in.ip
src/ip/axi_to_avmm_qsfp_cntlr/axi_to_avmm_qsfp_cntlr_reset_in.ip
src/ip/axi_to_avmm_qsfp_cntlr/axi_bdg.ip
src/ip/axi_to_avmm_qsfp_cntlr/avmm_bdg_0.ip

src/ip/qsfp_contlr/qsfp_ctrl_clock_in.ip
src/ip/qsfp_contlr/qsfp_ctrl_i2c_0.ip
src/ip/qsfp_contlr/qsfp_ctrl_reset_in.ip
src/ip/qsfp_contlr/i2c_slv_to_avmm.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/ocm2_0.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/ocm2_1.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/ocm2_2.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/ocm2_3.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/qsfp_shadow_reg_clock_in.ip
src/ip/qsfp_contlr/ip_qsfp_shadow_reg/qsfp_shadow_reg_reset_in.ip
src/ip/qsfp_contlr/reset_req/reset_req_clock_in.ip
src/ip/qsfp_contlr/reset_req/reset_req_reset_in.ip
src/ip/qsfp_contlr/reset_req/reset_req_cntlr.ip

src/qsys/qsfp_ctrl.qsys
src/qsys/reset_req.qsys
src/qsys/axi_to_avmm_qsfp_cntlr.qsys
src/qsys/hps_subsys.qsys
src/qsys/csr_bridges.qsys
src/qsys/subsys_msgdma.qsys
src/qsys/qsys_top.qsys
