
synthesize.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008240  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001bc  080083f0  080083f0  000093f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085ac  080085ac  0000a0ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080085ac  080085ac  000095ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085b4  080085b4  0000a0ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085b4  080085b4  000095b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080085b8  080085b8  000095b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  080085bc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0ac  2**0
                  CONTENTS
 10 .bss          000114bc  200000ac  200000ac  0000a0ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20011568  20011568  0000a0ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bf8e  00000000  00000000  0000a0dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004058  00000000  00000000  0002606a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018e8  00000000  00000000  0002a0c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001342  00000000  00000000  0002b9b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027e83  00000000  00000000  0002ccf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001bac4  00000000  00000000  00054b75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea4f0  00000000  00000000  00070639  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015ab29  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007244  00000000  00000000  0015ab6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00161db0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080083d8 	.word	0x080083d8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	080083d8 	.word	0x080083d8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <Action_Btn1>:
/* ====== RTOS handles ====== */
static TaskHandle_t keyTaskHandle[16] = {0};
static SemaphoreHandle_t printfMutex = NULL;

/* ====== optional: 버튼별 액션 함수(예시) ====== */
static void Action_Btn1(void)  { printf("BTN1\r\n"); }
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
 80005c0:	4802      	ldr	r0, [pc, #8]	@ (80005cc <Action_Btn1+0x10>)
 80005c2:	f006 febb 	bl	800733c <puts>
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	080083f0 	.word	0x080083f0

080005d0 <Action_Btn2>:
static void Action_Btn2(void)  { printf("BTN2\r\n"); }
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
 80005d4:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <Action_Btn2+0x10>)
 80005d6:	f006 feb1 	bl	800733c <puts>
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	080083f8 	.word	0x080083f8

080005e4 <Action_Btn3>:
static void Action_Btn3(void)  { printf("BTN3\r\n"); }
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <Action_Btn3+0x10>)
 80005ea:	f006 fea7 	bl	800733c <puts>
 80005ee:	bf00      	nop
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	08008400 	.word	0x08008400

080005f8 <Action_Btn4>:
static void Action_Btn4(void)  { printf("BTN4\r\n"); }
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
 80005fc:	4802      	ldr	r0, [pc, #8]	@ (8000608 <Action_Btn4+0x10>)
 80005fe:	f006 fe9d 	bl	800733c <puts>
 8000602:	bf00      	nop
 8000604:	bd80      	pop	{r7, pc}
 8000606:	bf00      	nop
 8000608:	08008408 	.word	0x08008408

0800060c <Action_Btn5>:
static void Action_Btn5(void)  { printf("BTN5\r\n"); }
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
 8000610:	4802      	ldr	r0, [pc, #8]	@ (800061c <Action_Btn5+0x10>)
 8000612:	f006 fe93 	bl	800733c <puts>
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	08008410 	.word	0x08008410

08000620 <Action_Btn6>:
static void Action_Btn6(void)  { printf("BTN6\r\n"); }
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
 8000624:	4802      	ldr	r0, [pc, #8]	@ (8000630 <Action_Btn6+0x10>)
 8000626:	f006 fe89 	bl	800733c <puts>
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	08008418 	.word	0x08008418

08000634 <Action_Btn7>:
static void Action_Btn7(void)  { printf("BTN7\r\n"); }
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
 8000638:	4802      	ldr	r0, [pc, #8]	@ (8000644 <Action_Btn7+0x10>)
 800063a:	f006 fe7f 	bl	800733c <puts>
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	08008420 	.word	0x08008420

08000648 <Action_Btn8>:
static void Action_Btn8(void)  { printf("BTN8\r\n"); }
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
 800064c:	4802      	ldr	r0, [pc, #8]	@ (8000658 <Action_Btn8+0x10>)
 800064e:	f006 fe75 	bl	800733c <puts>
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	08008428 	.word	0x08008428

0800065c <Action_Btn9>:
static void Action_Btn9(void)  { printf("BTN9\r\n"); }
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
 8000660:	4802      	ldr	r0, [pc, #8]	@ (800066c <Action_Btn9+0x10>)
 8000662:	f006 fe6b 	bl	800733c <puts>
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	08008430 	.word	0x08008430

08000670 <Action_Btn10>:
static void Action_Btn10(void) { printf("BTN10\r\n"); }
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
 8000674:	4802      	ldr	r0, [pc, #8]	@ (8000680 <Action_Btn10+0x10>)
 8000676:	f006 fe61 	bl	800733c <puts>
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	08008438 	.word	0x08008438

08000684 <Action_Btn11>:
static void Action_Btn11(void) { printf("BTN11\r\n"); }
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
 8000688:	4802      	ldr	r0, [pc, #8]	@ (8000694 <Action_Btn11+0x10>)
 800068a:	f006 fe57 	bl	800733c <puts>
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	08008440 	.word	0x08008440

08000698 <Action_Btn12>:
static void Action_Btn12(void) { printf("BTN12\r\n"); }
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
 800069c:	4802      	ldr	r0, [pc, #8]	@ (80006a8 <Action_Btn12+0x10>)
 800069e:	f006 fe4d 	bl	800733c <puts>
 80006a2:	bf00      	nop
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	08008448 	.word	0x08008448

080006ac <Action_Btn13>:
static void Action_Btn13(void) { printf("BTN13\r\n"); }
 80006ac:	b580      	push	{r7, lr}
 80006ae:	af00      	add	r7, sp, #0
 80006b0:	4802      	ldr	r0, [pc, #8]	@ (80006bc <Action_Btn13+0x10>)
 80006b2:	f006 fe43 	bl	800733c <puts>
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	08008450 	.word	0x08008450

080006c0 <Action_Btn14>:
static void Action_Btn14(void) { printf("BTN14\r\n"); }
 80006c0:	b580      	push	{r7, lr}
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	4802      	ldr	r0, [pc, #8]	@ (80006d0 <Action_Btn14+0x10>)
 80006c6:	f006 fe39 	bl	800733c <puts>
 80006ca:	bf00      	nop
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	08008458 	.word	0x08008458

080006d4 <Action_Btn15>:
static void Action_Btn15(void) { printf("BTN15\r\n"); }
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	4802      	ldr	r0, [pc, #8]	@ (80006e4 <Action_Btn15+0x10>)
 80006da:	f006 fe2f 	bl	800733c <puts>
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	08008460 	.word	0x08008460

080006e8 <Action_Btn16>:
static void Action_Btn16(void) { printf("BTN16\r\n"); }
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	4802      	ldr	r0, [pc, #8]	@ (80006f8 <Action_Btn16+0x10>)
 80006ee:	f006 fe25 	bl	800733c <puts>
 80006f2:	bf00      	nop
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	08008468 	.word	0x08008468

080006fc <ev_name>:
    InputEventType type;
    uint8_t key;       // 0~15
} InputEvent;

static const char* ev_name(InputEventType t)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
    return (t == EV_KEY_DOWN) ? "DOWN" : "UP";
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d101      	bne.n	8000710 <ev_name+0x14>
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <ev_name+0x24>)
 800070e:	e000      	b.n	8000712 <ev_name+0x16>
 8000710:	4b04      	ldr	r3, [pc, #16]	@ (8000724 <ev_name+0x28>)
}
 8000712:	4618      	mov	r0, r3
 8000714:	370c      	adds	r7, #12
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	08008470 	.word	0x08008470
 8000724:	08008478 	.word	0x08008478

08000728 <matrix_scan_raw>:
/* USER CODE END FunctionPrototypes */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
static uint16_t matrix_scan_raw(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
    uint16_t mask = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	83fb      	strh	r3, [r7, #30]

    /* 모든 컬럼 HIGH */
    for (int c = 0; c < 4; c++) {
 8000732:	2300      	movs	r3, #0
 8000734:	61bb      	str	r3, [r7, #24]
 8000736:	e00e      	b.n	8000756 <matrix_scan_raw+0x2e>
        HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 8000738:	4a34      	ldr	r2, [pc, #208]	@ (800080c <matrix_scan_raw+0xe4>)
 800073a:	69bb      	ldr	r3, [r7, #24]
 800073c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000740:	4a33      	ldr	r2, [pc, #204]	@ (8000810 <matrix_scan_raw+0xe8>)
 8000742:	69bb      	ldr	r3, [r7, #24]
 8000744:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000748:	2201      	movs	r2, #1
 800074a:	4619      	mov	r1, r3
 800074c:	f001 fc5a 	bl	8002004 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	3301      	adds	r3, #1
 8000754:	61bb      	str	r3, [r7, #24]
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	2b03      	cmp	r3, #3
 800075a:	dded      	ble.n	8000738 <matrix_scan_raw+0x10>
    }

    for (int c = 0; c < 4; c++) {
 800075c:	2300      	movs	r3, #0
 800075e:	617b      	str	r3, [r7, #20]
 8000760:	e04b      	b.n	80007fa <matrix_scan_raw+0xd2>
        /* 현재 컬럼만 LOW */
        HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 8000762:	4a2a      	ldr	r2, [pc, #168]	@ (800080c <matrix_scan_raw+0xe4>)
 8000764:	697b      	ldr	r3, [r7, #20]
 8000766:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800076a:	4a29      	ldr	r2, [pc, #164]	@ (8000810 <matrix_scan_raw+0xe8>)
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000772:	2200      	movs	r2, #0
 8000774:	4619      	mov	r1, r3
 8000776:	f001 fc45 	bl	8002004 <HAL_GPIO_WritePin>

        /* 아주 짧은 settle (RTOS 딜레이 말고 NOP로 충분) */
        for (volatile int i = 0; i < 200; i++) { __NOP(); }
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	e003      	b.n	8000788 <matrix_scan_raw+0x60>
 8000780:	bf00      	nop
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	3301      	adds	r3, #1
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	2bc7      	cmp	r3, #199	@ 0xc7
 800078c:	ddf8      	ble.n	8000780 <matrix_scan_raw+0x58>

        /* 로우 읽기: 눌리면 LOW (Row input pull-up 가정) */
        for (int r = 0; r < 4; r++) {
 800078e:	2300      	movs	r3, #0
 8000790:	613b      	str	r3, [r7, #16]
 8000792:	e020      	b.n	80007d6 <matrix_scan_raw+0xae>
            GPIO_PinState s = HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]);
 8000794:	4a1f      	ldr	r2, [pc, #124]	@ (8000814 <matrix_scan_raw+0xec>)
 8000796:	693b      	ldr	r3, [r7, #16]
 8000798:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800079c:	491e      	ldr	r1, [pc, #120]	@ (8000818 <matrix_scan_raw+0xf0>)
 800079e:	693b      	ldr	r3, [r7, #16]
 80007a0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80007a4:	4619      	mov	r1, r3
 80007a6:	4610      	mov	r0, r2
 80007a8:	f001 fc14 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80007ac:	4603      	mov	r3, r0
 80007ae:	73fb      	strb	r3, [r7, #15]
            if (s == GPIO_PIN_RESET) {
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d10c      	bne.n	80007d0 <matrix_scan_raw+0xa8>
                int idx = r * 4 + c;
 80007b6:	693b      	ldr	r3, [r7, #16]
 80007b8:	009b      	lsls	r3, r3, #2
 80007ba:	697a      	ldr	r2, [r7, #20]
 80007bc:	4413      	add	r3, r2
 80007be:	60bb      	str	r3, [r7, #8]
                mask |= (uint16_t)(1u << idx);
 80007c0:	2201      	movs	r2, #1
 80007c2:	68bb      	ldr	r3, [r7, #8]
 80007c4:	fa02 f303 	lsl.w	r3, r2, r3
 80007c8:	b29a      	uxth	r2, r3
 80007ca:	8bfb      	ldrh	r3, [r7, #30]
 80007cc:	4313      	orrs	r3, r2
 80007ce:	83fb      	strh	r3, [r7, #30]
        for (int r = 0; r < 4; r++) {
 80007d0:	693b      	ldr	r3, [r7, #16]
 80007d2:	3301      	adds	r3, #1
 80007d4:	613b      	str	r3, [r7, #16]
 80007d6:	693b      	ldr	r3, [r7, #16]
 80007d8:	2b03      	cmp	r3, #3
 80007da:	dddb      	ble.n	8000794 <matrix_scan_raw+0x6c>
            }
        }

        /* 컬럼 다시 HIGH */
        HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_SET);
 80007dc:	4a0b      	ldr	r2, [pc, #44]	@ (800080c <matrix_scan_raw+0xe4>)
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000810 <matrix_scan_raw+0xe8>)
 80007e6:	697b      	ldr	r3, [r7, #20]
 80007e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ec:	2201      	movs	r2, #1
 80007ee:	4619      	mov	r1, r3
 80007f0:	f001 fc08 	bl	8002004 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	3301      	adds	r3, #1
 80007f8:	617b      	str	r3, [r7, #20]
 80007fa:	697b      	ldr	r3, [r7, #20]
 80007fc:	2b03      	cmp	r3, #3
 80007fe:	ddb0      	ble.n	8000762 <matrix_scan_raw+0x3a>
    }

    return mask;
 8000800:	8bfb      	ldrh	r3, [r7, #30]
}
 8000802:	4618      	mov	r0, r3
 8000804:	3720      	adds	r7, #32
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	080084fc 	.word	0x080084fc
 8000810:	0800850c 	.word	0x0800850c
 8000814:	08008514 	.word	0x08008514
 8000818:	08008524 	.word	0x08008524

0800081c <debounce_update>:
static uint8_t integ[16] = {0};
static uint16_t stable_mask = 0;   // 디바운스 후 안정 상태

/* raw -> stable 업데이트, "눌림 엣지(0->1)"만 events_mask에 세팅 */
static uint16_t debounce_update(uint16_t raw, uint16_t *down_edges, uint16_t *up_edges)
{
 800081c:	b480      	push	{r7}
 800081e:	b089      	sub	sp, #36	@ 0x24
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	81fb      	strh	r3, [r7, #14]
    uint16_t down = 0, up = 0;
 800082a:	2300      	movs	r3, #0
 800082c:	83fb      	strh	r3, [r7, #30]
 800082e:	2300      	movs	r3, #0
 8000830:	83bb      	strh	r3, [r7, #28]

    for (int i = 0; i < 16; i++) {
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
 8000836:	e074      	b.n	8000922 <debounce_update+0x106>
        uint8_t raw_pressed = (raw >> i) & 1u;
 8000838:	89fa      	ldrh	r2, [r7, #14]
 800083a:	69bb      	ldr	r3, [r7, #24]
 800083c:	fa42 f303 	asr.w	r3, r2, r3
 8000840:	b2db      	uxtb	r3, r3
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	75fb      	strb	r3, [r7, #23]
        uint8_t st_pressed  = (stable_mask >> i) & 1u;
 8000848:	4b3e      	ldr	r3, [pc, #248]	@ (8000944 <debounce_update+0x128>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	461a      	mov	r2, r3
 800084e:	69bb      	ldr	r3, [r7, #24]
 8000850:	fa42 f303 	asr.w	r3, r2, r3
 8000854:	b2db      	uxtb	r3, r3
 8000856:	f003 0301 	and.w	r3, r3, #1
 800085a:	75bb      	strb	r3, [r7, #22]

        if (raw_pressed) {
 800085c:	7dfb      	ldrb	r3, [r7, #23]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d011      	beq.n	8000886 <debounce_update+0x6a>
            if (integ[i] < DEB_MAX) integ[i]++;
 8000862:	4a39      	ldr	r2, [pc, #228]	@ (8000948 <debounce_update+0x12c>)
 8000864:	69bb      	ldr	r3, [r7, #24]
 8000866:	4413      	add	r3, r2
 8000868:	781b      	ldrb	r3, [r3, #0]
 800086a:	2b02      	cmp	r3, #2
 800086c:	d81c      	bhi.n	80008a8 <debounce_update+0x8c>
 800086e:	4a36      	ldr	r2, [pc, #216]	@ (8000948 <debounce_update+0x12c>)
 8000870:	69bb      	ldr	r3, [r7, #24]
 8000872:	4413      	add	r3, r2
 8000874:	781b      	ldrb	r3, [r3, #0]
 8000876:	3301      	adds	r3, #1
 8000878:	b2d9      	uxtb	r1, r3
 800087a:	4a33      	ldr	r2, [pc, #204]	@ (8000948 <debounce_update+0x12c>)
 800087c:	69bb      	ldr	r3, [r7, #24]
 800087e:	4413      	add	r3, r2
 8000880:	460a      	mov	r2, r1
 8000882:	701a      	strb	r2, [r3, #0]
 8000884:	e010      	b.n	80008a8 <debounce_update+0x8c>
        } else {
            if (integ[i] > 0) integ[i]--;
 8000886:	4a30      	ldr	r2, [pc, #192]	@ (8000948 <debounce_update+0x12c>)
 8000888:	69bb      	ldr	r3, [r7, #24]
 800088a:	4413      	add	r3, r2
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b00      	cmp	r3, #0
 8000890:	d00a      	beq.n	80008a8 <debounce_update+0x8c>
 8000892:	4a2d      	ldr	r2, [pc, #180]	@ (8000948 <debounce_update+0x12c>)
 8000894:	69bb      	ldr	r3, [r7, #24]
 8000896:	4413      	add	r3, r2
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	3b01      	subs	r3, #1
 800089c:	b2d9      	uxtb	r1, r3
 800089e:	4a2a      	ldr	r2, [pc, #168]	@ (8000948 <debounce_update+0x12c>)
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	4413      	add	r3, r2
 80008a4:	460a      	mov	r2, r1
 80008a6:	701a      	strb	r2, [r3, #0]
        }

        if (!st_pressed && integ[i] == DEB_MAX) {
 80008a8:	7dbb      	ldrb	r3, [r7, #22]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d118      	bne.n	80008e0 <debounce_update+0xc4>
 80008ae:	4a26      	ldr	r2, [pc, #152]	@ (8000948 <debounce_update+0x12c>)
 80008b0:	69bb      	ldr	r3, [r7, #24]
 80008b2:	4413      	add	r3, r2
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b03      	cmp	r3, #3
 80008b8:	d112      	bne.n	80008e0 <debounce_update+0xc4>
            stable_mask |= (uint16_t)(1u << i);
 80008ba:	2201      	movs	r2, #1
 80008bc:	69bb      	ldr	r3, [r7, #24]
 80008be:	fa02 f303 	lsl.w	r3, r2, r3
 80008c2:	b29a      	uxth	r2, r3
 80008c4:	4b1f      	ldr	r3, [pc, #124]	@ (8000944 <debounce_update+0x128>)
 80008c6:	881b      	ldrh	r3, [r3, #0]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	b29a      	uxth	r2, r3
 80008cc:	4b1d      	ldr	r3, [pc, #116]	@ (8000944 <debounce_update+0x128>)
 80008ce:	801a      	strh	r2, [r3, #0]
            down	    |= (uint16_t)(1u << i);  // pressed edge
 80008d0:	2201      	movs	r2, #1
 80008d2:	69bb      	ldr	r3, [r7, #24]
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	b29a      	uxth	r2, r3
 80008da:	8bfb      	ldrh	r3, [r7, #30]
 80008dc:	4313      	orrs	r3, r2
 80008de:	83fb      	strh	r3, [r7, #30]
        }
        if (st_pressed && integ[i] == 0) {
 80008e0:	7dbb      	ldrb	r3, [r7, #22]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d01a      	beq.n	800091c <debounce_update+0x100>
 80008e6:	4a18      	ldr	r2, [pc, #96]	@ (8000948 <debounce_update+0x12c>)
 80008e8:	69bb      	ldr	r3, [r7, #24]
 80008ea:	4413      	add	r3, r2
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d114      	bne.n	800091c <debounce_update+0x100>
            stable_mask &= (uint16_t)~(1u << i); // release (원하면 여기서 release 이벤트도 만들 수 있음)
 80008f2:	2201      	movs	r2, #1
 80008f4:	69bb      	ldr	r3, [r7, #24]
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	b29b      	uxth	r3, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	b29a      	uxth	r2, r3
 8000900:	4b10      	ldr	r3, [pc, #64]	@ (8000944 <debounce_update+0x128>)
 8000902:	881b      	ldrh	r3, [r3, #0]
 8000904:	4013      	ands	r3, r2
 8000906:	b29a      	uxth	r2, r3
 8000908:	4b0e      	ldr	r3, [pc, #56]	@ (8000944 <debounce_update+0x128>)
 800090a:	801a      	strh	r2, [r3, #0]
            up |= (uint16_t)(1u << i);
 800090c:	2201      	movs	r2, #1
 800090e:	69bb      	ldr	r3, [r7, #24]
 8000910:	fa02 f303 	lsl.w	r3, r2, r3
 8000914:	b29a      	uxth	r2, r3
 8000916:	8bbb      	ldrh	r3, [r7, #28]
 8000918:	4313      	orrs	r3, r2
 800091a:	83bb      	strh	r3, [r7, #28]
    for (int i = 0; i < 16; i++) {
 800091c:	69bb      	ldr	r3, [r7, #24]
 800091e:	3301      	adds	r3, #1
 8000920:	61bb      	str	r3, [r7, #24]
 8000922:	69bb      	ldr	r3, [r7, #24]
 8000924:	2b0f      	cmp	r3, #15
 8000926:	dd87      	ble.n	8000838 <debounce_update+0x1c>
        }
    }

    *down_edges = down;
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	8bfa      	ldrh	r2, [r7, #30]
 800092c:	801a      	strh	r2, [r3, #0]
    *up_edges = up;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	8bba      	ldrh	r2, [r7, #28]
 8000932:	801a      	strh	r2, [r3, #0]
}
 8000934:	bf00      	nop
 8000936:	4618      	mov	r0, r3
 8000938:	3724      	adds	r7, #36	@ 0x24
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	2000011c 	.word	0x2000011c
 8000948:	2000010c 	.word	0x2000010c

0800094c <KeyWorkerTask>:

/* ====== tasks ====== */
static void KeyWorkerTask(void *arg)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
    int idx = (int)(uintptr_t)arg;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	60fb      	str	r3, [r7, #12]

    for (;;) {
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000958:	f04f 31ff 	mov.w	r1, #4294967295
 800095c:	2001      	movs	r0, #1
 800095e:	f005 fb89 	bl	8006074 <ulTaskNotifyTake>

        if ((unsigned)idx < 16 && g_actions[idx]) {
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	2b0f      	cmp	r3, #15
 8000966:	d8f7      	bhi.n	8000958 <KeyWorkerTask+0xc>
 8000968:	4a10      	ldr	r2, [pc, #64]	@ (80009ac <KeyWorkerTask+0x60>)
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d0f1      	beq.n	8000958 <KeyWorkerTask+0xc>
            if (printfMutex) xSemaphoreTake(printfMutex, portMAX_DELAY);
 8000974:	4b0e      	ldr	r3, [pc, #56]	@ (80009b0 <KeyWorkerTask+0x64>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d006      	beq.n	800098a <KeyWorkerTask+0x3e>
 800097c:	4b0c      	ldr	r3, [pc, #48]	@ (80009b0 <KeyWorkerTask+0x64>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f04f 31ff 	mov.w	r1, #4294967295
 8000984:	4618      	mov	r0, r3
 8000986:	f004 f915 	bl	8004bb4 <xQueueSemaphoreTake>
            g_actions[idx]();
 800098a:	4a08      	ldr	r2, [pc, #32]	@ (80009ac <KeyWorkerTask+0x60>)
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000992:	4798      	blx	r3
            if (printfMutex) xSemaphoreGive(printfMutex);
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <KeyWorkerTask+0x64>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d0dd      	beq.n	8000958 <KeyWorkerTask+0xc>
 800099c:	4b04      	ldr	r3, [pc, #16]	@ (80009b0 <KeyWorkerTask+0x64>)
 800099e:	6818      	ldr	r0, [r3, #0]
 80009a0:	2300      	movs	r3, #0
 80009a2:	2200      	movs	r2, #0
 80009a4:	2100      	movs	r1, #0
 80009a6:	f003 fe83 	bl	80046b0 <xQueueGenericSend>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80009aa:	e7d5      	b.n	8000958 <KeyWorkerTask+0xc>
 80009ac:	20000000 	.word	0x20000000
 80009b0:	20000108 	.word	0x20000108

080009b4 <print_event>:
        }
    }
}

static void print_event(const InputEvent *e)
{
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
    // 사람이 보기 좋게 1~16로 표시하려면 key+1
    if (printfMutex) xSemaphoreTake(printfMutex, portMAX_DELAY);
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <print_event+0x5c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d006      	beq.n	80009d2 <print_event+0x1e>
 80009c4:	4b12      	ldr	r3, [pc, #72]	@ (8000a10 <print_event+0x5c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	f04f 31ff 	mov.w	r1, #4294967295
 80009cc:	4618      	mov	r0, r3
 80009ce:	f004 f8f1 	bl	8004bb4 <xQueueSemaphoreTake>
    printf("[EV] key=%u type=%s\r\n", (unsigned)(e->key + 1), ev_name(e->type));
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	785b      	ldrb	r3, [r3, #1]
 80009d6:	3301      	adds	r3, #1
 80009d8:	461c      	mov	r4, r3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	4618      	mov	r0, r3
 80009e0:	f7ff fe8c 	bl	80006fc <ev_name>
 80009e4:	4603      	mov	r3, r0
 80009e6:	461a      	mov	r2, r3
 80009e8:	4621      	mov	r1, r4
 80009ea:	480a      	ldr	r0, [pc, #40]	@ (8000a14 <print_event+0x60>)
 80009ec:	f006 fc3e 	bl	800726c <iprintf>
    if (printfMutex) xSemaphoreGive(printfMutex);
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <print_event+0x5c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d006      	beq.n	8000a06 <print_event+0x52>
 80009f8:	4b05      	ldr	r3, [pc, #20]	@ (8000a10 <print_event+0x5c>)
 80009fa:	6818      	ldr	r0, [r3, #0]
 80009fc:	2300      	movs	r3, #0
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	f003 fe55 	bl	80046b0 <xQueueGenericSend>
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd90      	pop	{r4, r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	20000108 	.word	0x20000108
 8000a14:	0800847c 	.word	0x0800847c

08000a18 <KeyScanTask>:

static void KeyScanTask(void *arg)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	@ 0x28
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
    (void)arg;
    const TickType_t period = pdMS_TO_TICKS(5);
 8000a20:	2305      	movs	r3, #5
 8000a22:	627b      	str	r3, [r7, #36]	@ 0x24

    for (;;) {
        uint16_t raw = matrix_scan_raw();
 8000a24:	f7ff fe80 	bl	8000728 <matrix_scan_raw>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	847b      	strh	r3, [r7, #34]	@ 0x22

        uint16_t downs = 0, ups = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	82fb      	strh	r3, [r7, #22]
 8000a30:	2300      	movs	r3, #0
 8000a32:	82bb      	strh	r3, [r7, #20]
        debounce_update(raw, &downs, &ups);
 8000a34:	f107 0214 	add.w	r2, r7, #20
 8000a38:	f107 0116 	add.w	r1, r7, #22
 8000a3c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff feec 	bl	800081c <debounce_update>

        // DOWN 이벤트들 출력
        while (downs) {
 8000a44:	e016      	b.n	8000a74 <KeyScanTask+0x5c>
            int idx = __builtin_ctz(downs);
 8000a46:	8afb      	ldrh	r3, [r7, #22]
 8000a48:	fa93 f3a3 	rbit	r3, r3
 8000a4c:	fab3 f383 	clz	r3, r3
 8000a50:	61bb      	str	r3, [r7, #24]
            downs &= (uint16_t)(downs - 1);
 8000a52:	8afb      	ldrh	r3, [r7, #22]
 8000a54:	3b01      	subs	r3, #1
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	8afb      	ldrh	r3, [r7, #22]
 8000a5a:	4013      	ands	r3, r2
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	82fb      	strh	r3, [r7, #22]

            InputEvent e = { .type = EV_KEY_DOWN, .key = (uint8_t)idx };
 8000a60:	2300      	movs	r3, #0
 8000a62:	743b      	strb	r3, [r7, #16]
 8000a64:	69bb      	ldr	r3, [r7, #24]
 8000a66:	b2db      	uxtb	r3, r3
 8000a68:	747b      	strb	r3, [r7, #17]
            print_event(&e);
 8000a6a:	f107 0310 	add.w	r3, r7, #16
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff ffa0 	bl	80009b4 <print_event>
        while (downs) {
 8000a74:	8afb      	ldrh	r3, [r7, #22]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d1e5      	bne.n	8000a46 <KeyScanTask+0x2e>
//                xTaskNotifyGive(keyTaskHandle[idx]);
//            }
        }

        // UP 이벤트들 출력
        while (ups) {
 8000a7a:	e016      	b.n	8000aaa <KeyScanTask+0x92>
            int idx = __builtin_ctz(ups);
 8000a7c:	8abb      	ldrh	r3, [r7, #20]
 8000a7e:	fa93 f3a3 	rbit	r3, r3
 8000a82:	fab3 f383 	clz	r3, r3
 8000a86:	61fb      	str	r3, [r7, #28]
            ups &= (uint16_t)(ups - 1);
 8000a88:	8abb      	ldrh	r3, [r7, #20]
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	b29a      	uxth	r2, r3
 8000a8e:	8abb      	ldrh	r3, [r7, #20]
 8000a90:	4013      	ands	r3, r2
 8000a92:	b29b      	uxth	r3, r3
 8000a94:	82bb      	strh	r3, [r7, #20]

            InputEvent e = { .type = EV_KEY_UP, .key = (uint8_t)idx };
 8000a96:	2301      	movs	r3, #1
 8000a98:	733b      	strb	r3, [r7, #12]
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	737b      	strb	r3, [r7, #13]
            print_event(&e);
 8000aa0:	f107 030c 	add.w	r3, r7, #12
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f7ff ff85 	bl	80009b4 <print_event>
        while (ups) {
 8000aaa:	8abb      	ldrh	r3, [r7, #20]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d1e5      	bne.n	8000a7c <KeyScanTask+0x64>
        }

        vTaskDelay(period);
 8000ab0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000ab2:	f004 fcbb 	bl	800542c <vTaskDelay>
    for (;;) {
 8000ab6:	e7b5      	b.n	8000a24 <KeyScanTask+0xc>

08000ab8 <KeypadTasks_Init>:
}


/* ====== init: StartDefaultTask에서 한 번만 호출 ====== */
void KeypadTasks_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b08a      	sub	sp, #40	@ 0x28
 8000abc:	af02      	add	r7, sp, #8
    if (printfMutex == NULL) {
 8000abe:	4b2d      	ldr	r3, [pc, #180]	@ (8000b74 <KeypadTasks_Init+0xbc>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d105      	bne.n	8000ad2 <KeypadTasks_Init+0x1a>
        printfMutex = xSemaphoreCreateMutex();
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f003 fdd9 	bl	800467e <xQueueCreateMutex>
 8000acc:	4603      	mov	r3, r0
 8000ace:	4a29      	ldr	r2, [pc, #164]	@ (8000b74 <KeypadTasks_Init+0xbc>)
 8000ad0:	6013      	str	r3, [r2, #0]
    }

    if (keyTaskHandle[0] != NULL) return; // 중복 방지
 8000ad2:	4b29      	ldr	r3, [pc, #164]	@ (8000b78 <KeypadTasks_Init+0xc0>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d147      	bne.n	8000b6a <KeypadTasks_Init+0xb2>

    for (int i = 0; i < 16; i++) {
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
 8000ade:	e026      	b.n	8000b2e <KeypadTasks_Init+0x76>
        char name[8];
        snprintf(name, sizeof(name), "K%02d", i);
 8000ae0:	1d38      	adds	r0, r7, #4
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	4a25      	ldr	r2, [pc, #148]	@ (8000b7c <KeypadTasks_Init+0xc4>)
 8000ae6:	2108      	movs	r1, #8
 8000ae8:	f006 fc30 	bl	800734c <sniprintf>

        BaseType_t ok = xTaskCreate(KeyWorkerTask, name,
 8000aec:	69fa      	ldr	r2, [r7, #28]
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	4921      	ldr	r1, [pc, #132]	@ (8000b78 <KeypadTasks_Init+0xc0>)
 8000af4:	440b      	add	r3, r1
 8000af6:	1d39      	adds	r1, r7, #4
 8000af8:	9301      	str	r3, [sp, #4]
 8000afa:	2301      	movs	r3, #1
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	4613      	mov	r3, r2
 8000b00:	2280      	movs	r2, #128	@ 0x80
 8000b02:	481f      	ldr	r0, [pc, #124]	@ (8000b80 <KeypadTasks_Init+0xc8>)
 8000b04:	f004 fb4c 	bl	80051a0 <xTaskCreate>
 8000b08:	6178      	str	r0, [r7, #20]
                                   128, // 워커는 가볍게
                                   (void*)(uintptr_t)i,
                                   tskIDLE_PRIORITY + 1,
                                   &keyTaskHandle[i]);
        configASSERT(ok == pdPASS);
 8000b0a:	697b      	ldr	r3, [r7, #20]
 8000b0c:	2b01      	cmp	r3, #1
 8000b0e:	d00b      	beq.n	8000b28 <KeypadTasks_Init+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b14:	f383 8811 	msr	BASEPRI, r3
 8000b18:	f3bf 8f6f 	isb	sy
 8000b1c:	f3bf 8f4f 	dsb	sy
 8000b20:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000b22:	bf00      	nop
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <KeypadTasks_Init+0x6c>
    for (int i = 0; i < 16; i++) {
 8000b28:	69fb      	ldr	r3, [r7, #28]
 8000b2a:	3301      	adds	r3, #1
 8000b2c:	61fb      	str	r3, [r7, #28]
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	2b0f      	cmp	r3, #15
 8000b32:	ddd5      	ble.n	8000ae0 <KeypadTasks_Init+0x28>
    }

    BaseType_t ok = xTaskCreate(KeyScanTask, "KeyScan",
 8000b34:	2300      	movs	r3, #0
 8000b36:	9301      	str	r3, [sp, #4]
 8000b38:	2302      	movs	r3, #2
 8000b3a:	9300      	str	r3, [sp, #0]
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b42:	4910      	ldr	r1, [pc, #64]	@ (8000b84 <KeypadTasks_Init+0xcc>)
 8000b44:	4810      	ldr	r0, [pc, #64]	@ (8000b88 <KeypadTasks_Init+0xd0>)
 8000b46:	f004 fb2b 	bl	80051a0 <xTaskCreate>
 8000b4a:	61b8      	str	r0, [r7, #24]
                               256,
                               NULL,
                               tskIDLE_PRIORITY + 2,
                               NULL);
    configASSERT(ok == pdPASS);
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	2b01      	cmp	r3, #1
 8000b50:	d00c      	beq.n	8000b6c <KeypadTasks_Init+0xb4>
	__asm volatile
 8000b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000b56:	f383 8811 	msr	BASEPRI, r3
 8000b5a:	f3bf 8f6f 	isb	sy
 8000b5e:	f3bf 8f4f 	dsb	sy
 8000b62:	60fb      	str	r3, [r7, #12]
}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	e7fd      	b.n	8000b66 <KeypadTasks_Init+0xae>
    if (keyTaskHandle[0] != NULL) return; // 중복 방지
 8000b6a:	bf00      	nop
}
 8000b6c:	3720      	adds	r7, #32
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000108 	.word	0x20000108
 8000b78:	200000c8 	.word	0x200000c8
 8000b7c:	08008494 	.word	0x08008494
 8000b80:	0800094d 	.word	0x0800094d
 8000b84:	0800849c 	.word	0x0800849c
 8000b88:	08000a19 	.word	0x08000a19

08000b8c <RotaryTasks_Init>:
void RotaryTasks_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b084      	sub	sp, #16
 8000b90:	af02      	add	r7, sp, #8

    g_inputQ = xQueueCreate(32, sizeof(input_evt_t)); // 버퍼는 넉넉히
 8000b92:	2200      	movs	r2, #0
 8000b94:	2108      	movs	r1, #8
 8000b96:	2020      	movs	r0, #32
 8000b98:	f003 fcf9 	bl	800458e <xQueueGenericCreate>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	4a10      	ldr	r2, [pc, #64]	@ (8000be0 <RotaryTasks_Init+0x54>)
 8000ba0:	6013      	str	r3, [r2, #0]
    configASSERT(g_inputQ);
 8000ba2:	4b0f      	ldr	r3, [pc, #60]	@ (8000be0 <RotaryTasks_Init+0x54>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d10b      	bne.n	8000bc2 <RotaryTasks_Init+0x36>
	__asm volatile
 8000baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000bae:	f383 8811 	msr	BASEPRI, r3
 8000bb2:	f3bf 8f6f 	isb	sy
 8000bb6:	f3bf 8f4f 	dsb	sy
 8000bba:	607b      	str	r3, [r7, #4]
}
 8000bbc:	bf00      	nop
 8000bbe:	bf00      	nop
 8000bc0:	e7fd      	b.n	8000bbe <RotaryTasks_Init+0x32>

    xTaskCreate(InputTask, "InputTask", 512, NULL, tskIDLE_PRIORITY+2, NULL);
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	9301      	str	r3, [sp, #4]
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bd0:	4904      	ldr	r1, [pc, #16]	@ (8000be4 <RotaryTasks_Init+0x58>)
 8000bd2:	4805      	ldr	r0, [pc, #20]	@ (8000be8 <RotaryTasks_Init+0x5c>)
 8000bd4:	f004 fae4 	bl	80051a0 <xTaskCreate>
}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	20000650 	.word	0x20000650
 8000be4:	080084a4 	.word	0x080084a4
 8000be8:	0800136d 	.word	0x0800136d

08000bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bf0:	f000 fefc 	bl	80019ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf4:	f000 f81a 	bl	8000c2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bf8:	f000 f8da 	bl	8000db0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000bfc:	f000 f880 	bl	8000d00 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000c00:	f000 f8a8 	bl	8000d54 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000c04:	f003 f9fc 	bl	8004000 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000c08:	4a05      	ldr	r2, [pc, #20]	@ (8000c20 <main+0x34>)
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4805      	ldr	r0, [pc, #20]	@ (8000c24 <main+0x38>)
 8000c0e:	f003 fa41 	bl	8004094 <osThreadNew>
 8000c12:	4603      	mov	r3, r0
 8000c14:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <main+0x3c>)
 8000c16:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000c18:	f003 fa16 	bl	8004048 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <main+0x30>
 8000c20:	0800852c 	.word	0x0800852c
 8000c24:	08001099 	.word	0x08001099
 8000c28:	2000064c 	.word	0x2000064c

08000c2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b094      	sub	sp, #80	@ 0x50
 8000c30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c32:	f107 0320 	add.w	r3, r7, #32
 8000c36:	2230      	movs	r2, #48	@ 0x30
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f006 fc94 	bl	8007568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c40:	f107 030c 	add.w	r3, r7, #12
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	605a      	str	r2, [r3, #4]
 8000c4a:	609a      	str	r2, [r3, #8]
 8000c4c:	60da      	str	r2, [r3, #12]
 8000c4e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c50:	2300      	movs	r3, #0
 8000c52:	60bb      	str	r3, [r7, #8]
 8000c54:	4b28      	ldr	r3, [pc, #160]	@ (8000cf8 <SystemClock_Config+0xcc>)
 8000c56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c58:	4a27      	ldr	r2, [pc, #156]	@ (8000cf8 <SystemClock_Config+0xcc>)
 8000c5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c60:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <SystemClock_Config+0xcc>)
 8000c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c68:	60bb      	str	r3, [r7, #8]
 8000c6a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	4b22      	ldr	r3, [pc, #136]	@ (8000cfc <SystemClock_Config+0xd0>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a21      	ldr	r2, [pc, #132]	@ (8000cfc <SystemClock_Config+0xd0>)
 8000c76:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c7a:	6013      	str	r3, [r2, #0]
 8000c7c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <SystemClock_Config+0xd0>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000c8c:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c92:	2302      	movs	r3, #2
 8000c94:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c96:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000ca0:	23a8      	movs	r3, #168	@ 0xa8
 8000ca2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000ca8:	2307      	movs	r3, #7
 8000caa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cac:	f107 0320 	add.w	r3, r7, #32
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 fae9 	bl	8002288 <HAL_RCC_OscConfig>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000cbc:	f000 fa0c 	bl	80010d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cc0:	230f      	movs	r3, #15
 8000cc2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000ccc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000cd0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000cd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cd8:	f107 030c 	add.w	r3, r7, #12
 8000cdc:	2105      	movs	r1, #5
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f001 fd4a 	bl	8002778 <HAL_RCC_ClockConfig>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000cea:	f000 f9f5 	bl	80010d8 <Error_Handler>
  }
}
 8000cee:	bf00      	nop
 8000cf0:	3750      	adds	r7, #80	@ 0x50
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800
 8000cfc:	40007000 	.word	0x40007000

08000d00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000d04:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d06:	4a12      	ldr	r2, [pc, #72]	@ (8000d50 <MX_USART3_UART_Init+0x50>)
 8000d08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000d0a:	4b10      	ldr	r3, [pc, #64]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d0c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000d12:	4b0e      	ldr	r3, [pc, #56]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000d1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d24:	4b09      	ldr	r3, [pc, #36]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d26:	220c      	movs	r2, #12
 8000d28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d2a:	4b08      	ldr	r3, [pc, #32]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d30:	4b06      	ldr	r3, [pc, #24]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d36:	4805      	ldr	r0, [pc, #20]	@ (8000d4c <MX_USART3_UART_Init+0x4c>)
 8000d38:	f002 fa0c 	bl	8003154 <HAL_UART_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000d42:	f000 f9c9 	bl	80010d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000120 	.word	0x20000120
 8000d50:	40004800 	.word	0x40004800

08000d54 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000d58:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d5a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d5e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000d60:	4b12      	ldr	r3, [pc, #72]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d62:	2204      	movs	r2, #4
 8000d64:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000d66:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d68:	2202      	movs	r2, #2
 8000d6a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000d72:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000d78:	4b0c      	ldr	r3, [pc, #48]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000d84:	4b09      	ldr	r3, [pc, #36]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000d8a:	4b08      	ldr	r3, [pc, #32]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000d90:	4b06      	ldr	r3, [pc, #24]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000d96:	4805      	ldr	r0, [pc, #20]	@ (8000dac <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000d98:	f001 f966 	bl	8002068 <HAL_PCD_Init>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d001      	beq.n	8000da6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000da2:	f000 f999 	bl	80010d8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000168 	.word	0x20000168

08000db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b08c      	sub	sp, #48	@ 0x30
 8000db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 031c 	add.w	r3, r7, #28
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]
 8000dc4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	61bb      	str	r3, [r7, #24]
 8000dca:	4bad      	ldr	r3, [pc, #692]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dce:	4aac      	ldr	r2, [pc, #688]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000dd0:	f043 0304 	orr.w	r3, r3, #4
 8000dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd6:	4baa      	ldr	r3, [pc, #680]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	61bb      	str	r3, [r7, #24]
 8000de0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000de2:	2300      	movs	r3, #0
 8000de4:	617b      	str	r3, [r7, #20]
 8000de6:	4ba6      	ldr	r3, [pc, #664]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dea:	4aa5      	ldr	r2, [pc, #660]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000dec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000df0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df2:	4ba3      	ldr	r3, [pc, #652]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dfa:	617b      	str	r3, [r7, #20]
 8000dfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b9f      	ldr	r3, [pc, #636]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a9e      	ldr	r2, [pc, #632]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b9c      	ldr	r3, [pc, #624]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0301 	and.w	r3, r3, #1
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b98      	ldr	r3, [pc, #608]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a97      	ldr	r2, [pc, #604]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e24:	f043 0302 	orr.w	r3, r3, #2
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b95      	ldr	r3, [pc, #596]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0302 	and.w	r3, r3, #2
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	4b91      	ldr	r3, [pc, #580]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a90      	ldr	r2, [pc, #576]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e40:	f043 0308 	orr.w	r3, r3, #8
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b8e      	ldr	r3, [pc, #568]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
 8000e56:	4b8a      	ldr	r3, [pc, #552]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a89      	ldr	r2, [pc, #548]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b87      	ldr	r3, [pc, #540]	@ (8001080 <MX_GPIO_Init+0x2d0>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e6a:	607b      	str	r3, [r7, #4]
 8000e6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000e74:	4883      	ldr	r0, [pc, #524]	@ (8001084 <MX_GPIO_Init+0x2d4>)
 8000e76:	f001 f8c5 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2140      	movs	r1, #64	@ 0x40
 8000e7e:	4882      	ldr	r0, [pc, #520]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8000e80:	f001 f8c0 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8000e8a:	4880      	ldr	r0, [pc, #512]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000e8c:	f001 f8ba 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000e96:	487d      	ldr	r0, [pc, #500]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000e98:	f001 f8b4 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000e9c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ea2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ea6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000eac:	f107 031c 	add.w	r3, r7, #28
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	4876      	ldr	r0, [pc, #472]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000eb4:	f000 fee2 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000eb8:	2386      	movs	r3, #134	@ 0x86
 8000eba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ec8:	230b      	movs	r3, #11
 8000eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	486f      	ldr	r0, [pc, #444]	@ (8001090 <MX_GPIO_Init+0x2e0>)
 8000ed4:	f000 fed2 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ed8:	2330      	movs	r3, #48	@ 0x30
 8000eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000edc:	2302      	movs	r3, #2
 8000ede:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ee8:	230b      	movs	r3, #11
 8000eea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eec:	f107 031c 	add.w	r3, r7, #28
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4866      	ldr	r0, [pc, #408]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000ef4:	f000 fec2 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000ef8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	2302      	movs	r3, #2
 8000f00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f02:	2300      	movs	r3, #0
 8000f04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f06:	2303      	movs	r3, #3
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f0a:	230b      	movs	r3, #11
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	4619      	mov	r1, r3
 8000f14:	485b      	ldr	r0, [pc, #364]	@ (8001084 <MX_GPIO_Init+0x2d4>)
 8000f16:	f000 feb1 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000f1a:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f20:	2301      	movs	r3, #1
 8000f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f24:	2300      	movs	r3, #0
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 031c 	add.w	r3, r7, #28
 8000f30:	4619      	mov	r1, r3
 8000f32:	4854      	ldr	r0, [pc, #336]	@ (8001084 <MX_GPIO_Init+0x2d4>)
 8000f34:	f000 fea2 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000f38:	230c      	movs	r3, #12
 8000f3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f40:	2301      	movs	r3, #1
 8000f42:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000f44:	f107 031c 	add.w	r3, r7, #28
 8000f48:	4619      	mov	r1, r3
 8000f4a:	484f      	ldr	r0, [pc, #316]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8000f4c:	f000 fe96 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000f50:	2340      	movs	r3, #64	@ 0x40
 8000f52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f54:	2301      	movs	r3, #1
 8000f56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	4619      	mov	r1, r3
 8000f66:	4848      	ldr	r0, [pc, #288]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8000f68:	f000 fe88 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000f6c:	2380      	movs	r3, #128	@ 0x80
 8000f6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f70:	2300      	movs	r3, #0
 8000f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000f78:	f107 031c 	add.w	r3, r7, #28
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4842      	ldr	r0, [pc, #264]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8000f80:	f000 fe7c 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000f84:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000f88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000f8a:	2311      	movs	r3, #17
 8000f8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f92:	2300      	movs	r3, #0
 8000f94:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f96:	f107 031c 	add.w	r3, r7, #28
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	483b      	ldr	r0, [pc, #236]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000f9e:	f000 fe6d 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000fa2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fac:	2301      	movs	r3, #1
 8000fae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb0:	f107 031c 	add.w	r3, r7, #28
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4835      	ldr	r0, [pc, #212]	@ (800108c <MX_GPIO_Init+0x2dc>)
 8000fb8:	f000 fe60 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000fbc:	2304      	movs	r3, #4
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4831      	ldr	r0, [pc, #196]	@ (8001094 <MX_GPIO_Init+0x2e4>)
 8000fd0:	f000 fe54 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary1_KEY_Pin Rotary2_KEY_Pin */
  GPIO_InitStruct.Pin = Rotary1_KEY_Pin|Rotary2_KEY_Pin;
 8000fd4:	2348      	movs	r3, #72	@ 0x48
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fd8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000fdc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fe2:	f107 031c 	add.w	r3, r7, #28
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	482a      	ldr	r0, [pc, #168]	@ (8001094 <MX_GPIO_Init+0x2e4>)
 8000fea:	f000 fe47 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : Rotary1_S2_Pin Rotary1_S1_Pin Rotary2_S2_Pin */
  GPIO_InitStruct.Pin = Rotary1_S2_Pin|Rotary1_S1_Pin|Rotary2_S2_Pin;
 8000fee:	23b0      	movs	r3, #176	@ 0xb0
 8000ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ff2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000ff6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ffc:	f107 031c 	add.w	r3, r7, #28
 8001000:	4619      	mov	r1, r3
 8001002:	4824      	ldr	r0, [pc, #144]	@ (8001094 <MX_GPIO_Init+0x2e4>)
 8001004:	f000 fe3a 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary2_S1_Pin */
  GPIO_InitStruct.Pin = Rotary2_S1_Pin;
 8001008:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800100c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800100e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001014:	2301      	movs	r3, #1
 8001016:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(Rotary2_S1_GPIO_Port, &GPIO_InitStruct);
 8001018:	f107 031c 	add.w	r3, r7, #28
 800101c:	4619      	mov	r1, r3
 800101e:	481a      	ldr	r0, [pc, #104]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8001020:	f000 fe2c 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001024:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102a:	2302      	movs	r3, #2
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001032:	2303      	movs	r3, #3
 8001034:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001036:	230b      	movs	r3, #11
 8001038:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800103a:	f107 031c 	add.w	r3, r7, #28
 800103e:	4619      	mov	r1, r3
 8001040:	4811      	ldr	r0, [pc, #68]	@ (8001088 <MX_GPIO_Init+0x2d8>)
 8001042:	f000 fe1b 	bl	8001c7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2105      	movs	r1, #5
 800104a:	2009      	movs	r0, #9
 800104c:	f000 fdec 	bl	8001c28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001050:	2009      	movs	r0, #9
 8001052:	f000 fe05 	bl	8001c60 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2105      	movs	r1, #5
 800105a:	200a      	movs	r0, #10
 800105c:	f000 fde4 	bl	8001c28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001060:	200a      	movs	r0, #10
 8001062:	f000 fdfd 	bl	8001c60 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2105      	movs	r1, #5
 800106a:	2017      	movs	r0, #23
 800106c:	f000 fddc 	bl	8001c28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001070:	2017      	movs	r0, #23
 8001072:	f000 fdf5 	bl	8001c60 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001076:	bf00      	nop
 8001078:	3730      	adds	r7, #48	@ 0x30
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400
 8001088:	40021800 	.word	0x40021800
 800108c:	40020800 	.word	0x40020800
 8001090:	40020000 	.word	0x40020000
 8001094:	40020c00 	.word	0x40020c00

08001098 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
	(void)argument;
	KeypadTasks_Init();
 80010a0:	f7ff fd0a 	bl	8000ab8 <KeypadTasks_Init>
	RotaryTasks_Init();
 80010a4:	f7ff fd72 	bl	8000b8c <RotaryTasks_Init>
   for(;;)
    {
      osDelay(1000);
 80010a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010ac:	f003 f884 	bl	80041b8 <osDelay>
 80010b0:	e7fa      	b.n	80010a8 <StartDefaultTask+0x10>
	...

080010b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a04      	ldr	r2, [pc, #16]	@ (80010d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d101      	bne.n	80010ca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80010c6:	f000 fcb3 	bl	8001a30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40001000 	.word	0x40001000

080010d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010dc:	b672      	cpsid	i
}
 80010de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <Error_Handler+0x8>

080010e4 <_write>:
#include <unistd.h>

extern UART_HandleTypeDef huart3;

int _write(int file, char *ptr, int len)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	60f8      	str	r0, [r7, #12]
 80010ec:	60b9      	str	r1, [r7, #8]
 80010ee:	607a      	str	r2, [r7, #4]
    (void)file;
    HAL_UART_Transmit(&huart3, (uint8_t*)ptr, (uint16_t)len, 100);
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	2364      	movs	r3, #100	@ 0x64
 80010f6:	68b9      	ldr	r1, [r7, #8]
 80010f8:	4803      	ldr	r0, [pc, #12]	@ (8001108 <_write+0x24>)
 80010fa:	f002 f87b 	bl	80031f4 <HAL_UART_Transmit>
    return len;
 80010fe:	687b      	ldr	r3, [r7, #4]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000120 	.word	0x20000120

0800110c <read_ab>:
/* prev 10 */ +1,  0,  0, -1,
/* prev 11 */  0, -1, +1,  0
};

static inline uint8_t read_ab(uint8_t id)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
    GPIO_TypeDef *ap = (id==0) ? ENC1_S1_PORT : ENC2_S1_PORT;
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d101      	bne.n	8001120 <read_ab+0x14>
 800111c:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <read_ab+0x84>)
 800111e:	e000      	b.n	8001122 <read_ab+0x16>
 8001120:	4b1c      	ldr	r3, [pc, #112]	@ (8001194 <read_ab+0x88>)
 8001122:	617b      	str	r3, [r7, #20]
    uint16_t      a  = (id==0) ? ENC1_S1_PIN  : ENC2_S1_PIN;
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <read_ab+0x22>
 800112a:	2320      	movs	r3, #32
 800112c:	e001      	b.n	8001132 <read_ab+0x26>
 800112e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001132:	827b      	strh	r3, [r7, #18]
    GPIO_TypeDef *bp = (id==0) ? ENC1_S2_PORT : ENC2_S2_PORT;
 8001134:	4b16      	ldr	r3, [pc, #88]	@ (8001190 <read_ab+0x84>)
 8001136:	60fb      	str	r3, [r7, #12]
    uint16_t      b  = (id==0) ? ENC1_S2_PIN  : ENC2_S2_PIN;
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <read_ab+0x36>
 800113e:	2310      	movs	r3, #16
 8001140:	e000      	b.n	8001144 <read_ab+0x38>
 8001142:	2380      	movs	r3, #128	@ 0x80
 8001144:	817b      	strh	r3, [r7, #10]

    uint8_t A = (HAL_GPIO_ReadPin(ap, a) == GPIO_PIN_SET) ? 1 : 0;
 8001146:	8a7b      	ldrh	r3, [r7, #18]
 8001148:	4619      	mov	r1, r3
 800114a:	6978      	ldr	r0, [r7, #20]
 800114c:	f000 ff42 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8001150:	4603      	mov	r3, r0
 8001152:	2b01      	cmp	r3, #1
 8001154:	bf0c      	ite	eq
 8001156:	2301      	moveq	r3, #1
 8001158:	2300      	movne	r3, #0
 800115a:	b2db      	uxtb	r3, r3
 800115c:	727b      	strb	r3, [r7, #9]
    uint8_t B = (HAL_GPIO_ReadPin(bp, b) == GPIO_PIN_SET) ? 1 : 0;
 800115e:	897b      	ldrh	r3, [r7, #10]
 8001160:	4619      	mov	r1, r3
 8001162:	68f8      	ldr	r0, [r7, #12]
 8001164:	f000 ff36 	bl	8001fd4 <HAL_GPIO_ReadPin>
 8001168:	4603      	mov	r3, r0
 800116a:	2b01      	cmp	r3, #1
 800116c:	bf0c      	ite	eq
 800116e:	2301      	moveq	r3, #1
 8001170:	2300      	movne	r3, #0
 8001172:	b2db      	uxtb	r3, r3
 8001174:	723b      	strb	r3, [r7, #8]
    return (A<<1) | B;
 8001176:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	b25a      	sxtb	r2, r3
 800117e:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8001182:	4313      	orrs	r3, r2
 8001184:	b25b      	sxtb	r3, r3
 8001186:	b2db      	uxtb	r3, r3
}
 8001188:	4618      	mov	r0, r3
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020c00 	.word	0x40020c00
 8001194:	40021800 	.word	0x40021800

08001198 <read_btn>:

static inline uint8_t read_btn(uint8_t id)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
    GPIO_TypeDef *pp = (id==0) ? ENC1_KEY_PORT : ENC2_KEY_PORT;
 80011a2:	4b0c      	ldr	r3, [pc, #48]	@ (80011d4 <read_btn+0x3c>)
 80011a4:	60fb      	str	r3, [r7, #12]
    uint16_t      pn = (id==0) ? ENC1_KEY_PIN  : ENC2_KEY_PIN;
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d101      	bne.n	80011b0 <read_btn+0x18>
 80011ac:	2308      	movs	r3, #8
 80011ae:	e000      	b.n	80011b2 <read_btn+0x1a>
 80011b0:	2340      	movs	r3, #64	@ 0x40
 80011b2:	817b      	strh	r3, [r7, #10]
    return (HAL_GPIO_ReadPin(pp, pn) == GPIO_PIN_SET) ? 1 : 0;
 80011b4:	897b      	ldrh	r3, [r7, #10]
 80011b6:	4619      	mov	r1, r3
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f000 ff0b 	bl	8001fd4 <HAL_GPIO_ReadPin>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b01      	cmp	r3, #1
 80011c2:	bf0c      	ite	eq
 80011c4:	2301      	moveq	r3, #1
 80011c6:	2300      	movne	r3, #0
 80011c8:	b2db      	uxtb	r3, r3
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40020c00 	.word	0x40020c00

080011d8 <btn_pressed_level>:

// 너 버튼이 Pull-up이고 "눌림=0"이면 이걸로 논리 통일
static inline uint8_t btn_pressed_level(uint8_t raw)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    // raw=1이면 high. 눌림이 low면 반전
    return (raw == 0) ? 1 : 0; // pressed=1, released=0
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	bf0c      	ite	eq
 80011e8:	2301      	moveq	r3, #1
 80011ea:	2300      	movne	r3, #0
 80011ec:	b2db      	uxtb	r3, r3
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	370c      	adds	r7, #12
 80011f2:	46bd      	mov	sp, r7
 80011f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f8:	4770      	bx	lr
	...

080011fc <handle_enc_ab>:
void handle_enc_ab(const input_evt_t *e)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
    uint8_t id = e->id;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	73fb      	strb	r3, [r7, #15]
    uint8_t ab = read_ab(id);
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff ff7d 	bl	800110c <read_ab>
 8001212:	4603      	mov	r3, r0
 8001214:	73bb      	strb	r3, [r7, #14]

    uint8_t prev = s_enc[id].prev_ab;
 8001216:	7bfb      	ldrb	r3, [r7, #15]
 8001218:	4a30      	ldr	r2, [pc, #192]	@ (80012dc <handle_enc_ab+0xe0>)
 800121a:	011b      	lsls	r3, r3, #4
 800121c:	4413      	add	r3, r2
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	737b      	strb	r3, [r7, #13]
    s_enc[id].prev_ab = ab;
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	4a2d      	ldr	r2, [pc, #180]	@ (80012dc <handle_enc_ab+0xe0>)
 8001226:	011b      	lsls	r3, r3, #4
 8001228:	4413      	add	r3, r2
 800122a:	7bba      	ldrb	r2, [r7, #14]
 800122c:	701a      	strb	r2, [r3, #0]

    int8_t d = s_qdec[(prev << 2) | ab];   // ✅ 여기 수정
 800122e:	7b7b      	ldrb	r3, [r7, #13]
 8001230:	009a      	lsls	r2, r3, #2
 8001232:	7bbb      	ldrb	r3, [r7, #14]
 8001234:	4313      	orrs	r3, r2
 8001236:	4a2a      	ldr	r2, [pc, #168]	@ (80012e0 <handle_enc_ab+0xe4>)
 8001238:	5cd3      	ldrb	r3, [r2, r3]
 800123a:	733b      	strb	r3, [r7, #12]
    if (d == 0) return;
 800123c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d047      	beq.n	80012d4 <handle_enc_ab+0xd8>

    s_enc[id].step_acc += d;
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	4a25      	ldr	r2, [pc, #148]	@ (80012dc <handle_enc_ab+0xe0>)
 8001248:	011b      	lsls	r3, r3, #4
 800124a:	4413      	add	r3, r2
 800124c:	3301      	adds	r3, #1
 800124e:	f993 3000 	ldrsb.w	r3, [r3]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	7b3b      	ldrb	r3, [r7, #12]
 8001256:	4413      	add	r3, r2
 8001258:	b2da      	uxtb	r2, r3
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	b251      	sxtb	r1, r2
 800125e:	4a1f      	ldr	r2, [pc, #124]	@ (80012dc <handle_enc_ab+0xe0>)
 8001260:	011b      	lsls	r3, r3, #4
 8001262:	4413      	add	r3, r2
 8001264:	3301      	adds	r3, #1
 8001266:	460a      	mov	r2, r1
 8001268:	701a      	strb	r2, [r3, #0]
    if (s_enc[id].step_acc >= STEPS_PER_DETENT) {
 800126a:	7bfb      	ldrb	r3, [r7, #15]
 800126c:	4a1b      	ldr	r2, [pc, #108]	@ (80012dc <handle_enc_ab+0xe0>)
 800126e:	011b      	lsls	r3, r3, #4
 8001270:	4413      	add	r3, r2
 8001272:	3301      	adds	r3, #1
 8001274:	f993 3000 	ldrsb.w	r3, [r3]
 8001278:	2b03      	cmp	r3, #3
 800127a:	dd10      	ble.n	800129e <handle_enc_ab+0xa2>
        s_enc[id].step_acc = 0;
 800127c:	7bfb      	ldrb	r3, [r7, #15]
 800127e:	4a17      	ldr	r2, [pc, #92]	@ (80012dc <handle_enc_ab+0xe0>)
 8001280:	011b      	lsls	r3, r3, #4
 8001282:	4413      	add	r3, r2
 8001284:	3301      	adds	r3, #1
 8001286:	2200      	movs	r2, #0
 8001288:	701a      	strb	r2, [r3, #0]
        g_enc_pos[id] += 1;
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	4a15      	ldr	r2, [pc, #84]	@ (80012e4 <handle_enc_ab+0xe8>)
 800128e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001292:	7bfb      	ldrb	r3, [r7, #15]
 8001294:	3201      	adds	r2, #1
 8001296:	4913      	ldr	r1, [pc, #76]	@ (80012e4 <handle_enc_ab+0xe8>)
 8001298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800129c:	e01b      	b.n	80012d6 <handle_enc_ab+0xda>
    } else if (s_enc[id].step_acc <= -STEPS_PER_DETENT) {
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	4a0e      	ldr	r2, [pc, #56]	@ (80012dc <handle_enc_ab+0xe0>)
 80012a2:	011b      	lsls	r3, r3, #4
 80012a4:	4413      	add	r3, r2
 80012a6:	3301      	adds	r3, #1
 80012a8:	f993 3000 	ldrsb.w	r3, [r3]
 80012ac:	f113 0f03 	cmn.w	r3, #3
 80012b0:	da11      	bge.n	80012d6 <handle_enc_ab+0xda>
        s_enc[id].step_acc = 0;
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	4a09      	ldr	r2, [pc, #36]	@ (80012dc <handle_enc_ab+0xe0>)
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	4413      	add	r3, r2
 80012ba:	3301      	adds	r3, #1
 80012bc:	2200      	movs	r2, #0
 80012be:	701a      	strb	r2, [r3, #0]
        g_enc_pos[id] -= 1;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	4a08      	ldr	r2, [pc, #32]	@ (80012e4 <handle_enc_ab+0xe8>)
 80012c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	3a01      	subs	r2, #1
 80012cc:	4905      	ldr	r1, [pc, #20]	@ (80012e4 <handle_enc_ab+0xe8>)
 80012ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80012d2:	e000      	b.n	80012d6 <handle_enc_ab+0xda>
    if (d == 0) return;
 80012d4:	bf00      	nop
    }
}
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	2000065c 	.word	0x2000065c
 80012e0:	08008550 	.word	0x08008550
 80012e4:	20000654 	.word	0x20000654

080012e8 <handle_btn_edge>:

void handle_btn_edge(const input_evt_t *e)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
    uint8_t id = e->id;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	73fb      	strb	r3, [r7, #15]

    uint8_t raw = read_btn(id);
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff ff4d 	bl	8001198 <read_btn>
 80012fe:	4603      	mov	r3, r0
 8001300:	73bb      	strb	r3, [r7, #14]
    uint8_t pressed = btn_pressed_level(raw);
 8001302:	7bbb      	ldrb	r3, [r7, #14]
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff ff67 	bl	80011d8 <btn_pressed_level>
 800130a:	4603      	mov	r3, r0
 800130c:	737b      	strb	r3, [r7, #13]

    uint32_t now = e->tick;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	60bb      	str	r3, [r7, #8]
    if (now - s_enc[id].btn_last_tick < BTN_DEBOUNCE_MS) return;
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	4a13      	ldr	r2, [pc, #76]	@ (8001364 <handle_btn_edge+0x7c>)
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	4413      	add	r3, r2
 800131c:	330c      	adds	r3, #12
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	68ba      	ldr	r2, [r7, #8]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b1d      	cmp	r3, #29
 8001326:	d918      	bls.n	800135a <handle_btn_edge+0x72>

    if (pressed && pressed != s_enc[id].btn_last) {
 8001328:	7b7b      	ldrb	r3, [r7, #13]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d00d      	beq.n	800134a <handle_btn_edge+0x62>
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	4a0c      	ldr	r2, [pc, #48]	@ (8001364 <handle_btn_edge+0x7c>)
 8001332:	011b      	lsls	r3, r3, #4
 8001334:	4413      	add	r3, r2
 8001336:	3308      	adds	r3, #8
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	7b7a      	ldrb	r2, [r7, #13]
 800133c:	429a      	cmp	r2, r3
 800133e:	d004      	beq.n	800134a <handle_btn_edge+0x62>
        printf("ENC%u BTN DOWN\r\n", (unsigned)id);
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	4619      	mov	r1, r3
 8001344:	4808      	ldr	r0, [pc, #32]	@ (8001368 <handle_btn_edge+0x80>)
 8001346:	f005 ff91 	bl	800726c <iprintf>
    }
    s_enc[id].btn_last = pressed;
 800134a:	7bfb      	ldrb	r3, [r7, #15]
 800134c:	4a05      	ldr	r2, [pc, #20]	@ (8001364 <handle_btn_edge+0x7c>)
 800134e:	011b      	lsls	r3, r3, #4
 8001350:	4413      	add	r3, r2
 8001352:	3308      	adds	r3, #8
 8001354:	7b7a      	ldrb	r2, [r7, #13]
 8001356:	701a      	strb	r2, [r3, #0]
 8001358:	e000      	b.n	800135c <handle_btn_edge+0x74>
    if (now - s_enc[id].btn_last_tick < BTN_DEBOUNCE_MS) return;
 800135a:	bf00      	nop
}
 800135c:	3710      	adds	r7, #16
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	2000065c 	.word	0x2000065c
 8001368:	080084bc 	.word	0x080084bc

0800136c <InputTask>:

void InputTask(void *arg)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b088      	sub	sp, #32
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
    for (int i=0; i<2; i++) {
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
 8001378:	e036      	b.n	80013e8 <InputTask+0x7c>
        s_enc[i].prev_ab = read_ab(i);
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	b2db      	uxtb	r3, r3
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fec4 	bl	800110c <read_ab>
 8001384:	4603      	mov	r3, r0
 8001386:	4619      	mov	r1, r3
 8001388:	4a35      	ldr	r2, [pc, #212]	@ (8001460 <InputTask+0xf4>)
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	701a      	strb	r2, [r3, #0]
        s_enc[i].step_acc = 0;
 8001394:	4a32      	ldr	r2, [pc, #200]	@ (8001460 <InputTask+0xf4>)
 8001396:	69fb      	ldr	r3, [r7, #28]
 8001398:	011b      	lsls	r3, r3, #4
 800139a:	4413      	add	r3, r2
 800139c:	3301      	adds	r3, #1
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
        s_enc[i].last_enc_tick = 0;
 80013a2:	4a2f      	ldr	r2, [pc, #188]	@ (8001460 <InputTask+0xf4>)
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	011b      	lsls	r3, r3, #4
 80013a8:	4413      	add	r3, r2
 80013aa:	3304      	adds	r3, #4
 80013ac:	2200      	movs	r2, #0
 80013ae:	601a      	str	r2, [r3, #0]
        s_enc[i].btn_last = btn_pressed_level(read_btn(i));
 80013b0:	69fb      	ldr	r3, [r7, #28]
 80013b2:	b2db      	uxtb	r3, r3
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff feef 	bl	8001198 <read_btn>
 80013ba:	4603      	mov	r3, r0
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff ff0b 	bl	80011d8 <btn_pressed_level>
 80013c2:	4603      	mov	r3, r0
 80013c4:	4619      	mov	r1, r3
 80013c6:	4a26      	ldr	r2, [pc, #152]	@ (8001460 <InputTask+0xf4>)
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	011b      	lsls	r3, r3, #4
 80013cc:	4413      	add	r3, r2
 80013ce:	3308      	adds	r3, #8
 80013d0:	460a      	mov	r2, r1
 80013d2:	701a      	strb	r2, [r3, #0]
        s_enc[i].btn_last_tick = 0;
 80013d4:	4a22      	ldr	r2, [pc, #136]	@ (8001460 <InputTask+0xf4>)
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	011b      	lsls	r3, r3, #4
 80013da:	4413      	add	r3, r2
 80013dc:	330c      	adds	r3, #12
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
    for (int i=0; i<2; i++) {
 80013e2:	69fb      	ldr	r3, [r7, #28]
 80013e4:	3301      	adds	r3, #1
 80013e6:	61fb      	str	r3, [r7, #28]
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	ddc5      	ble.n	800137a <InputTask+0xe>
    }

    int32_t last0 = g_enc_pos[0];
 80013ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001464 <InputTask+0xf8>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	61bb      	str	r3, [r7, #24]
    int32_t last1 = g_enc_pos[1];
 80013f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <InputTask+0xf8>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	617b      	str	r3, [r7, #20]

    input_evt_t e;
    for (;;) {
        if (xQueueReceive(g_inputQ, &e, portMAX_DELAY) == pdTRUE) {
 80013fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001468 <InputTask+0xfc>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f107 010c 	add.w	r1, r7, #12
 8001402:	f04f 32ff 	mov.w	r2, #4294967295
 8001406:	4618      	mov	r0, r3
 8001408:	f003 faf2 	bl	80049f0 <xQueueReceive>
 800140c:	4603      	mov	r3, r0
 800140e:	2b01      	cmp	r3, #1
 8001410:	d1f3      	bne.n	80013fa <InputTask+0x8e>

            if (e.type == EVT_ENC_AB)       handle_enc_ab(&e);
 8001412:	7b7b      	ldrb	r3, [r7, #13]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d105      	bne.n	8001424 <InputTask+0xb8>
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff feed 	bl	80011fc <handle_enc_ab>
 8001422:	e007      	b.n	8001434 <InputTask+0xc8>
            else if (e.type == EVT_BTN_EDGE) handle_btn_edge(&e);
 8001424:	7b7b      	ldrb	r3, [r7, #13]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d104      	bne.n	8001434 <InputTask+0xc8>
 800142a:	f107 030c 	add.w	r3, r7, #12
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff ff5a 	bl	80012e8 <handle_btn_edge>

            if (g_enc_pos[0] != last0 || g_enc_pos[1] != last1) {
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <InputTask+0xf8>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	429a      	cmp	r2, r3
 800143c:	d104      	bne.n	8001448 <InputTask+0xdc>
 800143e:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <InputTask+0xf8>)
 8001440:	685b      	ldr	r3, [r3, #4]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	429a      	cmp	r2, r3
 8001446:	d0d8      	beq.n	80013fa <InputTask+0x8e>
                last0 = g_enc_pos[0];
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <InputTask+0xf8>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	61bb      	str	r3, [r7, #24]
                last1 = g_enc_pos[1];
 800144e:	4b05      	ldr	r3, [pc, #20]	@ (8001464 <InputTask+0xf8>)
 8001450:	685b      	ldr	r3, [r3, #4]
 8001452:	617b      	str	r3, [r7, #20]
                printf("ENC1=%ld ENC2=%ld\r\n", (long)last0, (long)last1);
 8001454:	697a      	ldr	r2, [r7, #20]
 8001456:	69b9      	ldr	r1, [r7, #24]
 8001458:	4804      	ldr	r0, [pc, #16]	@ (800146c <InputTask+0x100>)
 800145a:	f005 ff07 	bl	800726c <iprintf>
        if (xQueueReceive(g_inputQ, &e, portMAX_DELAY) == pdTRUE) {
 800145e:	e7cc      	b.n	80013fa <InputTask+0x8e>
 8001460:	2000065c 	.word	0x2000065c
 8001464:	20000654 	.word	0x20000654
 8001468:	20000650 	.word	0x20000650
 800146c:	080084d0 	.word	0x080084d0

08001470 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
 800147a:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_MspInit+0x54>)
 800147c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800147e:	4a11      	ldr	r2, [pc, #68]	@ (80014c4 <HAL_MspInit+0x54>)
 8001480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001484:	6453      	str	r3, [r2, #68]	@ 0x44
 8001486:	4b0f      	ldr	r3, [pc, #60]	@ (80014c4 <HAL_MspInit+0x54>)
 8001488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800148a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800148e:	607b      	str	r3, [r7, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	603b      	str	r3, [r7, #0]
 8001496:	4b0b      	ldr	r3, [pc, #44]	@ (80014c4 <HAL_MspInit+0x54>)
 8001498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149a:	4a0a      	ldr	r2, [pc, #40]	@ (80014c4 <HAL_MspInit+0x54>)
 800149c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80014a2:	4b08      	ldr	r3, [pc, #32]	@ (80014c4 <HAL_MspInit+0x54>)
 80014a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014aa:	603b      	str	r3, [r7, #0]
 80014ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80014ae:	2200      	movs	r2, #0
 80014b0:	210f      	movs	r1, #15
 80014b2:	f06f 0001 	mvn.w	r0, #1
 80014b6:	f000 fbb7 	bl	8001c28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	40023800 	.word	0x40023800

080014c8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b08a      	sub	sp, #40	@ 0x28
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
 80014d8:	605a      	str	r2, [r3, #4]
 80014da:	609a      	str	r2, [r3, #8]
 80014dc:	60da      	str	r2, [r3, #12]
 80014de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a19      	ldr	r2, [pc, #100]	@ (800154c <HAL_UART_MspInit+0x84>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d12c      	bne.n	8001544 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	613b      	str	r3, [r7, #16]
 80014ee:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <HAL_UART_MspInit+0x88>)
 80014f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f2:	4a17      	ldr	r2, [pc, #92]	@ (8001550 <HAL_UART_MspInit+0x88>)
 80014f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80014f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80014fa:	4b15      	ldr	r3, [pc, #84]	@ (8001550 <HAL_UART_MspInit+0x88>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	60fb      	str	r3, [r7, #12]
 800150a:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <HAL_UART_MspInit+0x88>)
 800150c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800150e:	4a10      	ldr	r2, [pc, #64]	@ (8001550 <HAL_UART_MspInit+0x88>)
 8001510:	f043 0308 	orr.w	r3, r3, #8
 8001514:	6313      	str	r3, [r2, #48]	@ 0x30
 8001516:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <HAL_UART_MspInit+0x88>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800151a:	f003 0308 	and.w	r3, r3, #8
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001522:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001528:	2302      	movs	r3, #2
 800152a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152c:	2300      	movs	r3, #0
 800152e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001530:	2303      	movs	r3, #3
 8001532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001534:	2307      	movs	r3, #7
 8001536:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <HAL_UART_MspInit+0x8c>)
 8001540:	f000 fb9c 	bl	8001c7c <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001544:	bf00      	nop
 8001546:	3728      	adds	r7, #40	@ 0x28
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40004800 	.word	0x40004800
 8001550:	40023800 	.word	0x40023800
 8001554:	40020c00 	.word	0x40020c00

08001558 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08a      	sub	sp, #40	@ 0x28
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	609a      	str	r2, [r3, #8]
 800156c:	60da      	str	r2, [r3, #12]
 800156e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001578:	d13f      	bne.n	80015fa <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	613b      	str	r3, [r7, #16]
 800157e:	4b21      	ldr	r3, [pc, #132]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001582:	4a20      	ldr	r2, [pc, #128]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	6313      	str	r3, [r2, #48]	@ 0x30
 800158a:	4b1e      	ldr	r3, [pc, #120]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001596:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800159a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159c:	2302      	movs	r3, #2
 800159e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015a4:	2303      	movs	r3, #3
 80015a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80015a8:	230a      	movs	r3, #10
 80015aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	4619      	mov	r1, r3
 80015b2:	4815      	ldr	r0, [pc, #84]	@ (8001608 <HAL_PCD_MspInit+0xb0>)
 80015b4:	f000 fb62 	bl	8001c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80015b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015be:	2300      	movs	r3, #0
 80015c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	480e      	ldr	r0, [pc, #56]	@ (8001608 <HAL_PCD_MspInit+0xb0>)
 80015ce:	f000 fb55 	bl	8001c7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 80015d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015d6:	4a0b      	ldr	r2, [pc, #44]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 80015d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015dc:	6353      	str	r3, [r2, #52]	@ 0x34
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	4b08      	ldr	r3, [pc, #32]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e6:	4a07      	ldr	r2, [pc, #28]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 80015e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ee:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <HAL_PCD_MspInit+0xac>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80015fa:	bf00      	nop
 80015fc:	3728      	adds	r7, #40	@ 0x28
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	40020000 	.word	0x40020000

0800160c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08e      	sub	sp, #56	@ 0x38
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001614:	2300      	movs	r3, #0
 8001616:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001618:	2300      	movs	r3, #0
 800161a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800161c:	2300      	movs	r3, #0
 800161e:	60fb      	str	r3, [r7, #12]
 8001620:	4b33      	ldr	r3, [pc, #204]	@ (80016f0 <HAL_InitTick+0xe4>)
 8001622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001624:	4a32      	ldr	r2, [pc, #200]	@ (80016f0 <HAL_InitTick+0xe4>)
 8001626:	f043 0310 	orr.w	r3, r3, #16
 800162a:	6413      	str	r3, [r2, #64]	@ 0x40
 800162c:	4b30      	ldr	r3, [pc, #192]	@ (80016f0 <HAL_InitTick+0xe4>)
 800162e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001630:	f003 0310 	and.w	r3, r3, #16
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001638:	f107 0210 	add.w	r2, r7, #16
 800163c:	f107 0314 	add.w	r3, r7, #20
 8001640:	4611      	mov	r1, r2
 8001642:	4618      	mov	r0, r3
 8001644:	f001 fab8 	bl	8002bb8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001648:	6a3b      	ldr	r3, [r7, #32]
 800164a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800164c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001652:	f001 fa89 	bl	8002b68 <HAL_RCC_GetPCLK1Freq>
 8001656:	6378      	str	r0, [r7, #52]	@ 0x34
 8001658:	e004      	b.n	8001664 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800165a:	f001 fa85 	bl	8002b68 <HAL_RCC_GetPCLK1Freq>
 800165e:	4603      	mov	r3, r0
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001664:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001666:	4a23      	ldr	r2, [pc, #140]	@ (80016f4 <HAL_InitTick+0xe8>)
 8001668:	fba2 2303 	umull	r2, r3, r2, r3
 800166c:	0c9b      	lsrs	r3, r3, #18
 800166e:	3b01      	subs	r3, #1
 8001670:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001672:	4b21      	ldr	r3, [pc, #132]	@ (80016f8 <HAL_InitTick+0xec>)
 8001674:	4a21      	ldr	r2, [pc, #132]	@ (80016fc <HAL_InitTick+0xf0>)
 8001676:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001678:	4b1f      	ldr	r3, [pc, #124]	@ (80016f8 <HAL_InitTick+0xec>)
 800167a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800167e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001680:	4a1d      	ldr	r2, [pc, #116]	@ (80016f8 <HAL_InitTick+0xec>)
 8001682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001684:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001686:	4b1c      	ldr	r3, [pc, #112]	@ (80016f8 <HAL_InitTick+0xec>)
 8001688:	2200      	movs	r2, #0
 800168a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800168c:	4b1a      	ldr	r3, [pc, #104]	@ (80016f8 <HAL_InitTick+0xec>)
 800168e:	2200      	movs	r2, #0
 8001690:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001692:	4b19      	ldr	r3, [pc, #100]	@ (80016f8 <HAL_InitTick+0xec>)
 8001694:	2200      	movs	r2, #0
 8001696:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001698:	4817      	ldr	r0, [pc, #92]	@ (80016f8 <HAL_InitTick+0xec>)
 800169a:	f001 fabf 	bl	8002c1c <HAL_TIM_Base_Init>
 800169e:	4603      	mov	r3, r0
 80016a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80016a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d11b      	bne.n	80016e4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80016ac:	4812      	ldr	r0, [pc, #72]	@ (80016f8 <HAL_InitTick+0xec>)
 80016ae:	f001 fb0f 	bl	8002cd0 <HAL_TIM_Base_Start_IT>
 80016b2:	4603      	mov	r3, r0
 80016b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80016b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d111      	bne.n	80016e4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016c0:	2036      	movs	r0, #54	@ 0x36
 80016c2:	f000 facd 	bl	8001c60 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2b0f      	cmp	r3, #15
 80016ca:	d808      	bhi.n	80016de <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80016cc:	2200      	movs	r2, #0
 80016ce:	6879      	ldr	r1, [r7, #4]
 80016d0:	2036      	movs	r0, #54	@ 0x36
 80016d2:	f000 faa9 	bl	8001c28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <HAL_InitTick+0xf4>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	e002      	b.n	80016e4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80016e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	3738      	adds	r7, #56	@ 0x38
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40023800 	.word	0x40023800
 80016f4:	431bde83 	.word	0x431bde83
 80016f8:	2000067c 	.word	0x2000067c
 80016fc:	40001000 	.word	0x40001000
 8001700:	20000044 	.word	0x20000044

08001704 <push_evt_from_isr>:
#include "queue.h"
#include "rotary.h"
/* 큐 핸들 전역은 freertos.c에서 만들고 extern으로 가져와야 함 */

static inline void push_evt_from_isr(uint8_t id, evt_type_t type, uint8_t v)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
 800170e:	460b      	mov	r3, r1
 8001710:	71bb      	strb	r3, [r7, #6]
 8001712:	4613      	mov	r3, r2
 8001714:	717b      	strb	r3, [r7, #5]
    BaseType_t hpw = pdFALSE;
 8001716:	2300      	movs	r3, #0
 8001718:	617b      	str	r3, [r7, #20]

    input_evt_t e = {
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	733b      	strb	r3, [r7, #12]
 800171e:	79bb      	ldrb	r3, [r7, #6]
 8001720:	737b      	strb	r3, [r7, #13]
 8001722:	797b      	ldrb	r3, [r7, #5]
 8001724:	73bb      	strb	r3, [r7, #14]
        .id = id,
        .type = type,
        .v = v,
        .tick = xTaskGetTickCountFromISR()
 8001726:	f003 ffdb 	bl	80056e0 <xTaskGetTickCountFromISR>
 800172a:	4603      	mov	r3, r0
    input_evt_t e = {
 800172c:	613b      	str	r3, [r7, #16]
    };

    xQueueSendFromISR(g_inputQ, &e, &hpw);
 800172e:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <push_evt_from_isr+0x5c>)
 8001730:	6818      	ldr	r0, [r3, #0]
 8001732:	f107 0214 	add.w	r2, r7, #20
 8001736:	f107 010c 	add.w	r1, r7, #12
 800173a:	2300      	movs	r3, #0
 800173c:	f003 f8ba 	bl	80048b4 <xQueueGenericSendFromISR>
    portYIELD_FROM_ISR(hpw);
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d007      	beq.n	8001756 <push_evt_from_isr+0x52>
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <push_evt_from_isr+0x60>)
 8001748:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800174c:	601a      	str	r2, [r3, #0]
 800174e:	f3bf 8f4f 	dsb	sy
 8001752:	f3bf 8f6f 	isb	sy
}
 8001756:	bf00      	nop
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000650 	.word	0x20000650
 8001764:	e000ed04 	.word	0xe000ed04

08001768 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	4603      	mov	r3, r0
 8001770:	80fb      	strh	r3, [r7, #6]
    if (g_inputQ == NULL) return;
 8001772:	4b19      	ldr	r3, [pc, #100]	@ (80017d8 <HAL_GPIO_EXTI_Callback+0x70>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d02a      	beq.n	80017d0 <HAL_GPIO_EXTI_Callback+0x68>

    // ENC1 A/B
    if (GPIO_Pin == ENC1_S1_PIN || GPIO_Pin == ENC1_S2_PIN) {
 800177a:	88fb      	ldrh	r3, [r7, #6]
 800177c:	2b20      	cmp	r3, #32
 800177e:	d002      	beq.n	8001786 <HAL_GPIO_EXTI_Callback+0x1e>
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	2b10      	cmp	r3, #16
 8001784:	d105      	bne.n	8001792 <HAL_GPIO_EXTI_Callback+0x2a>
        push_evt_from_isr(0, EVT_ENC_AB, 0);
 8001786:	2200      	movs	r2, #0
 8001788:	2100      	movs	r1, #0
 800178a:	2000      	movs	r0, #0
 800178c:	f7ff ffba 	bl	8001704 <push_evt_from_isr>
        return;
 8001790:	e01f      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x6a>
    }

    // ENC2 A/B
    if (GPIO_Pin == ENC2_S1_PIN || GPIO_Pin == ENC2_S2_PIN) {
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001798:	d002      	beq.n	80017a0 <HAL_GPIO_EXTI_Callback+0x38>
 800179a:	88fb      	ldrh	r3, [r7, #6]
 800179c:	2b80      	cmp	r3, #128	@ 0x80
 800179e:	d105      	bne.n	80017ac <HAL_GPIO_EXTI_Callback+0x44>
        push_evt_from_isr(1, EVT_ENC_AB, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	2001      	movs	r0, #1
 80017a6:	f7ff ffad 	bl	8001704 <push_evt_from_isr>
        return;
 80017aa:	e012      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x6a>
    }

    // KEY
    if (GPIO_Pin == ENC1_KEY_PIN) {
 80017ac:	88fb      	ldrh	r3, [r7, #6]
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d105      	bne.n	80017be <HAL_GPIO_EXTI_Callback+0x56>
        push_evt_from_isr(0, EVT_BTN_EDGE, 0);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2101      	movs	r1, #1
 80017b6:	2000      	movs	r0, #0
 80017b8:	f7ff ffa4 	bl	8001704 <push_evt_from_isr>
        return;
 80017bc:	e009      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x6a>
    }
    if (GPIO_Pin == ENC2_KEY_PIN) {
 80017be:	88fb      	ldrh	r3, [r7, #6]
 80017c0:	2b40      	cmp	r3, #64	@ 0x40
 80017c2:	d106      	bne.n	80017d2 <HAL_GPIO_EXTI_Callback+0x6a>
        push_evt_from_isr(1, EVT_BTN_EDGE, 0);
 80017c4:	2200      	movs	r2, #0
 80017c6:	2101      	movs	r1, #1
 80017c8:	2001      	movs	r0, #1
 80017ca:	f7ff ff9b 	bl	8001704 <push_evt_from_isr>
        return;
 80017ce:	e000      	b.n	80017d2 <HAL_GPIO_EXTI_Callback+0x6a>
    if (g_inputQ == NULL) return;
 80017d0:	bf00      	nop
    }
}
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000650 	.word	0x20000650

080017dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017e0:	bf00      	nop
 80017e2:	e7fd      	b.n	80017e0 <NMI_Handler+0x4>

080017e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017e4:	b480      	push	{r7}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017e8:	bf00      	nop
 80017ea:	e7fd      	b.n	80017e8 <HardFault_Handler+0x4>

080017ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017f0:	bf00      	nop
 80017f2:	e7fd      	b.n	80017f0 <MemManage_Handler+0x4>

080017f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <BusFault_Handler+0x4>

080017fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001800:	bf00      	nop
 8001802:	e7fd      	b.n	8001800 <UsageFault_Handler+0x4>

08001804 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_KEY_Pin);
 8001816:	2008      	movs	r0, #8
 8001818:	f000 fc0e 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_S2_Pin);
 8001824:	2010      	movs	r0, #16
 8001826:	f000 fc07 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary1_S1_Pin);
 8001832:	2020      	movs	r0, #32
 8001834:	f000 fc00 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary2_KEY_Pin);
 8001838:	2040      	movs	r0, #64	@ 0x40
 800183a:	f000 fbfd 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary2_S2_Pin);
 800183e:	2080      	movs	r0, #128	@ 0x80
 8001840:	f000 fbfa 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Rotary2_S1_Pin);
 8001844:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001848:	f000 fbf6 	bl	8002038 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}

08001850 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001854:	4802      	ldr	r0, [pc, #8]	@ (8001860 <TIM6_DAC_IRQHandler+0x10>)
 8001856:	f001 faab 	bl	8002db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800185a:	bf00      	nop
 800185c:	bd80      	pop	{r7, pc}
 800185e:	bf00      	nop
 8001860:	2000067c 	.word	0x2000067c

08001864 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af00      	add	r7, sp, #0
 800186a:	60f8      	str	r0, [r7, #12]
 800186c:	60b9      	str	r1, [r7, #8]
 800186e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
 8001874:	e00a      	b.n	800188c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001876:	f3af 8000 	nop.w
 800187a:	4601      	mov	r1, r0
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	1c5a      	adds	r2, r3, #1
 8001880:	60ba      	str	r2, [r7, #8]
 8001882:	b2ca      	uxtb	r2, r1
 8001884:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	3301      	adds	r3, #1
 800188a:	617b      	str	r3, [r7, #20]
 800188c:	697a      	ldr	r2, [r7, #20]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	dbf0      	blt.n	8001876 <_read+0x12>
  }

  return len;
 8001894:	687b      	ldr	r3, [r7, #4]
}
 8001896:	4618      	mov	r0, r3
 8001898:	3718      	adds	r7, #24
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <_close>:
  }
  return len;
}

int _close(int file)
{
 800189e:	b480      	push	{r7}
 80018a0:	b083      	sub	sp, #12
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr

080018b6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018b6:	b480      	push	{r7}
 80018b8:	b083      	sub	sp, #12
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
 80018be:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018c6:	605a      	str	r2, [r3, #4]
  return 0;
 80018c8:	2300      	movs	r3, #0
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	370c      	adds	r7, #12
 80018ce:	46bd      	mov	sp, r7
 80018d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d4:	4770      	bx	lr

080018d6 <_isatty>:

int _isatty(int file)
{
 80018d6:	b480      	push	{r7}
 80018d8:	b083      	sub	sp, #12
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018de:	2301      	movs	r3, #1
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	370c      	adds	r7, #12
 80018e4:	46bd      	mov	sp, r7
 80018e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ea:	4770      	bx	lr

080018ec <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b085      	sub	sp, #20
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	60f8      	str	r0, [r7, #12]
 80018f4:	60b9      	str	r1, [r7, #8]
 80018f6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018f8:	2300      	movs	r3, #0
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3714      	adds	r7, #20
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
	...

08001908 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b086      	sub	sp, #24
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001910:	4a14      	ldr	r2, [pc, #80]	@ (8001964 <_sbrk+0x5c>)
 8001912:	4b15      	ldr	r3, [pc, #84]	@ (8001968 <_sbrk+0x60>)
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <_sbrk+0x64>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d102      	bne.n	800192a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001924:	4b11      	ldr	r3, [pc, #68]	@ (800196c <_sbrk+0x64>)
 8001926:	4a12      	ldr	r2, [pc, #72]	@ (8001970 <_sbrk+0x68>)
 8001928:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800192a:	4b10      	ldr	r3, [pc, #64]	@ (800196c <_sbrk+0x64>)
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	4413      	add	r3, r2
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	429a      	cmp	r2, r3
 8001936:	d207      	bcs.n	8001948 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001938:	f005 fe64 	bl	8007604 <__errno>
 800193c:	4603      	mov	r3, r0
 800193e:	220c      	movs	r2, #12
 8001940:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001942:	f04f 33ff 	mov.w	r3, #4294967295
 8001946:	e009      	b.n	800195c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <_sbrk+0x64>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800194e:	4b07      	ldr	r3, [pc, #28]	@ (800196c <_sbrk+0x64>)
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4413      	add	r3, r2
 8001956:	4a05      	ldr	r2, [pc, #20]	@ (800196c <_sbrk+0x64>)
 8001958:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800195a:	68fb      	ldr	r3, [r7, #12]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	20030000 	.word	0x20030000
 8001968:	00000400 	.word	0x00000400
 800196c:	200006c4 	.word	0x200006c4
 8001970:	20011568 	.word	0x20011568

08001974 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001978:	4b06      	ldr	r3, [pc, #24]	@ (8001994 <SystemInit+0x20>)
 800197a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800197e:	4a05      	ldr	r2, [pc, #20]	@ (8001994 <SystemInit+0x20>)
 8001980:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001984:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001988:	bf00      	nop
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	e000ed00 	.word	0xe000ed00

08001998 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001998:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019d0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800199c:	f7ff ffea 	bl	8001974 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019a0:	480c      	ldr	r0, [pc, #48]	@ (80019d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019a2:	490d      	ldr	r1, [pc, #52]	@ (80019d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019a4:	4a0d      	ldr	r2, [pc, #52]	@ (80019dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a8:	e002      	b.n	80019b0 <LoopCopyDataInit>

080019aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ae:	3304      	adds	r3, #4

080019b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b4:	d3f9      	bcc.n	80019aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019b6:	4a0a      	ldr	r2, [pc, #40]	@ (80019e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019b8:	4c0a      	ldr	r4, [pc, #40]	@ (80019e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019bc:	e001      	b.n	80019c2 <LoopFillZerobss>

080019be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c0:	3204      	adds	r2, #4

080019c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c4:	d3fb      	bcc.n	80019be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019c6:	f005 fe23 	bl	8007610 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ca:	f7ff f90f 	bl	8000bec <main>
  bx  lr    
 80019ce:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80019d0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80019d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019d8:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80019dc:	080085bc 	.word	0x080085bc
  ldr r2, =_sbss
 80019e0:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80019e4:	20011568 	.word	0x20011568

080019e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e8:	e7fe      	b.n	80019e8 <ADC_IRQHandler>
	...

080019ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80019f0:	4b0e      	ldr	r3, [pc, #56]	@ (8001a2c <HAL_Init+0x40>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0d      	ldr	r2, [pc, #52]	@ (8001a2c <HAL_Init+0x40>)
 80019f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019fc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_Init+0x40>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_Init+0x40>)
 8001a02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a08:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <HAL_Init+0x40>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a07      	ldr	r2, [pc, #28]	@ (8001a2c <HAL_Init+0x40>)
 8001a0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a14:	2003      	movs	r0, #3
 8001a16:	f000 f8fc 	bl	8001c12 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a1a:	200f      	movs	r0, #15
 8001a1c:	f7ff fdf6 	bl	800160c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a20:	f7ff fd26 	bl	8001470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40023c00 	.word	0x40023c00

08001a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <HAL_IncTick+0x20>)
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4b06      	ldr	r3, [pc, #24]	@ (8001a54 <HAL_IncTick+0x24>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	4413      	add	r3, r2
 8001a40:	4a04      	ldr	r2, [pc, #16]	@ (8001a54 <HAL_IncTick+0x24>)
 8001a42:	6013      	str	r3, [r2, #0]
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	20000048 	.word	0x20000048
 8001a54:	200006c8 	.word	0x200006c8

08001a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a5c:	4b03      	ldr	r3, [pc, #12]	@ (8001a6c <HAL_GetTick+0x14>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	200006c8 	.word	0x200006c8

08001a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b084      	sub	sp, #16
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a78:	f7ff ffee 	bl	8001a58 <HAL_GetTick>
 8001a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a88:	d005      	beq.n	8001a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001ab4 <HAL_Delay+0x44>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	461a      	mov	r2, r3
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	4413      	add	r3, r2
 8001a94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001a96:	bf00      	nop
 8001a98:	f7ff ffde 	bl	8001a58 <HAL_GetTick>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	68bb      	ldr	r3, [r7, #8]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	68fa      	ldr	r2, [r7, #12]
 8001aa4:	429a      	cmp	r2, r3
 8001aa6:	d8f7      	bhi.n	8001a98 <HAL_Delay+0x28>
  {
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	20000048 	.word	0x20000048

08001ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	f003 0307 	and.w	r3, r3, #7
 8001ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ace:	68ba      	ldr	r2, [r7, #8]
 8001ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aea:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <__NVIC_SetPriorityGrouping+0x44>)
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	60d3      	str	r3, [r2, #12]
}
 8001af0:	bf00      	nop
 8001af2:	3714      	adds	r7, #20
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000ed00 	.word	0xe000ed00

08001b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b04:	4b04      	ldr	r3, [pc, #16]	@ (8001b18 <__NVIC_GetPriorityGrouping+0x18>)
 8001b06:	68db      	ldr	r3, [r3, #12]
 8001b08:	0a1b      	lsrs	r3, r3, #8
 8001b0a:	f003 0307 	and.w	r3, r3, #7
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	e000ed00 	.word	0xe000ed00

08001b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	db0b      	blt.n	8001b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	f003 021f 	and.w	r2, r3, #31
 8001b34:	4907      	ldr	r1, [pc, #28]	@ (8001b54 <__NVIC_EnableIRQ+0x38>)
 8001b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3a:	095b      	lsrs	r3, r3, #5
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001b46:	bf00      	nop
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	e000e100 	.word	0xe000e100

08001b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b083      	sub	sp, #12
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	6039      	str	r1, [r7, #0]
 8001b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	db0a      	blt.n	8001b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	b2da      	uxtb	r2, r3
 8001b70:	490c      	ldr	r1, [pc, #48]	@ (8001ba4 <__NVIC_SetPriority+0x4c>)
 8001b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b76:	0112      	lsls	r2, r2, #4
 8001b78:	b2d2      	uxtb	r2, r2
 8001b7a:	440b      	add	r3, r1
 8001b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b80:	e00a      	b.n	8001b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	4908      	ldr	r1, [pc, #32]	@ (8001ba8 <__NVIC_SetPriority+0x50>)
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	f003 030f 	and.w	r3, r3, #15
 8001b8e:	3b04      	subs	r3, #4
 8001b90:	0112      	lsls	r2, r2, #4
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	440b      	add	r3, r1
 8001b96:	761a      	strb	r2, [r3, #24]
}
 8001b98:	bf00      	nop
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	e000e100 	.word	0xe000e100
 8001ba8:	e000ed00 	.word	0xe000ed00

08001bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b089      	sub	sp, #36	@ 0x24
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bc0:	69fb      	ldr	r3, [r7, #28]
 8001bc2:	f1c3 0307 	rsb	r3, r3, #7
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	bf28      	it	cs
 8001bca:	2304      	movcs	r3, #4
 8001bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	2b06      	cmp	r3, #6
 8001bd4:	d902      	bls.n	8001bdc <NVIC_EncodePriority+0x30>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	3b03      	subs	r3, #3
 8001bda:	e000      	b.n	8001bde <NVIC_EncodePriority+0x32>
 8001bdc:	2300      	movs	r3, #0
 8001bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001be0:	f04f 32ff 	mov.w	r2, #4294967295
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	43da      	mvns	r2, r3
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	401a      	ands	r2, r3
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfe:	43d9      	mvns	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	4313      	orrs	r3, r2
         );
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3724      	adds	r7, #36	@ 0x24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b082      	sub	sp, #8
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7ff ff4c 	bl	8001ab8 <__NVIC_SetPriorityGrouping>
}
 8001c20:	bf00      	nop
 8001c22:	3708      	adds	r7, #8
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}

08001c28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	4603      	mov	r3, r0
 8001c30:	60b9      	str	r1, [r7, #8]
 8001c32:	607a      	str	r2, [r7, #4]
 8001c34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c3a:	f7ff ff61 	bl	8001b00 <__NVIC_GetPriorityGrouping>
 8001c3e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	68b9      	ldr	r1, [r7, #8]
 8001c44:	6978      	ldr	r0, [r7, #20]
 8001c46:	f7ff ffb1 	bl	8001bac <NVIC_EncodePriority>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c50:	4611      	mov	r1, r2
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff ff80 	bl	8001b58 <__NVIC_SetPriority>
}
 8001c58:	bf00      	nop
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	4603      	mov	r3, r0
 8001c68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff ff54 	bl	8001b1c <__NVIC_EnableIRQ>
}
 8001c74:	bf00      	nop
 8001c76:	3708      	adds	r7, #8
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b089      	sub	sp, #36	@ 0x24
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c92:	2300      	movs	r3, #0
 8001c94:	61fb      	str	r3, [r7, #28]
 8001c96:	e177      	b.n	8001f88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c98:	2201      	movs	r2, #1
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	697a      	ldr	r2, [r7, #20]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cac:	693a      	ldr	r2, [r7, #16]
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	f040 8166 	bne.w	8001f82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f003 0303 	and.w	r3, r3, #3
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d005      	beq.n	8001cce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d130      	bne.n	8001d30 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689b      	ldr	r3, [r3, #8]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	2203      	movs	r2, #3
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	43db      	mvns	r3, r3
 8001ce0:	69ba      	ldr	r2, [r7, #24]
 8001ce2:	4013      	ands	r3, r2
 8001ce4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	69fb      	ldr	r3, [r7, #28]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69ba      	ldr	r2, [r7, #24]
 8001cfc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d04:	2201      	movs	r2, #1
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	69ba      	ldr	r2, [r7, #24]
 8001d10:	4013      	ands	r3, r2
 8001d12:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	091b      	lsrs	r3, r3, #4
 8001d1a:	f003 0201 	and.w	r2, r3, #1
 8001d1e:	69fb      	ldr	r3, [r7, #28]
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b03      	cmp	r3, #3
 8001d3a:	d017      	beq.n	8001d6c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	005b      	lsls	r3, r3, #1
 8001d46:	2203      	movs	r2, #3
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	689a      	ldr	r2, [r3, #8]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	005b      	lsls	r3, r3, #1
 8001d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 0303 	and.w	r3, r3, #3
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d123      	bne.n	8001dc0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	08da      	lsrs	r2, r3, #3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	3208      	adds	r2, #8
 8001d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	f003 0307 	and.w	r3, r3, #7
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	220f      	movs	r2, #15
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f003 0307 	and.w	r3, r3, #7
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	08da      	lsrs	r2, r3, #3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	3208      	adds	r2, #8
 8001dba:	69b9      	ldr	r1, [r7, #24]
 8001dbc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	2203      	movs	r2, #3
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	f003 0203 	and.w	r2, r3, #3
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	005b      	lsls	r3, r3, #1
 8001de4:	fa02 f303 	lsl.w	r3, r2, r3
 8001de8:	69ba      	ldr	r2, [r7, #24]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	f000 80c0 	beq.w	8001f82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	4b66      	ldr	r3, [pc, #408]	@ (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	4a65      	ldr	r2, [pc, #404]	@ (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e12:	4b63      	ldr	r3, [pc, #396]	@ (8001fa0 <HAL_GPIO_Init+0x324>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e1e:	4a61      	ldr	r2, [pc, #388]	@ (8001fa4 <HAL_GPIO_Init+0x328>)
 8001e20:	69fb      	ldr	r3, [r7, #28]
 8001e22:	089b      	lsrs	r3, r3, #2
 8001e24:	3302      	adds	r3, #2
 8001e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	f003 0303 	and.w	r3, r3, #3
 8001e32:	009b      	lsls	r3, r3, #2
 8001e34:	220f      	movs	r2, #15
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a58      	ldr	r2, [pc, #352]	@ (8001fa8 <HAL_GPIO_Init+0x32c>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d037      	beq.n	8001eba <HAL_GPIO_Init+0x23e>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a57      	ldr	r2, [pc, #348]	@ (8001fac <HAL_GPIO_Init+0x330>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d031      	beq.n	8001eb6 <HAL_GPIO_Init+0x23a>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a56      	ldr	r2, [pc, #344]	@ (8001fb0 <HAL_GPIO_Init+0x334>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d02b      	beq.n	8001eb2 <HAL_GPIO_Init+0x236>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a55      	ldr	r2, [pc, #340]	@ (8001fb4 <HAL_GPIO_Init+0x338>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d025      	beq.n	8001eae <HAL_GPIO_Init+0x232>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a54      	ldr	r2, [pc, #336]	@ (8001fb8 <HAL_GPIO_Init+0x33c>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d01f      	beq.n	8001eaa <HAL_GPIO_Init+0x22e>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a53      	ldr	r2, [pc, #332]	@ (8001fbc <HAL_GPIO_Init+0x340>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d019      	beq.n	8001ea6 <HAL_GPIO_Init+0x22a>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a52      	ldr	r2, [pc, #328]	@ (8001fc0 <HAL_GPIO_Init+0x344>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d013      	beq.n	8001ea2 <HAL_GPIO_Init+0x226>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a51      	ldr	r2, [pc, #324]	@ (8001fc4 <HAL_GPIO_Init+0x348>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d00d      	beq.n	8001e9e <HAL_GPIO_Init+0x222>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a50      	ldr	r2, [pc, #320]	@ (8001fc8 <HAL_GPIO_Init+0x34c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d007      	beq.n	8001e9a <HAL_GPIO_Init+0x21e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a4f      	ldr	r2, [pc, #316]	@ (8001fcc <HAL_GPIO_Init+0x350>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d101      	bne.n	8001e96 <HAL_GPIO_Init+0x21a>
 8001e92:	2309      	movs	r3, #9
 8001e94:	e012      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e96:	230a      	movs	r3, #10
 8001e98:	e010      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e9a:	2308      	movs	r3, #8
 8001e9c:	e00e      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001e9e:	2307      	movs	r3, #7
 8001ea0:	e00c      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001ea2:	2306      	movs	r3, #6
 8001ea4:	e00a      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001ea6:	2305      	movs	r3, #5
 8001ea8:	e008      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eaa:	2304      	movs	r3, #4
 8001eac:	e006      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e004      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	e002      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	e000      	b.n	8001ebc <HAL_GPIO_Init+0x240>
 8001eba:	2300      	movs	r3, #0
 8001ebc:	69fa      	ldr	r2, [r7, #28]
 8001ebe:	f002 0203 	and.w	r2, r2, #3
 8001ec2:	0092      	lsls	r2, r2, #2
 8001ec4:	4093      	lsls	r3, r2
 8001ec6:	69ba      	ldr	r2, [r7, #24]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ecc:	4935      	ldr	r1, [pc, #212]	@ (8001fa4 <HAL_GPIO_Init+0x328>)
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	089b      	lsrs	r3, r3, #2
 8001ed2:	3302      	adds	r3, #2
 8001ed4:	69ba      	ldr	r2, [r7, #24]
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eda:	4b3d      	ldr	r3, [pc, #244]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001ef6:	69ba      	ldr	r2, [r7, #24]
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001efe:	4a34      	ldr	r2, [pc, #208]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f00:	69bb      	ldr	r3, [r7, #24]
 8001f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f04:	4b32      	ldr	r3, [pc, #200]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	4013      	ands	r3, r2
 8001f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d003      	beq.n	8001f28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	4313      	orrs	r3, r2
 8001f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f28:	4a29      	ldr	r2, [pc, #164]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f2e:	4b28      	ldr	r3, [pc, #160]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	43db      	mvns	r3, r3
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d003      	beq.n	8001f52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	693b      	ldr	r3, [r7, #16]
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f52:	4a1f      	ldr	r2, [pc, #124]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f54:	69bb      	ldr	r3, [r7, #24]
 8001f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f58:	4b1d      	ldr	r3, [pc, #116]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	43db      	mvns	r3, r3
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	4013      	ands	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f68:	683b      	ldr	r3, [r7, #0]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d003      	beq.n	8001f7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f7c:	4a14      	ldr	r2, [pc, #80]	@ (8001fd0 <HAL_GPIO_Init+0x354>)
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	3301      	adds	r3, #1
 8001f86:	61fb      	str	r3, [r7, #28]
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	2b0f      	cmp	r3, #15
 8001f8c:	f67f ae84 	bls.w	8001c98 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	3724      	adds	r7, #36	@ 0x24
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	40023800 	.word	0x40023800
 8001fa4:	40013800 	.word	0x40013800
 8001fa8:	40020000 	.word	0x40020000
 8001fac:	40020400 	.word	0x40020400
 8001fb0:	40020800 	.word	0x40020800
 8001fb4:	40020c00 	.word	0x40020c00
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	40021400 	.word	0x40021400
 8001fc0:	40021800 	.word	0x40021800
 8001fc4:	40021c00 	.word	0x40021c00
 8001fc8:	40022000 	.word	0x40022000
 8001fcc:	40022400 	.word	0x40022400
 8001fd0:	40013c00 	.word	0x40013c00

08001fd4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	460b      	mov	r3, r1
 8001fde:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	887b      	ldrh	r3, [r7, #2]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d002      	beq.n	8001ff2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fec:	2301      	movs	r3, #1
 8001fee:	73fb      	strb	r3, [r7, #15]
 8001ff0:	e001      	b.n	8001ff6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr

08002004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002014:	787b      	ldrb	r3, [r7, #1]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002020:	e003      	b.n	800202a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002022:	887b      	ldrh	r3, [r7, #2]
 8002024:	041a      	lsls	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	619a      	str	r2, [r3, #24]
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002042:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002044:	695a      	ldr	r2, [r3, #20]
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	4013      	ands	r3, r2
 800204a:	2b00      	cmp	r3, #0
 800204c:	d006      	beq.n	800205c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800204e:	4a05      	ldr	r2, [pc, #20]	@ (8002064 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002050:	88fb      	ldrh	r3, [r7, #6]
 8002052:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002054:	88fb      	ldrh	r3, [r7, #6]
 8002056:	4618      	mov	r0, r3
 8002058:	f7ff fb86 	bl	8001768 <HAL_GPIO_EXTI_Callback>
  }
}
 800205c:	bf00      	nop
 800205e:	3708      	adds	r7, #8
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40013c00 	.word	0x40013c00

08002068 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af02      	add	r7, sp, #8
 800206e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2b00      	cmp	r3, #0
 8002074:	d101      	bne.n	800207a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	e101      	b.n	800227e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b00      	cmp	r3, #0
 800208a:	d106      	bne.n	800209a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fa5f 	bl	8001558 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2203      	movs	r2, #3
 800209e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80020a8:	d102      	bne.n	80020b0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f001 fcbd 	bl	8003a34 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	7c1a      	ldrb	r2, [r3, #16]
 80020c2:	f88d 2000 	strb.w	r2, [sp]
 80020c6:	3304      	adds	r3, #4
 80020c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020ca:	f001 fc4f 	bl	800396c <USB_CoreInit>
 80020ce:	4603      	mov	r3, r0
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d005      	beq.n	80020e0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2202      	movs	r2, #2
 80020d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e0ce      	b.n	800227e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2100      	movs	r1, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f001 fcb5 	bl	8003a56 <USB_SetCurrentMode>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d005      	beq.n	80020fe <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2202      	movs	r2, #2
 80020f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e0bf      	b.n	800227e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020fe:	2300      	movs	r3, #0
 8002100:	73fb      	strb	r3, [r7, #15]
 8002102:	e04a      	b.n	800219a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002104:	7bfa      	ldrb	r2, [r7, #15]
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	4613      	mov	r3, r2
 800210a:	00db      	lsls	r3, r3, #3
 800210c:	4413      	add	r3, r2
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	440b      	add	r3, r1
 8002112:	3315      	adds	r3, #21
 8002114:	2201      	movs	r2, #1
 8002116:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002118:	7bfa      	ldrb	r2, [r7, #15]
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	4613      	mov	r3, r2
 800211e:	00db      	lsls	r3, r3, #3
 8002120:	4413      	add	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	440b      	add	r3, r1
 8002126:	3314      	adds	r3, #20
 8002128:	7bfa      	ldrb	r2, [r7, #15]
 800212a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800212c:	7bfa      	ldrb	r2, [r7, #15]
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	b298      	uxth	r0, r3
 8002132:	6879      	ldr	r1, [r7, #4]
 8002134:	4613      	mov	r3, r2
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	4413      	add	r3, r2
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	440b      	add	r3, r1
 800213e:	332e      	adds	r3, #46	@ 0x2e
 8002140:	4602      	mov	r2, r0
 8002142:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002144:	7bfa      	ldrb	r2, [r7, #15]
 8002146:	6879      	ldr	r1, [r7, #4]
 8002148:	4613      	mov	r3, r2
 800214a:	00db      	lsls	r3, r3, #3
 800214c:	4413      	add	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	3318      	adds	r3, #24
 8002154:	2200      	movs	r2, #0
 8002156:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002158:	7bfa      	ldrb	r2, [r7, #15]
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	4613      	mov	r3, r2
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4413      	add	r3, r2
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	440b      	add	r3, r1
 8002166:	331c      	adds	r3, #28
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800216c:	7bfa      	ldrb	r2, [r7, #15]
 800216e:	6879      	ldr	r1, [r7, #4]
 8002170:	4613      	mov	r3, r2
 8002172:	00db      	lsls	r3, r3, #3
 8002174:	4413      	add	r3, r2
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	3320      	adds	r3, #32
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002180:	7bfa      	ldrb	r2, [r7, #15]
 8002182:	6879      	ldr	r1, [r7, #4]
 8002184:	4613      	mov	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	4413      	add	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	440b      	add	r3, r1
 800218e:	3324      	adds	r3, #36	@ 0x24
 8002190:	2200      	movs	r2, #0
 8002192:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002194:	7bfb      	ldrb	r3, [r7, #15]
 8002196:	3301      	adds	r3, #1
 8002198:	73fb      	strb	r3, [r7, #15]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	791b      	ldrb	r3, [r3, #4]
 800219e:	7bfa      	ldrb	r2, [r7, #15]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d3af      	bcc.n	8002104 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021a4:	2300      	movs	r3, #0
 80021a6:	73fb      	strb	r3, [r7, #15]
 80021a8:	e044      	b.n	8002234 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	6879      	ldr	r1, [r7, #4]
 80021ae:	4613      	mov	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	4413      	add	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	440b      	add	r3, r1
 80021b8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80021c0:	7bfa      	ldrb	r2, [r7, #15]
 80021c2:	6879      	ldr	r1, [r7, #4]
 80021c4:	4613      	mov	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	4413      	add	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80021d6:	7bfa      	ldrb	r2, [r7, #15]
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	4413      	add	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80021e8:	2200      	movs	r2, #0
 80021ea:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80021ec:	7bfa      	ldrb	r2, [r7, #15]
 80021ee:	6879      	ldr	r1, [r7, #4]
 80021f0:	4613      	mov	r3, r2
 80021f2:	00db      	lsls	r3, r3, #3
 80021f4:	4413      	add	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	440b      	add	r3, r1
 80021fa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002202:	7bfa      	ldrb	r2, [r7, #15]
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	4613      	mov	r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	4413      	add	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	440b      	add	r3, r1
 8002210:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002218:	7bfa      	ldrb	r2, [r7, #15]
 800221a:	6879      	ldr	r1, [r7, #4]
 800221c:	4613      	mov	r3, r2
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	4413      	add	r3, r2
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800222e:	7bfb      	ldrb	r3, [r7, #15]
 8002230:	3301      	adds	r3, #1
 8002232:	73fb      	strb	r3, [r7, #15]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	791b      	ldrb	r3, [r3, #4]
 8002238:	7bfa      	ldrb	r2, [r7, #15]
 800223a:	429a      	cmp	r2, r3
 800223c:	d3b5      	bcc.n	80021aa <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6818      	ldr	r0, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	7c1a      	ldrb	r2, [r3, #16]
 8002246:	f88d 2000 	strb.w	r2, [sp]
 800224a:	3304      	adds	r3, #4
 800224c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800224e:	f001 fc4f 	bl	8003af0 <USB_DevInit>
 8002252:	4603      	mov	r3, r0
 8002254:	2b00      	cmp	r3, #0
 8002256:	d005      	beq.n	8002264 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2202      	movs	r2, #2
 800225c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e00c      	b.n	800227e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4618      	mov	r0, r3
 8002278:	f001 fe17 	bl	8003eaa <USB_DevDisconnect>

  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3710      	adds	r7, #16
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
	...

08002288 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e267      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d075      	beq.n	8002392 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80022a6:	4b88      	ldr	r3, [pc, #544]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	f003 030c 	and.w	r3, r3, #12
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d00c      	beq.n	80022cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022b2:	4b85      	ldr	r3, [pc, #532]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80022ba:	2b08      	cmp	r3, #8
 80022bc:	d112      	bne.n	80022e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80022be:	4b82      	ldr	r3, [pc, #520]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022ca:	d10b      	bne.n	80022e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022cc:	4b7e      	ldr	r3, [pc, #504]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d05b      	beq.n	8002390 <HAL_RCC_OscConfig+0x108>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d157      	bne.n	8002390 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	e242      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022ec:	d106      	bne.n	80022fc <HAL_RCC_OscConfig+0x74>
 80022ee:	4b76      	ldr	r3, [pc, #472]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a75      	ldr	r2, [pc, #468]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80022f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	e01d      	b.n	8002338 <HAL_RCC_OscConfig+0xb0>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002304:	d10c      	bne.n	8002320 <HAL_RCC_OscConfig+0x98>
 8002306:	4b70      	ldr	r3, [pc, #448]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a6f      	ldr	r2, [pc, #444]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800230c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002310:	6013      	str	r3, [r2, #0]
 8002312:	4b6d      	ldr	r3, [pc, #436]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a6c      	ldr	r2, [pc, #432]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002318:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	e00b      	b.n	8002338 <HAL_RCC_OscConfig+0xb0>
 8002320:	4b69      	ldr	r3, [pc, #420]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a68      	ldr	r2, [pc, #416]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002326:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800232a:	6013      	str	r3, [r2, #0]
 800232c:	4b66      	ldr	r3, [pc, #408]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a65      	ldr	r2, [pc, #404]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002332:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002336:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d013      	beq.n	8002368 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff fb8a 	bl	8001a58 <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002348:	f7ff fb86 	bl	8001a58 <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b64      	cmp	r3, #100	@ 0x64
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e207      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800235a:	4b5b      	ldr	r3, [pc, #364]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d0f0      	beq.n	8002348 <HAL_RCC_OscConfig+0xc0>
 8002366:	e014      	b.n	8002392 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002368:	f7ff fb76 	bl	8001a58 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800236e:	e008      	b.n	8002382 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002370:	f7ff fb72 	bl	8001a58 <HAL_GetTick>
 8002374:	4602      	mov	r2, r0
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	2b64      	cmp	r3, #100	@ 0x64
 800237c:	d901      	bls.n	8002382 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e1f3      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002382:	4b51      	ldr	r3, [pc, #324]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800238a:	2b00      	cmp	r3, #0
 800238c:	d1f0      	bne.n	8002370 <HAL_RCC_OscConfig+0xe8>
 800238e:	e000      	b.n	8002392 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002390:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	2b00      	cmp	r3, #0
 800239c:	d063      	beq.n	8002466 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800239e:	4b4a      	ldr	r3, [pc, #296]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d00b      	beq.n	80023c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023aa:	4b47      	ldr	r3, [pc, #284]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023ac:	689b      	ldr	r3, [r3, #8]
 80023ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80023b2:	2b08      	cmp	r3, #8
 80023b4:	d11c      	bne.n	80023f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80023b6:	4b44      	ldr	r3, [pc, #272]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d116      	bne.n	80023f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023c2:	4b41      	ldr	r3, [pc, #260]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0302 	and.w	r3, r3, #2
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d005      	beq.n	80023da <HAL_RCC_OscConfig+0x152>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	2b01      	cmp	r3, #1
 80023d4:	d001      	beq.n	80023da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e1c7      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023da:	4b3b      	ldr	r3, [pc, #236]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4937      	ldr	r1, [pc, #220]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ee:	e03a      	b.n	8002466 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d020      	beq.n	800243a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80023f8:	4b34      	ldr	r3, [pc, #208]	@ (80024cc <HAL_RCC_OscConfig+0x244>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fe:	f7ff fb2b 	bl	8001a58 <HAL_GetTick>
 8002402:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002404:	e008      	b.n	8002418 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002406:	f7ff fb27 	bl	8001a58 <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	2b02      	cmp	r3, #2
 8002412:	d901      	bls.n	8002418 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002414:	2303      	movs	r3, #3
 8002416:	e1a8      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002418:	4b2b      	ldr	r3, [pc, #172]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0302 	and.w	r3, r3, #2
 8002420:	2b00      	cmp	r3, #0
 8002422:	d0f0      	beq.n	8002406 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002424:	4b28      	ldr	r3, [pc, #160]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	4925      	ldr	r1, [pc, #148]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 8002434:	4313      	orrs	r3, r2
 8002436:	600b      	str	r3, [r1, #0]
 8002438:	e015      	b.n	8002466 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800243a:	4b24      	ldr	r3, [pc, #144]	@ (80024cc <HAL_RCC_OscConfig+0x244>)
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002440:	f7ff fb0a 	bl	8001a58 <HAL_GetTick>
 8002444:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	e008      	b.n	800245a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002448:	f7ff fb06 	bl	8001a58 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	2b02      	cmp	r3, #2
 8002454:	d901      	bls.n	800245a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002456:	2303      	movs	r3, #3
 8002458:	e187      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800245a:	4b1b      	ldr	r3, [pc, #108]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0302 	and.w	r3, r3, #2
 8002462:	2b00      	cmp	r3, #0
 8002464:	d1f0      	bne.n	8002448 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0308 	and.w	r3, r3, #8
 800246e:	2b00      	cmp	r3, #0
 8002470:	d036      	beq.n	80024e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	695b      	ldr	r3, [r3, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d016      	beq.n	80024a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800247a:	4b15      	ldr	r3, [pc, #84]	@ (80024d0 <HAL_RCC_OscConfig+0x248>)
 800247c:	2201      	movs	r2, #1
 800247e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002480:	f7ff faea 	bl	8001a58 <HAL_GetTick>
 8002484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002486:	e008      	b.n	800249a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002488:	f7ff fae6 	bl	8001a58 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	2b02      	cmp	r3, #2
 8002494:	d901      	bls.n	800249a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e167      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800249a:	4b0b      	ldr	r3, [pc, #44]	@ (80024c8 <HAL_RCC_OscConfig+0x240>)
 800249c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d0f0      	beq.n	8002488 <HAL_RCC_OscConfig+0x200>
 80024a6:	e01b      	b.n	80024e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024a8:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <HAL_RCC_OscConfig+0x248>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ae:	f7ff fad3 	bl	8001a58 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b4:	e00e      	b.n	80024d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024b6:	f7ff facf 	bl	8001a58 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d907      	bls.n	80024d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e150      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
 80024c8:	40023800 	.word	0x40023800
 80024cc:	42470000 	.word	0x42470000
 80024d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024d4:	4b88      	ldr	r3, [pc, #544]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80024d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1ea      	bne.n	80024b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f000 8097 	beq.w	800261c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ee:	2300      	movs	r3, #0
 80024f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f2:	4b81      	ldr	r3, [pc, #516]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d10f      	bne.n	800251e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024fe:	2300      	movs	r3, #0
 8002500:	60bb      	str	r3, [r7, #8]
 8002502:	4b7d      	ldr	r3, [pc, #500]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002506:	4a7c      	ldr	r2, [pc, #496]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800250c:	6413      	str	r3, [r2, #64]	@ 0x40
 800250e:	4b7a      	ldr	r3, [pc, #488]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002510:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002516:	60bb      	str	r3, [r7, #8]
 8002518:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800251a:	2301      	movs	r3, #1
 800251c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800251e:	4b77      	ldr	r3, [pc, #476]	@ (80026fc <HAL_RCC_OscConfig+0x474>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002526:	2b00      	cmp	r3, #0
 8002528:	d118      	bne.n	800255c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800252a:	4b74      	ldr	r3, [pc, #464]	@ (80026fc <HAL_RCC_OscConfig+0x474>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a73      	ldr	r2, [pc, #460]	@ (80026fc <HAL_RCC_OscConfig+0x474>)
 8002530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002534:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002536:	f7ff fa8f 	bl	8001a58 <HAL_GetTick>
 800253a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800253c:	e008      	b.n	8002550 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800253e:	f7ff fa8b 	bl	8001a58 <HAL_GetTick>
 8002542:	4602      	mov	r2, r0
 8002544:	693b      	ldr	r3, [r7, #16]
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	2b02      	cmp	r3, #2
 800254a:	d901      	bls.n	8002550 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800254c:	2303      	movs	r3, #3
 800254e:	e10c      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002550:	4b6a      	ldr	r3, [pc, #424]	@ (80026fc <HAL_RCC_OscConfig+0x474>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002558:	2b00      	cmp	r3, #0
 800255a:	d0f0      	beq.n	800253e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	2b01      	cmp	r3, #1
 8002562:	d106      	bne.n	8002572 <HAL_RCC_OscConfig+0x2ea>
 8002564:	4b64      	ldr	r3, [pc, #400]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002566:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002568:	4a63      	ldr	r2, [pc, #396]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002570:	e01c      	b.n	80025ac <HAL_RCC_OscConfig+0x324>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b05      	cmp	r3, #5
 8002578:	d10c      	bne.n	8002594 <HAL_RCC_OscConfig+0x30c>
 800257a:	4b5f      	ldr	r3, [pc, #380]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800257c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800257e:	4a5e      	ldr	r2, [pc, #376]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002580:	f043 0304 	orr.w	r3, r3, #4
 8002584:	6713      	str	r3, [r2, #112]	@ 0x70
 8002586:	4b5c      	ldr	r3, [pc, #368]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002588:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800258a:	4a5b      	ldr	r2, [pc, #364]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800258c:	f043 0301 	orr.w	r3, r3, #1
 8002590:	6713      	str	r3, [r2, #112]	@ 0x70
 8002592:	e00b      	b.n	80025ac <HAL_RCC_OscConfig+0x324>
 8002594:	4b58      	ldr	r3, [pc, #352]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002598:	4a57      	ldr	r2, [pc, #348]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800259a:	f023 0301 	bic.w	r3, r3, #1
 800259e:	6713      	str	r3, [r2, #112]	@ 0x70
 80025a0:	4b55      	ldr	r3, [pc, #340]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a4:	4a54      	ldr	r2, [pc, #336]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025a6:	f023 0304 	bic.w	r3, r3, #4
 80025aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d015      	beq.n	80025e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025b4:	f7ff fa50 	bl	8001a58 <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025bc:	f7ff fa4c 	bl	8001a58 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e0cb      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025d2:	4b49      	ldr	r3, [pc, #292]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80025d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025d6:	f003 0302 	and.w	r3, r3, #2
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d0ee      	beq.n	80025bc <HAL_RCC_OscConfig+0x334>
 80025de:	e014      	b.n	800260a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e0:	f7ff fa3a 	bl	8001a58 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025e6:	e00a      	b.n	80025fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025e8:	f7ff fa36 	bl	8001a58 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d901      	bls.n	80025fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80025fa:	2303      	movs	r3, #3
 80025fc:	e0b5      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025fe:	4b3e      	ldr	r3, [pc, #248]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002602:	f003 0302 	and.w	r3, r3, #2
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1ee      	bne.n	80025e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800260a:	7dfb      	ldrb	r3, [r7, #23]
 800260c:	2b01      	cmp	r3, #1
 800260e:	d105      	bne.n	800261c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002610:	4b39      	ldr	r3, [pc, #228]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	4a38      	ldr	r2, [pc, #224]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002616:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800261a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	699b      	ldr	r3, [r3, #24]
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 80a1 	beq.w	8002768 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002626:	4b34      	ldr	r3, [pc, #208]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	2b08      	cmp	r3, #8
 8002630:	d05c      	beq.n	80026ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	2b02      	cmp	r3, #2
 8002638:	d141      	bne.n	80026be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800263a:	4b31      	ldr	r3, [pc, #196]	@ (8002700 <HAL_RCC_OscConfig+0x478>)
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002640:	f7ff fa0a 	bl	8001a58 <HAL_GetTick>
 8002644:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002646:	e008      	b.n	800265a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002648:	f7ff fa06 	bl	8001a58 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	1ad3      	subs	r3, r2, r3
 8002652:	2b02      	cmp	r3, #2
 8002654:	d901      	bls.n	800265a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002656:	2303      	movs	r3, #3
 8002658:	e087      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800265a:	4b27      	ldr	r3, [pc, #156]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d1f0      	bne.n	8002648 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	69da      	ldr	r2, [r3, #28]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a1b      	ldr	r3, [r3, #32]
 800266e:	431a      	orrs	r2, r3
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002674:	019b      	lsls	r3, r3, #6
 8002676:	431a      	orrs	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	085b      	lsrs	r3, r3, #1
 800267e:	3b01      	subs	r3, #1
 8002680:	041b      	lsls	r3, r3, #16
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002688:	061b      	lsls	r3, r3, #24
 800268a:	491b      	ldr	r1, [pc, #108]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 800268c:	4313      	orrs	r3, r2
 800268e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002690:	4b1b      	ldr	r3, [pc, #108]	@ (8002700 <HAL_RCC_OscConfig+0x478>)
 8002692:	2201      	movs	r2, #1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002696:	f7ff f9df 	bl	8001a58 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800269e:	f7ff f9db 	bl	8001a58 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e05c      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026b0:	4b11      	ldr	r3, [pc, #68]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0x416>
 80026bc:	e054      	b.n	8002768 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026be:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <HAL_RCC_OscConfig+0x478>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026c4:	f7ff f9c8 	bl	8001a58 <HAL_GetTick>
 80026c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026ca:	e008      	b.n	80026de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026cc:	f7ff f9c4 	bl	8001a58 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	2b02      	cmp	r3, #2
 80026d8:	d901      	bls.n	80026de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	e045      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026de:	4b06      	ldr	r3, [pc, #24]	@ (80026f8 <HAL_RCC_OscConfig+0x470>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d1f0      	bne.n	80026cc <HAL_RCC_OscConfig+0x444>
 80026ea:	e03d      	b.n	8002768 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e038      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
 80026f8:	40023800 	.word	0x40023800
 80026fc:	40007000 	.word	0x40007000
 8002700:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002704:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <HAL_RCC_OscConfig+0x4ec>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d028      	beq.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800271c:	429a      	cmp	r2, r3
 800271e:	d121      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800272a:	429a      	cmp	r2, r3
 800272c:	d11a      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002734:	4013      	ands	r3, r2
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800273a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800273c:	4293      	cmp	r3, r2
 800273e:	d111      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800274a:	085b      	lsrs	r3, r3, #1
 800274c:	3b01      	subs	r3, #1
 800274e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002750:	429a      	cmp	r2, r3
 8002752:	d107      	bne.n	8002764 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002760:	429a      	cmp	r2, r3
 8002762:	d001      	beq.n	8002768 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002764:	2301      	movs	r3, #1
 8002766:	e000      	b.n	800276a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	40023800 	.word	0x40023800

08002778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e0cc      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800278c:	4b68      	ldr	r3, [pc, #416]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 030f 	and.w	r3, r3, #15
 8002794:	683a      	ldr	r2, [r7, #0]
 8002796:	429a      	cmp	r2, r3
 8002798:	d90c      	bls.n	80027b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800279a:	4b65      	ldr	r3, [pc, #404]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a2:	4b63      	ldr	r3, [pc, #396]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 030f 	and.w	r3, r3, #15
 80027aa:	683a      	ldr	r2, [r7, #0]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d001      	beq.n	80027b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e0b8      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d020      	beq.n	8002802 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027cc:	4b59      	ldr	r3, [pc, #356]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	4a58      	ldr	r2, [pc, #352]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80027d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0308 	and.w	r3, r3, #8
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027e4:	4b53      	ldr	r3, [pc, #332]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a52      	ldr	r2, [pc, #328]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80027ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f0:	4b50      	ldr	r3, [pc, #320]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027f2:	689b      	ldr	r3, [r3, #8]
 80027f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689b      	ldr	r3, [r3, #8]
 80027fc:	494d      	ldr	r1, [pc, #308]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80027fe:	4313      	orrs	r3, r2
 8002800:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b00      	cmp	r3, #0
 800280c:	d044      	beq.n	8002898 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d107      	bne.n	8002826 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002816:	4b47      	ldr	r3, [pc, #284]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d119      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	e07f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d003      	beq.n	8002836 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002832:	2b03      	cmp	r3, #3
 8002834:	d107      	bne.n	8002846 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002836:	4b3f      	ldr	r3, [pc, #252]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e06f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002846:	4b3b      	ldr	r3, [pc, #236]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0302 	and.w	r3, r3, #2
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
 8002854:	e067      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002856:	4b37      	ldr	r3, [pc, #220]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	689b      	ldr	r3, [r3, #8]
 800285a:	f023 0203 	bic.w	r2, r3, #3
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	4934      	ldr	r1, [pc, #208]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002864:	4313      	orrs	r3, r2
 8002866:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002868:	f7ff f8f6 	bl	8001a58 <HAL_GetTick>
 800286c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286e:	e00a      	b.n	8002886 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002870:	f7ff f8f2 	bl	8001a58 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800287e:	4293      	cmp	r3, r2
 8002880:	d901      	bls.n	8002886 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e04f      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	4b2b      	ldr	r3, [pc, #172]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 020c 	and.w	r2, r3, #12
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	429a      	cmp	r2, r3
 8002896:	d1eb      	bne.n	8002870 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002898:	4b25      	ldr	r3, [pc, #148]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f003 030f 	and.w	r3, r3, #15
 80028a0:	683a      	ldr	r2, [r7, #0]
 80028a2:	429a      	cmp	r2, r3
 80028a4:	d20c      	bcs.n	80028c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a6:	4b22      	ldr	r3, [pc, #136]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	b2d2      	uxtb	r2, r2
 80028ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ae:	4b20      	ldr	r3, [pc, #128]	@ (8002930 <HAL_RCC_ClockConfig+0x1b8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 030f 	and.w	r3, r3, #15
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d001      	beq.n	80028c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e032      	b.n	8002926 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0304 	and.w	r3, r3, #4
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d008      	beq.n	80028de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028cc:	4b19      	ldr	r3, [pc, #100]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028ce:	689b      	ldr	r3, [r3, #8]
 80028d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	68db      	ldr	r3, [r3, #12]
 80028d8:	4916      	ldr	r1, [pc, #88]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028da:	4313      	orrs	r3, r2
 80028dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f003 0308 	and.w	r3, r3, #8
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d009      	beq.n	80028fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80028ea:	4b12      	ldr	r3, [pc, #72]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	00db      	lsls	r3, r3, #3
 80028f8:	490e      	ldr	r1, [pc, #56]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	4313      	orrs	r3, r2
 80028fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80028fe:	f000 f821 	bl	8002944 <HAL_RCC_GetSysClockFreq>
 8002902:	4602      	mov	r2, r0
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	091b      	lsrs	r3, r3, #4
 800290a:	f003 030f 	and.w	r3, r3, #15
 800290e:	490a      	ldr	r1, [pc, #40]	@ (8002938 <HAL_RCC_ClockConfig+0x1c0>)
 8002910:	5ccb      	ldrb	r3, [r1, r3]
 8002912:	fa22 f303 	lsr.w	r3, r2, r3
 8002916:	4a09      	ldr	r2, [pc, #36]	@ (800293c <HAL_RCC_ClockConfig+0x1c4>)
 8002918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800291a:	4b09      	ldr	r3, [pc, #36]	@ (8002940 <HAL_RCC_ClockConfig+0x1c8>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	4618      	mov	r0, r3
 8002920:	f7fe fe74 	bl	800160c <HAL_InitTick>

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40023c00 	.word	0x40023c00
 8002934:	40023800 	.word	0x40023800
 8002938:	08008560 	.word	0x08008560
 800293c:	20000040 	.word	0x20000040
 8002940:	20000044 	.word	0x20000044

08002944 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002944:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002948:	b094      	sub	sp, #80	@ 0x50
 800294a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800294c:	2300      	movs	r3, #0
 800294e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002950:	2300      	movs	r3, #0
 8002952:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002954:	2300      	movs	r3, #0
 8002956:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002958:	2300      	movs	r3, #0
 800295a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800295c:	4b79      	ldr	r3, [pc, #484]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f003 030c 	and.w	r3, r3, #12
 8002964:	2b08      	cmp	r3, #8
 8002966:	d00d      	beq.n	8002984 <HAL_RCC_GetSysClockFreq+0x40>
 8002968:	2b08      	cmp	r3, #8
 800296a:	f200 80e1 	bhi.w	8002b30 <HAL_RCC_GetSysClockFreq+0x1ec>
 800296e:	2b00      	cmp	r3, #0
 8002970:	d002      	beq.n	8002978 <HAL_RCC_GetSysClockFreq+0x34>
 8002972:	2b04      	cmp	r3, #4
 8002974:	d003      	beq.n	800297e <HAL_RCC_GetSysClockFreq+0x3a>
 8002976:	e0db      	b.n	8002b30 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002978:	4b73      	ldr	r3, [pc, #460]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x204>)
 800297a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800297c:	e0db      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800297e:	4b73      	ldr	r3, [pc, #460]	@ (8002b4c <HAL_RCC_GetSysClockFreq+0x208>)
 8002980:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002982:	e0d8      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002984:	4b6f      	ldr	r3, [pc, #444]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800298c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800298e:	4b6d      	ldr	r3, [pc, #436]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d063      	beq.n	8002a62 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800299a:	4b6a      	ldr	r3, [pc, #424]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	099b      	lsrs	r3, r3, #6
 80029a0:	2200      	movs	r2, #0
 80029a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029a4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80029ae:	2300      	movs	r3, #0
 80029b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80029b2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80029b6:	4622      	mov	r2, r4
 80029b8:	462b      	mov	r3, r5
 80029ba:	f04f 0000 	mov.w	r0, #0
 80029be:	f04f 0100 	mov.w	r1, #0
 80029c2:	0159      	lsls	r1, r3, #5
 80029c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029c8:	0150      	lsls	r0, r2, #5
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	4621      	mov	r1, r4
 80029d0:	1a51      	subs	r1, r2, r1
 80029d2:	6139      	str	r1, [r7, #16]
 80029d4:	4629      	mov	r1, r5
 80029d6:	eb63 0301 	sbc.w	r3, r3, r1
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	f04f 0300 	mov.w	r3, #0
 80029e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029e8:	4659      	mov	r1, fp
 80029ea:	018b      	lsls	r3, r1, #6
 80029ec:	4651      	mov	r1, sl
 80029ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80029f2:	4651      	mov	r1, sl
 80029f4:	018a      	lsls	r2, r1, #6
 80029f6:	4651      	mov	r1, sl
 80029f8:	ebb2 0801 	subs.w	r8, r2, r1
 80029fc:	4659      	mov	r1, fp
 80029fe:	eb63 0901 	sbc.w	r9, r3, r1
 8002a02:	f04f 0200 	mov.w	r2, #0
 8002a06:	f04f 0300 	mov.w	r3, #0
 8002a0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a16:	4690      	mov	r8, r2
 8002a18:	4699      	mov	r9, r3
 8002a1a:	4623      	mov	r3, r4
 8002a1c:	eb18 0303 	adds.w	r3, r8, r3
 8002a20:	60bb      	str	r3, [r7, #8]
 8002a22:	462b      	mov	r3, r5
 8002a24:	eb49 0303 	adc.w	r3, r9, r3
 8002a28:	60fb      	str	r3, [r7, #12]
 8002a2a:	f04f 0200 	mov.w	r2, #0
 8002a2e:	f04f 0300 	mov.w	r3, #0
 8002a32:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002a36:	4629      	mov	r1, r5
 8002a38:	024b      	lsls	r3, r1, #9
 8002a3a:	4621      	mov	r1, r4
 8002a3c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002a40:	4621      	mov	r1, r4
 8002a42:	024a      	lsls	r2, r1, #9
 8002a44:	4610      	mov	r0, r2
 8002a46:	4619      	mov	r1, r3
 8002a48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a50:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002a54:	f7fd fc1c 	bl	8000290 <__aeabi_uldivmod>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a60:	e058      	b.n	8002b14 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a62:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	099b      	lsrs	r3, r3, #6
 8002a68:	2200      	movs	r2, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	4611      	mov	r1, r2
 8002a6e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002a72:	623b      	str	r3, [r7, #32]
 8002a74:	2300      	movs	r3, #0
 8002a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a78:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a7c:	4642      	mov	r2, r8
 8002a7e:	464b      	mov	r3, r9
 8002a80:	f04f 0000 	mov.w	r0, #0
 8002a84:	f04f 0100 	mov.w	r1, #0
 8002a88:	0159      	lsls	r1, r3, #5
 8002a8a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a8e:	0150      	lsls	r0, r2, #5
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	4641      	mov	r1, r8
 8002a96:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a9a:	4649      	mov	r1, r9
 8002a9c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002aa0:	f04f 0200 	mov.w	r2, #0
 8002aa4:	f04f 0300 	mov.w	r3, #0
 8002aa8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002aac:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002ab0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002ab4:	ebb2 040a 	subs.w	r4, r2, sl
 8002ab8:	eb63 050b 	sbc.w	r5, r3, fp
 8002abc:	f04f 0200 	mov.w	r2, #0
 8002ac0:	f04f 0300 	mov.w	r3, #0
 8002ac4:	00eb      	lsls	r3, r5, #3
 8002ac6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002aca:	00e2      	lsls	r2, r4, #3
 8002acc:	4614      	mov	r4, r2
 8002ace:	461d      	mov	r5, r3
 8002ad0:	4643      	mov	r3, r8
 8002ad2:	18e3      	adds	r3, r4, r3
 8002ad4:	603b      	str	r3, [r7, #0]
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	eb45 0303 	adc.w	r3, r5, r3
 8002adc:	607b      	str	r3, [r7, #4]
 8002ade:	f04f 0200 	mov.w	r2, #0
 8002ae2:	f04f 0300 	mov.w	r3, #0
 8002ae6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002aea:	4629      	mov	r1, r5
 8002aec:	028b      	lsls	r3, r1, #10
 8002aee:	4621      	mov	r1, r4
 8002af0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002af4:	4621      	mov	r1, r4
 8002af6:	028a      	lsls	r2, r1, #10
 8002af8:	4610      	mov	r0, r2
 8002afa:	4619      	mov	r1, r3
 8002afc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002afe:	2200      	movs	r2, #0
 8002b00:	61bb      	str	r3, [r7, #24]
 8002b02:	61fa      	str	r2, [r7, #28]
 8002b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b08:	f7fd fbc2 	bl	8000290 <__aeabi_uldivmod>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	460b      	mov	r3, r1
 8002b10:	4613      	mov	r3, r2
 8002b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	0c1b      	lsrs	r3, r3, #16
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	3301      	adds	r3, #1
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002b24:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002b26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b2e:	e002      	b.n	8002b36 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002b30:	4b05      	ldr	r3, [pc, #20]	@ (8002b48 <HAL_RCC_GetSysClockFreq+0x204>)
 8002b32:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002b34:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002b36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3750      	adds	r7, #80	@ 0x50
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800
 8002b48:	00f42400 	.word	0x00f42400
 8002b4c:	007a1200 	.word	0x007a1200

08002b50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b54:	4b03      	ldr	r3, [pc, #12]	@ (8002b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8002b56:	681b      	ldr	r3, [r3, #0]
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	20000040 	.word	0x20000040

08002b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b6c:	f7ff fff0 	bl	8002b50 <HAL_RCC_GetHCLKFreq>
 8002b70:	4602      	mov	r2, r0
 8002b72:	4b05      	ldr	r3, [pc, #20]	@ (8002b88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b74:	689b      	ldr	r3, [r3, #8]
 8002b76:	0a9b      	lsrs	r3, r3, #10
 8002b78:	f003 0307 	and.w	r3, r3, #7
 8002b7c:	4903      	ldr	r1, [pc, #12]	@ (8002b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b7e:	5ccb      	ldrb	r3, [r1, r3]
 8002b80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	bd80      	pop	{r7, pc}
 8002b88:	40023800 	.word	0x40023800
 8002b8c:	08008570 	.word	0x08008570

08002b90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b94:	f7ff ffdc 	bl	8002b50 <HAL_RCC_GetHCLKFreq>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	4b05      	ldr	r3, [pc, #20]	@ (8002bb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	0b5b      	lsrs	r3, r3, #13
 8002ba0:	f003 0307 	and.w	r3, r3, #7
 8002ba4:	4903      	ldr	r1, [pc, #12]	@ (8002bb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ba6:	5ccb      	ldrb	r3, [r1, r3]
 8002ba8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	08008570 	.word	0x08008570

08002bb8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	220f      	movs	r2, #15
 8002bc6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002bc8:	4b12      	ldr	r3, [pc, #72]	@ (8002c14 <HAL_RCC_GetClockConfig+0x5c>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	f003 0203 	and.w	r2, r3, #3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8002c14 <HAL_RCC_GetClockConfig+0x5c>)
 8002bd6:	689b      	ldr	r3, [r3, #8]
 8002bd8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002be0:	4b0c      	ldr	r3, [pc, #48]	@ (8002c14 <HAL_RCC_GetClockConfig+0x5c>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002bec:	4b09      	ldr	r3, [pc, #36]	@ (8002c14 <HAL_RCC_GetClockConfig+0x5c>)
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	08db      	lsrs	r3, r3, #3
 8002bf2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002bfa:	4b07      	ldr	r3, [pc, #28]	@ (8002c18 <HAL_RCC_GetClockConfig+0x60>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 020f 	and.w	r2, r3, #15
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	601a      	str	r2, [r3, #0]
}
 8002c06:	bf00      	nop
 8002c08:	370c      	adds	r7, #12
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800
 8002c18:	40023c00 	.word	0x40023c00

08002c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e041      	b.n	8002cb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d106      	bne.n	8002c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 f839 	bl	8002cba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3304      	adds	r3, #4
 8002c58:	4619      	mov	r1, r3
 8002c5a:	4610      	mov	r0, r2
 8002c5c:	f000 f9c0 	bl	8002fe0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2201      	movs	r2, #1
 8002c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2201      	movs	r2, #1
 8002cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3708      	adds	r7, #8
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002cc2:	bf00      	nop
 8002cc4:	370c      	adds	r7, #12
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
	...

08002cd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d001      	beq.n	8002ce8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e04e      	b.n	8002d86 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2202      	movs	r2, #2
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0201 	orr.w	r2, r2, #1
 8002cfe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a23      	ldr	r2, [pc, #140]	@ (8002d94 <HAL_TIM_Base_Start_IT+0xc4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d022      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d12:	d01d      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a1f      	ldr	r2, [pc, #124]	@ (8002d98 <HAL_TIM_Base_Start_IT+0xc8>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d018      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a1e      	ldr	r2, [pc, #120]	@ (8002d9c <HAL_TIM_Base_Start_IT+0xcc>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d013      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8002da0 <HAL_TIM_Base_Start_IT+0xd0>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d00e      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a1b      	ldr	r2, [pc, #108]	@ (8002da4 <HAL_TIM_Base_Start_IT+0xd4>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d009      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a19      	ldr	r2, [pc, #100]	@ (8002da8 <HAL_TIM_Base_Start_IT+0xd8>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d004      	beq.n	8002d50 <HAL_TIM_Base_Start_IT+0x80>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a18      	ldr	r2, [pc, #96]	@ (8002dac <HAL_TIM_Base_Start_IT+0xdc>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d111      	bne.n	8002d74 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b06      	cmp	r3, #6
 8002d60:	d010      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f042 0201 	orr.w	r2, r2, #1
 8002d70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d72:	e007      	b.n	8002d84 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f042 0201 	orr.w	r2, r2, #1
 8002d82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3714      	adds	r7, #20
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40010000 	.word	0x40010000
 8002d98:	40000400 	.word	0x40000400
 8002d9c:	40000800 	.word	0x40000800
 8002da0:	40000c00 	.word	0x40000c00
 8002da4:	40010400 	.word	0x40010400
 8002da8:	40014000 	.word	0x40014000
 8002dac:	40001800 	.word	0x40001800

08002db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d020      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f003 0302 	and.w	r3, r3, #2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d01b      	beq.n	8002e14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f06f 0202 	mvn.w	r2, #2
 8002de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d003      	beq.n	8002e02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 f8d2 	bl	8002fa4 <HAL_TIM_IC_CaptureCallback>
 8002e00:	e005      	b.n	8002e0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 f8c4 	bl	8002f90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f8d5 	bl	8002fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2200      	movs	r2, #0
 8002e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	f003 0304 	and.w	r3, r3, #4
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d020      	beq.n	8002e60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f003 0304 	and.w	r3, r3, #4
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d01b      	beq.n	8002e60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f06f 0204 	mvn.w	r2, #4
 8002e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2202      	movs	r2, #2
 8002e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	699b      	ldr	r3, [r3, #24]
 8002e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e46:	6878      	ldr	r0, [r7, #4]
 8002e48:	f000 f8ac 	bl	8002fa4 <HAL_TIM_IC_CaptureCallback>
 8002e4c:	e005      	b.n	8002e5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f000 f89e 	bl	8002f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f000 f8af 	bl	8002fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d020      	beq.n	8002eac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	f003 0308 	and.w	r3, r3, #8
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d01b      	beq.n	8002eac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f06f 0208 	mvn.w	r2, #8
 8002e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2204      	movs	r2, #4
 8002e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f003 0303 	and.w	r3, r3, #3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d003      	beq.n	8002e9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e92:	6878      	ldr	r0, [r7, #4]
 8002e94:	f000 f886 	bl	8002fa4 <HAL_TIM_IC_CaptureCallback>
 8002e98:	e005      	b.n	8002ea6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f878 	bl	8002f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea0:	6878      	ldr	r0, [r7, #4]
 8002ea2:	f000 f889 	bl	8002fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	f003 0310 	and.w	r3, r3, #16
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d020      	beq.n	8002ef8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f003 0310 	and.w	r3, r3, #16
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d01b      	beq.n	8002ef8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f06f 0210 	mvn.w	r2, #16
 8002ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2208      	movs	r2, #8
 8002ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d003      	beq.n	8002ee6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ede:	6878      	ldr	r0, [r7, #4]
 8002ee0:	f000 f860 	bl	8002fa4 <HAL_TIM_IC_CaptureCallback>
 8002ee4:	e005      	b.n	8002ef2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f852 	bl	8002f90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f000 f863 	bl	8002fb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	f003 0301 	and.w	r3, r3, #1
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d00c      	beq.n	8002f1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d007      	beq.n	8002f1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f06f 0201 	mvn.w	r2, #1
 8002f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f16:	6878      	ldr	r0, [r7, #4]
 8002f18:	f7fe f8cc 	bl	80010b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00c      	beq.n	8002f40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d007      	beq.n	8002f40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f900 	bl	8003140 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d00c      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d007      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f834 	bl	8002fcc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002f64:	68bb      	ldr	r3, [r7, #8]
 8002f66:	f003 0320 	and.w	r3, r3, #32
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d00c      	beq.n	8002f88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f003 0320 	and.w	r3, r3, #32
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d007      	beq.n	8002f88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f06f 0220 	mvn.w	r2, #32
 8002f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f82:	6878      	ldr	r0, [r7, #4]
 8002f84:	f000 f8d2 	bl	800312c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f88:	bf00      	nop
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002f98:	bf00      	nop
 8002f9a:	370c      	adds	r7, #12
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr

08002fa4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fa4:	b480      	push	{r7}
 8002fa6:	b083      	sub	sp, #12
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb6:	4770      	bx	lr

08002fb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr

08002fcc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	b083      	sub	sp, #12
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
 8002fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	4a43      	ldr	r2, [pc, #268]	@ (8003100 <TIM_Base_SetConfig+0x120>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d013      	beq.n	8003020 <TIM_Base_SetConfig+0x40>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ffe:	d00f      	beq.n	8003020 <TIM_Base_SetConfig+0x40>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	4a40      	ldr	r2, [pc, #256]	@ (8003104 <TIM_Base_SetConfig+0x124>)
 8003004:	4293      	cmp	r3, r2
 8003006:	d00b      	beq.n	8003020 <TIM_Base_SetConfig+0x40>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	4a3f      	ldr	r2, [pc, #252]	@ (8003108 <TIM_Base_SetConfig+0x128>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d007      	beq.n	8003020 <TIM_Base_SetConfig+0x40>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	4a3e      	ldr	r2, [pc, #248]	@ (800310c <TIM_Base_SetConfig+0x12c>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d003      	beq.n	8003020 <TIM_Base_SetConfig+0x40>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4a3d      	ldr	r2, [pc, #244]	@ (8003110 <TIM_Base_SetConfig+0x130>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d108      	bne.n	8003032 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003026:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	68fa      	ldr	r2, [r7, #12]
 800302e:	4313      	orrs	r3, r2
 8003030:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a32      	ldr	r2, [pc, #200]	@ (8003100 <TIM_Base_SetConfig+0x120>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d02b      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003040:	d027      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	4a2f      	ldr	r2, [pc, #188]	@ (8003104 <TIM_Base_SetConfig+0x124>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d023      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	4a2e      	ldr	r2, [pc, #184]	@ (8003108 <TIM_Base_SetConfig+0x128>)
 800304e:	4293      	cmp	r3, r2
 8003050:	d01f      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a2d      	ldr	r2, [pc, #180]	@ (800310c <TIM_Base_SetConfig+0x12c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d01b      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4a2c      	ldr	r2, [pc, #176]	@ (8003110 <TIM_Base_SetConfig+0x130>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d017      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	4a2b      	ldr	r2, [pc, #172]	@ (8003114 <TIM_Base_SetConfig+0x134>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d013      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a2a      	ldr	r2, [pc, #168]	@ (8003118 <TIM_Base_SetConfig+0x138>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d00f      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	4a29      	ldr	r2, [pc, #164]	@ (800311c <TIM_Base_SetConfig+0x13c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d00b      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a28      	ldr	r2, [pc, #160]	@ (8003120 <TIM_Base_SetConfig+0x140>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d007      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	4a27      	ldr	r2, [pc, #156]	@ (8003124 <TIM_Base_SetConfig+0x144>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d003      	beq.n	8003092 <TIM_Base_SetConfig+0xb2>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a26      	ldr	r2, [pc, #152]	@ (8003128 <TIM_Base_SetConfig+0x148>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d108      	bne.n	80030a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003098:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	68db      	ldr	r3, [r3, #12]
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	695b      	ldr	r3, [r3, #20]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	689a      	ldr	r2, [r3, #8]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4a0e      	ldr	r2, [pc, #56]	@ (8003100 <TIM_Base_SetConfig+0x120>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d003      	beq.n	80030d2 <TIM_Base_SetConfig+0xf2>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4a10      	ldr	r2, [pc, #64]	@ (8003110 <TIM_Base_SetConfig+0x130>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d103      	bne.n	80030da <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	691a      	ldr	r2, [r3, #16]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f043 0204 	orr.w	r2, r3, #4
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68fa      	ldr	r2, [r7, #12]
 80030f0:	601a      	str	r2, [r3, #0]
}
 80030f2:	bf00      	nop
 80030f4:	3714      	adds	r7, #20
 80030f6:	46bd      	mov	sp, r7
 80030f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fc:	4770      	bx	lr
 80030fe:	bf00      	nop
 8003100:	40010000 	.word	0x40010000
 8003104:	40000400 	.word	0x40000400
 8003108:	40000800 	.word	0x40000800
 800310c:	40000c00 	.word	0x40000c00
 8003110:	40010400 	.word	0x40010400
 8003114:	40014000 	.word	0x40014000
 8003118:	40014400 	.word	0x40014400
 800311c:	40014800 	.word	0x40014800
 8003120:	40001800 	.word	0x40001800
 8003124:	40001c00 	.word	0x40001c00
 8003128:	40002000 	.word	0x40002000

0800312c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr

08003154 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e042      	b.n	80031ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fe f9a4 	bl	80014c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2224      	movs	r2, #36	@ 0x24
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003196:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 f973 	bl	8003484 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	691a      	ldr	r2, [r3, #16]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80031cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b08a      	sub	sp, #40	@ 0x28
 80031f8:	af02      	add	r7, sp, #8
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	603b      	str	r3, [r7, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b20      	cmp	r3, #32
 8003212:	d175      	bne.n	8003300 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <HAL_UART_Transmit+0x2c>
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e06e      	b.n	8003302 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2221      	movs	r2, #33	@ 0x21
 800322e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003232:	f7fe fc11 	bl	8001a58 <HAL_GetTick>
 8003236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	88fa      	ldrh	r2, [r7, #6]
 800323c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	88fa      	ldrh	r2, [r7, #6]
 8003242:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800324c:	d108      	bne.n	8003260 <HAL_UART_Transmit+0x6c>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d104      	bne.n	8003260 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003256:	2300      	movs	r3, #0
 8003258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	e003      	b.n	8003268 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003268:	e02e      	b.n	80032c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2200      	movs	r2, #0
 8003272:	2180      	movs	r1, #128	@ 0x80
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 f848 	bl	800330a <UART_WaitOnFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e03a      	b.n	8003302 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10b      	bne.n	80032aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	3302      	adds	r3, #2
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e007      	b.n	80032ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	3301      	adds	r3, #1
 80032b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1cb      	bne.n	800326a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2200      	movs	r2, #0
 80032da:	2140      	movs	r1, #64	@ 0x40
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f814 	bl	800330a <UART_WaitOnFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d005      	beq.n	80032f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e006      	b.n	8003302 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e000      	b.n	8003302 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003300:	2302      	movs	r3, #2
  }
}
 8003302:	4618      	mov	r0, r3
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b086      	sub	sp, #24
 800330e:	af00      	add	r7, sp, #0
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	603b      	str	r3, [r7, #0]
 8003316:	4613      	mov	r3, r2
 8003318:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800331a:	e03b      	b.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800331c:	6a3b      	ldr	r3, [r7, #32]
 800331e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003322:	d037      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003324:	f7fe fb98 	bl	8001a58 <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	6a3a      	ldr	r2, [r7, #32]
 8003330:	429a      	cmp	r2, r3
 8003332:	d302      	bcc.n	800333a <UART_WaitOnFlagUntilTimeout+0x30>
 8003334:	6a3b      	ldr	r3, [r7, #32]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d101      	bne.n	800333e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e03a      	b.n	80033b4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68db      	ldr	r3, [r3, #12]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d023      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b80      	cmp	r3, #128	@ 0x80
 8003350:	d020      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	2b40      	cmp	r3, #64	@ 0x40
 8003356:	d01d      	beq.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0308 	and.w	r3, r3, #8
 8003362:	2b08      	cmp	r3, #8
 8003364:	d116      	bne.n	8003394 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003366:	2300      	movs	r3, #0
 8003368:	617b      	str	r3, [r7, #20]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	617b      	str	r3, [r7, #20]
 800337a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 f81d 	bl	80033bc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	2208      	movs	r2, #8
 8003386:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e00f      	b.n	80033b4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	4013      	ands	r3, r2
 800339e:	68ba      	ldr	r2, [r7, #8]
 80033a0:	429a      	cmp	r2, r3
 80033a2:	bf0c      	ite	eq
 80033a4:	2301      	moveq	r3, #1
 80033a6:	2300      	movne	r3, #0
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	461a      	mov	r2, r3
 80033ac:	79fb      	ldrb	r3, [r7, #7]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d0b4      	beq.n	800331c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80033b2:	2300      	movs	r3, #0
}
 80033b4:	4618      	mov	r0, r3
 80033b6:	3718      	adds	r7, #24
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}

080033bc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80033bc:	b480      	push	{r7}
 80033be:	b095      	sub	sp, #84	@ 0x54
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	330c      	adds	r3, #12
 80033ca:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033ce:	e853 3f00 	ldrex	r3, [r3]
 80033d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80033d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80033da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	330c      	adds	r3, #12
 80033e2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033e4:	643a      	str	r2, [r7, #64]	@ 0x40
 80033e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033e8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033ea:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033ec:	e841 2300 	strex	r3, r2, [r1]
 80033f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d1e5      	bne.n	80033c4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	3314      	adds	r3, #20
 80033fe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003400:	6a3b      	ldr	r3, [r7, #32]
 8003402:	e853 3f00 	ldrex	r3, [r3]
 8003406:	61fb      	str	r3, [r7, #28]
   return(result);
 8003408:	69fb      	ldr	r3, [r7, #28]
 800340a:	f023 0301 	bic.w	r3, r3, #1
 800340e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	3314      	adds	r3, #20
 8003416:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003418:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800341a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800341c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800341e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003420:	e841 2300 	strex	r3, r2, [r1]
 8003424:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1e5      	bne.n	80033f8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003430:	2b01      	cmp	r3, #1
 8003432:	d119      	bne.n	8003468 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	330c      	adds	r3, #12
 800343a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	e853 3f00 	ldrex	r3, [r3]
 8003442:	60bb      	str	r3, [r7, #8]
   return(result);
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f023 0310 	bic.w	r3, r3, #16
 800344a:	647b      	str	r3, [r7, #68]	@ 0x44
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	330c      	adds	r3, #12
 8003452:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003454:	61ba      	str	r2, [r7, #24]
 8003456:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003458:	6979      	ldr	r1, [r7, #20]
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	e841 2300 	strex	r3, r2, [r1]
 8003460:	613b      	str	r3, [r7, #16]
   return(result);
 8003462:	693b      	ldr	r3, [r7, #16]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d1e5      	bne.n	8003434 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2220      	movs	r2, #32
 800346c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003476:	bf00      	nop
 8003478:	3754      	adds	r7, #84	@ 0x54
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr
	...

08003484 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003484:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003488:	b0c0      	sub	sp, #256	@ 0x100
 800348a:	af00      	add	r7, sp, #0
 800348c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800349c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a0:	68d9      	ldr	r1, [r3, #12]
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	ea40 0301 	orr.w	r3, r0, r1
 80034ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80034ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b2:	689a      	ldr	r2, [r3, #8]
 80034b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	431a      	orrs	r2, r3
 80034bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	431a      	orrs	r2, r3
 80034c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80034d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80034dc:	f021 010c 	bic.w	r1, r1, #12
 80034e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80034ea:	430b      	orrs	r3, r1
 80034ec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80034ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	695b      	ldr	r3, [r3, #20]
 80034f6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80034fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034fe:	6999      	ldr	r1, [r3, #24]
 8003500:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	ea40 0301 	orr.w	r3, r0, r1
 800350a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800350c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	4b8f      	ldr	r3, [pc, #572]	@ (8003750 <UART_SetConfig+0x2cc>)
 8003514:	429a      	cmp	r2, r3
 8003516:	d005      	beq.n	8003524 <UART_SetConfig+0xa0>
 8003518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	4b8d      	ldr	r3, [pc, #564]	@ (8003754 <UART_SetConfig+0x2d0>)
 8003520:	429a      	cmp	r2, r3
 8003522:	d104      	bne.n	800352e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003524:	f7ff fb34 	bl	8002b90 <HAL_RCC_GetPCLK2Freq>
 8003528:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800352c:	e003      	b.n	8003536 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800352e:	f7ff fb1b 	bl	8002b68 <HAL_RCC_GetPCLK1Freq>
 8003532:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353a:	69db      	ldr	r3, [r3, #28]
 800353c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003540:	f040 810c 	bne.w	800375c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003544:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003548:	2200      	movs	r2, #0
 800354a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800354e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003552:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003556:	4622      	mov	r2, r4
 8003558:	462b      	mov	r3, r5
 800355a:	1891      	adds	r1, r2, r2
 800355c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800355e:	415b      	adcs	r3, r3
 8003560:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003562:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003566:	4621      	mov	r1, r4
 8003568:	eb12 0801 	adds.w	r8, r2, r1
 800356c:	4629      	mov	r1, r5
 800356e:	eb43 0901 	adc.w	r9, r3, r1
 8003572:	f04f 0200 	mov.w	r2, #0
 8003576:	f04f 0300 	mov.w	r3, #0
 800357a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800357e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003582:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003586:	4690      	mov	r8, r2
 8003588:	4699      	mov	r9, r3
 800358a:	4623      	mov	r3, r4
 800358c:	eb18 0303 	adds.w	r3, r8, r3
 8003590:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003594:	462b      	mov	r3, r5
 8003596:	eb49 0303 	adc.w	r3, r9, r3
 800359a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800359e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a2:	685b      	ldr	r3, [r3, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80035aa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80035ae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80035b2:	460b      	mov	r3, r1
 80035b4:	18db      	adds	r3, r3, r3
 80035b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80035b8:	4613      	mov	r3, r2
 80035ba:	eb42 0303 	adc.w	r3, r2, r3
 80035be:	657b      	str	r3, [r7, #84]	@ 0x54
 80035c0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80035c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80035c8:	f7fc fe62 	bl	8000290 <__aeabi_uldivmod>
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	4b61      	ldr	r3, [pc, #388]	@ (8003758 <UART_SetConfig+0x2d4>)
 80035d2:	fba3 2302 	umull	r2, r3, r3, r2
 80035d6:	095b      	lsrs	r3, r3, #5
 80035d8:	011c      	lsls	r4, r3, #4
 80035da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80035de:	2200      	movs	r2, #0
 80035e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80035e4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80035e8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80035ec:	4642      	mov	r2, r8
 80035ee:	464b      	mov	r3, r9
 80035f0:	1891      	adds	r1, r2, r2
 80035f2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80035f4:	415b      	adcs	r3, r3
 80035f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035f8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035fc:	4641      	mov	r1, r8
 80035fe:	eb12 0a01 	adds.w	sl, r2, r1
 8003602:	4649      	mov	r1, r9
 8003604:	eb43 0b01 	adc.w	fp, r3, r1
 8003608:	f04f 0200 	mov.w	r2, #0
 800360c:	f04f 0300 	mov.w	r3, #0
 8003610:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003614:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003618:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800361c:	4692      	mov	sl, r2
 800361e:	469b      	mov	fp, r3
 8003620:	4643      	mov	r3, r8
 8003622:	eb1a 0303 	adds.w	r3, sl, r3
 8003626:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800362a:	464b      	mov	r3, r9
 800362c:	eb4b 0303 	adc.w	r3, fp, r3
 8003630:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003640:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003644:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003648:	460b      	mov	r3, r1
 800364a:	18db      	adds	r3, r3, r3
 800364c:	643b      	str	r3, [r7, #64]	@ 0x40
 800364e:	4613      	mov	r3, r2
 8003650:	eb42 0303 	adc.w	r3, r2, r3
 8003654:	647b      	str	r3, [r7, #68]	@ 0x44
 8003656:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800365a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800365e:	f7fc fe17 	bl	8000290 <__aeabi_uldivmod>
 8003662:	4602      	mov	r2, r0
 8003664:	460b      	mov	r3, r1
 8003666:	4611      	mov	r1, r2
 8003668:	4b3b      	ldr	r3, [pc, #236]	@ (8003758 <UART_SetConfig+0x2d4>)
 800366a:	fba3 2301 	umull	r2, r3, r3, r1
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	2264      	movs	r2, #100	@ 0x64
 8003672:	fb02 f303 	mul.w	r3, r2, r3
 8003676:	1acb      	subs	r3, r1, r3
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800367e:	4b36      	ldr	r3, [pc, #216]	@ (8003758 <UART_SetConfig+0x2d4>)
 8003680:	fba3 2302 	umull	r2, r3, r3, r2
 8003684:	095b      	lsrs	r3, r3, #5
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800368c:	441c      	add	r4, r3
 800368e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003692:	2200      	movs	r2, #0
 8003694:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003698:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800369c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80036a0:	4642      	mov	r2, r8
 80036a2:	464b      	mov	r3, r9
 80036a4:	1891      	adds	r1, r2, r2
 80036a6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80036a8:	415b      	adcs	r3, r3
 80036aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80036b0:	4641      	mov	r1, r8
 80036b2:	1851      	adds	r1, r2, r1
 80036b4:	6339      	str	r1, [r7, #48]	@ 0x30
 80036b6:	4649      	mov	r1, r9
 80036b8:	414b      	adcs	r3, r1
 80036ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80036bc:	f04f 0200 	mov.w	r2, #0
 80036c0:	f04f 0300 	mov.w	r3, #0
 80036c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80036c8:	4659      	mov	r1, fp
 80036ca:	00cb      	lsls	r3, r1, #3
 80036cc:	4651      	mov	r1, sl
 80036ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80036d2:	4651      	mov	r1, sl
 80036d4:	00ca      	lsls	r2, r1, #3
 80036d6:	4610      	mov	r0, r2
 80036d8:	4619      	mov	r1, r3
 80036da:	4603      	mov	r3, r0
 80036dc:	4642      	mov	r2, r8
 80036de:	189b      	adds	r3, r3, r2
 80036e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80036e4:	464b      	mov	r3, r9
 80036e6:	460a      	mov	r2, r1
 80036e8:	eb42 0303 	adc.w	r3, r2, r3
 80036ec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80036f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80036fc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003700:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003704:	460b      	mov	r3, r1
 8003706:	18db      	adds	r3, r3, r3
 8003708:	62bb      	str	r3, [r7, #40]	@ 0x28
 800370a:	4613      	mov	r3, r2
 800370c:	eb42 0303 	adc.w	r3, r2, r3
 8003710:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003712:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003716:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800371a:	f7fc fdb9 	bl	8000290 <__aeabi_uldivmod>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4b0d      	ldr	r3, [pc, #52]	@ (8003758 <UART_SetConfig+0x2d4>)
 8003724:	fba3 1302 	umull	r1, r3, r3, r2
 8003728:	095b      	lsrs	r3, r3, #5
 800372a:	2164      	movs	r1, #100	@ 0x64
 800372c:	fb01 f303 	mul.w	r3, r1, r3
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	00db      	lsls	r3, r3, #3
 8003734:	3332      	adds	r3, #50	@ 0x32
 8003736:	4a08      	ldr	r2, [pc, #32]	@ (8003758 <UART_SetConfig+0x2d4>)
 8003738:	fba2 2303 	umull	r2, r3, r2, r3
 800373c:	095b      	lsrs	r3, r3, #5
 800373e:	f003 0207 	and.w	r2, r3, #7
 8003742:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4422      	add	r2, r4
 800374a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800374c:	e106      	b.n	800395c <UART_SetConfig+0x4d8>
 800374e:	bf00      	nop
 8003750:	40011000 	.word	0x40011000
 8003754:	40011400 	.word	0x40011400
 8003758:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800375c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003760:	2200      	movs	r2, #0
 8003762:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003766:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800376a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800376e:	4642      	mov	r2, r8
 8003770:	464b      	mov	r3, r9
 8003772:	1891      	adds	r1, r2, r2
 8003774:	6239      	str	r1, [r7, #32]
 8003776:	415b      	adcs	r3, r3
 8003778:	627b      	str	r3, [r7, #36]	@ 0x24
 800377a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800377e:	4641      	mov	r1, r8
 8003780:	1854      	adds	r4, r2, r1
 8003782:	4649      	mov	r1, r9
 8003784:	eb43 0501 	adc.w	r5, r3, r1
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	00eb      	lsls	r3, r5, #3
 8003792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003796:	00e2      	lsls	r2, r4, #3
 8003798:	4614      	mov	r4, r2
 800379a:	461d      	mov	r5, r3
 800379c:	4643      	mov	r3, r8
 800379e:	18e3      	adds	r3, r4, r3
 80037a0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037a4:	464b      	mov	r3, r9
 80037a6:	eb45 0303 	adc.w	r3, r5, r3
 80037aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80037ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037ba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80037ca:	4629      	mov	r1, r5
 80037cc:	008b      	lsls	r3, r1, #2
 80037ce:	4621      	mov	r1, r4
 80037d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037d4:	4621      	mov	r1, r4
 80037d6:	008a      	lsls	r2, r1, #2
 80037d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80037dc:	f7fc fd58 	bl	8000290 <__aeabi_uldivmod>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	4b60      	ldr	r3, [pc, #384]	@ (8003968 <UART_SetConfig+0x4e4>)
 80037e6:	fba3 2302 	umull	r2, r3, r3, r2
 80037ea:	095b      	lsrs	r3, r3, #5
 80037ec:	011c      	lsls	r4, r3, #4
 80037ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037f2:	2200      	movs	r2, #0
 80037f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80037f8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80037fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003800:	4642      	mov	r2, r8
 8003802:	464b      	mov	r3, r9
 8003804:	1891      	adds	r1, r2, r2
 8003806:	61b9      	str	r1, [r7, #24]
 8003808:	415b      	adcs	r3, r3
 800380a:	61fb      	str	r3, [r7, #28]
 800380c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003810:	4641      	mov	r1, r8
 8003812:	1851      	adds	r1, r2, r1
 8003814:	6139      	str	r1, [r7, #16]
 8003816:	4649      	mov	r1, r9
 8003818:	414b      	adcs	r3, r1
 800381a:	617b      	str	r3, [r7, #20]
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	f04f 0300 	mov.w	r3, #0
 8003824:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003828:	4659      	mov	r1, fp
 800382a:	00cb      	lsls	r3, r1, #3
 800382c:	4651      	mov	r1, sl
 800382e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003832:	4651      	mov	r1, sl
 8003834:	00ca      	lsls	r2, r1, #3
 8003836:	4610      	mov	r0, r2
 8003838:	4619      	mov	r1, r3
 800383a:	4603      	mov	r3, r0
 800383c:	4642      	mov	r2, r8
 800383e:	189b      	adds	r3, r3, r2
 8003840:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003844:	464b      	mov	r3, r9
 8003846:	460a      	mov	r2, r1
 8003848:	eb42 0303 	adc.w	r3, r2, r3
 800384c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2200      	movs	r2, #0
 8003858:	67bb      	str	r3, [r7, #120]	@ 0x78
 800385a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800385c:	f04f 0200 	mov.w	r2, #0
 8003860:	f04f 0300 	mov.w	r3, #0
 8003864:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003868:	4649      	mov	r1, r9
 800386a:	008b      	lsls	r3, r1, #2
 800386c:	4641      	mov	r1, r8
 800386e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003872:	4641      	mov	r1, r8
 8003874:	008a      	lsls	r2, r1, #2
 8003876:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800387a:	f7fc fd09 	bl	8000290 <__aeabi_uldivmod>
 800387e:	4602      	mov	r2, r0
 8003880:	460b      	mov	r3, r1
 8003882:	4611      	mov	r1, r2
 8003884:	4b38      	ldr	r3, [pc, #224]	@ (8003968 <UART_SetConfig+0x4e4>)
 8003886:	fba3 2301 	umull	r2, r3, r3, r1
 800388a:	095b      	lsrs	r3, r3, #5
 800388c:	2264      	movs	r2, #100	@ 0x64
 800388e:	fb02 f303 	mul.w	r3, r2, r3
 8003892:	1acb      	subs	r3, r1, r3
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	3332      	adds	r3, #50	@ 0x32
 8003898:	4a33      	ldr	r2, [pc, #204]	@ (8003968 <UART_SetConfig+0x4e4>)
 800389a:	fba2 2303 	umull	r2, r3, r2, r3
 800389e:	095b      	lsrs	r3, r3, #5
 80038a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038a4:	441c      	add	r4, r3
 80038a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038aa:	2200      	movs	r2, #0
 80038ac:	673b      	str	r3, [r7, #112]	@ 0x70
 80038ae:	677a      	str	r2, [r7, #116]	@ 0x74
 80038b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80038b4:	4642      	mov	r2, r8
 80038b6:	464b      	mov	r3, r9
 80038b8:	1891      	adds	r1, r2, r2
 80038ba:	60b9      	str	r1, [r7, #8]
 80038bc:	415b      	adcs	r3, r3
 80038be:	60fb      	str	r3, [r7, #12]
 80038c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038c4:	4641      	mov	r1, r8
 80038c6:	1851      	adds	r1, r2, r1
 80038c8:	6039      	str	r1, [r7, #0]
 80038ca:	4649      	mov	r1, r9
 80038cc:	414b      	adcs	r3, r1
 80038ce:	607b      	str	r3, [r7, #4]
 80038d0:	f04f 0200 	mov.w	r2, #0
 80038d4:	f04f 0300 	mov.w	r3, #0
 80038d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80038dc:	4659      	mov	r1, fp
 80038de:	00cb      	lsls	r3, r1, #3
 80038e0:	4651      	mov	r1, sl
 80038e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038e6:	4651      	mov	r1, sl
 80038e8:	00ca      	lsls	r2, r1, #3
 80038ea:	4610      	mov	r0, r2
 80038ec:	4619      	mov	r1, r3
 80038ee:	4603      	mov	r3, r0
 80038f0:	4642      	mov	r2, r8
 80038f2:	189b      	adds	r3, r3, r2
 80038f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038f6:	464b      	mov	r3, r9
 80038f8:	460a      	mov	r2, r1
 80038fa:	eb42 0303 	adc.w	r3, r2, r3
 80038fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	663b      	str	r3, [r7, #96]	@ 0x60
 800390a:	667a      	str	r2, [r7, #100]	@ 0x64
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003918:	4649      	mov	r1, r9
 800391a:	008b      	lsls	r3, r1, #2
 800391c:	4641      	mov	r1, r8
 800391e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003922:	4641      	mov	r1, r8
 8003924:	008a      	lsls	r2, r1, #2
 8003926:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800392a:	f7fc fcb1 	bl	8000290 <__aeabi_uldivmod>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4b0d      	ldr	r3, [pc, #52]	@ (8003968 <UART_SetConfig+0x4e4>)
 8003934:	fba3 1302 	umull	r1, r3, r3, r2
 8003938:	095b      	lsrs	r3, r3, #5
 800393a:	2164      	movs	r1, #100	@ 0x64
 800393c:	fb01 f303 	mul.w	r3, r1, r3
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	011b      	lsls	r3, r3, #4
 8003944:	3332      	adds	r3, #50	@ 0x32
 8003946:	4a08      	ldr	r2, [pc, #32]	@ (8003968 <UART_SetConfig+0x4e4>)
 8003948:	fba2 2303 	umull	r2, r3, r2, r3
 800394c:	095b      	lsrs	r3, r3, #5
 800394e:	f003 020f 	and.w	r2, r3, #15
 8003952:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4422      	add	r2, r4
 800395a:	609a      	str	r2, [r3, #8]
}
 800395c:	bf00      	nop
 800395e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003962:	46bd      	mov	sp, r7
 8003964:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003968:	51eb851f 	.word	0x51eb851f

0800396c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800396c:	b084      	sub	sp, #16
 800396e:	b580      	push	{r7, lr}
 8003970:	b084      	sub	sp, #16
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
 8003976:	f107 001c 	add.w	r0, r7, #28
 800397a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800397e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003982:	2b01      	cmp	r3, #1
 8003984:	d123      	bne.n	80039ce <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800399a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800399e:	687a      	ldr	r2, [r7, #4]
 80039a0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80039ae:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d105      	bne.n	80039c2 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 faa0 	bl	8003f08 <USB_CoreReset>
 80039c8:	4603      	mov	r3, r0
 80039ca:	73fb      	strb	r3, [r7, #15]
 80039cc:	e01b      	b.n	8003a06 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 fa94 	bl	8003f08 <USB_CoreReset>
 80039e0:	4603      	mov	r3, r0
 80039e2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80039e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d106      	bne.n	80039fa <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	639a      	str	r2, [r3, #56]	@ 0x38
 80039f8:	e005      	b.n	8003a06 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039fe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003a06:	7fbb      	ldrb	r3, [r7, #30]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d10b      	bne.n	8003a24 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	689b      	ldr	r3, [r3, #8]
 8003a10:	f043 0206 	orr.w	r2, r3, #6
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	f043 0220 	orr.w	r2, r3, #32
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003a24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003a30:	b004      	add	sp, #16
 8003a32:	4770      	bx	lr

08003a34 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f023 0201 	bic.w	r2, r3, #1
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	370c      	adds	r7, #12
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a54:	4770      	bx	lr

08003a56 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b084      	sub	sp, #16
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003a72:	78fb      	ldrb	r3, [r7, #3]
 8003a74:	2b01      	cmp	r3, #1
 8003a76:	d115      	bne.n	8003aa4 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003a84:	200a      	movs	r0, #10
 8003a86:	f7fd fff3 	bl	8001a70 <HAL_Delay>
      ms += 10U;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	330a      	adds	r3, #10
 8003a8e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 fa2b 	bl	8003eec <USB_GetMode>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b01      	cmp	r3, #1
 8003a9a:	d01e      	beq.n	8003ada <USB_SetCurrentMode+0x84>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2bc7      	cmp	r3, #199	@ 0xc7
 8003aa0:	d9f0      	bls.n	8003a84 <USB_SetCurrentMode+0x2e>
 8003aa2:	e01a      	b.n	8003ada <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003aa4:	78fb      	ldrb	r3, [r7, #3]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d115      	bne.n	8003ad6 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003ab6:	200a      	movs	r0, #10
 8003ab8:	f7fd ffda 	bl	8001a70 <HAL_Delay>
      ms += 10U;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	330a      	adds	r3, #10
 8003ac0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f000 fa12 	bl	8003eec <USB_GetMode>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d005      	beq.n	8003ada <USB_SetCurrentMode+0x84>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ad2:	d9f0      	bls.n	8003ab6 <USB_SetCurrentMode+0x60>
 8003ad4:	e001      	b.n	8003ada <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e005      	b.n	8003ae6 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2bc8      	cmp	r3, #200	@ 0xc8
 8003ade:	d101      	bne.n	8003ae4 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e000      	b.n	8003ae6 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
	...

08003af0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003af0:	b084      	sub	sp, #16
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b086      	sub	sp, #24
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]
 8003afa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003afe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003b02:	2300      	movs	r3, #0
 8003b04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	613b      	str	r3, [r7, #16]
 8003b0e:	e009      	b.n	8003b24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	3340      	adds	r3, #64	@ 0x40
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	3301      	adds	r3, #1
 8003b22:	613b      	str	r3, [r7, #16]
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	2b0e      	cmp	r3, #14
 8003b28:	d9f2      	bls.n	8003b10 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003b2a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d11c      	bne.n	8003b6c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b40:	f043 0302 	orr.w	r3, r3, #2
 8003b44:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b4a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b56:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b62:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	639a      	str	r2, [r3, #56]	@ 0x38
 8003b6a:	e00b      	b.n	8003b84 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b70:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003b90:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d10d      	bne.n	8003bb4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d104      	bne.n	8003baa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f968 	bl	8003e78 <USB_SetDevSpeed>
 8003ba8:	e008      	b.n	8003bbc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003baa:	2101      	movs	r1, #1
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f963 	bl	8003e78 <USB_SetDevSpeed>
 8003bb2:	e003      	b.n	8003bbc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003bb4:	2103      	movs	r1, #3
 8003bb6:	6878      	ldr	r0, [r7, #4]
 8003bb8:	f000 f95e 	bl	8003e78 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003bbc:	2110      	movs	r1, #16
 8003bbe:	6878      	ldr	r0, [r7, #4]
 8003bc0:	f000 f8fa 	bl	8003db8 <USB_FlushTxFifo>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f924 	bl	8003e1c <USB_FlushRxFifo>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003be4:	461a      	mov	r2, r3
 8003be6:	2300      	movs	r3, #0
 8003be8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bf0:	461a      	mov	r2, r3
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	2300      	movs	r3, #0
 8003c00:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c02:	2300      	movs	r3, #0
 8003c04:	613b      	str	r3, [r7, #16]
 8003c06:	e043      	b.n	8003c90 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	015a      	lsls	r2, r3, #5
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	4413      	add	r3, r2
 8003c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c1e:	d118      	bne.n	8003c52 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d10a      	bne.n	8003c3c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	015a      	lsls	r2, r3, #5
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	4413      	add	r3, r2
 8003c2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c32:	461a      	mov	r2, r3
 8003c34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003c38:	6013      	str	r3, [r2, #0]
 8003c3a:	e013      	b.n	8003c64 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	015a      	lsls	r2, r3, #5
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	4413      	add	r3, r2
 8003c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c48:	461a      	mov	r2, r3
 8003c4a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003c4e:	6013      	str	r3, [r2, #0]
 8003c50:	e008      	b.n	8003c64 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c5e:	461a      	mov	r2, r3
 8003c60:	2300      	movs	r3, #0
 8003c62:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	015a      	lsls	r2, r3, #5
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c70:	461a      	mov	r2, r3
 8003c72:	2300      	movs	r3, #0
 8003c74:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	015a      	lsls	r2, r3, #5
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c82:	461a      	mov	r2, r3
 8003c84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003c94:	461a      	mov	r2, r3
 8003c96:	693b      	ldr	r3, [r7, #16]
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d3b5      	bcc.n	8003c08 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	613b      	str	r3, [r7, #16]
 8003ca0:	e043      	b.n	8003d2a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	015a      	lsls	r2, r3, #5
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	4413      	add	r3, r2
 8003caa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003cb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003cb8:	d118      	bne.n	8003cec <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d10a      	bne.n	8003cd6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	015a      	lsls	r2, r3, #5
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ccc:	461a      	mov	r2, r3
 8003cce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003cd2:	6013      	str	r3, [r2, #0]
 8003cd4:	e013      	b.n	8003cfe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	015a      	lsls	r2, r3, #5
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	4413      	add	r3, r2
 8003cde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	e008      	b.n	8003cfe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	015a      	lsls	r2, r3, #5
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	4413      	add	r3, r2
 8003cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	015a      	lsls	r2, r3, #5
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	4413      	add	r3, r2
 8003d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	015a      	lsls	r2, r3, #5
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4413      	add	r3, r2
 8003d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003d24:	693b      	ldr	r3, [r7, #16]
 8003d26:	3301      	adds	r3, #1
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003d2e:	461a      	mov	r2, r3
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d3b5      	bcc.n	8003ca2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003d44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003d56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003d58:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d105      	bne.n	8003d6c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	699b      	ldr	r3, [r3, #24]
 8003d64:	f043 0210 	orr.w	r2, r3, #16
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <USB_DevInit+0x2c4>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003d78:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f043 0208 	orr.w	r2, r3, #8
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003d8c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d107      	bne.n	8003da4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	699b      	ldr	r3, [r3, #24]
 8003d98:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d9c:	f043 0304 	orr.w	r3, r3, #4
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003db0:	b004      	add	sp, #16
 8003db2:	4770      	bx	lr
 8003db4:	803c3800 	.word	0x803c3800

08003db8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003db8:	b480      	push	{r7}
 8003dba:	b085      	sub	sp, #20
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
 8003dc0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	3301      	adds	r3, #1
 8003dca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003dd2:	d901      	bls.n	8003dd8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e01b      	b.n	8003e10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	daf2      	bge.n	8003dc6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	019b      	lsls	r3, r3, #6
 8003de8:	f043 0220 	orr.w	r2, r3, #32
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	3301      	adds	r3, #1
 8003df4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003dfc:	d901      	bls.n	8003e02 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e006      	b.n	8003e10 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	691b      	ldr	r3, [r3, #16]
 8003e06:	f003 0320 	and.w	r3, r3, #32
 8003e0a:	2b20      	cmp	r3, #32
 8003e0c:	d0f0      	beq.n	8003df0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003e0e:	2300      	movs	r3, #0
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e34:	d901      	bls.n	8003e3a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e018      	b.n	8003e6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	691b      	ldr	r3, [r3, #16]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	daf2      	bge.n	8003e28 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003e42:	2300      	movs	r3, #0
 8003e44:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2210      	movs	r2, #16
 8003e4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	3301      	adds	r3, #1
 8003e50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003e58:	d901      	bls.n	8003e5e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003e5a:	2303      	movs	r3, #3
 8003e5c:	e006      	b.n	8003e6c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	f003 0310 	and.w	r3, r3, #16
 8003e66:	2b10      	cmp	r3, #16
 8003e68:	d0f0      	beq.n	8003e4c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	460b      	mov	r3, r1
 8003e82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	68f9      	ldr	r1, [r7, #12]
 8003e94:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b085      	sub	sp, #20
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003ec4:	f023 0303 	bic.w	r3, r3, #3
 8003ec8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	68fa      	ldr	r2, [r7, #12]
 8003ed4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ed8:	f043 0302 	orr.w	r3, r3, #2
 8003edc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8003ede:	2300      	movs	r3, #0
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3714      	adds	r7, #20
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	695b      	ldr	r3, [r3, #20]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr

08003f08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003f10:	2300      	movs	r3, #0
 8003f12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	3301      	adds	r3, #1
 8003f18:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f20:	d901      	bls.n	8003f26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e022      	b.n	8003f6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	daf2      	bge.n	8003f14 <USB_CoreReset+0xc>

  count = 10U;
 8003f2e:	230a      	movs	r3, #10
 8003f30:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8003f32:	e002      	b.n	8003f3a <USB_CoreReset+0x32>
  {
    count--;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	3b01      	subs	r3, #1
 8003f38:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1f9      	bne.n	8003f34 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	691b      	ldr	r3, [r3, #16]
 8003f44:	f043 0201 	orr.w	r2, r3, #1
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003f58:	d901      	bls.n	8003f5e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e006      	b.n	8003f6c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	691b      	ldr	r3, [r3, #16]
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d0f0      	beq.n	8003f4c <USB_CoreReset+0x44>

  return HAL_OK;
 8003f6a:	2300      	movs	r3, #0
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	3714      	adds	r7, #20
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <__NVIC_SetPriority>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	4603      	mov	r3, r0
 8003f80:	6039      	str	r1, [r7, #0]
 8003f82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	db0a      	blt.n	8003fa2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	b2da      	uxtb	r2, r3
 8003f90:	490c      	ldr	r1, [pc, #48]	@ (8003fc4 <__NVIC_SetPriority+0x4c>)
 8003f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f96:	0112      	lsls	r2, r2, #4
 8003f98:	b2d2      	uxtb	r2, r2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003fa0:	e00a      	b.n	8003fb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	b2da      	uxtb	r2, r3
 8003fa6:	4908      	ldr	r1, [pc, #32]	@ (8003fc8 <__NVIC_SetPriority+0x50>)
 8003fa8:	79fb      	ldrb	r3, [r7, #7]
 8003faa:	f003 030f 	and.w	r3, r3, #15
 8003fae:	3b04      	subs	r3, #4
 8003fb0:	0112      	lsls	r2, r2, #4
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	761a      	strb	r2, [r3, #24]
}
 8003fb8:	bf00      	nop
 8003fba:	370c      	adds	r7, #12
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc2:	4770      	bx	lr
 8003fc4:	e000e100 	.word	0xe000e100
 8003fc8:	e000ed00 	.word	0xe000ed00

08003fcc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003fd0:	4b05      	ldr	r3, [pc, #20]	@ (8003fe8 <SysTick_Handler+0x1c>)
 8003fd2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003fd4:	f001 fec0 	bl	8005d58 <xTaskGetSchedulerState>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d001      	beq.n	8003fe2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003fde:	f002 fe03 	bl	8006be8 <xPortSysTickHandler>
  }
}
 8003fe2:	bf00      	nop
 8003fe4:	bd80      	pop	{r7, pc}
 8003fe6:	bf00      	nop
 8003fe8:	e000e010 	.word	0xe000e010

08003fec <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003fec:	b580      	push	{r7, lr}
 8003fee:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003ff0:	2100      	movs	r1, #0
 8003ff2:	f06f 0004 	mvn.w	r0, #4
 8003ff6:	f7ff ffbf 	bl	8003f78 <__NVIC_SetPriority>
#endif
}
 8003ffa:	bf00      	nop
 8003ffc:	bd80      	pop	{r7, pc}
	...

08004000 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004000:	b480      	push	{r7}
 8004002:	b083      	sub	sp, #12
 8004004:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004006:	f3ef 8305 	mrs	r3, IPSR
 800400a:	603b      	str	r3, [r7, #0]
  return(result);
 800400c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800400e:	2b00      	cmp	r3, #0
 8004010:	d003      	beq.n	800401a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004012:	f06f 0305 	mvn.w	r3, #5
 8004016:	607b      	str	r3, [r7, #4]
 8004018:	e00c      	b.n	8004034 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800401a:	4b0a      	ldr	r3, [pc, #40]	@ (8004044 <osKernelInitialize+0x44>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d105      	bne.n	800402e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004022:	4b08      	ldr	r3, [pc, #32]	@ (8004044 <osKernelInitialize+0x44>)
 8004024:	2201      	movs	r2, #1
 8004026:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004028:	2300      	movs	r3, #0
 800402a:	607b      	str	r3, [r7, #4]
 800402c:	e002      	b.n	8004034 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800402e:	f04f 33ff 	mov.w	r3, #4294967295
 8004032:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004034:	687b      	ldr	r3, [r7, #4]
}
 8004036:	4618      	mov	r0, r3
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	200006cc 	.word	0x200006cc

08004048 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800404e:	f3ef 8305 	mrs	r3, IPSR
 8004052:	603b      	str	r3, [r7, #0]
  return(result);
 8004054:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <osKernelStart+0x1a>
    stat = osErrorISR;
 800405a:	f06f 0305 	mvn.w	r3, #5
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	e010      	b.n	8004084 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004062:	4b0b      	ldr	r3, [pc, #44]	@ (8004090 <osKernelStart+0x48>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d109      	bne.n	800407e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800406a:	f7ff ffbf 	bl	8003fec <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800406e:	4b08      	ldr	r3, [pc, #32]	@ (8004090 <osKernelStart+0x48>)
 8004070:	2202      	movs	r2, #2
 8004072:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004074:	f001 fa10 	bl	8005498 <vTaskStartScheduler>
      stat = osOK;
 8004078:	2300      	movs	r3, #0
 800407a:	607b      	str	r3, [r7, #4]
 800407c:	e002      	b.n	8004084 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800407e:	f04f 33ff 	mov.w	r3, #4294967295
 8004082:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004084:	687b      	ldr	r3, [r7, #4]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3708      	adds	r7, #8
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	200006cc 	.word	0x200006cc

08004094 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004094:	b580      	push	{r7, lr}
 8004096:	b08e      	sub	sp, #56	@ 0x38
 8004098:	af04      	add	r7, sp, #16
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80040a0:	2300      	movs	r3, #0
 80040a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040a4:	f3ef 8305 	mrs	r3, IPSR
 80040a8:	617b      	str	r3, [r7, #20]
  return(result);
 80040aa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d17e      	bne.n	80041ae <osThreadNew+0x11a>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d07b      	beq.n	80041ae <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80040b6:	2380      	movs	r3, #128	@ 0x80
 80040b8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80040ba:	2318      	movs	r3, #24
 80040bc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80040be:	2300      	movs	r3, #0
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80040c2:	f04f 33ff 	mov.w	r3, #4294967295
 80040c6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d045      	beq.n	800415a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <osThreadNew+0x48>
        name = attr->name;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	699b      	ldr	r3, [r3, #24]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d002      	beq.n	80040ea <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	699b      	ldr	r3, [r3, #24]
 80040e8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d008      	beq.n	8004102 <osThreadNew+0x6e>
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	2b38      	cmp	r3, #56	@ 0x38
 80040f4:	d805      	bhi.n	8004102 <osThreadNew+0x6e>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <osThreadNew+0x72>
        return (NULL);
 8004102:	2300      	movs	r3, #0
 8004104:	e054      	b.n	80041b0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d003      	beq.n	8004116 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	089b      	lsrs	r3, r3, #2
 8004114:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	689b      	ldr	r3, [r3, #8]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00e      	beq.n	800413c <osThreadNew+0xa8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	2b5b      	cmp	r3, #91	@ 0x5b
 8004124:	d90a      	bls.n	800413c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800412a:	2b00      	cmp	r3, #0
 800412c:	d006      	beq.n	800413c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	695b      	ldr	r3, [r3, #20]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <osThreadNew+0xa8>
        mem = 1;
 8004136:	2301      	movs	r3, #1
 8004138:	61bb      	str	r3, [r7, #24]
 800413a:	e010      	b.n	800415e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d10c      	bne.n	800415e <osThreadNew+0xca>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d108      	bne.n	800415e <osThreadNew+0xca>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d104      	bne.n	800415e <osThreadNew+0xca>
          mem = 0;
 8004154:	2300      	movs	r3, #0
 8004156:	61bb      	str	r3, [r7, #24]
 8004158:	e001      	b.n	800415e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800415a:	2300      	movs	r3, #0
 800415c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800415e:	69bb      	ldr	r3, [r7, #24]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d110      	bne.n	8004186 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800416c:	9202      	str	r2, [sp, #8]
 800416e:	9301      	str	r3, [sp, #4]
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	6a3a      	ldr	r2, [r7, #32]
 8004178:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 ffb0 	bl	80050e0 <xTaskCreateStatic>
 8004180:	4603      	mov	r3, r0
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	e013      	b.n	80041ae <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004186:	69bb      	ldr	r3, [r7, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d110      	bne.n	80041ae <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800418c:	6a3b      	ldr	r3, [r7, #32]
 800418e:	b29a      	uxth	r2, r3
 8004190:	f107 0310 	add.w	r3, r7, #16
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f000 fffe 	bl	80051a0 <xTaskCreate>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d001      	beq.n	80041ae <osThreadNew+0x11a>
            hTask = NULL;
 80041aa:	2300      	movs	r3, #0
 80041ac:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80041ae:	693b      	ldr	r3, [r7, #16]
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3728      	adds	r7, #40	@ 0x28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041c0:	f3ef 8305 	mrs	r3, IPSR
 80041c4:	60bb      	str	r3, [r7, #8]
  return(result);
 80041c6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d003      	beq.n	80041d4 <osDelay+0x1c>
    stat = osErrorISR;
 80041cc:	f06f 0305 	mvn.w	r3, #5
 80041d0:	60fb      	str	r3, [r7, #12]
 80041d2:	e007      	b.n	80041e4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80041d4:	2300      	movs	r3, #0
 80041d6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d002      	beq.n	80041e4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f001 f924 	bl	800542c <vTaskDelay>
    }
  }

  return (stat);
 80041e4:	68fb      	ldr	r3, [r7, #12]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	4a07      	ldr	r2, [pc, #28]	@ (800421c <vApplicationGetIdleTaskMemory+0x2c>)
 8004200:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	4a06      	ldr	r2, [pc, #24]	@ (8004220 <vApplicationGetIdleTaskMemory+0x30>)
 8004206:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2280      	movs	r2, #128	@ 0x80
 800420c:	601a      	str	r2, [r3, #0]
}
 800420e:	bf00      	nop
 8004210:	3714      	adds	r7, #20
 8004212:	46bd      	mov	sp, r7
 8004214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004218:	4770      	bx	lr
 800421a:	bf00      	nop
 800421c:	200006d0 	.word	0x200006d0
 8004220:	2000072c 	.word	0x2000072c

08004224 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	60f8      	str	r0, [r7, #12]
 800422c:	60b9      	str	r1, [r7, #8]
 800422e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	4a07      	ldr	r2, [pc, #28]	@ (8004250 <vApplicationGetTimerTaskMemory+0x2c>)
 8004234:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	4a06      	ldr	r2, [pc, #24]	@ (8004254 <vApplicationGetTimerTaskMemory+0x30>)
 800423a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004242:	601a      	str	r2, [r3, #0]
}
 8004244:	bf00      	nop
 8004246:	3714      	adds	r7, #20
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr
 8004250:	2000092c 	.word	0x2000092c
 8004254:	20000988 	.word	0x20000988

08004258 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004258:	b480      	push	{r7}
 800425a:	b083      	sub	sp, #12
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f103 0208 	add.w	r2, r3, #8
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f04f 32ff 	mov.w	r2, #4294967295
 8004270:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f103 0208 	add.w	r2, r3, #8
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	f103 0208 	add.w	r2, r3, #8
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2200      	movs	r2, #0
 800428a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800428c:	bf00      	nop
 800428e:	370c      	adds	r7, #12
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004298:	b480      	push	{r7}
 800429a:	b083      	sub	sp, #12
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80042a6:	bf00      	nop
 80042a8:	370c      	adds	r7, #12
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr

080042b2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042b2:	b480      	push	{r7}
 80042b4:	b085      	sub	sp, #20
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
 80042ba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	689a      	ldr	r2, [r3, #8]
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	683a      	ldr	r2, [r7, #0]
 80042d6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	683a      	ldr	r2, [r7, #0]
 80042dc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	601a      	str	r2, [r3, #0]
}
 80042ee:	bf00      	nop
 80042f0:	3714      	adds	r7, #20
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr

080042fa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80042fa:	b480      	push	{r7}
 80042fc:	b085      	sub	sp, #20
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
 8004302:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004310:	d103      	bne.n	800431a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	60fb      	str	r3, [r7, #12]
 8004318:	e00c      	b.n	8004334 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	3308      	adds	r3, #8
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	e002      	b.n	8004328 <vListInsert+0x2e>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	60fb      	str	r3, [r7, #12]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	429a      	cmp	r2, r3
 8004332:	d2f6      	bcs.n	8004322 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	685a      	ldr	r2, [r3, #4]
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	687a      	ldr	r2, [r7, #4]
 8004354:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	601a      	str	r2, [r3, #0]
}
 8004360:	bf00      	nop
 8004362:	3714      	adds	r7, #20
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800436c:	b480      	push	{r7}
 800436e:	b085      	sub	sp, #20
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6892      	ldr	r2, [r2, #8]
 8004382:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	6852      	ldr	r2, [r2, #4]
 800438c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	687a      	ldr	r2, [r7, #4]
 8004394:	429a      	cmp	r2, r3
 8004396:	d103      	bne.n	80043a0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	689a      	ldr	r2, [r3, #8]
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	1e5a      	subs	r2, r3, #1
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10b      	bne.n	80043ec <xQueueGenericReset+0x2c>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	60bb      	str	r3, [r7, #8]
}
 80043e6:	bf00      	nop
 80043e8:	bf00      	nop
 80043ea:	e7fd      	b.n	80043e8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80043ec:	f002 fb6c 	bl	8006ac8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043f8:	68f9      	ldr	r1, [r7, #12]
 80043fa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80043fc:	fb01 f303 	mul.w	r3, r1, r3
 8004400:	441a      	add	r2, r3
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800441c:	3b01      	subs	r3, #1
 800441e:	68f9      	ldr	r1, [r7, #12]
 8004420:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004422:	fb01 f303 	mul.w	r3, r1, r3
 8004426:	441a      	add	r2, r3
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	22ff      	movs	r2, #255	@ 0xff
 8004430:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	22ff      	movs	r2, #255	@ 0xff
 8004438:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d114      	bne.n	800446c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	691b      	ldr	r3, [r3, #16]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d01a      	beq.n	8004480 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	3310      	adds	r3, #16
 800444e:	4618      	mov	r0, r3
 8004450:	f001 fac2 	bl	80059d8 <xTaskRemoveFromEventList>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d012      	beq.n	8004480 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800445a:	4b0d      	ldr	r3, [pc, #52]	@ (8004490 <xQueueGenericReset+0xd0>)
 800445c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004460:	601a      	str	r2, [r3, #0]
 8004462:	f3bf 8f4f 	dsb	sy
 8004466:	f3bf 8f6f 	isb	sy
 800446a:	e009      	b.n	8004480 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3310      	adds	r3, #16
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff fef1 	bl	8004258 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	3324      	adds	r3, #36	@ 0x24
 800447a:	4618      	mov	r0, r3
 800447c:	f7ff feec 	bl	8004258 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004480:	f002 fb54 	bl	8006b2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004484:	2301      	movs	r3, #1
}
 8004486:	4618      	mov	r0, r3
 8004488:	3710      	adds	r7, #16
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	e000ed04 	.word	0xe000ed04

08004494 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08e      	sub	sp, #56	@ 0x38
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
 80044a0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	e7fd      	b.n	80044bc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d10b      	bne.n	80044de <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80044c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ca:	f383 8811 	msr	BASEPRI, r3
 80044ce:	f3bf 8f6f 	isb	sy
 80044d2:	f3bf 8f4f 	dsb	sy
 80044d6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80044d8:	bf00      	nop
 80044da:	bf00      	nop
 80044dc:	e7fd      	b.n	80044da <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d002      	beq.n	80044ea <xQueueGenericCreateStatic+0x56>
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d001      	beq.n	80044ee <xQueueGenericCreateStatic+0x5a>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <xQueueGenericCreateStatic+0x5c>
 80044ee:	2300      	movs	r3, #0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d10b      	bne.n	800450c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80044f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044f8:	f383 8811 	msr	BASEPRI, r3
 80044fc:	f3bf 8f6f 	isb	sy
 8004500:	f3bf 8f4f 	dsb	sy
 8004504:	623b      	str	r3, [r7, #32]
}
 8004506:	bf00      	nop
 8004508:	bf00      	nop
 800450a:	e7fd      	b.n	8004508 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d102      	bne.n	8004518 <xQueueGenericCreateStatic+0x84>
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d101      	bne.n	800451c <xQueueGenericCreateStatic+0x88>
 8004518:	2301      	movs	r3, #1
 800451a:	e000      	b.n	800451e <xQueueGenericCreateStatic+0x8a>
 800451c:	2300      	movs	r3, #0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d10b      	bne.n	800453a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004526:	f383 8811 	msr	BASEPRI, r3
 800452a:	f3bf 8f6f 	isb	sy
 800452e:	f3bf 8f4f 	dsb	sy
 8004532:	61fb      	str	r3, [r7, #28]
}
 8004534:	bf00      	nop
 8004536:	bf00      	nop
 8004538:	e7fd      	b.n	8004536 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800453a:	2350      	movs	r3, #80	@ 0x50
 800453c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b50      	cmp	r3, #80	@ 0x50
 8004542:	d00b      	beq.n	800455c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	61bb      	str	r3, [r7, #24]
}
 8004556:	bf00      	nop
 8004558:	bf00      	nop
 800455a:	e7fd      	b.n	8004558 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800455c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004564:	2b00      	cmp	r3, #0
 8004566:	d00d      	beq.n	8004584 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004570:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004576:	9300      	str	r3, [sp, #0]
 8004578:	4613      	mov	r3, r2
 800457a:	687a      	ldr	r2, [r7, #4]
 800457c:	68b9      	ldr	r1, [r7, #8]
 800457e:	68f8      	ldr	r0, [r7, #12]
 8004580:	f000 f840 	bl	8004604 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004586:	4618      	mov	r0, r3
 8004588:	3730      	adds	r7, #48	@ 0x30
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800458e:	b580      	push	{r7, lr}
 8004590:	b08a      	sub	sp, #40	@ 0x28
 8004592:	af02      	add	r7, sp, #8
 8004594:	60f8      	str	r0, [r7, #12]
 8004596:	60b9      	str	r1, [r7, #8]
 8004598:	4613      	mov	r3, r2
 800459a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10b      	bne.n	80045ba <xQueueGenericCreate+0x2c>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	613b      	str	r3, [r7, #16]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	fb02 f303 	mul.w	r3, r2, r3
 80045c2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	3350      	adds	r3, #80	@ 0x50
 80045c8:	4618      	mov	r0, r3
 80045ca:	f002 fb9f 	bl	8006d0c <pvPortMalloc>
 80045ce:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d011      	beq.n	80045fa <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80045d6:	69bb      	ldr	r3, [r7, #24]
 80045d8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80045da:	697b      	ldr	r3, [r7, #20]
 80045dc:	3350      	adds	r3, #80	@ 0x50
 80045de:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045e8:	79fa      	ldrb	r2, [r7, #7]
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	4613      	mov	r3, r2
 80045f0:	697a      	ldr	r2, [r7, #20]
 80045f2:	68b9      	ldr	r1, [r7, #8]
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f805 	bl	8004604 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80045fa:	69bb      	ldr	r3, [r7, #24]
	}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3720      	adds	r7, #32
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b084      	sub	sp, #16
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
 8004610:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	2b00      	cmp	r3, #0
 8004616:	d103      	bne.n	8004620 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004618:	69bb      	ldr	r3, [r7, #24]
 800461a:	69ba      	ldr	r2, [r7, #24]
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	e002      	b.n	8004626 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800462c:	69bb      	ldr	r3, [r7, #24]
 800462e:	68ba      	ldr	r2, [r7, #8]
 8004630:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004632:	2101      	movs	r1, #1
 8004634:	69b8      	ldr	r0, [r7, #24]
 8004636:	f7ff fec3 	bl	80043c0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	78fa      	ldrb	r2, [r7, #3]
 800463e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004642:	bf00      	nop
 8004644:	3710      	adds	r7, #16
 8004646:	46bd      	mov	sp, r7
 8004648:	bd80      	pop	{r7, pc}

0800464a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800464a:	b580      	push	{r7, lr}
 800464c:	b082      	sub	sp, #8
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d00e      	beq.n	8004676 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2200      	movs	r2, #0
 8004668:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800466a:	2300      	movs	r3, #0
 800466c:	2200      	movs	r2, #0
 800466e:	2100      	movs	r1, #0
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f000 f81d 	bl	80046b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004676:	bf00      	nop
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800467e:	b580      	push	{r7, lr}
 8004680:	b086      	sub	sp, #24
 8004682:	af00      	add	r7, sp, #0
 8004684:	4603      	mov	r3, r0
 8004686:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004688:	2301      	movs	r3, #1
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	2300      	movs	r3, #0
 800468e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	461a      	mov	r2, r3
 8004694:	6939      	ldr	r1, [r7, #16]
 8004696:	6978      	ldr	r0, [r7, #20]
 8004698:	f7ff ff79 	bl	800458e <xQueueGenericCreate>
 800469c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f7ff ffd3 	bl	800464a <prvInitialiseMutex>

		return xNewQueue;
 80046a4:	68fb      	ldr	r3, [r7, #12]
	}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3718      	adds	r7, #24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
	...

080046b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b08e      	sub	sp, #56	@ 0x38
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
 80046bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046be:	2300      	movs	r3, #0
 80046c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10b      	bne.n	80046e4 <xQueueGenericSend+0x34>
	__asm volatile
 80046cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046d0:	f383 8811 	msr	BASEPRI, r3
 80046d4:	f3bf 8f6f 	isb	sy
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046de:	bf00      	nop
 80046e0:	bf00      	nop
 80046e2:	e7fd      	b.n	80046e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d103      	bne.n	80046f2 <xQueueGenericSend+0x42>
 80046ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d101      	bne.n	80046f6 <xQueueGenericSend+0x46>
 80046f2:	2301      	movs	r3, #1
 80046f4:	e000      	b.n	80046f8 <xQueueGenericSend+0x48>
 80046f6:	2300      	movs	r3, #0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <xQueueGenericSend+0x64>
	__asm volatile
 80046fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004700:	f383 8811 	msr	BASEPRI, r3
 8004704:	f3bf 8f6f 	isb	sy
 8004708:	f3bf 8f4f 	dsb	sy
 800470c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800470e:	bf00      	nop
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b02      	cmp	r3, #2
 8004718:	d103      	bne.n	8004722 <xQueueGenericSend+0x72>
 800471a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800471e:	2b01      	cmp	r3, #1
 8004720:	d101      	bne.n	8004726 <xQueueGenericSend+0x76>
 8004722:	2301      	movs	r3, #1
 8004724:	e000      	b.n	8004728 <xQueueGenericSend+0x78>
 8004726:	2300      	movs	r3, #0
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10b      	bne.n	8004744 <xQueueGenericSend+0x94>
	__asm volatile
 800472c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004730:	f383 8811 	msr	BASEPRI, r3
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	f3bf 8f4f 	dsb	sy
 800473c:	623b      	str	r3, [r7, #32]
}
 800473e:	bf00      	nop
 8004740:	bf00      	nop
 8004742:	e7fd      	b.n	8004740 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004744:	f001 fb08 	bl	8005d58 <xTaskGetSchedulerState>
 8004748:	4603      	mov	r3, r0
 800474a:	2b00      	cmp	r3, #0
 800474c:	d102      	bne.n	8004754 <xQueueGenericSend+0xa4>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <xQueueGenericSend+0xa8>
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <xQueueGenericSend+0xaa>
 8004758:	2300      	movs	r3, #0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d10b      	bne.n	8004776 <xQueueGenericSend+0xc6>
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	61fb      	str	r3, [r7, #28]
}
 8004770:	bf00      	nop
 8004772:	bf00      	nop
 8004774:	e7fd      	b.n	8004772 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004776:	f002 f9a7 	bl	8006ac8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800477a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800477e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004782:	429a      	cmp	r2, r3
 8004784:	d302      	bcc.n	800478c <xQueueGenericSend+0xdc>
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	2b02      	cmp	r3, #2
 800478a:	d129      	bne.n	80047e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	68b9      	ldr	r1, [r7, #8]
 8004790:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004792:	f000 fb37 	bl	8004e04 <prvCopyDataToQueue>
 8004796:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479c:	2b00      	cmp	r3, #0
 800479e:	d010      	beq.n	80047c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a2:	3324      	adds	r3, #36	@ 0x24
 80047a4:	4618      	mov	r0, r3
 80047a6:	f001 f917 	bl	80059d8 <xTaskRemoveFromEventList>
 80047aa:	4603      	mov	r3, r0
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d013      	beq.n	80047d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047b0:	4b3f      	ldr	r3, [pc, #252]	@ (80048b0 <xQueueGenericSend+0x200>)
 80047b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	f3bf 8f4f 	dsb	sy
 80047bc:	f3bf 8f6f 	isb	sy
 80047c0:	e00a      	b.n	80047d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d007      	beq.n	80047d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047c8:	4b39      	ldr	r3, [pc, #228]	@ (80048b0 <xQueueGenericSend+0x200>)
 80047ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047d8:	f002 f9a8 	bl	8006b2c <vPortExitCritical>
				return pdPASS;
 80047dc:	2301      	movs	r3, #1
 80047de:	e063      	b.n	80048a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d103      	bne.n	80047ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047e6:	f002 f9a1 	bl	8006b2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80047ea:	2300      	movs	r3, #0
 80047ec:	e05c      	b.n	80048a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d106      	bne.n	8004802 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047f4:	f107 0314 	add.w	r3, r7, #20
 80047f8:	4618      	mov	r0, r3
 80047fa:	f001 f951 	bl	8005aa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047fe:	2301      	movs	r3, #1
 8004800:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004802:	f002 f993 	bl	8006b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004806:	f000 feaf 	bl	8005568 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800480a:	f002 f95d 	bl	8006ac8 <vPortEnterCritical>
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004814:	b25b      	sxtb	r3, r3
 8004816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800481a:	d103      	bne.n	8004824 <xQueueGenericSend+0x174>
 800481c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004826:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800482a:	b25b      	sxtb	r3, r3
 800482c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004830:	d103      	bne.n	800483a <xQueueGenericSend+0x18a>
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	2200      	movs	r2, #0
 8004836:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800483a:	f002 f977 	bl	8006b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800483e:	1d3a      	adds	r2, r7, #4
 8004840:	f107 0314 	add.w	r3, r7, #20
 8004844:	4611      	mov	r1, r2
 8004846:	4618      	mov	r0, r3
 8004848:	f001 f940 	bl	8005acc <xTaskCheckForTimeOut>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d124      	bne.n	800489c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004852:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004854:	f000 fbce 	bl	8004ff4 <prvIsQueueFull>
 8004858:	4603      	mov	r3, r0
 800485a:	2b00      	cmp	r3, #0
 800485c:	d018      	beq.n	8004890 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	3310      	adds	r3, #16
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	4611      	mov	r1, r2
 8004866:	4618      	mov	r0, r3
 8004868:	f001 f864 	bl	8005934 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800486c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800486e:	f000 fb59 	bl	8004f24 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004872:	f000 fe87 	bl	8005584 <xTaskResumeAll>
 8004876:	4603      	mov	r3, r0
 8004878:	2b00      	cmp	r3, #0
 800487a:	f47f af7c 	bne.w	8004776 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800487e:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <xQueueGenericSend+0x200>)
 8004880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004884:	601a      	str	r2, [r3, #0]
 8004886:	f3bf 8f4f 	dsb	sy
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	e772      	b.n	8004776 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004890:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004892:	f000 fb47 	bl	8004f24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004896:	f000 fe75 	bl	8005584 <xTaskResumeAll>
 800489a:	e76c      	b.n	8004776 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800489c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800489e:	f000 fb41 	bl	8004f24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048a2:	f000 fe6f 	bl	8005584 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3738      	adds	r7, #56	@ 0x38
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	e000ed04 	.word	0xe000ed04

080048b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b090      	sub	sp, #64	@ 0x40
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	607a      	str	r2, [r7, #4]
 80048c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80048c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10b      	bne.n	80048e4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80048cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048d0:	f383 8811 	msr	BASEPRI, r3
 80048d4:	f3bf 8f6f 	isb	sy
 80048d8:	f3bf 8f4f 	dsb	sy
 80048dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048de:	bf00      	nop
 80048e0:	bf00      	nop
 80048e2:	e7fd      	b.n	80048e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d103      	bne.n	80048f2 <xQueueGenericSendFromISR+0x3e>
 80048ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <xQueueGenericSendFromISR+0x42>
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <xQueueGenericSendFromISR+0x44>
 80048f6:	2300      	movs	r3, #0
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10b      	bne.n	8004914 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80048fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800490e:	bf00      	nop
 8004910:	bf00      	nop
 8004912:	e7fd      	b.n	8004910 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d103      	bne.n	8004922 <xQueueGenericSendFromISR+0x6e>
 800491a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <xQueueGenericSendFromISR+0x72>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <xQueueGenericSendFromISR+0x74>
 8004926:	2300      	movs	r3, #0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	f383 8811 	msr	BASEPRI, r3
 8004934:	f3bf 8f6f 	isb	sy
 8004938:	f3bf 8f4f 	dsb	sy
 800493c:	623b      	str	r3, [r7, #32]
}
 800493e:	bf00      	nop
 8004940:	bf00      	nop
 8004942:	e7fd      	b.n	8004940 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004944:	f002 f9a0 	bl	8006c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004948:	f3ef 8211 	mrs	r2, BASEPRI
 800494c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004950:	f383 8811 	msr	BASEPRI, r3
 8004954:	f3bf 8f6f 	isb	sy
 8004958:	f3bf 8f4f 	dsb	sy
 800495c:	61fa      	str	r2, [r7, #28]
 800495e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004960:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004962:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800496a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800496c:	429a      	cmp	r2, r3
 800496e:	d302      	bcc.n	8004976 <xQueueGenericSendFromISR+0xc2>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b02      	cmp	r3, #2
 8004974:	d12f      	bne.n	80049d6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004978:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800497c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004982:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004984:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004986:	683a      	ldr	r2, [r7, #0]
 8004988:	68b9      	ldr	r1, [r7, #8]
 800498a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800498c:	f000 fa3a 	bl	8004e04 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004990:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004998:	d112      	bne.n	80049c0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800499a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d016      	beq.n	80049d0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049a4:	3324      	adds	r3, #36	@ 0x24
 80049a6:	4618      	mov	r0, r3
 80049a8:	f001 f816 	bl	80059d8 <xTaskRemoveFromEventList>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00e      	beq.n	80049d0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d00b      	beq.n	80049d0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]
 80049be:	e007      	b.n	80049d0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80049c4:	3301      	adds	r3, #1
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	b25a      	sxtb	r2, r3
 80049ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80049d0:	2301      	movs	r3, #1
 80049d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80049d4:	e001      	b.n	80049da <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049d6:	2300      	movs	r3, #0
 80049d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049dc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80049e4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3740      	adds	r7, #64	@ 0x40
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b08c      	sub	sp, #48	@ 0x30
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049fc:	2300      	movs	r3, #0
 80049fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d10b      	bne.n	8004a22 <xQueueReceive+0x32>
	__asm volatile
 8004a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0e:	f383 8811 	msr	BASEPRI, r3
 8004a12:	f3bf 8f6f 	isb	sy
 8004a16:	f3bf 8f4f 	dsb	sy
 8004a1a:	623b      	str	r3, [r7, #32]
}
 8004a1c:	bf00      	nop
 8004a1e:	bf00      	nop
 8004a20:	e7fd      	b.n	8004a1e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d103      	bne.n	8004a30 <xQueueReceive+0x40>
 8004a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <xQueueReceive+0x44>
 8004a30:	2301      	movs	r3, #1
 8004a32:	e000      	b.n	8004a36 <xQueueReceive+0x46>
 8004a34:	2300      	movs	r3, #0
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d10b      	bne.n	8004a52 <xQueueReceive+0x62>
	__asm volatile
 8004a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a3e:	f383 8811 	msr	BASEPRI, r3
 8004a42:	f3bf 8f6f 	isb	sy
 8004a46:	f3bf 8f4f 	dsb	sy
 8004a4a:	61fb      	str	r3, [r7, #28]
}
 8004a4c:	bf00      	nop
 8004a4e:	bf00      	nop
 8004a50:	e7fd      	b.n	8004a4e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a52:	f001 f981 	bl	8005d58 <xTaskGetSchedulerState>
 8004a56:	4603      	mov	r3, r0
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d102      	bne.n	8004a62 <xQueueReceive+0x72>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d101      	bne.n	8004a66 <xQueueReceive+0x76>
 8004a62:	2301      	movs	r3, #1
 8004a64:	e000      	b.n	8004a68 <xQueueReceive+0x78>
 8004a66:	2300      	movs	r3, #0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d10b      	bne.n	8004a84 <xQueueReceive+0x94>
	__asm volatile
 8004a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a70:	f383 8811 	msr	BASEPRI, r3
 8004a74:	f3bf 8f6f 	isb	sy
 8004a78:	f3bf 8f4f 	dsb	sy
 8004a7c:	61bb      	str	r3, [r7, #24]
}
 8004a7e:	bf00      	nop
 8004a80:	bf00      	nop
 8004a82:	e7fd      	b.n	8004a80 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a84:	f002 f820 	bl	8006ac8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d01f      	beq.n	8004ad4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a94:	68b9      	ldr	r1, [r7, #8]
 8004a96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a98:	f000 fa1e 	bl	8004ed8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9e:	1e5a      	subs	r2, r3, #1
 8004aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004aa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa6:	691b      	ldr	r3, [r3, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00f      	beq.n	8004acc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aae:	3310      	adds	r3, #16
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f000 ff91 	bl	80059d8 <xTaskRemoveFromEventList>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d007      	beq.n	8004acc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004abc:	4b3c      	ldr	r3, [pc, #240]	@ (8004bb0 <xQueueReceive+0x1c0>)
 8004abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	f3bf 8f4f 	dsb	sy
 8004ac8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004acc:	f002 f82e 	bl	8006b2c <vPortExitCritical>
				return pdPASS;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e069      	b.n	8004ba8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d103      	bne.n	8004ae2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004ada:	f002 f827 	bl	8006b2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	e062      	b.n	8004ba8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d106      	bne.n	8004af6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004ae8:	f107 0310 	add.w	r3, r7, #16
 8004aec:	4618      	mov	r0, r3
 8004aee:	f000 ffd7 	bl	8005aa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004af2:	2301      	movs	r3, #1
 8004af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004af6:	f002 f819 	bl	8006b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004afa:	f000 fd35 	bl	8005568 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004afe:	f001 ffe3 	bl	8006ac8 <vPortEnterCritical>
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b08:	b25b      	sxtb	r3, r3
 8004b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0e:	d103      	bne.n	8004b18 <xQueueReceive+0x128>
 8004b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b1e:	b25b      	sxtb	r3, r3
 8004b20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b24:	d103      	bne.n	8004b2e <xQueueReceive+0x13e>
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	2200      	movs	r2, #0
 8004b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b2e:	f001 fffd 	bl	8006b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b32:	1d3a      	adds	r2, r7, #4
 8004b34:	f107 0310 	add.w	r3, r7, #16
 8004b38:	4611      	mov	r1, r2
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 ffc6 	bl	8005acc <xTaskCheckForTimeOut>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d123      	bne.n	8004b8e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b48:	f000 fa3e 	bl	8004fc8 <prvIsQueueEmpty>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d017      	beq.n	8004b82 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b54:	3324      	adds	r3, #36	@ 0x24
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	4611      	mov	r1, r2
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f000 feea 	bl	8005934 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b62:	f000 f9df 	bl	8004f24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b66:	f000 fd0d 	bl	8005584 <xTaskResumeAll>
 8004b6a:	4603      	mov	r3, r0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d189      	bne.n	8004a84 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b70:	4b0f      	ldr	r3, [pc, #60]	@ (8004bb0 <xQueueReceive+0x1c0>)
 8004b72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b76:	601a      	str	r2, [r3, #0]
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	f3bf 8f6f 	isb	sy
 8004b80:	e780      	b.n	8004a84 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b84:	f000 f9ce 	bl	8004f24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b88:	f000 fcfc 	bl	8005584 <xTaskResumeAll>
 8004b8c:	e77a      	b.n	8004a84 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b8e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b90:	f000 f9c8 	bl	8004f24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b94:	f000 fcf6 	bl	8005584 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b9a:	f000 fa15 	bl	8004fc8 <prvIsQueueEmpty>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f43f af6f 	beq.w	8004a84 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004ba6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3730      	adds	r7, #48	@ 0x30
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	e000ed04 	.word	0xe000ed04

08004bb4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08e      	sub	sp, #56	@ 0x38
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d10b      	bne.n	8004be8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004bd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bd4:	f383 8811 	msr	BASEPRI, r3
 8004bd8:	f3bf 8f6f 	isb	sy
 8004bdc:	f3bf 8f4f 	dsb	sy
 8004be0:	623b      	str	r3, [r7, #32]
}
 8004be2:	bf00      	nop
 8004be4:	bf00      	nop
 8004be6:	e7fd      	b.n	8004be4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00b      	beq.n	8004c08 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bf4:	f383 8811 	msr	BASEPRI, r3
 8004bf8:	f3bf 8f6f 	isb	sy
 8004bfc:	f3bf 8f4f 	dsb	sy
 8004c00:	61fb      	str	r3, [r7, #28]
}
 8004c02:	bf00      	nop
 8004c04:	bf00      	nop
 8004c06:	e7fd      	b.n	8004c04 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c08:	f001 f8a6 	bl	8005d58 <xTaskGetSchedulerState>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d102      	bne.n	8004c18 <xQueueSemaphoreTake+0x64>
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <xQueueSemaphoreTake+0x68>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <xQueueSemaphoreTake+0x6a>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d10b      	bne.n	8004c3a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c26:	f383 8811 	msr	BASEPRI, r3
 8004c2a:	f3bf 8f6f 	isb	sy
 8004c2e:	f3bf 8f4f 	dsb	sy
 8004c32:	61bb      	str	r3, [r7, #24]
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004c3a:	f001 ff45 	bl	8006ac8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c42:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d024      	beq.n	8004c94 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004c4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4c:	1e5a      	subs	r2, r3, #1
 8004c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c50:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d104      	bne.n	8004c64 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004c5a:	f001 f9f7 	bl	800604c <pvTaskIncrementMutexHeldCount>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c62:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00f      	beq.n	8004c8c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6e:	3310      	adds	r3, #16
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 feb1 	bl	80059d8 <xTaskRemoveFromEventList>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d007      	beq.n	8004c8c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004c7c:	4b54      	ldr	r3, [pc, #336]	@ (8004dd0 <xQueueSemaphoreTake+0x21c>)
 8004c7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c82:	601a      	str	r2, [r3, #0]
 8004c84:	f3bf 8f4f 	dsb	sy
 8004c88:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004c8c:	f001 ff4e 	bl	8006b2c <vPortExitCritical>
				return pdPASS;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e098      	b.n	8004dc6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d112      	bne.n	8004cc0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00b      	beq.n	8004cb8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004ca0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca4:	f383 8811 	msr	BASEPRI, r3
 8004ca8:	f3bf 8f6f 	isb	sy
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	617b      	str	r3, [r7, #20]
}
 8004cb2:	bf00      	nop
 8004cb4:	bf00      	nop
 8004cb6:	e7fd      	b.n	8004cb4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8004cb8:	f001 ff38 	bl	8006b2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	e082      	b.n	8004dc6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004cc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d106      	bne.n	8004cd4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004cc6:	f107 030c 	add.w	r3, r7, #12
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fee8 	bl	8005aa0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004cd4:	f001 ff2a 	bl	8006b2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004cd8:	f000 fc46 	bl	8005568 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004cdc:	f001 fef4 	bl	8006ac8 <vPortEnterCritical>
 8004ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ce2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ce6:	b25b      	sxtb	r3, r3
 8004ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cec:	d103      	bne.n	8004cf6 <xQueueSemaphoreTake+0x142>
 8004cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004cfc:	b25b      	sxtb	r3, r3
 8004cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d02:	d103      	bne.n	8004d0c <xQueueSemaphoreTake+0x158>
 8004d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d06:	2200      	movs	r2, #0
 8004d08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d0c:	f001 ff0e 	bl	8006b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d10:	463a      	mov	r2, r7
 8004d12:	f107 030c 	add.w	r3, r7, #12
 8004d16:	4611      	mov	r1, r2
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f000 fed7 	bl	8005acc <xTaskCheckForTimeOut>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d132      	bne.n	8004d8a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d24:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d26:	f000 f94f 	bl	8004fc8 <prvIsQueueEmpty>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d026      	beq.n	8004d7e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d109      	bne.n	8004d4c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004d38:	f001 fec6 	bl	8006ac8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	4618      	mov	r0, r3
 8004d42:	f001 f827 	bl	8005d94 <xTaskPriorityInherit>
 8004d46:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004d48:	f001 fef0 	bl	8006b2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d4e:	3324      	adds	r3, #36	@ 0x24
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	4611      	mov	r1, r2
 8004d54:	4618      	mov	r0, r3
 8004d56:	f000 fded 	bl	8005934 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d5a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d5c:	f000 f8e2 	bl	8004f24 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d60:	f000 fc10 	bl	8005584 <xTaskResumeAll>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	f47f af67 	bne.w	8004c3a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004d6c:	4b18      	ldr	r3, [pc, #96]	@ (8004dd0 <xQueueSemaphoreTake+0x21c>)
 8004d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	f3bf 8f4f 	dsb	sy
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	e75d      	b.n	8004c3a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004d7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d80:	f000 f8d0 	bl	8004f24 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004d84:	f000 fbfe 	bl	8005584 <xTaskResumeAll>
 8004d88:	e757      	b.n	8004c3a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004d8a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d8c:	f000 f8ca 	bl	8004f24 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004d90:	f000 fbf8 	bl	8005584 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004d96:	f000 f917 	bl	8004fc8 <prvIsQueueEmpty>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f43f af4c 	beq.w	8004c3a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00d      	beq.n	8004dc4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8004da8:	f001 fe8e 	bl	8006ac8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004dac:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004dae:	f000 f811 	bl	8004dd4 <prvGetDisinheritPriorityAfterTimeout>
 8004db2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f001 f8c2 	bl	8005f44 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004dc0:	f001 feb4 	bl	8006b2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004dc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	3738      	adds	r7, #56	@ 0x38
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	e000ed04 	.word	0xe000ed04

08004dd4 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b085      	sub	sp, #20
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d006      	beq.n	8004df2 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8004dee:	60fb      	str	r3, [r7, #12]
 8004df0:	e001      	b.n	8004df6 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004df2:	2300      	movs	r3, #0
 8004df4:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004df6:	68fb      	ldr	r3, [r7, #12]
	}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	3714      	adds	r7, #20
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004e10:	2300      	movs	r3, #0
 8004e12:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e18:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d10d      	bne.n	8004e3e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d14d      	bne.n	8004ec6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f001 f818 	bl	8005e64 <xTaskPriorityDisinherit>
 8004e34:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	609a      	str	r2, [r3, #8]
 8004e3c:	e043      	b.n	8004ec6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d119      	bne.n	8004e78 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	6858      	ldr	r0, [r3, #4]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	68b9      	ldr	r1, [r7, #8]
 8004e50:	f002 fc05 	bl	800765e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	685a      	ldr	r2, [r3, #4]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5c:	441a      	add	r2, r3
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d32b      	bcc.n	8004ec6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	605a      	str	r2, [r3, #4]
 8004e76:	e026      	b.n	8004ec6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	68d8      	ldr	r0, [r3, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e80:	461a      	mov	r2, r3
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	f002 fbeb 	bl	800765e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	68da      	ldr	r2, [r3, #12]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e90:	425b      	negs	r3, r3
 8004e92:	441a      	add	r2, r3
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	68da      	ldr	r2, [r3, #12]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d207      	bcs.n	8004eb4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eac:	425b      	negs	r3, r3
 8004eae:	441a      	add	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d105      	bne.n	8004ec6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d002      	beq.n	8004ec6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	3b01      	subs	r3, #1
 8004ec4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004ec6:	693b      	ldr	r3, [r7, #16]
 8004ec8:	1c5a      	adds	r2, r3, #1
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004ece:	697b      	ldr	r3, [r7, #20]
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3718      	adds	r7, #24
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b082      	sub	sp, #8
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d018      	beq.n	8004f1c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	68da      	ldr	r2, [r3, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef2:	441a      	add	r2, r3
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	68da      	ldr	r2, [r3, #12]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d303      	bcc.n	8004f0c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	68d9      	ldr	r1, [r3, #12]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f14:	461a      	mov	r2, r3
 8004f16:	6838      	ldr	r0, [r7, #0]
 8004f18:	f002 fba1 	bl	800765e <memcpy>
	}
}
 8004f1c:	bf00      	nop
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f2c:	f001 fdcc 	bl	8006ac8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f36:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f38:	e011      	b.n	8004f5e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d012      	beq.n	8004f68 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	3324      	adds	r3, #36	@ 0x24
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 fd46 	bl	80059d8 <xTaskRemoveFromEventList>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d001      	beq.n	8004f56 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f52:	f000 fe1f 	bl	8005b94 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	dce9      	bgt.n	8004f3a <prvUnlockQueue+0x16>
 8004f66:	e000      	b.n	8004f6a <prvUnlockQueue+0x46>
					break;
 8004f68:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	22ff      	movs	r2, #255	@ 0xff
 8004f6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004f72:	f001 fddb 	bl	8006b2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f76:	f001 fda7 	bl	8006ac8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f80:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f82:	e011      	b.n	8004fa8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d012      	beq.n	8004fb2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	3310      	adds	r3, #16
 8004f90:	4618      	mov	r0, r3
 8004f92:	f000 fd21 	bl	80059d8 <xTaskRemoveFromEventList>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d001      	beq.n	8004fa0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f9c:	f000 fdfa 	bl	8005b94 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fa0:	7bbb      	ldrb	r3, [r7, #14]
 8004fa2:	3b01      	subs	r3, #1
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fa8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	dce9      	bgt.n	8004f84 <prvUnlockQueue+0x60>
 8004fb0:	e000      	b.n	8004fb4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fb2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	22ff      	movs	r2, #255	@ 0xff
 8004fb8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004fbc:	f001 fdb6 	bl	8006b2c <vPortExitCritical>
}
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b084      	sub	sp, #16
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fd0:	f001 fd7a 	bl	8006ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d102      	bne.n	8004fe2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	e001      	b.n	8004fe6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fe6:	f001 fda1 	bl	8006b2c <vPortExitCritical>

	return xReturn;
 8004fea:	68fb      	ldr	r3, [r7, #12]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ffc:	f001 fd64 	bl	8006ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005008:	429a      	cmp	r2, r3
 800500a:	d102      	bne.n	8005012 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800500c:	2301      	movs	r3, #1
 800500e:	60fb      	str	r3, [r7, #12]
 8005010:	e001      	b.n	8005016 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005012:	2300      	movs	r3, #0
 8005014:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005016:	f001 fd89 	bl	8006b2c <vPortExitCritical>

	return xReturn;
 800501a:	68fb      	ldr	r3, [r7, #12]
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005024:	b480      	push	{r7}
 8005026:	b085      	sub	sp, #20
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
 800502c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800502e:	2300      	movs	r3, #0
 8005030:	60fb      	str	r3, [r7, #12]
 8005032:	e014      	b.n	800505e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005034:	4a0f      	ldr	r2, [pc, #60]	@ (8005074 <vQueueAddToRegistry+0x50>)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10b      	bne.n	8005058 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005040:	490c      	ldr	r1, [pc, #48]	@ (8005074 <vQueueAddToRegistry+0x50>)
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	683a      	ldr	r2, [r7, #0]
 8005046:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800504a:	4a0a      	ldr	r2, [pc, #40]	@ (8005074 <vQueueAddToRegistry+0x50>)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005056:	e006      	b.n	8005066 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	3301      	adds	r3, #1
 800505c:	60fb      	str	r3, [r7, #12]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2b07      	cmp	r3, #7
 8005062:	d9e7      	bls.n	8005034 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005064:	bf00      	nop
 8005066:	bf00      	nop
 8005068:	3714      	adds	r7, #20
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr
 8005072:	bf00      	nop
 8005074:	20000d88 	.word	0x20000d88

08005078 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	60b9      	str	r1, [r7, #8]
 8005082:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005088:	f001 fd1e 	bl	8006ac8 <vPortEnterCritical>
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005092:	b25b      	sxtb	r3, r3
 8005094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005098:	d103      	bne.n	80050a2 <vQueueWaitForMessageRestricted+0x2a>
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050a8:	b25b      	sxtb	r3, r3
 80050aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ae:	d103      	bne.n	80050b8 <vQueueWaitForMessageRestricted+0x40>
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050b8:	f001 fd38 	bl	8006b2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d106      	bne.n	80050d2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	3324      	adds	r3, #36	@ 0x24
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	68b9      	ldr	r1, [r7, #8]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 fc57 	bl	8005980 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050d2:	6978      	ldr	r0, [r7, #20]
 80050d4:	f7ff ff26 	bl	8004f24 <prvUnlockQueue>
	}
 80050d8:	bf00      	nop
 80050da:	3718      	adds	r7, #24
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}

080050e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b08e      	sub	sp, #56	@ 0x38
 80050e4:	af04      	add	r7, sp, #16
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
 80050ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d10b      	bne.n	800510c <xTaskCreateStatic+0x2c>
	__asm volatile
 80050f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f8:	f383 8811 	msr	BASEPRI, r3
 80050fc:	f3bf 8f6f 	isb	sy
 8005100:	f3bf 8f4f 	dsb	sy
 8005104:	623b      	str	r3, [r7, #32]
}
 8005106:	bf00      	nop
 8005108:	bf00      	nop
 800510a:	e7fd      	b.n	8005108 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800510c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800510e:	2b00      	cmp	r3, #0
 8005110:	d10b      	bne.n	800512a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	61fb      	str	r3, [r7, #28]
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	e7fd      	b.n	8005126 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800512a:	235c      	movs	r3, #92	@ 0x5c
 800512c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	2b5c      	cmp	r3, #92	@ 0x5c
 8005132:	d00b      	beq.n	800514c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005138:	f383 8811 	msr	BASEPRI, r3
 800513c:	f3bf 8f6f 	isb	sy
 8005140:	f3bf 8f4f 	dsb	sy
 8005144:	61bb      	str	r3, [r7, #24]
}
 8005146:	bf00      	nop
 8005148:	bf00      	nop
 800514a:	e7fd      	b.n	8005148 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800514c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800514e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005150:	2b00      	cmp	r3, #0
 8005152:	d01e      	beq.n	8005192 <xTaskCreateStatic+0xb2>
 8005154:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005156:	2b00      	cmp	r3, #0
 8005158:	d01b      	beq.n	8005192 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800515a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800515c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800515e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005160:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005162:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005166:	2202      	movs	r2, #2
 8005168:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800516c:	2300      	movs	r3, #0
 800516e:	9303      	str	r3, [sp, #12]
 8005170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005172:	9302      	str	r3, [sp, #8]
 8005174:	f107 0314 	add.w	r3, r7, #20
 8005178:	9301      	str	r3, [sp, #4]
 800517a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	68b9      	ldr	r1, [r7, #8]
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f000 f850 	bl	800522a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800518a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800518c:	f000 f8de 	bl	800534c <prvAddNewTaskToReadyList>
 8005190:	e001      	b.n	8005196 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005192:	2300      	movs	r3, #0
 8005194:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005196:	697b      	ldr	r3, [r7, #20]
	}
 8005198:	4618      	mov	r0, r3
 800519a:	3728      	adds	r7, #40	@ 0x28
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08c      	sub	sp, #48	@ 0x30
 80051a4:	af04      	add	r7, sp, #16
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	4613      	mov	r3, r2
 80051ae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80051b0:	88fb      	ldrh	r3, [r7, #6]
 80051b2:	009b      	lsls	r3, r3, #2
 80051b4:	4618      	mov	r0, r3
 80051b6:	f001 fda9 	bl	8006d0c <pvPortMalloc>
 80051ba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00e      	beq.n	80051e0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80051c2:	205c      	movs	r0, #92	@ 0x5c
 80051c4:	f001 fda2 	bl	8006d0c <pvPortMalloc>
 80051c8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	697a      	ldr	r2, [r7, #20]
 80051d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80051d6:	e005      	b.n	80051e4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051d8:	6978      	ldr	r0, [r7, #20]
 80051da:	f001 fe65 	bl	8006ea8 <vPortFree>
 80051de:	e001      	b.n	80051e4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051e0:	2300      	movs	r3, #0
 80051e2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d017      	beq.n	800521a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051f2:	88fa      	ldrh	r2, [r7, #6]
 80051f4:	2300      	movs	r3, #0
 80051f6:	9303      	str	r3, [sp, #12]
 80051f8:	69fb      	ldr	r3, [r7, #28]
 80051fa:	9302      	str	r3, [sp, #8]
 80051fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051fe:	9301      	str	r3, [sp, #4]
 8005200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005202:	9300      	str	r3, [sp, #0]
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	68b9      	ldr	r1, [r7, #8]
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 f80e 	bl	800522a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800520e:	69f8      	ldr	r0, [r7, #28]
 8005210:	f000 f89c 	bl	800534c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005214:	2301      	movs	r3, #1
 8005216:	61bb      	str	r3, [r7, #24]
 8005218:	e002      	b.n	8005220 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800521a:	f04f 33ff 	mov.w	r3, #4294967295
 800521e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005220:	69bb      	ldr	r3, [r7, #24]
	}
 8005222:	4618      	mov	r0, r3
 8005224:	3720      	adds	r7, #32
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b088      	sub	sp, #32
 800522e:	af00      	add	r7, sp, #0
 8005230:	60f8      	str	r0, [r7, #12]
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
 8005236:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	009b      	lsls	r3, r3, #2
 8005240:	461a      	mov	r2, r3
 8005242:	21a5      	movs	r1, #165	@ 0xa5
 8005244:	f002 f990 	bl	8007568 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005248:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800524a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005252:	3b01      	subs	r3, #1
 8005254:	009b      	lsls	r3, r3, #2
 8005256:	4413      	add	r3, r2
 8005258:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	f023 0307 	bic.w	r3, r3, #7
 8005260:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	f003 0307 	and.w	r3, r3, #7
 8005268:	2b00      	cmp	r3, #0
 800526a:	d00b      	beq.n	8005284 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800526c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005270:	f383 8811 	msr	BASEPRI, r3
 8005274:	f3bf 8f6f 	isb	sy
 8005278:	f3bf 8f4f 	dsb	sy
 800527c:	617b      	str	r3, [r7, #20]
}
 800527e:	bf00      	nop
 8005280:	bf00      	nop
 8005282:	e7fd      	b.n	8005280 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d01f      	beq.n	80052ca <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800528a:	2300      	movs	r3, #0
 800528c:	61fb      	str	r3, [r7, #28]
 800528e:	e012      	b.n	80052b6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	69fb      	ldr	r3, [r7, #28]
 8005294:	4413      	add	r3, r2
 8005296:	7819      	ldrb	r1, [r3, #0]
 8005298:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800529a:	69fb      	ldr	r3, [r7, #28]
 800529c:	4413      	add	r3, r2
 800529e:	3334      	adds	r3, #52	@ 0x34
 80052a0:	460a      	mov	r2, r1
 80052a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	4413      	add	r3, r2
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d006      	beq.n	80052be <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	3301      	adds	r3, #1
 80052b4:	61fb      	str	r3, [r7, #28]
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	2b0f      	cmp	r3, #15
 80052ba:	d9e9      	bls.n	8005290 <prvInitialiseNewTask+0x66>
 80052bc:	e000      	b.n	80052c0 <prvInitialiseNewTask+0x96>
			{
				break;
 80052be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052c8:	e003      	b.n	80052d2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d4:	2b37      	cmp	r3, #55	@ 0x37
 80052d6:	d901      	bls.n	80052dc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052d8:	2337      	movs	r3, #55	@ 0x37
 80052da:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052e0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052e6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ea:	2200      	movs	r2, #0
 80052ec:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	3304      	adds	r3, #4
 80052f2:	4618      	mov	r0, r3
 80052f4:	f7fe ffd0 	bl	8004298 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fa:	3318      	adds	r3, #24
 80052fc:	4618      	mov	r0, r3
 80052fe:	f7fe ffcb 	bl	8004298 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005304:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005306:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800530a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800530e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005310:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005316:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800531a:	2200      	movs	r2, #0
 800531c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800531e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005320:	2200      	movs	r2, #0
 8005322:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	68f9      	ldr	r1, [r7, #12]
 800532a:	69b8      	ldr	r0, [r7, #24]
 800532c:	f001 fa98 	bl	8006860 <pxPortInitialiseStack>
 8005330:	4602      	mov	r2, r0
 8005332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005334:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005338:	2b00      	cmp	r3, #0
 800533a:	d002      	beq.n	8005342 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800533c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800533e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005340:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005342:	bf00      	nop
 8005344:	3720      	adds	r7, #32
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800534c:	b580      	push	{r7, lr}
 800534e:	b082      	sub	sp, #8
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005354:	f001 fbb8 	bl	8006ac8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005358:	4b2d      	ldr	r3, [pc, #180]	@ (8005410 <prvAddNewTaskToReadyList+0xc4>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3301      	adds	r3, #1
 800535e:	4a2c      	ldr	r2, [pc, #176]	@ (8005410 <prvAddNewTaskToReadyList+0xc4>)
 8005360:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005362:	4b2c      	ldr	r3, [pc, #176]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800536a:	4a2a      	ldr	r2, [pc, #168]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005370:	4b27      	ldr	r3, [pc, #156]	@ (8005410 <prvAddNewTaskToReadyList+0xc4>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d110      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005378:	f000 fc30 	bl	8005bdc <prvInitialiseTaskLists>
 800537c:	e00d      	b.n	800539a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800537e:	4b26      	ldr	r3, [pc, #152]	@ (8005418 <prvAddNewTaskToReadyList+0xcc>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005386:	4b23      	ldr	r3, [pc, #140]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005390:	429a      	cmp	r2, r3
 8005392:	d802      	bhi.n	800539a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005394:	4a1f      	ldr	r2, [pc, #124]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800539a:	4b20      	ldr	r3, [pc, #128]	@ (800541c <prvAddNewTaskToReadyList+0xd0>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	4a1e      	ldr	r2, [pc, #120]	@ (800541c <prvAddNewTaskToReadyList+0xd0>)
 80053a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80053a4:	4b1d      	ldr	r3, [pc, #116]	@ (800541c <prvAddNewTaskToReadyList+0xd0>)
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053b0:	4b1b      	ldr	r3, [pc, #108]	@ (8005420 <prvAddNewTaskToReadyList+0xd4>)
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d903      	bls.n	80053c0 <prvAddNewTaskToReadyList+0x74>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053bc:	4a18      	ldr	r2, [pc, #96]	@ (8005420 <prvAddNewTaskToReadyList+0xd4>)
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c4:	4613      	mov	r3, r2
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	4413      	add	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4a15      	ldr	r2, [pc, #84]	@ (8005424 <prvAddNewTaskToReadyList+0xd8>)
 80053ce:	441a      	add	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3304      	adds	r3, #4
 80053d4:	4619      	mov	r1, r3
 80053d6:	4610      	mov	r0, r2
 80053d8:	f7fe ff6b 	bl	80042b2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053dc:	f001 fba6 	bl	8006b2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005418 <prvAddNewTaskToReadyList+0xcc>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d00e      	beq.n	8005406 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005414 <prvAddNewTaskToReadyList+0xc8>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d207      	bcs.n	8005406 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053f6:	4b0c      	ldr	r3, [pc, #48]	@ (8005428 <prvAddNewTaskToReadyList+0xdc>)
 80053f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}
 800540e:	bf00      	nop
 8005410:	2000129c 	.word	0x2000129c
 8005414:	20000dc8 	.word	0x20000dc8
 8005418:	200012a8 	.word	0x200012a8
 800541c:	200012b8 	.word	0x200012b8
 8005420:	200012a4 	.word	0x200012a4
 8005424:	20000dcc 	.word	0x20000dcc
 8005428:	e000ed04 	.word	0xe000ed04

0800542c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d018      	beq.n	8005470 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800543e:	4b14      	ldr	r3, [pc, #80]	@ (8005490 <vTaskDelay+0x64>)
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00b      	beq.n	800545e <vTaskDelay+0x32>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	60bb      	str	r3, [r7, #8]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800545e:	f000 f883 	bl	8005568 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005462:	2100      	movs	r1, #0
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 fe4d 	bl	8006104 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800546a:	f000 f88b 	bl	8005584 <xTaskResumeAll>
 800546e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d107      	bne.n	8005486 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005476:	4b07      	ldr	r3, [pc, #28]	@ (8005494 <vTaskDelay+0x68>)
 8005478:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800547c:	601a      	str	r2, [r3, #0]
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005486:	bf00      	nop
 8005488:	3710      	adds	r7, #16
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}
 800548e:	bf00      	nop
 8005490:	200012c4 	.word	0x200012c4
 8005494:	e000ed04 	.word	0xe000ed04

08005498 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b08a      	sub	sp, #40	@ 0x28
 800549c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800549e:	2300      	movs	r3, #0
 80054a0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80054a2:	2300      	movs	r3, #0
 80054a4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80054a6:	463a      	mov	r2, r7
 80054a8:	1d39      	adds	r1, r7, #4
 80054aa:	f107 0308 	add.w	r3, r7, #8
 80054ae:	4618      	mov	r0, r3
 80054b0:	f7fe fe9e 	bl	80041f0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80054b4:	6839      	ldr	r1, [r7, #0]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68ba      	ldr	r2, [r7, #8]
 80054ba:	9202      	str	r2, [sp, #8]
 80054bc:	9301      	str	r3, [sp, #4]
 80054be:	2300      	movs	r3, #0
 80054c0:	9300      	str	r3, [sp, #0]
 80054c2:	2300      	movs	r3, #0
 80054c4:	460a      	mov	r2, r1
 80054c6:	4922      	ldr	r1, [pc, #136]	@ (8005550 <vTaskStartScheduler+0xb8>)
 80054c8:	4822      	ldr	r0, [pc, #136]	@ (8005554 <vTaskStartScheduler+0xbc>)
 80054ca:	f7ff fe09 	bl	80050e0 <xTaskCreateStatic>
 80054ce:	4603      	mov	r3, r0
 80054d0:	4a21      	ldr	r2, [pc, #132]	@ (8005558 <vTaskStartScheduler+0xc0>)
 80054d2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054d4:	4b20      	ldr	r3, [pc, #128]	@ (8005558 <vTaskStartScheduler+0xc0>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d002      	beq.n	80054e2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054dc:	2301      	movs	r3, #1
 80054de:	617b      	str	r3, [r7, #20]
 80054e0:	e001      	b.n	80054e6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d102      	bne.n	80054f2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80054ec:	f000 fe5e 	bl	80061ac <xTimerCreateTimerTask>
 80054f0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d116      	bne.n	8005526 <vTaskStartScheduler+0x8e>
	__asm volatile
 80054f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054fc:	f383 8811 	msr	BASEPRI, r3
 8005500:	f3bf 8f6f 	isb	sy
 8005504:	f3bf 8f4f 	dsb	sy
 8005508:	613b      	str	r3, [r7, #16]
}
 800550a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800550c:	4b13      	ldr	r3, [pc, #76]	@ (800555c <vTaskStartScheduler+0xc4>)
 800550e:	f04f 32ff 	mov.w	r2, #4294967295
 8005512:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005514:	4b12      	ldr	r3, [pc, #72]	@ (8005560 <vTaskStartScheduler+0xc8>)
 8005516:	2201      	movs	r2, #1
 8005518:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800551a:	4b12      	ldr	r3, [pc, #72]	@ (8005564 <vTaskStartScheduler+0xcc>)
 800551c:	2200      	movs	r2, #0
 800551e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005520:	f001 fa2e 	bl	8006980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005524:	e00f      	b.n	8005546 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552c:	d10b      	bne.n	8005546 <vTaskStartScheduler+0xae>
	__asm volatile
 800552e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005532:	f383 8811 	msr	BASEPRI, r3
 8005536:	f3bf 8f6f 	isb	sy
 800553a:	f3bf 8f4f 	dsb	sy
 800553e:	60fb      	str	r3, [r7, #12]
}
 8005540:	bf00      	nop
 8005542:	bf00      	nop
 8005544:	e7fd      	b.n	8005542 <vTaskStartScheduler+0xaa>
}
 8005546:	bf00      	nop
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	080084e4 	.word	0x080084e4
 8005554:	08005bad 	.word	0x08005bad
 8005558:	200012c0 	.word	0x200012c0
 800555c:	200012bc 	.word	0x200012bc
 8005560:	200012a8 	.word	0x200012a8
 8005564:	200012a0 	.word	0x200012a0

08005568 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005568:	b480      	push	{r7}
 800556a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800556c:	4b04      	ldr	r3, [pc, #16]	@ (8005580 <vTaskSuspendAll+0x18>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	3301      	adds	r3, #1
 8005572:	4a03      	ldr	r2, [pc, #12]	@ (8005580 <vTaskSuspendAll+0x18>)
 8005574:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005576:	bf00      	nop
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr
 8005580:	200012c4 	.word	0x200012c4

08005584 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b084      	sub	sp, #16
 8005588:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800558e:	2300      	movs	r3, #0
 8005590:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005592:	4b42      	ldr	r3, [pc, #264]	@ (800569c <xTaskResumeAll+0x118>)
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d10b      	bne.n	80055b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800559a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800559e:	f383 8811 	msr	BASEPRI, r3
 80055a2:	f3bf 8f6f 	isb	sy
 80055a6:	f3bf 8f4f 	dsb	sy
 80055aa:	603b      	str	r3, [r7, #0]
}
 80055ac:	bf00      	nop
 80055ae:	bf00      	nop
 80055b0:	e7fd      	b.n	80055ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055b2:	f001 fa89 	bl	8006ac8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055b6:	4b39      	ldr	r3, [pc, #228]	@ (800569c <xTaskResumeAll+0x118>)
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	3b01      	subs	r3, #1
 80055bc:	4a37      	ldr	r2, [pc, #220]	@ (800569c <xTaskResumeAll+0x118>)
 80055be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055c0:	4b36      	ldr	r3, [pc, #216]	@ (800569c <xTaskResumeAll+0x118>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d162      	bne.n	800568e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055c8:	4b35      	ldr	r3, [pc, #212]	@ (80056a0 <xTaskResumeAll+0x11c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d05e      	beq.n	800568e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055d0:	e02f      	b.n	8005632 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d2:	4b34      	ldr	r3, [pc, #208]	@ (80056a4 <xTaskResumeAll+0x120>)
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	3318      	adds	r3, #24
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fe fec4 	bl	800436c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	3304      	adds	r3, #4
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7fe febf 	bl	800436c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f2:	4b2d      	ldr	r3, [pc, #180]	@ (80056a8 <xTaskResumeAll+0x124>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d903      	bls.n	8005602 <xTaskResumeAll+0x7e>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fe:	4a2a      	ldr	r2, [pc, #168]	@ (80056a8 <xTaskResumeAll+0x124>)
 8005600:	6013      	str	r3, [r2, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005606:	4613      	mov	r3, r2
 8005608:	009b      	lsls	r3, r3, #2
 800560a:	4413      	add	r3, r2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4a27      	ldr	r2, [pc, #156]	@ (80056ac <xTaskResumeAll+0x128>)
 8005610:	441a      	add	r2, r3
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	3304      	adds	r3, #4
 8005616:	4619      	mov	r1, r3
 8005618:	4610      	mov	r0, r2
 800561a:	f7fe fe4a 	bl	80042b2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005622:	4b23      	ldr	r3, [pc, #140]	@ (80056b0 <xTaskResumeAll+0x12c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005628:	429a      	cmp	r2, r3
 800562a:	d302      	bcc.n	8005632 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800562c:	4b21      	ldr	r3, [pc, #132]	@ (80056b4 <xTaskResumeAll+0x130>)
 800562e:	2201      	movs	r2, #1
 8005630:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005632:	4b1c      	ldr	r3, [pc, #112]	@ (80056a4 <xTaskResumeAll+0x120>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d1cb      	bne.n	80055d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d001      	beq.n	8005644 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005640:	f000 fb6a 	bl	8005d18 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005644:	4b1c      	ldr	r3, [pc, #112]	@ (80056b8 <xTaskResumeAll+0x134>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d010      	beq.n	8005672 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005650:	f000 f858 	bl	8005704 <xTaskIncrementTick>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d002      	beq.n	8005660 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800565a:	4b16      	ldr	r3, [pc, #88]	@ (80056b4 <xTaskResumeAll+0x130>)
 800565c:	2201      	movs	r2, #1
 800565e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3b01      	subs	r3, #1
 8005664:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1f1      	bne.n	8005650 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800566c:	4b12      	ldr	r3, [pc, #72]	@ (80056b8 <xTaskResumeAll+0x134>)
 800566e:	2200      	movs	r2, #0
 8005670:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005672:	4b10      	ldr	r3, [pc, #64]	@ (80056b4 <xTaskResumeAll+0x130>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d009      	beq.n	800568e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800567a:	2301      	movs	r3, #1
 800567c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800567e:	4b0f      	ldr	r3, [pc, #60]	@ (80056bc <xTaskResumeAll+0x138>)
 8005680:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005684:	601a      	str	r2, [r3, #0]
 8005686:	f3bf 8f4f 	dsb	sy
 800568a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800568e:	f001 fa4d 	bl	8006b2c <vPortExitCritical>

	return xAlreadyYielded;
 8005692:	68bb      	ldr	r3, [r7, #8]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3710      	adds	r7, #16
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}
 800569c:	200012c4 	.word	0x200012c4
 80056a0:	2000129c 	.word	0x2000129c
 80056a4:	2000125c 	.word	0x2000125c
 80056a8:	200012a4 	.word	0x200012a4
 80056ac:	20000dcc 	.word	0x20000dcc
 80056b0:	20000dc8 	.word	0x20000dc8
 80056b4:	200012b0 	.word	0x200012b0
 80056b8:	200012ac 	.word	0x200012ac
 80056bc:	e000ed04 	.word	0xe000ed04

080056c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056c6:	4b05      	ldr	r3, [pc, #20]	@ (80056dc <xTaskGetTickCount+0x1c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056cc:	687b      	ldr	r3, [r7, #4]
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	370c      	adds	r7, #12
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr
 80056da:	bf00      	nop
 80056dc:	200012a0 	.word	0x200012a0

080056e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b082      	sub	sp, #8
 80056e4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056e6:	f001 facf 	bl	8006c88 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80056ea:	2300      	movs	r3, #0
 80056ec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80056ee:	4b04      	ldr	r3, [pc, #16]	@ (8005700 <xTaskGetTickCountFromISR+0x20>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056f4:	683b      	ldr	r3, [r7, #0]
}
 80056f6:	4618      	mov	r0, r3
 80056f8:	3708      	adds	r7, #8
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd80      	pop	{r7, pc}
 80056fe:	bf00      	nop
 8005700:	200012a0 	.word	0x200012a0

08005704 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800570a:	2300      	movs	r3, #0
 800570c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800570e:	4b4f      	ldr	r3, [pc, #316]	@ (800584c <xTaskIncrementTick+0x148>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2b00      	cmp	r3, #0
 8005714:	f040 8090 	bne.w	8005838 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005718:	4b4d      	ldr	r3, [pc, #308]	@ (8005850 <xTaskIncrementTick+0x14c>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3301      	adds	r3, #1
 800571e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005720:	4a4b      	ldr	r2, [pc, #300]	@ (8005850 <xTaskIncrementTick+0x14c>)
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d121      	bne.n	8005770 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800572c:	4b49      	ldr	r3, [pc, #292]	@ (8005854 <xTaskIncrementTick+0x150>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d00b      	beq.n	800574e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800573a:	f383 8811 	msr	BASEPRI, r3
 800573e:	f3bf 8f6f 	isb	sy
 8005742:	f3bf 8f4f 	dsb	sy
 8005746:	603b      	str	r3, [r7, #0]
}
 8005748:	bf00      	nop
 800574a:	bf00      	nop
 800574c:	e7fd      	b.n	800574a <xTaskIncrementTick+0x46>
 800574e:	4b41      	ldr	r3, [pc, #260]	@ (8005854 <xTaskIncrementTick+0x150>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	60fb      	str	r3, [r7, #12]
 8005754:	4b40      	ldr	r3, [pc, #256]	@ (8005858 <xTaskIncrementTick+0x154>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a3e      	ldr	r2, [pc, #248]	@ (8005854 <xTaskIncrementTick+0x150>)
 800575a:	6013      	str	r3, [r2, #0]
 800575c:	4a3e      	ldr	r2, [pc, #248]	@ (8005858 <xTaskIncrementTick+0x154>)
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6013      	str	r3, [r2, #0]
 8005762:	4b3e      	ldr	r3, [pc, #248]	@ (800585c <xTaskIncrementTick+0x158>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	3301      	adds	r3, #1
 8005768:	4a3c      	ldr	r2, [pc, #240]	@ (800585c <xTaskIncrementTick+0x158>)
 800576a:	6013      	str	r3, [r2, #0]
 800576c:	f000 fad4 	bl	8005d18 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005770:	4b3b      	ldr	r3, [pc, #236]	@ (8005860 <xTaskIncrementTick+0x15c>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	429a      	cmp	r2, r3
 8005778:	d349      	bcc.n	800580e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800577a:	4b36      	ldr	r3, [pc, #216]	@ (8005854 <xTaskIncrementTick+0x150>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d104      	bne.n	800578e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005784:	4b36      	ldr	r3, [pc, #216]	@ (8005860 <xTaskIncrementTick+0x15c>)
 8005786:	f04f 32ff 	mov.w	r2, #4294967295
 800578a:	601a      	str	r2, [r3, #0]
					break;
 800578c:	e03f      	b.n	800580e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800578e:	4b31      	ldr	r3, [pc, #196]	@ (8005854 <xTaskIncrementTick+0x150>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d203      	bcs.n	80057ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80057a6:	4a2e      	ldr	r2, [pc, #184]	@ (8005860 <xTaskIncrementTick+0x15c>)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80057ac:	e02f      	b.n	800580e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	3304      	adds	r3, #4
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7fe fdda 	bl	800436c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80057b8:	68bb      	ldr	r3, [r7, #8]
 80057ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d004      	beq.n	80057ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	3318      	adds	r3, #24
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7fe fdd1 	bl	800436c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ce:	4b25      	ldr	r3, [pc, #148]	@ (8005864 <xTaskIncrementTick+0x160>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	429a      	cmp	r2, r3
 80057d4:	d903      	bls.n	80057de <xTaskIncrementTick+0xda>
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057da:	4a22      	ldr	r2, [pc, #136]	@ (8005864 <xTaskIncrementTick+0x160>)
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e2:	4613      	mov	r3, r2
 80057e4:	009b      	lsls	r3, r3, #2
 80057e6:	4413      	add	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4a1f      	ldr	r2, [pc, #124]	@ (8005868 <xTaskIncrementTick+0x164>)
 80057ec:	441a      	add	r2, r3
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	3304      	adds	r3, #4
 80057f2:	4619      	mov	r1, r3
 80057f4:	4610      	mov	r0, r2
 80057f6:	f7fe fd5c 	bl	80042b2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057fe:	4b1b      	ldr	r3, [pc, #108]	@ (800586c <xTaskIncrementTick+0x168>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005804:	429a      	cmp	r2, r3
 8005806:	d3b8      	bcc.n	800577a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005808:	2301      	movs	r3, #1
 800580a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800580c:	e7b5      	b.n	800577a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800580e:	4b17      	ldr	r3, [pc, #92]	@ (800586c <xTaskIncrementTick+0x168>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005814:	4914      	ldr	r1, [pc, #80]	@ (8005868 <xTaskIncrementTick+0x164>)
 8005816:	4613      	mov	r3, r2
 8005818:	009b      	lsls	r3, r3, #2
 800581a:	4413      	add	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	440b      	add	r3, r1
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	2b01      	cmp	r3, #1
 8005824:	d901      	bls.n	800582a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005826:	2301      	movs	r3, #1
 8005828:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800582a:	4b11      	ldr	r3, [pc, #68]	@ (8005870 <xTaskIncrementTick+0x16c>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005832:	2301      	movs	r3, #1
 8005834:	617b      	str	r3, [r7, #20]
 8005836:	e004      	b.n	8005842 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005838:	4b0e      	ldr	r3, [pc, #56]	@ (8005874 <xTaskIncrementTick+0x170>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	3301      	adds	r3, #1
 800583e:	4a0d      	ldr	r2, [pc, #52]	@ (8005874 <xTaskIncrementTick+0x170>)
 8005840:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005842:	697b      	ldr	r3, [r7, #20]
}
 8005844:	4618      	mov	r0, r3
 8005846:	3718      	adds	r7, #24
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}
 800584c:	200012c4 	.word	0x200012c4
 8005850:	200012a0 	.word	0x200012a0
 8005854:	20001254 	.word	0x20001254
 8005858:	20001258 	.word	0x20001258
 800585c:	200012b4 	.word	0x200012b4
 8005860:	200012bc 	.word	0x200012bc
 8005864:	200012a4 	.word	0x200012a4
 8005868:	20000dcc 	.word	0x20000dcc
 800586c:	20000dc8 	.word	0x20000dc8
 8005870:	200012b0 	.word	0x200012b0
 8005874:	200012ac 	.word	0x200012ac

08005878 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005878:	b480      	push	{r7}
 800587a:	b085      	sub	sp, #20
 800587c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800587e:	4b28      	ldr	r3, [pc, #160]	@ (8005920 <vTaskSwitchContext+0xa8>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d003      	beq.n	800588e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005886:	4b27      	ldr	r3, [pc, #156]	@ (8005924 <vTaskSwitchContext+0xac>)
 8005888:	2201      	movs	r2, #1
 800588a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800588c:	e042      	b.n	8005914 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800588e:	4b25      	ldr	r3, [pc, #148]	@ (8005924 <vTaskSwitchContext+0xac>)
 8005890:	2200      	movs	r2, #0
 8005892:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005894:	4b24      	ldr	r3, [pc, #144]	@ (8005928 <vTaskSwitchContext+0xb0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	e011      	b.n	80058c0 <vTaskSwitchContext+0x48>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d10b      	bne.n	80058ba <vTaskSwitchContext+0x42>
	__asm volatile
 80058a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a6:	f383 8811 	msr	BASEPRI, r3
 80058aa:	f3bf 8f6f 	isb	sy
 80058ae:	f3bf 8f4f 	dsb	sy
 80058b2:	607b      	str	r3, [r7, #4]
}
 80058b4:	bf00      	nop
 80058b6:	bf00      	nop
 80058b8:	e7fd      	b.n	80058b6 <vTaskSwitchContext+0x3e>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	3b01      	subs	r3, #1
 80058be:	60fb      	str	r3, [r7, #12]
 80058c0:	491a      	ldr	r1, [pc, #104]	@ (800592c <vTaskSwitchContext+0xb4>)
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4613      	mov	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4413      	add	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	440b      	add	r3, r1
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d0e3      	beq.n	800589c <vTaskSwitchContext+0x24>
 80058d4:	68fa      	ldr	r2, [r7, #12]
 80058d6:	4613      	mov	r3, r2
 80058d8:	009b      	lsls	r3, r3, #2
 80058da:	4413      	add	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4a13      	ldr	r2, [pc, #76]	@ (800592c <vTaskSwitchContext+0xb4>)
 80058e0:	4413      	add	r3, r2
 80058e2:	60bb      	str	r3, [r7, #8]
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	685a      	ldr	r2, [r3, #4]
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	605a      	str	r2, [r3, #4]
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	685a      	ldr	r2, [r3, #4]
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	3308      	adds	r3, #8
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d104      	bne.n	8005904 <vTaskSwitchContext+0x8c>
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	685a      	ldr	r2, [r3, #4]
 8005900:	68bb      	ldr	r3, [r7, #8]
 8005902:	605a      	str	r2, [r3, #4]
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	4a09      	ldr	r2, [pc, #36]	@ (8005930 <vTaskSwitchContext+0xb8>)
 800590c:	6013      	str	r3, [r2, #0]
 800590e:	4a06      	ldr	r2, [pc, #24]	@ (8005928 <vTaskSwitchContext+0xb0>)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6013      	str	r3, [r2, #0]
}
 8005914:	bf00      	nop
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr
 8005920:	200012c4 	.word	0x200012c4
 8005924:	200012b0 	.word	0x200012b0
 8005928:	200012a4 	.word	0x200012a4
 800592c:	20000dcc 	.word	0x20000dcc
 8005930:	20000dc8 	.word	0x20000dc8

08005934 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10b      	bne.n	800595c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005944:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	60fb      	str	r3, [r7, #12]
}
 8005956:	bf00      	nop
 8005958:	bf00      	nop
 800595a:	e7fd      	b.n	8005958 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800595c:	4b07      	ldr	r3, [pc, #28]	@ (800597c <vTaskPlaceOnEventList+0x48>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	3318      	adds	r3, #24
 8005962:	4619      	mov	r1, r3
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	f7fe fcc8 	bl	80042fa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800596a:	2101      	movs	r1, #1
 800596c:	6838      	ldr	r0, [r7, #0]
 800596e:	f000 fbc9 	bl	8006104 <prvAddCurrentTaskToDelayedList>
}
 8005972:	bf00      	nop
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bd80      	pop	{r7, pc}
 800597a:	bf00      	nop
 800597c:	20000dc8 	.word	0x20000dc8

08005980 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d10b      	bne.n	80059aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005996:	f383 8811 	msr	BASEPRI, r3
 800599a:	f3bf 8f6f 	isb	sy
 800599e:	f3bf 8f4f 	dsb	sy
 80059a2:	617b      	str	r3, [r7, #20]
}
 80059a4:	bf00      	nop
 80059a6:	bf00      	nop
 80059a8:	e7fd      	b.n	80059a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80059aa:	4b0a      	ldr	r3, [pc, #40]	@ (80059d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3318      	adds	r3, #24
 80059b0:	4619      	mov	r1, r3
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f7fe fc7d 	bl	80042b2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80059be:	f04f 33ff 	mov.w	r3, #4294967295
 80059c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80059c4:	6879      	ldr	r1, [r7, #4]
 80059c6:	68b8      	ldr	r0, [r7, #8]
 80059c8:	f000 fb9c 	bl	8006104 <prvAddCurrentTaskToDelayedList>
	}
 80059cc:	bf00      	nop
 80059ce:	3718      	adds	r7, #24
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd80      	pop	{r7, pc}
 80059d4:	20000dc8 	.word	0x20000dc8

080059d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b086      	sub	sp, #24
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80059e8:	693b      	ldr	r3, [r7, #16]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10b      	bne.n	8005a06 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80059ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059f2:	f383 8811 	msr	BASEPRI, r3
 80059f6:	f3bf 8f6f 	isb	sy
 80059fa:	f3bf 8f4f 	dsb	sy
 80059fe:	60fb      	str	r3, [r7, #12]
}
 8005a00:	bf00      	nop
 8005a02:	bf00      	nop
 8005a04:	e7fd      	b.n	8005a02 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	3318      	adds	r3, #24
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f7fe fcae 	bl	800436c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a10:	4b1d      	ldr	r3, [pc, #116]	@ (8005a88 <xTaskRemoveFromEventList+0xb0>)
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d11d      	bne.n	8005a54 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f7fe fca5 	bl	800436c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a26:	4b19      	ldr	r3, [pc, #100]	@ (8005a8c <xTaskRemoveFromEventList+0xb4>)
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d903      	bls.n	8005a36 <xTaskRemoveFromEventList+0x5e>
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a32:	4a16      	ldr	r2, [pc, #88]	@ (8005a8c <xTaskRemoveFromEventList+0xb4>)
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4413      	add	r3, r2
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4a13      	ldr	r2, [pc, #76]	@ (8005a90 <xTaskRemoveFromEventList+0xb8>)
 8005a44:	441a      	add	r2, r3
 8005a46:	693b      	ldr	r3, [r7, #16]
 8005a48:	3304      	adds	r3, #4
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	4610      	mov	r0, r2
 8005a4e:	f7fe fc30 	bl	80042b2 <vListInsertEnd>
 8005a52:	e005      	b.n	8005a60 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a54:	693b      	ldr	r3, [r7, #16]
 8005a56:	3318      	adds	r3, #24
 8005a58:	4619      	mov	r1, r3
 8005a5a:	480e      	ldr	r0, [pc, #56]	@ (8005a94 <xTaskRemoveFromEventList+0xbc>)
 8005a5c:	f7fe fc29 	bl	80042b2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a64:	4b0c      	ldr	r3, [pc, #48]	@ (8005a98 <xTaskRemoveFromEventList+0xc0>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d905      	bls.n	8005a7a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a72:	4b0a      	ldr	r3, [pc, #40]	@ (8005a9c <xTaskRemoveFromEventList+0xc4>)
 8005a74:	2201      	movs	r2, #1
 8005a76:	601a      	str	r2, [r3, #0]
 8005a78:	e001      	b.n	8005a7e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a7e:	697b      	ldr	r3, [r7, #20]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	200012c4 	.word	0x200012c4
 8005a8c:	200012a4 	.word	0x200012a4
 8005a90:	20000dcc 	.word	0x20000dcc
 8005a94:	2000125c 	.word	0x2000125c
 8005a98:	20000dc8 	.word	0x20000dc8
 8005a9c:	200012b0 	.word	0x200012b0

08005aa0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b083      	sub	sp, #12
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005aa8:	4b06      	ldr	r3, [pc, #24]	@ (8005ac4 <vTaskInternalSetTimeOutState+0x24>)
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ab0:	4b05      	ldr	r3, [pc, #20]	@ (8005ac8 <vTaskInternalSetTimeOutState+0x28>)
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	605a      	str	r2, [r3, #4]
}
 8005ab8:	bf00      	nop
 8005aba:	370c      	adds	r7, #12
 8005abc:	46bd      	mov	sp, r7
 8005abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac2:	4770      	bx	lr
 8005ac4:	200012b4 	.word	0x200012b4
 8005ac8:	200012a0 	.word	0x200012a0

08005acc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005acc:	b580      	push	{r7, lr}
 8005ace:	b088      	sub	sp, #32
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10b      	bne.n	8005af4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae0:	f383 8811 	msr	BASEPRI, r3
 8005ae4:	f3bf 8f6f 	isb	sy
 8005ae8:	f3bf 8f4f 	dsb	sy
 8005aec:	613b      	str	r3, [r7, #16]
}
 8005aee:	bf00      	nop
 8005af0:	bf00      	nop
 8005af2:	e7fd      	b.n	8005af0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10b      	bne.n	8005b12 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	60fb      	str	r3, [r7, #12]
}
 8005b0c:	bf00      	nop
 8005b0e:	bf00      	nop
 8005b10:	e7fd      	b.n	8005b0e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005b12:	f000 ffd9 	bl	8006ac8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005b16:	4b1d      	ldr	r3, [pc, #116]	@ (8005b8c <xTaskCheckForTimeOut+0xc0>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	685b      	ldr	r3, [r3, #4]
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	1ad3      	subs	r3, r2, r3
 8005b24:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b2e:	d102      	bne.n	8005b36 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b30:	2300      	movs	r3, #0
 8005b32:	61fb      	str	r3, [r7, #28]
 8005b34:	e023      	b.n	8005b7e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681a      	ldr	r2, [r3, #0]
 8005b3a:	4b15      	ldr	r3, [pc, #84]	@ (8005b90 <xTaskCheckForTimeOut+0xc4>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d007      	beq.n	8005b52 <xTaskCheckForTimeOut+0x86>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	69ba      	ldr	r2, [r7, #24]
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d302      	bcc.n	8005b52 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	61fb      	str	r3, [r7, #28]
 8005b50:	e015      	b.n	8005b7e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d20b      	bcs.n	8005b74 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	1ad2      	subs	r2, r2, r3
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b68:	6878      	ldr	r0, [r7, #4]
 8005b6a:	f7ff ff99 	bl	8005aa0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61fb      	str	r3, [r7, #28]
 8005b72:	e004      	b.n	8005b7e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	2200      	movs	r2, #0
 8005b78:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b7e:	f000 ffd5 	bl	8006b2c <vPortExitCritical>

	return xReturn;
 8005b82:	69fb      	ldr	r3, [r7, #28]
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3720      	adds	r7, #32
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	200012a0 	.word	0x200012a0
 8005b90:	200012b4 	.word	0x200012b4

08005b94 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b94:	b480      	push	{r7}
 8005b96:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b98:	4b03      	ldr	r3, [pc, #12]	@ (8005ba8 <vTaskMissedYield+0x14>)
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	601a      	str	r2, [r3, #0]
}
 8005b9e:	bf00      	nop
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr
 8005ba8:	200012b0 	.word	0x200012b0

08005bac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005bb4:	f000 f852 	bl	8005c5c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005bb8:	4b06      	ldr	r3, [pc, #24]	@ (8005bd4 <prvIdleTask+0x28>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d9f9      	bls.n	8005bb4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005bc0:	4b05      	ldr	r3, [pc, #20]	@ (8005bd8 <prvIdleTask+0x2c>)
 8005bc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	f3bf 8f4f 	dsb	sy
 8005bcc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005bd0:	e7f0      	b.n	8005bb4 <prvIdleTask+0x8>
 8005bd2:	bf00      	nop
 8005bd4:	20000dcc 	.word	0x20000dcc
 8005bd8:	e000ed04 	.word	0xe000ed04

08005bdc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b082      	sub	sp, #8
 8005be0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005be2:	2300      	movs	r3, #0
 8005be4:	607b      	str	r3, [r7, #4]
 8005be6:	e00c      	b.n	8005c02 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	4613      	mov	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	4413      	add	r3, r2
 8005bf0:	009b      	lsls	r3, r3, #2
 8005bf2:	4a12      	ldr	r2, [pc, #72]	@ (8005c3c <prvInitialiseTaskLists+0x60>)
 8005bf4:	4413      	add	r3, r2
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	f7fe fb2e 	bl	8004258 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	607b      	str	r3, [r7, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b37      	cmp	r3, #55	@ 0x37
 8005c06:	d9ef      	bls.n	8005be8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005c08:	480d      	ldr	r0, [pc, #52]	@ (8005c40 <prvInitialiseTaskLists+0x64>)
 8005c0a:	f7fe fb25 	bl	8004258 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005c0e:	480d      	ldr	r0, [pc, #52]	@ (8005c44 <prvInitialiseTaskLists+0x68>)
 8005c10:	f7fe fb22 	bl	8004258 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005c14:	480c      	ldr	r0, [pc, #48]	@ (8005c48 <prvInitialiseTaskLists+0x6c>)
 8005c16:	f7fe fb1f 	bl	8004258 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c1a:	480c      	ldr	r0, [pc, #48]	@ (8005c4c <prvInitialiseTaskLists+0x70>)
 8005c1c:	f7fe fb1c 	bl	8004258 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c20:	480b      	ldr	r0, [pc, #44]	@ (8005c50 <prvInitialiseTaskLists+0x74>)
 8005c22:	f7fe fb19 	bl	8004258 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c26:	4b0b      	ldr	r3, [pc, #44]	@ (8005c54 <prvInitialiseTaskLists+0x78>)
 8005c28:	4a05      	ldr	r2, [pc, #20]	@ (8005c40 <prvInitialiseTaskLists+0x64>)
 8005c2a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005c58 <prvInitialiseTaskLists+0x7c>)
 8005c2e:	4a05      	ldr	r2, [pc, #20]	@ (8005c44 <prvInitialiseTaskLists+0x68>)
 8005c30:	601a      	str	r2, [r3, #0]
}
 8005c32:	bf00      	nop
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	20000dcc 	.word	0x20000dcc
 8005c40:	2000122c 	.word	0x2000122c
 8005c44:	20001240 	.word	0x20001240
 8005c48:	2000125c 	.word	0x2000125c
 8005c4c:	20001270 	.word	0x20001270
 8005c50:	20001288 	.word	0x20001288
 8005c54:	20001254 	.word	0x20001254
 8005c58:	20001258 	.word	0x20001258

08005c5c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b082      	sub	sp, #8
 8005c60:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c62:	e019      	b.n	8005c98 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c64:	f000 ff30 	bl	8006ac8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c68:	4b10      	ldr	r3, [pc, #64]	@ (8005cac <prvCheckTasksWaitingTermination+0x50>)
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	68db      	ldr	r3, [r3, #12]
 8005c6e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	3304      	adds	r3, #4
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7fe fb79 	bl	800436c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	@ (8005cb0 <prvCheckTasksWaitingTermination+0x54>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	4a0b      	ldr	r2, [pc, #44]	@ (8005cb0 <prvCheckTasksWaitingTermination+0x54>)
 8005c82:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c84:	4b0b      	ldr	r3, [pc, #44]	@ (8005cb4 <prvCheckTasksWaitingTermination+0x58>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8005cb4 <prvCheckTasksWaitingTermination+0x58>)
 8005c8c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c8e:	f000 ff4d 	bl	8006b2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f810 	bl	8005cb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c98:	4b06      	ldr	r3, [pc, #24]	@ (8005cb4 <prvCheckTasksWaitingTermination+0x58>)
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d1e1      	bne.n	8005c64 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005ca0:	bf00      	nop
 8005ca2:	bf00      	nop
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	20001270 	.word	0x20001270
 8005cb0:	2000129c 	.word	0x2000129c
 8005cb4:	20001284 	.word	0x20001284

08005cb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b084      	sub	sp, #16
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d108      	bne.n	8005cdc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f001 f8ea 	bl	8006ea8 <vPortFree>
				vPortFree( pxTCB );
 8005cd4:	6878      	ldr	r0, [r7, #4]
 8005cd6:	f001 f8e7 	bl	8006ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005cda:	e019      	b.n	8005d10 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005ce2:	2b01      	cmp	r3, #1
 8005ce4:	d103      	bne.n	8005cee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005ce6:	6878      	ldr	r0, [r7, #4]
 8005ce8:	f001 f8de 	bl	8006ea8 <vPortFree>
	}
 8005cec:	e010      	b.n	8005d10 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005cf4:	2b02      	cmp	r3, #2
 8005cf6:	d00b      	beq.n	8005d10 <prvDeleteTCB+0x58>
	__asm volatile
 8005cf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfc:	f383 8811 	msr	BASEPRI, r3
 8005d00:	f3bf 8f6f 	isb	sy
 8005d04:	f3bf 8f4f 	dsb	sy
 8005d08:	60fb      	str	r3, [r7, #12]
}
 8005d0a:	bf00      	nop
 8005d0c:	bf00      	nop
 8005d0e:	e7fd      	b.n	8005d0c <prvDeleteTCB+0x54>
	}
 8005d10:	bf00      	nop
 8005d12:	3710      	adds	r7, #16
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8005d50 <prvResetNextTaskUnblockTime+0x38>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d104      	bne.n	8005d32 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d28:	4b0a      	ldr	r3, [pc, #40]	@ (8005d54 <prvResetNextTaskUnblockTime+0x3c>)
 8005d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d2e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d30:	e008      	b.n	8005d44 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d32:	4b07      	ldr	r3, [pc, #28]	@ (8005d50 <prvResetNextTaskUnblockTime+0x38>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	4a04      	ldr	r2, [pc, #16]	@ (8005d54 <prvResetNextTaskUnblockTime+0x3c>)
 8005d42:	6013      	str	r3, [r2, #0]
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr
 8005d50:	20001254 	.word	0x20001254
 8005d54:	200012bc 	.word	0x200012bc

08005d58 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005d8c <xTaskGetSchedulerState+0x34>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d102      	bne.n	8005d6c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d66:	2301      	movs	r3, #1
 8005d68:	607b      	str	r3, [r7, #4]
 8005d6a:	e008      	b.n	8005d7e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d6c:	4b08      	ldr	r3, [pc, #32]	@ (8005d90 <xTaskGetSchedulerState+0x38>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d102      	bne.n	8005d7a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d74:	2302      	movs	r3, #2
 8005d76:	607b      	str	r3, [r7, #4]
 8005d78:	e001      	b.n	8005d7e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d7e:	687b      	ldr	r3, [r7, #4]
	}
 8005d80:	4618      	mov	r0, r3
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr
 8005d8c:	200012a8 	.word	0x200012a8
 8005d90:	200012c4 	.word	0x200012c4

08005d94 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005da0:	2300      	movs	r3, #0
 8005da2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d051      	beq.n	8005e4e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dae:	4b2a      	ldr	r3, [pc, #168]	@ (8005e58 <xTaskPriorityInherit+0xc4>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d241      	bcs.n	8005e3c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	699b      	ldr	r3, [r3, #24]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	db06      	blt.n	8005dce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005dc0:	4b25      	ldr	r3, [pc, #148]	@ (8005e58 <xTaskPriorityInherit+0xc4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	6959      	ldr	r1, [r3, #20]
 8005dd2:	68bb      	ldr	r3, [r7, #8]
 8005dd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	009b      	lsls	r3, r3, #2
 8005dda:	4413      	add	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4a1f      	ldr	r2, [pc, #124]	@ (8005e5c <xTaskPriorityInherit+0xc8>)
 8005de0:	4413      	add	r3, r2
 8005de2:	4299      	cmp	r1, r3
 8005de4:	d122      	bne.n	8005e2c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7fe fabe 	bl	800436c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005df0:	4b19      	ldr	r3, [pc, #100]	@ (8005e58 <xTaskPriorityInherit+0xc4>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dfe:	4b18      	ldr	r3, [pc, #96]	@ (8005e60 <xTaskPriorityInherit+0xcc>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	429a      	cmp	r2, r3
 8005e04:	d903      	bls.n	8005e0e <xTaskPriorityInherit+0x7a>
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0a:	4a15      	ldr	r2, [pc, #84]	@ (8005e60 <xTaskPriorityInherit+0xcc>)
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e12:	4613      	mov	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	009b      	lsls	r3, r3, #2
 8005e1a:	4a10      	ldr	r2, [pc, #64]	@ (8005e5c <xTaskPriorityInherit+0xc8>)
 8005e1c:	441a      	add	r2, r3
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	3304      	adds	r3, #4
 8005e22:	4619      	mov	r1, r3
 8005e24:	4610      	mov	r0, r2
 8005e26:	f7fe fa44 	bl	80042b2 <vListInsertEnd>
 8005e2a:	e004      	b.n	8005e36 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e58 <xTaskPriorityInherit+0xc4>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005e36:	2301      	movs	r3, #1
 8005e38:	60fb      	str	r3, [r7, #12]
 8005e3a:	e008      	b.n	8005e4e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e40:	4b05      	ldr	r3, [pc, #20]	@ (8005e58 <xTaskPriorityInherit+0xc4>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e46:	429a      	cmp	r2, r3
 8005e48:	d201      	bcs.n	8005e4e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
	}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3710      	adds	r7, #16
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20000dc8 	.word	0x20000dc8
 8005e5c:	20000dcc 	.word	0x20000dcc
 8005e60:	200012a4 	.word	0x200012a4

08005e64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005e70:	2300      	movs	r3, #0
 8005e72:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d058      	beq.n	8005f2c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005f38 <xTaskPriorityDisinherit+0xd4>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	693a      	ldr	r2, [r7, #16]
 8005e80:	429a      	cmp	r2, r3
 8005e82:	d00b      	beq.n	8005e9c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e88:	f383 8811 	msr	BASEPRI, r3
 8005e8c:	f3bf 8f6f 	isb	sy
 8005e90:	f3bf 8f4f 	dsb	sy
 8005e94:	60fb      	str	r3, [r7, #12]
}
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
 8005e9a:	e7fd      	b.n	8005e98 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d10b      	bne.n	8005ebc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ea8:	f383 8811 	msr	BASEPRI, r3
 8005eac:	f3bf 8f6f 	isb	sy
 8005eb0:	f3bf 8f4f 	dsb	sy
 8005eb4:	60bb      	str	r3, [r7, #8]
}
 8005eb6:	bf00      	nop
 8005eb8:	bf00      	nop
 8005eba:	e7fd      	b.n	8005eb8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ec0:	1e5a      	subs	r2, r3, #1
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ece:	429a      	cmp	r2, r3
 8005ed0:	d02c      	beq.n	8005f2c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d128      	bne.n	8005f2c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	3304      	adds	r3, #4
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fe fa44 	bl	800436c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005efc:	4b0f      	ldr	r3, [pc, #60]	@ (8005f3c <xTaskPriorityDisinherit+0xd8>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d903      	bls.n	8005f0c <xTaskPriorityDisinherit+0xa8>
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f08:	4a0c      	ldr	r2, [pc, #48]	@ (8005f3c <xTaskPriorityDisinherit+0xd8>)
 8005f0a:	6013      	str	r3, [r2, #0]
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005f10:	4613      	mov	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	4413      	add	r3, r2
 8005f16:	009b      	lsls	r3, r3, #2
 8005f18:	4a09      	ldr	r2, [pc, #36]	@ (8005f40 <xTaskPriorityDisinherit+0xdc>)
 8005f1a:	441a      	add	r2, r3
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	4619      	mov	r1, r3
 8005f22:	4610      	mov	r0, r2
 8005f24:	f7fe f9c5 	bl	80042b2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005f28:	2301      	movs	r3, #1
 8005f2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005f2c:	697b      	ldr	r3, [r7, #20]
	}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3718      	adds	r7, #24
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}
 8005f36:	bf00      	nop
 8005f38:	20000dc8 	.word	0x20000dc8
 8005f3c:	200012a4 	.word	0x200012a4
 8005f40:	20000dcc 	.word	0x20000dcc

08005f44 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b088      	sub	sp, #32
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
 8005f4c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005f52:	2301      	movs	r3, #1
 8005f54:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d06c      	beq.n	8006036 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005f5c:	69bb      	ldr	r3, [r7, #24]
 8005f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d10b      	bne.n	8005f7c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005f64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f68:	f383 8811 	msr	BASEPRI, r3
 8005f6c:	f3bf 8f6f 	isb	sy
 8005f70:	f3bf 8f4f 	dsb	sy
 8005f74:	60fb      	str	r3, [r7, #12]
}
 8005f76:	bf00      	nop
 8005f78:	bf00      	nop
 8005f7a:	e7fd      	b.n	8005f78 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f80:	683a      	ldr	r2, [r7, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d902      	bls.n	8005f8c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	61fb      	str	r3, [r7, #28]
 8005f8a:	e002      	b.n	8005f92 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005f8c:	69bb      	ldr	r3, [r7, #24]
 8005f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f90:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f96:	69fa      	ldr	r2, [r7, #28]
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	d04c      	beq.n	8006036 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005f9c:	69bb      	ldr	r3, [r7, #24]
 8005f9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fa0:	697a      	ldr	r2, [r7, #20]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d147      	bne.n	8006036 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005fa6:	4b26      	ldr	r3, [pc, #152]	@ (8006040 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	69ba      	ldr	r2, [r7, #24]
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d10b      	bne.n	8005fc8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005fb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb4:	f383 8811 	msr	BASEPRI, r3
 8005fb8:	f3bf 8f6f 	isb	sy
 8005fbc:	f3bf 8f4f 	dsb	sy
 8005fc0:	60bb      	str	r3, [r7, #8]
}
 8005fc2:	bf00      	nop
 8005fc4:	bf00      	nop
 8005fc6:	e7fd      	b.n	8005fc4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005fc8:	69bb      	ldr	r3, [r7, #24]
 8005fca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fcc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005fce:	69bb      	ldr	r3, [r7, #24]
 8005fd0:	69fa      	ldr	r2, [r7, #28]
 8005fd2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005fd4:	69bb      	ldr	r3, [r7, #24]
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	db04      	blt.n	8005fe6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005fe6:	69bb      	ldr	r3, [r7, #24]
 8005fe8:	6959      	ldr	r1, [r3, #20]
 8005fea:	693a      	ldr	r2, [r7, #16]
 8005fec:	4613      	mov	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4a13      	ldr	r2, [pc, #76]	@ (8006044 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005ff6:	4413      	add	r3, r2
 8005ff8:	4299      	cmp	r1, r3
 8005ffa:	d11c      	bne.n	8006036 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4618      	mov	r0, r3
 8006002:	f7fe f9b3 	bl	800436c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800600a:	4b0f      	ldr	r3, [pc, #60]	@ (8006048 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	429a      	cmp	r2, r3
 8006010:	d903      	bls.n	800601a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006016:	4a0c      	ldr	r2, [pc, #48]	@ (8006048 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8006018:	6013      	str	r3, [r2, #0]
 800601a:	69bb      	ldr	r3, [r7, #24]
 800601c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601e:	4613      	mov	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	4413      	add	r3, r2
 8006024:	009b      	lsls	r3, r3, #2
 8006026:	4a07      	ldr	r2, [pc, #28]	@ (8006044 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8006028:	441a      	add	r2, r3
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	3304      	adds	r3, #4
 800602e:	4619      	mov	r1, r3
 8006030:	4610      	mov	r0, r2
 8006032:	f7fe f93e 	bl	80042b2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006036:	bf00      	nop
 8006038:	3720      	adds	r7, #32
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	20000dc8 	.word	0x20000dc8
 8006044:	20000dcc 	.word	0x20000dcc
 8006048:	200012a4 	.word	0x200012a4

0800604c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800604c:	b480      	push	{r7}
 800604e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8006050:	4b07      	ldr	r3, [pc, #28]	@ (8006070 <pvTaskIncrementMutexHeldCount+0x24>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2b00      	cmp	r3, #0
 8006056:	d004      	beq.n	8006062 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8006058:	4b05      	ldr	r3, [pc, #20]	@ (8006070 <pvTaskIncrementMutexHeldCount+0x24>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800605e:	3201      	adds	r2, #1
 8006060:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8006062:	4b03      	ldr	r3, [pc, #12]	@ (8006070 <pvTaskIncrementMutexHeldCount+0x24>)
 8006064:	681b      	ldr	r3, [r3, #0]
	}
 8006066:	4618      	mov	r0, r3
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr
 8006070:	20000dc8 	.word	0x20000dc8

08006074 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800607e:	f000 fd23 	bl	8006ac8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8006082:	4b1e      	ldr	r3, [pc, #120]	@ (80060fc <ulTaskNotifyTake+0x88>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006088:	2b00      	cmp	r3, #0
 800608a:	d113      	bne.n	80060b4 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800608c:	4b1b      	ldr	r3, [pc, #108]	@ (80060fc <ulTaskNotifyTake+0x88>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2201      	movs	r2, #1
 8006092:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00b      	beq.n	80060b4 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800609c:	2101      	movs	r1, #1
 800609e:	6838      	ldr	r0, [r7, #0]
 80060a0:	f000 f830 	bl	8006104 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80060a4:	4b16      	ldr	r3, [pc, #88]	@ (8006100 <ulTaskNotifyTake+0x8c>)
 80060a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060aa:	601a      	str	r2, [r3, #0]
 80060ac:	f3bf 8f4f 	dsb	sy
 80060b0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80060b4:	f000 fd3a 	bl	8006b2c <vPortExitCritical>

		taskENTER_CRITICAL();
 80060b8:	f000 fd06 	bl	8006ac8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80060bc:	4b0f      	ldr	r3, [pc, #60]	@ (80060fc <ulTaskNotifyTake+0x88>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00c      	beq.n	80060e4 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d004      	beq.n	80060da <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80060d0:	4b0a      	ldr	r3, [pc, #40]	@ (80060fc <ulTaskNotifyTake+0x88>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2200      	movs	r2, #0
 80060d6:	655a      	str	r2, [r3, #84]	@ 0x54
 80060d8:	e004      	b.n	80060e4 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80060da:	4b08      	ldr	r3, [pc, #32]	@ (80060fc <ulTaskNotifyTake+0x88>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	3a01      	subs	r2, #1
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80060e4:	4b05      	ldr	r3, [pc, #20]	@ (80060fc <ulTaskNotifyTake+0x88>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 80060ee:	f000 fd1d 	bl	8006b2c <vPortExitCritical>

		return ulReturn;
 80060f2:	68fb      	ldr	r3, [r7, #12]
	}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bd80      	pop	{r7, pc}
 80060fc:	20000dc8 	.word	0x20000dc8
 8006100:	e000ed04 	.word	0xe000ed04

08006104 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b084      	sub	sp, #16
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800610e:	4b21      	ldr	r3, [pc, #132]	@ (8006194 <prvAddCurrentTaskToDelayedList+0x90>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006114:	4b20      	ldr	r3, [pc, #128]	@ (8006198 <prvAddCurrentTaskToDelayedList+0x94>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	3304      	adds	r3, #4
 800611a:	4618      	mov	r0, r3
 800611c:	f7fe f926 	bl	800436c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006126:	d10a      	bne.n	800613e <prvAddCurrentTaskToDelayedList+0x3a>
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d007      	beq.n	800613e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800612e:	4b1a      	ldr	r3, [pc, #104]	@ (8006198 <prvAddCurrentTaskToDelayedList+0x94>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	3304      	adds	r3, #4
 8006134:	4619      	mov	r1, r3
 8006136:	4819      	ldr	r0, [pc, #100]	@ (800619c <prvAddCurrentTaskToDelayedList+0x98>)
 8006138:	f7fe f8bb 	bl	80042b2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800613c:	e026      	b.n	800618c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4413      	add	r3, r2
 8006144:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006146:	4b14      	ldr	r3, [pc, #80]	@ (8006198 <prvAddCurrentTaskToDelayedList+0x94>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800614e:	68ba      	ldr	r2, [r7, #8]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	429a      	cmp	r2, r3
 8006154:	d209      	bcs.n	800616a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006156:	4b12      	ldr	r3, [pc, #72]	@ (80061a0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	4b0f      	ldr	r3, [pc, #60]	@ (8006198 <prvAddCurrentTaskToDelayedList+0x94>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3304      	adds	r3, #4
 8006160:	4619      	mov	r1, r3
 8006162:	4610      	mov	r0, r2
 8006164:	f7fe f8c9 	bl	80042fa <vListInsert>
}
 8006168:	e010      	b.n	800618c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800616a:	4b0e      	ldr	r3, [pc, #56]	@ (80061a4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	4b0a      	ldr	r3, [pc, #40]	@ (8006198 <prvAddCurrentTaskToDelayedList+0x94>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	3304      	adds	r3, #4
 8006174:	4619      	mov	r1, r3
 8006176:	4610      	mov	r0, r2
 8006178:	f7fe f8bf 	bl	80042fa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800617c:	4b0a      	ldr	r3, [pc, #40]	@ (80061a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	68ba      	ldr	r2, [r7, #8]
 8006182:	429a      	cmp	r2, r3
 8006184:	d202      	bcs.n	800618c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006186:	4a08      	ldr	r2, [pc, #32]	@ (80061a8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	6013      	str	r3, [r2, #0]
}
 800618c:	bf00      	nop
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}
 8006194:	200012a0 	.word	0x200012a0
 8006198:	20000dc8 	.word	0x20000dc8
 800619c:	20001288 	.word	0x20001288
 80061a0:	20001258 	.word	0x20001258
 80061a4:	20001254 	.word	0x20001254
 80061a8:	200012bc 	.word	0x200012bc

080061ac <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08a      	sub	sp, #40	@ 0x28
 80061b0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80061b2:	2300      	movs	r3, #0
 80061b4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80061b6:	f000 fb13 	bl	80067e0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80061ba:	4b1d      	ldr	r3, [pc, #116]	@ (8006230 <xTimerCreateTimerTask+0x84>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d021      	beq.n	8006206 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80061c2:	2300      	movs	r3, #0
 80061c4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80061c6:	2300      	movs	r3, #0
 80061c8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80061ca:	1d3a      	adds	r2, r7, #4
 80061cc:	f107 0108 	add.w	r1, r7, #8
 80061d0:	f107 030c 	add.w	r3, r7, #12
 80061d4:	4618      	mov	r0, r3
 80061d6:	f7fe f825 	bl	8004224 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	9202      	str	r2, [sp, #8]
 80061e2:	9301      	str	r3, [sp, #4]
 80061e4:	2302      	movs	r3, #2
 80061e6:	9300      	str	r3, [sp, #0]
 80061e8:	2300      	movs	r3, #0
 80061ea:	460a      	mov	r2, r1
 80061ec:	4911      	ldr	r1, [pc, #68]	@ (8006234 <xTimerCreateTimerTask+0x88>)
 80061ee:	4812      	ldr	r0, [pc, #72]	@ (8006238 <xTimerCreateTimerTask+0x8c>)
 80061f0:	f7fe ff76 	bl	80050e0 <xTaskCreateStatic>
 80061f4:	4603      	mov	r3, r0
 80061f6:	4a11      	ldr	r2, [pc, #68]	@ (800623c <xTimerCreateTimerTask+0x90>)
 80061f8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80061fa:	4b10      	ldr	r3, [pc, #64]	@ (800623c <xTimerCreateTimerTask+0x90>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d001      	beq.n	8006206 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006202:	2301      	movs	r3, #1
 8006204:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d10b      	bne.n	8006224 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800620c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006210:	f383 8811 	msr	BASEPRI, r3
 8006214:	f3bf 8f6f 	isb	sy
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	613b      	str	r3, [r7, #16]
}
 800621e:	bf00      	nop
 8006220:	bf00      	nop
 8006222:	e7fd      	b.n	8006220 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006224:	697b      	ldr	r3, [r7, #20]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3718      	adds	r7, #24
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	200012f8 	.word	0x200012f8
 8006234:	080084ec 	.word	0x080084ec
 8006238:	08006379 	.word	0x08006379
 800623c:	200012fc 	.word	0x200012fc

08006240 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b08a      	sub	sp, #40	@ 0x28
 8006244:	af00      	add	r7, sp, #0
 8006246:	60f8      	str	r0, [r7, #12]
 8006248:	60b9      	str	r1, [r7, #8]
 800624a:	607a      	str	r2, [r7, #4]
 800624c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800624e:	2300      	movs	r3, #0
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d10b      	bne.n	8006270 <xTimerGenericCommand+0x30>
	__asm volatile
 8006258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800625c:	f383 8811 	msr	BASEPRI, r3
 8006260:	f3bf 8f6f 	isb	sy
 8006264:	f3bf 8f4f 	dsb	sy
 8006268:	623b      	str	r3, [r7, #32]
}
 800626a:	bf00      	nop
 800626c:	bf00      	nop
 800626e:	e7fd      	b.n	800626c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006270:	4b19      	ldr	r3, [pc, #100]	@ (80062d8 <xTimerGenericCommand+0x98>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d02a      	beq.n	80062ce <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	2b05      	cmp	r3, #5
 8006288:	dc18      	bgt.n	80062bc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800628a:	f7ff fd65 	bl	8005d58 <xTaskGetSchedulerState>
 800628e:	4603      	mov	r3, r0
 8006290:	2b02      	cmp	r3, #2
 8006292:	d109      	bne.n	80062a8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006294:	4b10      	ldr	r3, [pc, #64]	@ (80062d8 <xTimerGenericCommand+0x98>)
 8006296:	6818      	ldr	r0, [r3, #0]
 8006298:	f107 0110 	add.w	r1, r7, #16
 800629c:	2300      	movs	r3, #0
 800629e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062a0:	f7fe fa06 	bl	80046b0 <xQueueGenericSend>
 80062a4:	6278      	str	r0, [r7, #36]	@ 0x24
 80062a6:	e012      	b.n	80062ce <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80062a8:	4b0b      	ldr	r3, [pc, #44]	@ (80062d8 <xTimerGenericCommand+0x98>)
 80062aa:	6818      	ldr	r0, [r3, #0]
 80062ac:	f107 0110 	add.w	r1, r7, #16
 80062b0:	2300      	movs	r3, #0
 80062b2:	2200      	movs	r2, #0
 80062b4:	f7fe f9fc 	bl	80046b0 <xQueueGenericSend>
 80062b8:	6278      	str	r0, [r7, #36]	@ 0x24
 80062ba:	e008      	b.n	80062ce <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80062bc:	4b06      	ldr	r3, [pc, #24]	@ (80062d8 <xTimerGenericCommand+0x98>)
 80062be:	6818      	ldr	r0, [r3, #0]
 80062c0:	f107 0110 	add.w	r1, r7, #16
 80062c4:	2300      	movs	r3, #0
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	f7fe faf4 	bl	80048b4 <xQueueGenericSendFromISR>
 80062cc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80062ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3728      	adds	r7, #40	@ 0x28
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}
 80062d8:	200012f8 	.word	0x200012f8

080062dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af02      	add	r7, sp, #8
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80062e6:	4b23      	ldr	r3, [pc, #140]	@ (8006374 <prvProcessExpiredTimer+0x98>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68db      	ldr	r3, [r3, #12]
 80062ec:	68db      	ldr	r3, [r3, #12]
 80062ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	3304      	adds	r3, #4
 80062f4:	4618      	mov	r0, r3
 80062f6:	f7fe f839 	bl	800436c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80062fa:	697b      	ldr	r3, [r7, #20]
 80062fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006300:	f003 0304 	and.w	r3, r3, #4
 8006304:	2b00      	cmp	r3, #0
 8006306:	d023      	beq.n	8006350 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	699a      	ldr	r2, [r3, #24]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	18d1      	adds	r1, r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	683a      	ldr	r2, [r7, #0]
 8006314:	6978      	ldr	r0, [r7, #20]
 8006316:	f000 f8d5 	bl	80064c4 <prvInsertTimerInActiveList>
 800631a:	4603      	mov	r3, r0
 800631c:	2b00      	cmp	r3, #0
 800631e:	d020      	beq.n	8006362 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006320:	2300      	movs	r3, #0
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	2300      	movs	r3, #0
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	2100      	movs	r1, #0
 800632a:	6978      	ldr	r0, [r7, #20]
 800632c:	f7ff ff88 	bl	8006240 <xTimerGenericCommand>
 8006330:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	2b00      	cmp	r3, #0
 8006336:	d114      	bne.n	8006362 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800633c:	f383 8811 	msr	BASEPRI, r3
 8006340:	f3bf 8f6f 	isb	sy
 8006344:	f3bf 8f4f 	dsb	sy
 8006348:	60fb      	str	r3, [r7, #12]
}
 800634a:	bf00      	nop
 800634c:	bf00      	nop
 800634e:	e7fd      	b.n	800634c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006356:	f023 0301 	bic.w	r3, r3, #1
 800635a:	b2da      	uxtb	r2, r3
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	6a1b      	ldr	r3, [r3, #32]
 8006366:	6978      	ldr	r0, [r7, #20]
 8006368:	4798      	blx	r3
}
 800636a:	bf00      	nop
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	200012f0 	.word	0x200012f0

08006378 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006380:	f107 0308 	add.w	r3, r7, #8
 8006384:	4618      	mov	r0, r3
 8006386:	f000 f859 	bl	800643c <prvGetNextExpireTime>
 800638a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	4619      	mov	r1, r3
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 f805 	bl	80063a0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006396:	f000 f8d7 	bl	8006548 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800639a:	bf00      	nop
 800639c:	e7f0      	b.n	8006380 <prvTimerTask+0x8>
	...

080063a0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b084      	sub	sp, #16
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
 80063a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80063aa:	f7ff f8dd 	bl	8005568 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80063ae:	f107 0308 	add.w	r3, r7, #8
 80063b2:	4618      	mov	r0, r3
 80063b4:	f000 f866 	bl	8006484 <prvSampleTimeNow>
 80063b8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d130      	bne.n	8006422 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10a      	bne.n	80063dc <prvProcessTimerOrBlockTask+0x3c>
 80063c6:	687a      	ldr	r2, [r7, #4]
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	429a      	cmp	r2, r3
 80063cc:	d806      	bhi.n	80063dc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80063ce:	f7ff f8d9 	bl	8005584 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80063d2:	68f9      	ldr	r1, [r7, #12]
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f7ff ff81 	bl	80062dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80063da:	e024      	b.n	8006426 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d008      	beq.n	80063f4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80063e2:	4b13      	ldr	r3, [pc, #76]	@ (8006430 <prvProcessTimerOrBlockTask+0x90>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <prvProcessTimerOrBlockTask+0x50>
 80063ec:	2301      	movs	r3, #1
 80063ee:	e000      	b.n	80063f2 <prvProcessTimerOrBlockTask+0x52>
 80063f0:	2300      	movs	r3, #0
 80063f2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80063f4:	4b0f      	ldr	r3, [pc, #60]	@ (8006434 <prvProcessTimerOrBlockTask+0x94>)
 80063f6:	6818      	ldr	r0, [r3, #0]
 80063f8:	687a      	ldr	r2, [r7, #4]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	683a      	ldr	r2, [r7, #0]
 8006400:	4619      	mov	r1, r3
 8006402:	f7fe fe39 	bl	8005078 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006406:	f7ff f8bd 	bl	8005584 <xTaskResumeAll>
 800640a:	4603      	mov	r3, r0
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10a      	bne.n	8006426 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006410:	4b09      	ldr	r3, [pc, #36]	@ (8006438 <prvProcessTimerOrBlockTask+0x98>)
 8006412:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006416:	601a      	str	r2, [r3, #0]
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	f3bf 8f6f 	isb	sy
}
 8006420:	e001      	b.n	8006426 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006422:	f7ff f8af 	bl	8005584 <xTaskResumeAll>
}
 8006426:	bf00      	nop
 8006428:	3710      	adds	r7, #16
 800642a:	46bd      	mov	sp, r7
 800642c:	bd80      	pop	{r7, pc}
 800642e:	bf00      	nop
 8006430:	200012f4 	.word	0x200012f4
 8006434:	200012f8 	.word	0x200012f8
 8006438:	e000ed04 	.word	0xe000ed04

0800643c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800643c:	b480      	push	{r7}
 800643e:	b085      	sub	sp, #20
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006444:	4b0e      	ldr	r3, [pc, #56]	@ (8006480 <prvGetNextExpireTime+0x44>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d101      	bne.n	8006452 <prvGetNextExpireTime+0x16>
 800644e:	2201      	movs	r2, #1
 8006450:	e000      	b.n	8006454 <prvGetNextExpireTime+0x18>
 8006452:	2200      	movs	r2, #0
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d105      	bne.n	800646c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006460:	4b07      	ldr	r3, [pc, #28]	@ (8006480 <prvGetNextExpireTime+0x44>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	60fb      	str	r3, [r7, #12]
 800646a:	e001      	b.n	8006470 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800646c:	2300      	movs	r3, #0
 800646e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006470:	68fb      	ldr	r3, [r7, #12]
}
 8006472:	4618      	mov	r0, r3
 8006474:	3714      	adds	r7, #20
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	200012f0 	.word	0x200012f0

08006484 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800648c:	f7ff f918 	bl	80056c0 <xTaskGetTickCount>
 8006490:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006492:	4b0b      	ldr	r3, [pc, #44]	@ (80064c0 <prvSampleTimeNow+0x3c>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	68fa      	ldr	r2, [r7, #12]
 8006498:	429a      	cmp	r2, r3
 800649a:	d205      	bcs.n	80064a8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800649c:	f000 f93a 	bl	8006714 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	e002      	b.n	80064ae <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2200      	movs	r2, #0
 80064ac:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80064ae:	4a04      	ldr	r2, [pc, #16]	@ (80064c0 <prvSampleTimeNow+0x3c>)
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80064b4:	68fb      	ldr	r3, [r7, #12]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	20001300 	.word	0x20001300

080064c4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b086      	sub	sp, #24
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	607a      	str	r2, [r7, #4]
 80064d0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80064d2:	2300      	movs	r3, #0
 80064d4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	68ba      	ldr	r2, [r7, #8]
 80064da:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	68fa      	ldr	r2, [r7, #12]
 80064e0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80064e2:	68ba      	ldr	r2, [r7, #8]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	429a      	cmp	r2, r3
 80064e8:	d812      	bhi.n	8006510 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80064ea:	687a      	ldr	r2, [r7, #4]
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	1ad2      	subs	r2, r2, r3
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	699b      	ldr	r3, [r3, #24]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d302      	bcc.n	80064fe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80064f8:	2301      	movs	r3, #1
 80064fa:	617b      	str	r3, [r7, #20]
 80064fc:	e01b      	b.n	8006536 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80064fe:	4b10      	ldr	r3, [pc, #64]	@ (8006540 <prvInsertTimerInActiveList+0x7c>)
 8006500:	681a      	ldr	r2, [r3, #0]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	3304      	adds	r3, #4
 8006506:	4619      	mov	r1, r3
 8006508:	4610      	mov	r0, r2
 800650a:	f7fd fef6 	bl	80042fa <vListInsert>
 800650e:	e012      	b.n	8006536 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006510:	687a      	ldr	r2, [r7, #4]
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	429a      	cmp	r2, r3
 8006516:	d206      	bcs.n	8006526 <prvInsertTimerInActiveList+0x62>
 8006518:	68ba      	ldr	r2, [r7, #8]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	429a      	cmp	r2, r3
 800651e:	d302      	bcc.n	8006526 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006520:	2301      	movs	r3, #1
 8006522:	617b      	str	r3, [r7, #20]
 8006524:	e007      	b.n	8006536 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006526:	4b07      	ldr	r3, [pc, #28]	@ (8006544 <prvInsertTimerInActiveList+0x80>)
 8006528:	681a      	ldr	r2, [r3, #0]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	3304      	adds	r3, #4
 800652e:	4619      	mov	r1, r3
 8006530:	4610      	mov	r0, r2
 8006532:	f7fd fee2 	bl	80042fa <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006536:	697b      	ldr	r3, [r7, #20]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3718      	adds	r7, #24
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}
 8006540:	200012f4 	.word	0x200012f4
 8006544:	200012f0 	.word	0x200012f0

08006548 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b08e      	sub	sp, #56	@ 0x38
 800654c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800654e:	e0ce      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2b00      	cmp	r3, #0
 8006554:	da19      	bge.n	800658a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006556:	1d3b      	adds	r3, r7, #4
 8006558:	3304      	adds	r3, #4
 800655a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800655c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10b      	bne.n	800657a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006566:	f383 8811 	msr	BASEPRI, r3
 800656a:	f3bf 8f6f 	isb	sy
 800656e:	f3bf 8f4f 	dsb	sy
 8006572:	61fb      	str	r3, [r7, #28]
}
 8006574:	bf00      	nop
 8006576:	bf00      	nop
 8006578:	e7fd      	b.n	8006576 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800657a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006580:	6850      	ldr	r0, [r2, #4]
 8006582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006584:	6892      	ldr	r2, [r2, #8]
 8006586:	4611      	mov	r1, r2
 8006588:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2b00      	cmp	r3, #0
 800658e:	f2c0 80ae 	blt.w	80066ee <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006598:	695b      	ldr	r3, [r3, #20]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d004      	beq.n	80065a8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800659e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065a0:	3304      	adds	r3, #4
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fd fee2 	bl	800436c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80065a8:	463b      	mov	r3, r7
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7ff ff6a 	bl	8006484 <prvSampleTimeNow>
 80065b0:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b09      	cmp	r3, #9
 80065b6:	f200 8097 	bhi.w	80066e8 <prvProcessReceivedCommands+0x1a0>
 80065ba:	a201      	add	r2, pc, #4	@ (adr r2, 80065c0 <prvProcessReceivedCommands+0x78>)
 80065bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c0:	080065e9 	.word	0x080065e9
 80065c4:	080065e9 	.word	0x080065e9
 80065c8:	080065e9 	.word	0x080065e9
 80065cc:	0800665f 	.word	0x0800665f
 80065d0:	08006673 	.word	0x08006673
 80065d4:	080066bf 	.word	0x080066bf
 80065d8:	080065e9 	.word	0x080065e9
 80065dc:	080065e9 	.word	0x080065e9
 80065e0:	0800665f 	.word	0x0800665f
 80065e4:	08006673 	.word	0x08006673
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80065e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80065ee:	f043 0301 	orr.w	r3, r3, #1
 80065f2:	b2da      	uxtb	r2, r3
 80065f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80065fa:	68ba      	ldr	r2, [r7, #8]
 80065fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fe:	699b      	ldr	r3, [r3, #24]
 8006600:	18d1      	adds	r1, r2, r3
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006606:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006608:	f7ff ff5c 	bl	80064c4 <prvInsertTimerInActiveList>
 800660c:	4603      	mov	r3, r0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d06c      	beq.n	80066ec <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006618:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800661a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800661c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006620:	f003 0304 	and.w	r3, r3, #4
 8006624:	2b00      	cmp	r3, #0
 8006626:	d061      	beq.n	80066ec <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006628:	68ba      	ldr	r2, [r7, #8]
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	699b      	ldr	r3, [r3, #24]
 800662e:	441a      	add	r2, r3
 8006630:	2300      	movs	r3, #0
 8006632:	9300      	str	r3, [sp, #0]
 8006634:	2300      	movs	r3, #0
 8006636:	2100      	movs	r1, #0
 8006638:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800663a:	f7ff fe01 	bl	8006240 <xTimerGenericCommand>
 800663e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006640:	6a3b      	ldr	r3, [r7, #32]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d152      	bne.n	80066ec <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664a:	f383 8811 	msr	BASEPRI, r3
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	f3bf 8f4f 	dsb	sy
 8006656:	61bb      	str	r3, [r7, #24]
}
 8006658:	bf00      	nop
 800665a:	bf00      	nop
 800665c:	e7fd      	b.n	800665a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800665e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006660:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006664:	f023 0301 	bic.w	r3, r3, #1
 8006668:	b2da      	uxtb	r2, r3
 800666a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800666c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006670:	e03d      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006672:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006674:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006678:	f043 0301 	orr.w	r3, r3, #1
 800667c:	b2da      	uxtb	r2, r3
 800667e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006680:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006684:	68ba      	ldr	r2, [r7, #8]
 8006686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006688:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800668a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10b      	bne.n	80066aa <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	617b      	str	r3, [r7, #20]
}
 80066a4:	bf00      	nop
 80066a6:	bf00      	nop
 80066a8:	e7fd      	b.n	80066a6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80066aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ac:	699a      	ldr	r2, [r3, #24]
 80066ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b0:	18d1      	adds	r1, r2, r3
 80066b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066b8:	f7ff ff04 	bl	80064c4 <prvInsertTimerInActiveList>
					break;
 80066bc:	e017      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80066be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d103      	bne.n	80066d4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80066cc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066ce:	f000 fbeb 	bl	8006ea8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80066d2:	e00c      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80066d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	b2da      	uxtb	r2, r3
 80066e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80066e6:	e002      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80066e8:	bf00      	nop
 80066ea:	e000      	b.n	80066ee <prvProcessReceivedCommands+0x1a6>
					break;
 80066ec:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80066ee:	4b08      	ldr	r3, [pc, #32]	@ (8006710 <prvProcessReceivedCommands+0x1c8>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	1d39      	adds	r1, r7, #4
 80066f4:	2200      	movs	r2, #0
 80066f6:	4618      	mov	r0, r3
 80066f8:	f7fe f97a 	bl	80049f0 <xQueueReceive>
 80066fc:	4603      	mov	r3, r0
 80066fe:	2b00      	cmp	r3, #0
 8006700:	f47f af26 	bne.w	8006550 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006704:	bf00      	nop
 8006706:	bf00      	nop
 8006708:	3730      	adds	r7, #48	@ 0x30
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	200012f8 	.word	0x200012f8

08006714 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b088      	sub	sp, #32
 8006718:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800671a:	e049      	b.n	80067b0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800671c:	4b2e      	ldr	r3, [pc, #184]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006726:	4b2c      	ldr	r3, [pc, #176]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	3304      	adds	r3, #4
 8006734:	4618      	mov	r0, r3
 8006736:	f7fd fe19 	bl	800436c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	6a1b      	ldr	r3, [r3, #32]
 800673e:	68f8      	ldr	r0, [r7, #12]
 8006740:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006748:	f003 0304 	and.w	r3, r3, #4
 800674c:	2b00      	cmp	r3, #0
 800674e:	d02f      	beq.n	80067b0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	699b      	ldr	r3, [r3, #24]
 8006754:	693a      	ldr	r2, [r7, #16]
 8006756:	4413      	add	r3, r2
 8006758:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	429a      	cmp	r2, r3
 8006760:	d90e      	bls.n	8006780 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	68ba      	ldr	r2, [r7, #8]
 8006766:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	68fa      	ldr	r2, [r7, #12]
 800676c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800676e:	4b1a      	ldr	r3, [pc, #104]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 8006770:	681a      	ldr	r2, [r3, #0]
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	3304      	adds	r3, #4
 8006776:	4619      	mov	r1, r3
 8006778:	4610      	mov	r0, r2
 800677a:	f7fd fdbe 	bl	80042fa <vListInsert>
 800677e:	e017      	b.n	80067b0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006780:	2300      	movs	r3, #0
 8006782:	9300      	str	r3, [sp, #0]
 8006784:	2300      	movs	r3, #0
 8006786:	693a      	ldr	r2, [r7, #16]
 8006788:	2100      	movs	r1, #0
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	f7ff fd58 	bl	8006240 <xTimerGenericCommand>
 8006790:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d10b      	bne.n	80067b0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	603b      	str	r3, [r7, #0]
}
 80067aa:	bf00      	nop
 80067ac:	bf00      	nop
 80067ae:	e7fd      	b.n	80067ac <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80067b0:	4b09      	ldr	r3, [pc, #36]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1b0      	bne.n	800671c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80067ba:	4b07      	ldr	r3, [pc, #28]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80067c0:	4b06      	ldr	r3, [pc, #24]	@ (80067dc <prvSwitchTimerLists+0xc8>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a04      	ldr	r2, [pc, #16]	@ (80067d8 <prvSwitchTimerLists+0xc4>)
 80067c6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80067c8:	4a04      	ldr	r2, [pc, #16]	@ (80067dc <prvSwitchTimerLists+0xc8>)
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	6013      	str	r3, [r2, #0]
}
 80067ce:	bf00      	nop
 80067d0:	3718      	adds	r7, #24
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	200012f0 	.word	0x200012f0
 80067dc:	200012f4 	.word	0x200012f4

080067e0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b082      	sub	sp, #8
 80067e4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80067e6:	f000 f96f 	bl	8006ac8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80067ea:	4b15      	ldr	r3, [pc, #84]	@ (8006840 <prvCheckForValidListAndQueue+0x60>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d120      	bne.n	8006834 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80067f2:	4814      	ldr	r0, [pc, #80]	@ (8006844 <prvCheckForValidListAndQueue+0x64>)
 80067f4:	f7fd fd30 	bl	8004258 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80067f8:	4813      	ldr	r0, [pc, #76]	@ (8006848 <prvCheckForValidListAndQueue+0x68>)
 80067fa:	f7fd fd2d 	bl	8004258 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80067fe:	4b13      	ldr	r3, [pc, #76]	@ (800684c <prvCheckForValidListAndQueue+0x6c>)
 8006800:	4a10      	ldr	r2, [pc, #64]	@ (8006844 <prvCheckForValidListAndQueue+0x64>)
 8006802:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006804:	4b12      	ldr	r3, [pc, #72]	@ (8006850 <prvCheckForValidListAndQueue+0x70>)
 8006806:	4a10      	ldr	r2, [pc, #64]	@ (8006848 <prvCheckForValidListAndQueue+0x68>)
 8006808:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800680a:	2300      	movs	r3, #0
 800680c:	9300      	str	r3, [sp, #0]
 800680e:	4b11      	ldr	r3, [pc, #68]	@ (8006854 <prvCheckForValidListAndQueue+0x74>)
 8006810:	4a11      	ldr	r2, [pc, #68]	@ (8006858 <prvCheckForValidListAndQueue+0x78>)
 8006812:	2110      	movs	r1, #16
 8006814:	200a      	movs	r0, #10
 8006816:	f7fd fe3d 	bl	8004494 <xQueueGenericCreateStatic>
 800681a:	4603      	mov	r3, r0
 800681c:	4a08      	ldr	r2, [pc, #32]	@ (8006840 <prvCheckForValidListAndQueue+0x60>)
 800681e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006820:	4b07      	ldr	r3, [pc, #28]	@ (8006840 <prvCheckForValidListAndQueue+0x60>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d005      	beq.n	8006834 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006828:	4b05      	ldr	r3, [pc, #20]	@ (8006840 <prvCheckForValidListAndQueue+0x60>)
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	490b      	ldr	r1, [pc, #44]	@ (800685c <prvCheckForValidListAndQueue+0x7c>)
 800682e:	4618      	mov	r0, r3
 8006830:	f7fe fbf8 	bl	8005024 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006834:	f000 f97a 	bl	8006b2c <vPortExitCritical>
}
 8006838:	bf00      	nop
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	200012f8 	.word	0x200012f8
 8006844:	200012c8 	.word	0x200012c8
 8006848:	200012dc 	.word	0x200012dc
 800684c:	200012f0 	.word	0x200012f0
 8006850:	200012f4 	.word	0x200012f4
 8006854:	200013a4 	.word	0x200013a4
 8006858:	20001304 	.word	0x20001304
 800685c:	080084f4 	.word	0x080084f4

08006860 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006860:	b480      	push	{r7}
 8006862:	b085      	sub	sp, #20
 8006864:	af00      	add	r7, sp, #0
 8006866:	60f8      	str	r0, [r7, #12]
 8006868:	60b9      	str	r1, [r7, #8]
 800686a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	3b04      	subs	r3, #4
 8006870:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006878:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	3b04      	subs	r3, #4
 800687e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f023 0201 	bic.w	r2, r3, #1
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	3b04      	subs	r3, #4
 800688e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006890:	4a0c      	ldr	r2, [pc, #48]	@ (80068c4 <pxPortInitialiseStack+0x64>)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	3b14      	subs	r3, #20
 800689a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	3b04      	subs	r3, #4
 80068a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f06f 0202 	mvn.w	r2, #2
 80068ae:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	3b20      	subs	r3, #32
 80068b4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80068b6:	68fb      	ldr	r3, [r7, #12]
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3714      	adds	r7, #20
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr
 80068c4:	080068c9 	.word	0x080068c9

080068c8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80068c8:	b480      	push	{r7}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80068ce:	2300      	movs	r3, #0
 80068d0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80068d2:	4b13      	ldr	r3, [pc, #76]	@ (8006920 <prvTaskExitError+0x58>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068da:	d00b      	beq.n	80068f4 <prvTaskExitError+0x2c>
	__asm volatile
 80068dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068e0:	f383 8811 	msr	BASEPRI, r3
 80068e4:	f3bf 8f6f 	isb	sy
 80068e8:	f3bf 8f4f 	dsb	sy
 80068ec:	60fb      	str	r3, [r7, #12]
}
 80068ee:	bf00      	nop
 80068f0:	bf00      	nop
 80068f2:	e7fd      	b.n	80068f0 <prvTaskExitError+0x28>
	__asm volatile
 80068f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068f8:	f383 8811 	msr	BASEPRI, r3
 80068fc:	f3bf 8f6f 	isb	sy
 8006900:	f3bf 8f4f 	dsb	sy
 8006904:	60bb      	str	r3, [r7, #8]
}
 8006906:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006908:	bf00      	nop
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d0fc      	beq.n	800690a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006910:	bf00      	nop
 8006912:	bf00      	nop
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	2000004c 	.word	0x2000004c
	...

08006930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006930:	4b07      	ldr	r3, [pc, #28]	@ (8006950 <pxCurrentTCBConst2>)
 8006932:	6819      	ldr	r1, [r3, #0]
 8006934:	6808      	ldr	r0, [r1, #0]
 8006936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800693a:	f380 8809 	msr	PSP, r0
 800693e:	f3bf 8f6f 	isb	sy
 8006942:	f04f 0000 	mov.w	r0, #0
 8006946:	f380 8811 	msr	BASEPRI, r0
 800694a:	4770      	bx	lr
 800694c:	f3af 8000 	nop.w

08006950 <pxCurrentTCBConst2>:
 8006950:	20000dc8 	.word	0x20000dc8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006954:	bf00      	nop
 8006956:	bf00      	nop

08006958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006958:	4808      	ldr	r0, [pc, #32]	@ (800697c <prvPortStartFirstTask+0x24>)
 800695a:	6800      	ldr	r0, [r0, #0]
 800695c:	6800      	ldr	r0, [r0, #0]
 800695e:	f380 8808 	msr	MSP, r0
 8006962:	f04f 0000 	mov.w	r0, #0
 8006966:	f380 8814 	msr	CONTROL, r0
 800696a:	b662      	cpsie	i
 800696c:	b661      	cpsie	f
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	f3bf 8f6f 	isb	sy
 8006976:	df00      	svc	0
 8006978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800697a:	bf00      	nop
 800697c:	e000ed08 	.word	0xe000ed08

08006980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006986:	4b47      	ldr	r3, [pc, #284]	@ (8006aa4 <xPortStartScheduler+0x124>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4a47      	ldr	r2, [pc, #284]	@ (8006aa8 <xPortStartScheduler+0x128>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d10b      	bne.n	80069a8 <xPortStartScheduler+0x28>
	__asm volatile
 8006990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006994:	f383 8811 	msr	BASEPRI, r3
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	60fb      	str	r3, [r7, #12]
}
 80069a2:	bf00      	nop
 80069a4:	bf00      	nop
 80069a6:	e7fd      	b.n	80069a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80069a8:	4b3e      	ldr	r3, [pc, #248]	@ (8006aa4 <xPortStartScheduler+0x124>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a3f      	ldr	r2, [pc, #252]	@ (8006aac <xPortStartScheduler+0x12c>)
 80069ae:	4293      	cmp	r3, r2
 80069b0:	d10b      	bne.n	80069ca <xPortStartScheduler+0x4a>
	__asm volatile
 80069b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069b6:	f383 8811 	msr	BASEPRI, r3
 80069ba:	f3bf 8f6f 	isb	sy
 80069be:	f3bf 8f4f 	dsb	sy
 80069c2:	613b      	str	r3, [r7, #16]
}
 80069c4:	bf00      	nop
 80069c6:	bf00      	nop
 80069c8:	e7fd      	b.n	80069c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80069ca:	4b39      	ldr	r3, [pc, #228]	@ (8006ab0 <xPortStartScheduler+0x130>)
 80069cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	b2db      	uxtb	r3, r3
 80069d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	22ff      	movs	r2, #255	@ 0xff
 80069da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80069e4:	78fb      	ldrb	r3, [r7, #3]
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80069ec:	b2da      	uxtb	r2, r3
 80069ee:	4b31      	ldr	r3, [pc, #196]	@ (8006ab4 <xPortStartScheduler+0x134>)
 80069f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80069f2:	4b31      	ldr	r3, [pc, #196]	@ (8006ab8 <xPortStartScheduler+0x138>)
 80069f4:	2207      	movs	r2, #7
 80069f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80069f8:	e009      	b.n	8006a0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80069fa:	4b2f      	ldr	r3, [pc, #188]	@ (8006ab8 <xPortStartScheduler+0x138>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	3b01      	subs	r3, #1
 8006a00:	4a2d      	ldr	r2, [pc, #180]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a04:	78fb      	ldrb	r3, [r7, #3]
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a0e:	78fb      	ldrb	r3, [r7, #3]
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a16:	2b80      	cmp	r3, #128	@ 0x80
 8006a18:	d0ef      	beq.n	80069fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006a1a:	4b27      	ldr	r3, [pc, #156]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f1c3 0307 	rsb	r3, r3, #7
 8006a22:	2b04      	cmp	r3, #4
 8006a24:	d00b      	beq.n	8006a3e <xPortStartScheduler+0xbe>
	__asm volatile
 8006a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a2a:	f383 8811 	msr	BASEPRI, r3
 8006a2e:	f3bf 8f6f 	isb	sy
 8006a32:	f3bf 8f4f 	dsb	sy
 8006a36:	60bb      	str	r3, [r7, #8]
}
 8006a38:	bf00      	nop
 8006a3a:	bf00      	nop
 8006a3c:	e7fd      	b.n	8006a3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	021b      	lsls	r3, r3, #8
 8006a44:	4a1c      	ldr	r2, [pc, #112]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006a48:	4b1b      	ldr	r3, [pc, #108]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006a50:	4a19      	ldr	r2, [pc, #100]	@ (8006ab8 <xPortStartScheduler+0x138>)
 8006a52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	b2da      	uxtb	r2, r3
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006a5c:	4b17      	ldr	r3, [pc, #92]	@ (8006abc <xPortStartScheduler+0x13c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a16      	ldr	r2, [pc, #88]	@ (8006abc <xPortStartScheduler+0x13c>)
 8006a62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006a66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006a68:	4b14      	ldr	r3, [pc, #80]	@ (8006abc <xPortStartScheduler+0x13c>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a13      	ldr	r2, [pc, #76]	@ (8006abc <xPortStartScheduler+0x13c>)
 8006a6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006a72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006a74:	f000 f8da 	bl	8006c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006a78:	4b11      	ldr	r3, [pc, #68]	@ (8006ac0 <xPortStartScheduler+0x140>)
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006a7e:	f000 f8f9 	bl	8006c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006a82:	4b10      	ldr	r3, [pc, #64]	@ (8006ac4 <xPortStartScheduler+0x144>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a0f      	ldr	r2, [pc, #60]	@ (8006ac4 <xPortStartScheduler+0x144>)
 8006a88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006a8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006a8e:	f7ff ff63 	bl	8006958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006a92:	f7fe fef1 	bl	8005878 <vTaskSwitchContext>
	prvTaskExitError();
 8006a96:	f7ff ff17 	bl	80068c8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3718      	adds	r7, #24
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	e000ed00 	.word	0xe000ed00
 8006aa8:	410fc271 	.word	0x410fc271
 8006aac:	410fc270 	.word	0x410fc270
 8006ab0:	e000e400 	.word	0xe000e400
 8006ab4:	200013f4 	.word	0x200013f4
 8006ab8:	200013f8 	.word	0x200013f8
 8006abc:	e000ed20 	.word	0xe000ed20
 8006ac0:	2000004c 	.word	0x2000004c
 8006ac4:	e000ef34 	.word	0xe000ef34

08006ac8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
	__asm volatile
 8006ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad2:	f383 8811 	msr	BASEPRI, r3
 8006ad6:	f3bf 8f6f 	isb	sy
 8006ada:	f3bf 8f4f 	dsb	sy
 8006ade:	607b      	str	r3, [r7, #4]
}
 8006ae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006ae2:	4b10      	ldr	r3, [pc, #64]	@ (8006b24 <vPortEnterCritical+0x5c>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8006b24 <vPortEnterCritical+0x5c>)
 8006aea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006aec:	4b0d      	ldr	r3, [pc, #52]	@ (8006b24 <vPortEnterCritical+0x5c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	d110      	bne.n	8006b16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006af4:	4b0c      	ldr	r3, [pc, #48]	@ (8006b28 <vPortEnterCritical+0x60>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d00b      	beq.n	8006b16 <vPortEnterCritical+0x4e>
	__asm volatile
 8006afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b02:	f383 8811 	msr	BASEPRI, r3
 8006b06:	f3bf 8f6f 	isb	sy
 8006b0a:	f3bf 8f4f 	dsb	sy
 8006b0e:	603b      	str	r3, [r7, #0]
}
 8006b10:	bf00      	nop
 8006b12:	bf00      	nop
 8006b14:	e7fd      	b.n	8006b12 <vPortEnterCritical+0x4a>
	}
}
 8006b16:	bf00      	nop
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	2000004c 	.word	0x2000004c
 8006b28:	e000ed04 	.word	0xe000ed04

08006b2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b083      	sub	sp, #12
 8006b30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006b32:	4b12      	ldr	r3, [pc, #72]	@ (8006b7c <vPortExitCritical+0x50>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d10b      	bne.n	8006b52 <vPortExitCritical+0x26>
	__asm volatile
 8006b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b3e:	f383 8811 	msr	BASEPRI, r3
 8006b42:	f3bf 8f6f 	isb	sy
 8006b46:	f3bf 8f4f 	dsb	sy
 8006b4a:	607b      	str	r3, [r7, #4]
}
 8006b4c:	bf00      	nop
 8006b4e:	bf00      	nop
 8006b50:	e7fd      	b.n	8006b4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006b52:	4b0a      	ldr	r3, [pc, #40]	@ (8006b7c <vPortExitCritical+0x50>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	3b01      	subs	r3, #1
 8006b58:	4a08      	ldr	r2, [pc, #32]	@ (8006b7c <vPortExitCritical+0x50>)
 8006b5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006b5c:	4b07      	ldr	r3, [pc, #28]	@ (8006b7c <vPortExitCritical+0x50>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d105      	bne.n	8006b70 <vPortExitCritical+0x44>
 8006b64:	2300      	movs	r3, #0
 8006b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	f383 8811 	msr	BASEPRI, r3
}
 8006b6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr
 8006b7c:	2000004c 	.word	0x2000004c

08006b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006b80:	f3ef 8009 	mrs	r0, PSP
 8006b84:	f3bf 8f6f 	isb	sy
 8006b88:	4b15      	ldr	r3, [pc, #84]	@ (8006be0 <pxCurrentTCBConst>)
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	f01e 0f10 	tst.w	lr, #16
 8006b90:	bf08      	it	eq
 8006b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9a:	6010      	str	r0, [r2, #0]
 8006b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006ba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006ba4:	f380 8811 	msr	BASEPRI, r0
 8006ba8:	f3bf 8f4f 	dsb	sy
 8006bac:	f3bf 8f6f 	isb	sy
 8006bb0:	f7fe fe62 	bl	8005878 <vTaskSwitchContext>
 8006bb4:	f04f 0000 	mov.w	r0, #0
 8006bb8:	f380 8811 	msr	BASEPRI, r0
 8006bbc:	bc09      	pop	{r0, r3}
 8006bbe:	6819      	ldr	r1, [r3, #0]
 8006bc0:	6808      	ldr	r0, [r1, #0]
 8006bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bc6:	f01e 0f10 	tst.w	lr, #16
 8006bca:	bf08      	it	eq
 8006bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006bd0:	f380 8809 	msr	PSP, r0
 8006bd4:	f3bf 8f6f 	isb	sy
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	f3af 8000 	nop.w

08006be0 <pxCurrentTCBConst>:
 8006be0:	20000dc8 	.word	0x20000dc8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006be4:	bf00      	nop
 8006be6:	bf00      	nop

08006be8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b082      	sub	sp, #8
 8006bec:	af00      	add	r7, sp, #0
	__asm volatile
 8006bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bf2:	f383 8811 	msr	BASEPRI, r3
 8006bf6:	f3bf 8f6f 	isb	sy
 8006bfa:	f3bf 8f4f 	dsb	sy
 8006bfe:	607b      	str	r3, [r7, #4]
}
 8006c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c02:	f7fe fd7f 	bl	8005704 <xTaskIncrementTick>
 8006c06:	4603      	mov	r3, r0
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d003      	beq.n	8006c14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c0c:	4b06      	ldr	r3, [pc, #24]	@ (8006c28 <xPortSysTickHandler+0x40>)
 8006c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	2300      	movs	r3, #0
 8006c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	f383 8811 	msr	BASEPRI, r3
}
 8006c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006c20:	bf00      	nop
 8006c22:	3708      	adds	r7, #8
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	e000ed04 	.word	0xe000ed04

08006c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006c30:	4b0b      	ldr	r3, [pc, #44]	@ (8006c60 <vPortSetupTimerInterrupt+0x34>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006c36:	4b0b      	ldr	r3, [pc, #44]	@ (8006c64 <vPortSetupTimerInterrupt+0x38>)
 8006c38:	2200      	movs	r2, #0
 8006c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006c68 <vPortSetupTimerInterrupt+0x3c>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a0a      	ldr	r2, [pc, #40]	@ (8006c6c <vPortSetupTimerInterrupt+0x40>)
 8006c42:	fba2 2303 	umull	r2, r3, r2, r3
 8006c46:	099b      	lsrs	r3, r3, #6
 8006c48:	4a09      	ldr	r2, [pc, #36]	@ (8006c70 <vPortSetupTimerInterrupt+0x44>)
 8006c4a:	3b01      	subs	r3, #1
 8006c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006c4e:	4b04      	ldr	r3, [pc, #16]	@ (8006c60 <vPortSetupTimerInterrupt+0x34>)
 8006c50:	2207      	movs	r2, #7
 8006c52:	601a      	str	r2, [r3, #0]
}
 8006c54:	bf00      	nop
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
 8006c5e:	bf00      	nop
 8006c60:	e000e010 	.word	0xe000e010
 8006c64:	e000e018 	.word	0xe000e018
 8006c68:	20000040 	.word	0x20000040
 8006c6c:	10624dd3 	.word	0x10624dd3
 8006c70:	e000e014 	.word	0xe000e014

08006c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006c74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006c84 <vPortEnableVFP+0x10>
 8006c78:	6801      	ldr	r1, [r0, #0]
 8006c7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006c7e:	6001      	str	r1, [r0, #0]
 8006c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006c82:	bf00      	nop
 8006c84:	e000ed88 	.word	0xe000ed88

08006c88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006c88:	b480      	push	{r7}
 8006c8a:	b085      	sub	sp, #20
 8006c8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006c8e:	f3ef 8305 	mrs	r3, IPSR
 8006c92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2b0f      	cmp	r3, #15
 8006c98:	d915      	bls.n	8006cc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006c9a:	4a18      	ldr	r2, [pc, #96]	@ (8006cfc <vPortValidateInterruptPriority+0x74>)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	4413      	add	r3, r2
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006ca4:	4b16      	ldr	r3, [pc, #88]	@ (8006d00 <vPortValidateInterruptPriority+0x78>)
 8006ca6:	781b      	ldrb	r3, [r3, #0]
 8006ca8:	7afa      	ldrb	r2, [r7, #11]
 8006caa:	429a      	cmp	r2, r3
 8006cac:	d20b      	bcs.n	8006cc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	607b      	str	r3, [r7, #4]
}
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
 8006cc4:	e7fd      	b.n	8006cc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8006d04 <vPortValidateInterruptPriority+0x7c>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006cce:	4b0e      	ldr	r3, [pc, #56]	@ (8006d08 <vPortValidateInterruptPriority+0x80>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d90b      	bls.n	8006cee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cda:	f383 8811 	msr	BASEPRI, r3
 8006cde:	f3bf 8f6f 	isb	sy
 8006ce2:	f3bf 8f4f 	dsb	sy
 8006ce6:	603b      	str	r3, [r7, #0]
}
 8006ce8:	bf00      	nop
 8006cea:	bf00      	nop
 8006cec:	e7fd      	b.n	8006cea <vPortValidateInterruptPriority+0x62>
	}
 8006cee:	bf00      	nop
 8006cf0:	3714      	adds	r7, #20
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	e000e3f0 	.word	0xe000e3f0
 8006d00:	200013f4 	.word	0x200013f4
 8006d04:	e000ed0c 	.word	0xe000ed0c
 8006d08:	200013f8 	.word	0x200013f8

08006d0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08a      	sub	sp, #40	@ 0x28
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006d14:	2300      	movs	r3, #0
 8006d16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006d18:	f7fe fc26 	bl	8005568 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8006e90 <pvPortMalloc+0x184>)
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d101      	bne.n	8006d28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006d24:	f000 f924 	bl	8006f70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006d28:	4b5a      	ldr	r3, [pc, #360]	@ (8006e94 <pvPortMalloc+0x188>)
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4013      	ands	r3, r2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	f040 8095 	bne.w	8006e60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d01e      	beq.n	8006d7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006d3c:	2208      	movs	r2, #8
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4413      	add	r3, r2
 8006d42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f003 0307 	and.w	r3, r3, #7
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d015      	beq.n	8006d7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f023 0307 	bic.w	r3, r3, #7
 8006d54:	3308      	adds	r3, #8
 8006d56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d00b      	beq.n	8006d7a <pvPortMalloc+0x6e>
	__asm volatile
 8006d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d66:	f383 8811 	msr	BASEPRI, r3
 8006d6a:	f3bf 8f6f 	isb	sy
 8006d6e:	f3bf 8f4f 	dsb	sy
 8006d72:	617b      	str	r3, [r7, #20]
}
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
 8006d78:	e7fd      	b.n	8006d76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d06f      	beq.n	8006e60 <pvPortMalloc+0x154>
 8006d80:	4b45      	ldr	r3, [pc, #276]	@ (8006e98 <pvPortMalloc+0x18c>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d86a      	bhi.n	8006e60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006d8a:	4b44      	ldr	r3, [pc, #272]	@ (8006e9c <pvPortMalloc+0x190>)
 8006d8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006d8e:	4b43      	ldr	r3, [pc, #268]	@ (8006e9c <pvPortMalloc+0x190>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006d94:	e004      	b.n	8006da0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	685b      	ldr	r3, [r3, #4]
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	429a      	cmp	r2, r3
 8006da8:	d903      	bls.n	8006db2 <pvPortMalloc+0xa6>
 8006daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1f1      	bne.n	8006d96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006db2:	4b37      	ldr	r3, [pc, #220]	@ (8006e90 <pvPortMalloc+0x184>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d051      	beq.n	8006e60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006dbc:	6a3b      	ldr	r3, [r7, #32]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2208      	movs	r2, #8
 8006dc2:	4413      	add	r3, r2
 8006dc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	6a3b      	ldr	r3, [r7, #32]
 8006dcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd0:	685a      	ldr	r2, [r3, #4]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	1ad2      	subs	r2, r2, r3
 8006dd6:	2308      	movs	r3, #8
 8006dd8:	005b      	lsls	r3, r3, #1
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d920      	bls.n	8006e20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4413      	add	r3, r2
 8006de4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006de6:	69bb      	ldr	r3, [r7, #24]
 8006de8:	f003 0307 	and.w	r3, r3, #7
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d00b      	beq.n	8006e08 <pvPortMalloc+0xfc>
	__asm volatile
 8006df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df4:	f383 8811 	msr	BASEPRI, r3
 8006df8:	f3bf 8f6f 	isb	sy
 8006dfc:	f3bf 8f4f 	dsb	sy
 8006e00:	613b      	str	r3, [r7, #16]
}
 8006e02:	bf00      	nop
 8006e04:	bf00      	nop
 8006e06:	e7fd      	b.n	8006e04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	1ad2      	subs	r2, r2, r3
 8006e10:	69bb      	ldr	r3, [r7, #24]
 8006e12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006e1a:	69b8      	ldr	r0, [r7, #24]
 8006e1c:	f000 f90a 	bl	8007034 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006e20:	4b1d      	ldr	r3, [pc, #116]	@ (8006e98 <pvPortMalloc+0x18c>)
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e98 <pvPortMalloc+0x18c>)
 8006e2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8006e98 <pvPortMalloc+0x18c>)
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea0 <pvPortMalloc+0x194>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d203      	bcs.n	8006e42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006e3a:	4b17      	ldr	r3, [pc, #92]	@ (8006e98 <pvPortMalloc+0x18c>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a18      	ldr	r2, [pc, #96]	@ (8006ea0 <pvPortMalloc+0x194>)
 8006e40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	4b13      	ldr	r3, [pc, #76]	@ (8006e94 <pvPortMalloc+0x188>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e52:	2200      	movs	r2, #0
 8006e54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006e56:	4b13      	ldr	r3, [pc, #76]	@ (8006ea4 <pvPortMalloc+0x198>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	3301      	adds	r3, #1
 8006e5c:	4a11      	ldr	r2, [pc, #68]	@ (8006ea4 <pvPortMalloc+0x198>)
 8006e5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006e60:	f7fe fb90 	bl	8005584 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	f003 0307 	and.w	r3, r3, #7
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d00b      	beq.n	8006e86 <pvPortMalloc+0x17a>
	__asm volatile
 8006e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e72:	f383 8811 	msr	BASEPRI, r3
 8006e76:	f3bf 8f6f 	isb	sy
 8006e7a:	f3bf 8f4f 	dsb	sy
 8006e7e:	60fb      	str	r3, [r7, #12]
}
 8006e80:	bf00      	nop
 8006e82:	bf00      	nop
 8006e84:	e7fd      	b.n	8006e82 <pvPortMalloc+0x176>
	return pvReturn;
 8006e86:	69fb      	ldr	r3, [r7, #28]
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3728      	adds	r7, #40	@ 0x28
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	20011404 	.word	0x20011404
 8006e94:	20011418 	.word	0x20011418
 8006e98:	20011408 	.word	0x20011408
 8006e9c:	200113fc 	.word	0x200113fc
 8006ea0:	2001140c 	.word	0x2001140c
 8006ea4:	20011410 	.word	0x20011410

08006ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b086      	sub	sp, #24
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d04f      	beq.n	8006f5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006eba:	2308      	movs	r3, #8
 8006ebc:	425b      	negs	r3, r3
 8006ebe:	697a      	ldr	r2, [r7, #20]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006ec8:	693b      	ldr	r3, [r7, #16]
 8006eca:	685a      	ldr	r2, [r3, #4]
 8006ecc:	4b25      	ldr	r3, [pc, #148]	@ (8006f64 <vPortFree+0xbc>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10b      	bne.n	8006eee <vPortFree+0x46>
	__asm volatile
 8006ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eda:	f383 8811 	msr	BASEPRI, r3
 8006ede:	f3bf 8f6f 	isb	sy
 8006ee2:	f3bf 8f4f 	dsb	sy
 8006ee6:	60fb      	str	r3, [r7, #12]
}
 8006ee8:	bf00      	nop
 8006eea:	bf00      	nop
 8006eec:	e7fd      	b.n	8006eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d00b      	beq.n	8006f0e <vPortFree+0x66>
	__asm volatile
 8006ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006efa:	f383 8811 	msr	BASEPRI, r3
 8006efe:	f3bf 8f6f 	isb	sy
 8006f02:	f3bf 8f4f 	dsb	sy
 8006f06:	60bb      	str	r3, [r7, #8]
}
 8006f08:	bf00      	nop
 8006f0a:	bf00      	nop
 8006f0c:	e7fd      	b.n	8006f0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	685a      	ldr	r2, [r3, #4]
 8006f12:	4b14      	ldr	r3, [pc, #80]	@ (8006f64 <vPortFree+0xbc>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	4013      	ands	r3, r2
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d01e      	beq.n	8006f5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d11a      	bne.n	8006f5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	685a      	ldr	r2, [r3, #4]
 8006f28:	4b0e      	ldr	r3, [pc, #56]	@ (8006f64 <vPortFree+0xbc>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	43db      	mvns	r3, r3
 8006f2e:	401a      	ands	r2, r3
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006f34:	f7fe fb18 	bl	8005568 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006f38:	693b      	ldr	r3, [r7, #16]
 8006f3a:	685a      	ldr	r2, [r3, #4]
 8006f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006f68 <vPortFree+0xc0>)
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	4413      	add	r3, r2
 8006f42:	4a09      	ldr	r2, [pc, #36]	@ (8006f68 <vPortFree+0xc0>)
 8006f44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006f46:	6938      	ldr	r0, [r7, #16]
 8006f48:	f000 f874 	bl	8007034 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006f4c:	4b07      	ldr	r3, [pc, #28]	@ (8006f6c <vPortFree+0xc4>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	3301      	adds	r3, #1
 8006f52:	4a06      	ldr	r2, [pc, #24]	@ (8006f6c <vPortFree+0xc4>)
 8006f54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006f56:	f7fe fb15 	bl	8005584 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006f5a:	bf00      	nop
 8006f5c:	3718      	adds	r7, #24
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
 8006f62:	bf00      	nop
 8006f64:	20011418 	.word	0x20011418
 8006f68:	20011408 	.word	0x20011408
 8006f6c:	20011414 	.word	0x20011414

08006f70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006f76:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006f7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006f7c:	4b27      	ldr	r3, [pc, #156]	@ (800701c <prvHeapInit+0xac>)
 8006f7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f003 0307 	and.w	r3, r3, #7
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00c      	beq.n	8006fa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	3307      	adds	r3, #7
 8006f8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f023 0307 	bic.w	r3, r3, #7
 8006f96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006f98:	68ba      	ldr	r2, [r7, #8]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800701c <prvHeapInit+0xac>)
 8006fa0:	4413      	add	r3, r2
 8006fa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8007020 <prvHeapInit+0xb0>)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006fae:	4b1c      	ldr	r3, [pc, #112]	@ (8007020 <prvHeapInit+0xb0>)
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	68ba      	ldr	r2, [r7, #8]
 8006fb8:	4413      	add	r3, r2
 8006fba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006fbc:	2208      	movs	r2, #8
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	1a9b      	subs	r3, r3, r2
 8006fc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	f023 0307 	bic.w	r3, r3, #7
 8006fca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	4a15      	ldr	r2, [pc, #84]	@ (8007024 <prvHeapInit+0xb4>)
 8006fd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006fd2:	4b14      	ldr	r3, [pc, #80]	@ (8007024 <prvHeapInit+0xb4>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006fda:	4b12      	ldr	r3, [pc, #72]	@ (8007024 <prvHeapInit+0xb4>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	68fa      	ldr	r2, [r7, #12]
 8006fea:	1ad2      	subs	r2, r2, r3
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8007024 <prvHeapInit+0xb4>)
 8006ff2:	681a      	ldr	r2, [r3, #0]
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8007028 <prvHeapInit+0xb8>)
 8006ffe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	4a09      	ldr	r2, [pc, #36]	@ (800702c <prvHeapInit+0xbc>)
 8007006:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007008:	4b09      	ldr	r3, [pc, #36]	@ (8007030 <prvHeapInit+0xc0>)
 800700a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800700e:	601a      	str	r2, [r3, #0]
}
 8007010:	bf00      	nop
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr
 800701c:	200013fc 	.word	0x200013fc
 8007020:	200113fc 	.word	0x200113fc
 8007024:	20011404 	.word	0x20011404
 8007028:	2001140c 	.word	0x2001140c
 800702c:	20011408 	.word	0x20011408
 8007030:	20011418 	.word	0x20011418

08007034 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007034:	b480      	push	{r7}
 8007036:	b085      	sub	sp, #20
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800703c:	4b28      	ldr	r3, [pc, #160]	@ (80070e0 <prvInsertBlockIntoFreeList+0xac>)
 800703e:	60fb      	str	r3, [r7, #12]
 8007040:	e002      	b.n	8007048 <prvInsertBlockIntoFreeList+0x14>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	60fb      	str	r3, [r7, #12]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	429a      	cmp	r2, r3
 8007050:	d8f7      	bhi.n	8007042 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	68ba      	ldr	r2, [r7, #8]
 800705c:	4413      	add	r3, r2
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	429a      	cmp	r2, r3
 8007062:	d108      	bne.n	8007076 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	685a      	ldr	r2, [r3, #4]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	441a      	add	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	68ba      	ldr	r2, [r7, #8]
 8007080:	441a      	add	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	429a      	cmp	r2, r3
 8007088:	d118      	bne.n	80070bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681a      	ldr	r2, [r3, #0]
 800708e:	4b15      	ldr	r3, [pc, #84]	@ (80070e4 <prvInsertBlockIntoFreeList+0xb0>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	429a      	cmp	r2, r3
 8007094:	d00d      	beq.n	80070b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	441a      	add	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	601a      	str	r2, [r3, #0]
 80070b0:	e008      	b.n	80070c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80070b2:	4b0c      	ldr	r3, [pc, #48]	@ (80070e4 <prvInsertBlockIntoFreeList+0xb0>)
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	601a      	str	r2, [r3, #0]
 80070ba:	e003      	b.n	80070c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681a      	ldr	r2, [r3, #0]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d002      	beq.n	80070d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80070d2:	bf00      	nop
 80070d4:	3714      	adds	r7, #20
 80070d6:	46bd      	mov	sp, r7
 80070d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	200113fc 	.word	0x200113fc
 80070e4:	20011404 	.word	0x20011404

080070e8 <std>:
 80070e8:	2300      	movs	r3, #0
 80070ea:	b510      	push	{r4, lr}
 80070ec:	4604      	mov	r4, r0
 80070ee:	e9c0 3300 	strd	r3, r3, [r0]
 80070f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80070f6:	6083      	str	r3, [r0, #8]
 80070f8:	8181      	strh	r1, [r0, #12]
 80070fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80070fc:	81c2      	strh	r2, [r0, #14]
 80070fe:	6183      	str	r3, [r0, #24]
 8007100:	4619      	mov	r1, r3
 8007102:	2208      	movs	r2, #8
 8007104:	305c      	adds	r0, #92	@ 0x5c
 8007106:	f000 fa2f 	bl	8007568 <memset>
 800710a:	4b0d      	ldr	r3, [pc, #52]	@ (8007140 <std+0x58>)
 800710c:	6263      	str	r3, [r4, #36]	@ 0x24
 800710e:	4b0d      	ldr	r3, [pc, #52]	@ (8007144 <std+0x5c>)
 8007110:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007112:	4b0d      	ldr	r3, [pc, #52]	@ (8007148 <std+0x60>)
 8007114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007116:	4b0d      	ldr	r3, [pc, #52]	@ (800714c <std+0x64>)
 8007118:	6323      	str	r3, [r4, #48]	@ 0x30
 800711a:	4b0d      	ldr	r3, [pc, #52]	@ (8007150 <std+0x68>)
 800711c:	6224      	str	r4, [r4, #32]
 800711e:	429c      	cmp	r4, r3
 8007120:	d006      	beq.n	8007130 <std+0x48>
 8007122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007126:	4294      	cmp	r4, r2
 8007128:	d002      	beq.n	8007130 <std+0x48>
 800712a:	33d0      	adds	r3, #208	@ 0xd0
 800712c:	429c      	cmp	r4, r3
 800712e:	d105      	bne.n	800713c <std+0x54>
 8007130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007138:	f000 ba8e 	b.w	8007658 <__retarget_lock_init_recursive>
 800713c:	bd10      	pop	{r4, pc}
 800713e:	bf00      	nop
 8007140:	080073b9 	.word	0x080073b9
 8007144:	080073db 	.word	0x080073db
 8007148:	08007413 	.word	0x08007413
 800714c:	08007437 	.word	0x08007437
 8007150:	2001141c 	.word	0x2001141c

08007154 <stdio_exit_handler>:
 8007154:	4a02      	ldr	r2, [pc, #8]	@ (8007160 <stdio_exit_handler+0xc>)
 8007156:	4903      	ldr	r1, [pc, #12]	@ (8007164 <stdio_exit_handler+0x10>)
 8007158:	4803      	ldr	r0, [pc, #12]	@ (8007168 <stdio_exit_handler+0x14>)
 800715a:	f000 b869 	b.w	8007230 <_fwalk_sglue>
 800715e:	bf00      	nop
 8007160:	20000050 	.word	0x20000050
 8007164:	080081c1 	.word	0x080081c1
 8007168:	20000060 	.word	0x20000060

0800716c <cleanup_stdio>:
 800716c:	6841      	ldr	r1, [r0, #4]
 800716e:	4b0c      	ldr	r3, [pc, #48]	@ (80071a0 <cleanup_stdio+0x34>)
 8007170:	4299      	cmp	r1, r3
 8007172:	b510      	push	{r4, lr}
 8007174:	4604      	mov	r4, r0
 8007176:	d001      	beq.n	800717c <cleanup_stdio+0x10>
 8007178:	f001 f822 	bl	80081c0 <_fflush_r>
 800717c:	68a1      	ldr	r1, [r4, #8]
 800717e:	4b09      	ldr	r3, [pc, #36]	@ (80071a4 <cleanup_stdio+0x38>)
 8007180:	4299      	cmp	r1, r3
 8007182:	d002      	beq.n	800718a <cleanup_stdio+0x1e>
 8007184:	4620      	mov	r0, r4
 8007186:	f001 f81b 	bl	80081c0 <_fflush_r>
 800718a:	68e1      	ldr	r1, [r4, #12]
 800718c:	4b06      	ldr	r3, [pc, #24]	@ (80071a8 <cleanup_stdio+0x3c>)
 800718e:	4299      	cmp	r1, r3
 8007190:	d004      	beq.n	800719c <cleanup_stdio+0x30>
 8007192:	4620      	mov	r0, r4
 8007194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007198:	f001 b812 	b.w	80081c0 <_fflush_r>
 800719c:	bd10      	pop	{r4, pc}
 800719e:	bf00      	nop
 80071a0:	2001141c 	.word	0x2001141c
 80071a4:	20011484 	.word	0x20011484
 80071a8:	200114ec 	.word	0x200114ec

080071ac <global_stdio_init.part.0>:
 80071ac:	b510      	push	{r4, lr}
 80071ae:	4b0b      	ldr	r3, [pc, #44]	@ (80071dc <global_stdio_init.part.0+0x30>)
 80071b0:	4c0b      	ldr	r4, [pc, #44]	@ (80071e0 <global_stdio_init.part.0+0x34>)
 80071b2:	4a0c      	ldr	r2, [pc, #48]	@ (80071e4 <global_stdio_init.part.0+0x38>)
 80071b4:	601a      	str	r2, [r3, #0]
 80071b6:	4620      	mov	r0, r4
 80071b8:	2200      	movs	r2, #0
 80071ba:	2104      	movs	r1, #4
 80071bc:	f7ff ff94 	bl	80070e8 <std>
 80071c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80071c4:	2201      	movs	r2, #1
 80071c6:	2109      	movs	r1, #9
 80071c8:	f7ff ff8e 	bl	80070e8 <std>
 80071cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80071d0:	2202      	movs	r2, #2
 80071d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071d6:	2112      	movs	r1, #18
 80071d8:	f7ff bf86 	b.w	80070e8 <std>
 80071dc:	20011554 	.word	0x20011554
 80071e0:	2001141c 	.word	0x2001141c
 80071e4:	08007155 	.word	0x08007155

080071e8 <__sfp_lock_acquire>:
 80071e8:	4801      	ldr	r0, [pc, #4]	@ (80071f0 <__sfp_lock_acquire+0x8>)
 80071ea:	f000 ba36 	b.w	800765a <__retarget_lock_acquire_recursive>
 80071ee:	bf00      	nop
 80071f0:	2001155d 	.word	0x2001155d

080071f4 <__sfp_lock_release>:
 80071f4:	4801      	ldr	r0, [pc, #4]	@ (80071fc <__sfp_lock_release+0x8>)
 80071f6:	f000 ba31 	b.w	800765c <__retarget_lock_release_recursive>
 80071fa:	bf00      	nop
 80071fc:	2001155d 	.word	0x2001155d

08007200 <__sinit>:
 8007200:	b510      	push	{r4, lr}
 8007202:	4604      	mov	r4, r0
 8007204:	f7ff fff0 	bl	80071e8 <__sfp_lock_acquire>
 8007208:	6a23      	ldr	r3, [r4, #32]
 800720a:	b11b      	cbz	r3, 8007214 <__sinit+0x14>
 800720c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007210:	f7ff bff0 	b.w	80071f4 <__sfp_lock_release>
 8007214:	4b04      	ldr	r3, [pc, #16]	@ (8007228 <__sinit+0x28>)
 8007216:	6223      	str	r3, [r4, #32]
 8007218:	4b04      	ldr	r3, [pc, #16]	@ (800722c <__sinit+0x2c>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1f5      	bne.n	800720c <__sinit+0xc>
 8007220:	f7ff ffc4 	bl	80071ac <global_stdio_init.part.0>
 8007224:	e7f2      	b.n	800720c <__sinit+0xc>
 8007226:	bf00      	nop
 8007228:	0800716d 	.word	0x0800716d
 800722c:	20011554 	.word	0x20011554

08007230 <_fwalk_sglue>:
 8007230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007234:	4607      	mov	r7, r0
 8007236:	4688      	mov	r8, r1
 8007238:	4614      	mov	r4, r2
 800723a:	2600      	movs	r6, #0
 800723c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007240:	f1b9 0901 	subs.w	r9, r9, #1
 8007244:	d505      	bpl.n	8007252 <_fwalk_sglue+0x22>
 8007246:	6824      	ldr	r4, [r4, #0]
 8007248:	2c00      	cmp	r4, #0
 800724a:	d1f7      	bne.n	800723c <_fwalk_sglue+0xc>
 800724c:	4630      	mov	r0, r6
 800724e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007252:	89ab      	ldrh	r3, [r5, #12]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d907      	bls.n	8007268 <_fwalk_sglue+0x38>
 8007258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800725c:	3301      	adds	r3, #1
 800725e:	d003      	beq.n	8007268 <_fwalk_sglue+0x38>
 8007260:	4629      	mov	r1, r5
 8007262:	4638      	mov	r0, r7
 8007264:	47c0      	blx	r8
 8007266:	4306      	orrs	r6, r0
 8007268:	3568      	adds	r5, #104	@ 0x68
 800726a:	e7e9      	b.n	8007240 <_fwalk_sglue+0x10>

0800726c <iprintf>:
 800726c:	b40f      	push	{r0, r1, r2, r3}
 800726e:	b507      	push	{r0, r1, r2, lr}
 8007270:	4906      	ldr	r1, [pc, #24]	@ (800728c <iprintf+0x20>)
 8007272:	ab04      	add	r3, sp, #16
 8007274:	6808      	ldr	r0, [r1, #0]
 8007276:	f853 2b04 	ldr.w	r2, [r3], #4
 800727a:	6881      	ldr	r1, [r0, #8]
 800727c:	9301      	str	r3, [sp, #4]
 800727e:	f000 fc77 	bl	8007b70 <_vfiprintf_r>
 8007282:	b003      	add	sp, #12
 8007284:	f85d eb04 	ldr.w	lr, [sp], #4
 8007288:	b004      	add	sp, #16
 800728a:	4770      	bx	lr
 800728c:	2000005c 	.word	0x2000005c

08007290 <_puts_r>:
 8007290:	6a03      	ldr	r3, [r0, #32]
 8007292:	b570      	push	{r4, r5, r6, lr}
 8007294:	6884      	ldr	r4, [r0, #8]
 8007296:	4605      	mov	r5, r0
 8007298:	460e      	mov	r6, r1
 800729a:	b90b      	cbnz	r3, 80072a0 <_puts_r+0x10>
 800729c:	f7ff ffb0 	bl	8007200 <__sinit>
 80072a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072a2:	07db      	lsls	r3, r3, #31
 80072a4:	d405      	bmi.n	80072b2 <_puts_r+0x22>
 80072a6:	89a3      	ldrh	r3, [r4, #12]
 80072a8:	0598      	lsls	r0, r3, #22
 80072aa:	d402      	bmi.n	80072b2 <_puts_r+0x22>
 80072ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072ae:	f000 f9d4 	bl	800765a <__retarget_lock_acquire_recursive>
 80072b2:	89a3      	ldrh	r3, [r4, #12]
 80072b4:	0719      	lsls	r1, r3, #28
 80072b6:	d502      	bpl.n	80072be <_puts_r+0x2e>
 80072b8:	6923      	ldr	r3, [r4, #16]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d135      	bne.n	800732a <_puts_r+0x9a>
 80072be:	4621      	mov	r1, r4
 80072c0:	4628      	mov	r0, r5
 80072c2:	f000 f8fb 	bl	80074bc <__swsetup_r>
 80072c6:	b380      	cbz	r0, 800732a <_puts_r+0x9a>
 80072c8:	f04f 35ff 	mov.w	r5, #4294967295
 80072cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80072ce:	07da      	lsls	r2, r3, #31
 80072d0:	d405      	bmi.n	80072de <_puts_r+0x4e>
 80072d2:	89a3      	ldrh	r3, [r4, #12]
 80072d4:	059b      	lsls	r3, r3, #22
 80072d6:	d402      	bmi.n	80072de <_puts_r+0x4e>
 80072d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80072da:	f000 f9bf 	bl	800765c <__retarget_lock_release_recursive>
 80072de:	4628      	mov	r0, r5
 80072e0:	bd70      	pop	{r4, r5, r6, pc}
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	da04      	bge.n	80072f0 <_puts_r+0x60>
 80072e6:	69a2      	ldr	r2, [r4, #24]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	dc17      	bgt.n	800731c <_puts_r+0x8c>
 80072ec:	290a      	cmp	r1, #10
 80072ee:	d015      	beq.n	800731c <_puts_r+0x8c>
 80072f0:	6823      	ldr	r3, [r4, #0]
 80072f2:	1c5a      	adds	r2, r3, #1
 80072f4:	6022      	str	r2, [r4, #0]
 80072f6:	7019      	strb	r1, [r3, #0]
 80072f8:	68a3      	ldr	r3, [r4, #8]
 80072fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80072fe:	3b01      	subs	r3, #1
 8007300:	60a3      	str	r3, [r4, #8]
 8007302:	2900      	cmp	r1, #0
 8007304:	d1ed      	bne.n	80072e2 <_puts_r+0x52>
 8007306:	2b00      	cmp	r3, #0
 8007308:	da11      	bge.n	800732e <_puts_r+0x9e>
 800730a:	4622      	mov	r2, r4
 800730c:	210a      	movs	r1, #10
 800730e:	4628      	mov	r0, r5
 8007310:	f000 f895 	bl	800743e <__swbuf_r>
 8007314:	3001      	adds	r0, #1
 8007316:	d0d7      	beq.n	80072c8 <_puts_r+0x38>
 8007318:	250a      	movs	r5, #10
 800731a:	e7d7      	b.n	80072cc <_puts_r+0x3c>
 800731c:	4622      	mov	r2, r4
 800731e:	4628      	mov	r0, r5
 8007320:	f000 f88d 	bl	800743e <__swbuf_r>
 8007324:	3001      	adds	r0, #1
 8007326:	d1e7      	bne.n	80072f8 <_puts_r+0x68>
 8007328:	e7ce      	b.n	80072c8 <_puts_r+0x38>
 800732a:	3e01      	subs	r6, #1
 800732c:	e7e4      	b.n	80072f8 <_puts_r+0x68>
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	1c5a      	adds	r2, r3, #1
 8007332:	6022      	str	r2, [r4, #0]
 8007334:	220a      	movs	r2, #10
 8007336:	701a      	strb	r2, [r3, #0]
 8007338:	e7ee      	b.n	8007318 <_puts_r+0x88>
	...

0800733c <puts>:
 800733c:	4b02      	ldr	r3, [pc, #8]	@ (8007348 <puts+0xc>)
 800733e:	4601      	mov	r1, r0
 8007340:	6818      	ldr	r0, [r3, #0]
 8007342:	f7ff bfa5 	b.w	8007290 <_puts_r>
 8007346:	bf00      	nop
 8007348:	2000005c 	.word	0x2000005c

0800734c <sniprintf>:
 800734c:	b40c      	push	{r2, r3}
 800734e:	b530      	push	{r4, r5, lr}
 8007350:	4b18      	ldr	r3, [pc, #96]	@ (80073b4 <sniprintf+0x68>)
 8007352:	1e0c      	subs	r4, r1, #0
 8007354:	681d      	ldr	r5, [r3, #0]
 8007356:	b09d      	sub	sp, #116	@ 0x74
 8007358:	da08      	bge.n	800736c <sniprintf+0x20>
 800735a:	238b      	movs	r3, #139	@ 0x8b
 800735c:	602b      	str	r3, [r5, #0]
 800735e:	f04f 30ff 	mov.w	r0, #4294967295
 8007362:	b01d      	add	sp, #116	@ 0x74
 8007364:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007368:	b002      	add	sp, #8
 800736a:	4770      	bx	lr
 800736c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007370:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	931b      	str	r3, [sp, #108]	@ 0x6c
 800737a:	bf14      	ite	ne
 800737c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007380:	4623      	moveq	r3, r4
 8007382:	9304      	str	r3, [sp, #16]
 8007384:	9307      	str	r3, [sp, #28]
 8007386:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800738a:	9002      	str	r0, [sp, #8]
 800738c:	9006      	str	r0, [sp, #24]
 800738e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007392:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007394:	ab21      	add	r3, sp, #132	@ 0x84
 8007396:	a902      	add	r1, sp, #8
 8007398:	4628      	mov	r0, r5
 800739a:	9301      	str	r3, [sp, #4]
 800739c:	f000 fac2 	bl	8007924 <_svfiprintf_r>
 80073a0:	1c43      	adds	r3, r0, #1
 80073a2:	bfbc      	itt	lt
 80073a4:	238b      	movlt	r3, #139	@ 0x8b
 80073a6:	602b      	strlt	r3, [r5, #0]
 80073a8:	2c00      	cmp	r4, #0
 80073aa:	d0da      	beq.n	8007362 <sniprintf+0x16>
 80073ac:	9b02      	ldr	r3, [sp, #8]
 80073ae:	2200      	movs	r2, #0
 80073b0:	701a      	strb	r2, [r3, #0]
 80073b2:	e7d6      	b.n	8007362 <sniprintf+0x16>
 80073b4:	2000005c 	.word	0x2000005c

080073b8 <__sread>:
 80073b8:	b510      	push	{r4, lr}
 80073ba:	460c      	mov	r4, r1
 80073bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c0:	f000 f8fc 	bl	80075bc <_read_r>
 80073c4:	2800      	cmp	r0, #0
 80073c6:	bfab      	itete	ge
 80073c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80073ca:	89a3      	ldrhlt	r3, [r4, #12]
 80073cc:	181b      	addge	r3, r3, r0
 80073ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80073d2:	bfac      	ite	ge
 80073d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80073d6:	81a3      	strhlt	r3, [r4, #12]
 80073d8:	bd10      	pop	{r4, pc}

080073da <__swrite>:
 80073da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073de:	461f      	mov	r7, r3
 80073e0:	898b      	ldrh	r3, [r1, #12]
 80073e2:	05db      	lsls	r3, r3, #23
 80073e4:	4605      	mov	r5, r0
 80073e6:	460c      	mov	r4, r1
 80073e8:	4616      	mov	r6, r2
 80073ea:	d505      	bpl.n	80073f8 <__swrite+0x1e>
 80073ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073f0:	2302      	movs	r3, #2
 80073f2:	2200      	movs	r2, #0
 80073f4:	f000 f8d0 	bl	8007598 <_lseek_r>
 80073f8:	89a3      	ldrh	r3, [r4, #12]
 80073fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073fe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007402:	81a3      	strh	r3, [r4, #12]
 8007404:	4632      	mov	r2, r6
 8007406:	463b      	mov	r3, r7
 8007408:	4628      	mov	r0, r5
 800740a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800740e:	f000 b8e7 	b.w	80075e0 <_write_r>

08007412 <__sseek>:
 8007412:	b510      	push	{r4, lr}
 8007414:	460c      	mov	r4, r1
 8007416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800741a:	f000 f8bd 	bl	8007598 <_lseek_r>
 800741e:	1c43      	adds	r3, r0, #1
 8007420:	89a3      	ldrh	r3, [r4, #12]
 8007422:	bf15      	itete	ne
 8007424:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007426:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800742a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800742e:	81a3      	strheq	r3, [r4, #12]
 8007430:	bf18      	it	ne
 8007432:	81a3      	strhne	r3, [r4, #12]
 8007434:	bd10      	pop	{r4, pc}

08007436 <__sclose>:
 8007436:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800743a:	f000 b89d 	b.w	8007578 <_close_r>

0800743e <__swbuf_r>:
 800743e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007440:	460e      	mov	r6, r1
 8007442:	4614      	mov	r4, r2
 8007444:	4605      	mov	r5, r0
 8007446:	b118      	cbz	r0, 8007450 <__swbuf_r+0x12>
 8007448:	6a03      	ldr	r3, [r0, #32]
 800744a:	b90b      	cbnz	r3, 8007450 <__swbuf_r+0x12>
 800744c:	f7ff fed8 	bl	8007200 <__sinit>
 8007450:	69a3      	ldr	r3, [r4, #24]
 8007452:	60a3      	str	r3, [r4, #8]
 8007454:	89a3      	ldrh	r3, [r4, #12]
 8007456:	071a      	lsls	r2, r3, #28
 8007458:	d501      	bpl.n	800745e <__swbuf_r+0x20>
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	b943      	cbnz	r3, 8007470 <__swbuf_r+0x32>
 800745e:	4621      	mov	r1, r4
 8007460:	4628      	mov	r0, r5
 8007462:	f000 f82b 	bl	80074bc <__swsetup_r>
 8007466:	b118      	cbz	r0, 8007470 <__swbuf_r+0x32>
 8007468:	f04f 37ff 	mov.w	r7, #4294967295
 800746c:	4638      	mov	r0, r7
 800746e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	6922      	ldr	r2, [r4, #16]
 8007474:	1a98      	subs	r0, r3, r2
 8007476:	6963      	ldr	r3, [r4, #20]
 8007478:	b2f6      	uxtb	r6, r6
 800747a:	4283      	cmp	r3, r0
 800747c:	4637      	mov	r7, r6
 800747e:	dc05      	bgt.n	800748c <__swbuf_r+0x4e>
 8007480:	4621      	mov	r1, r4
 8007482:	4628      	mov	r0, r5
 8007484:	f000 fe9c 	bl	80081c0 <_fflush_r>
 8007488:	2800      	cmp	r0, #0
 800748a:	d1ed      	bne.n	8007468 <__swbuf_r+0x2a>
 800748c:	68a3      	ldr	r3, [r4, #8]
 800748e:	3b01      	subs	r3, #1
 8007490:	60a3      	str	r3, [r4, #8]
 8007492:	6823      	ldr	r3, [r4, #0]
 8007494:	1c5a      	adds	r2, r3, #1
 8007496:	6022      	str	r2, [r4, #0]
 8007498:	701e      	strb	r6, [r3, #0]
 800749a:	6962      	ldr	r2, [r4, #20]
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	429a      	cmp	r2, r3
 80074a0:	d004      	beq.n	80074ac <__swbuf_r+0x6e>
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	07db      	lsls	r3, r3, #31
 80074a6:	d5e1      	bpl.n	800746c <__swbuf_r+0x2e>
 80074a8:	2e0a      	cmp	r6, #10
 80074aa:	d1df      	bne.n	800746c <__swbuf_r+0x2e>
 80074ac:	4621      	mov	r1, r4
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 fe86 	bl	80081c0 <_fflush_r>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	d0d9      	beq.n	800746c <__swbuf_r+0x2e>
 80074b8:	e7d6      	b.n	8007468 <__swbuf_r+0x2a>
	...

080074bc <__swsetup_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4b29      	ldr	r3, [pc, #164]	@ (8007564 <__swsetup_r+0xa8>)
 80074c0:	4605      	mov	r5, r0
 80074c2:	6818      	ldr	r0, [r3, #0]
 80074c4:	460c      	mov	r4, r1
 80074c6:	b118      	cbz	r0, 80074d0 <__swsetup_r+0x14>
 80074c8:	6a03      	ldr	r3, [r0, #32]
 80074ca:	b90b      	cbnz	r3, 80074d0 <__swsetup_r+0x14>
 80074cc:	f7ff fe98 	bl	8007200 <__sinit>
 80074d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074d4:	0719      	lsls	r1, r3, #28
 80074d6:	d422      	bmi.n	800751e <__swsetup_r+0x62>
 80074d8:	06da      	lsls	r2, r3, #27
 80074da:	d407      	bmi.n	80074ec <__swsetup_r+0x30>
 80074dc:	2209      	movs	r2, #9
 80074de:	602a      	str	r2, [r5, #0]
 80074e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80074e4:	81a3      	strh	r3, [r4, #12]
 80074e6:	f04f 30ff 	mov.w	r0, #4294967295
 80074ea:	e033      	b.n	8007554 <__swsetup_r+0x98>
 80074ec:	0758      	lsls	r0, r3, #29
 80074ee:	d512      	bpl.n	8007516 <__swsetup_r+0x5a>
 80074f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80074f2:	b141      	cbz	r1, 8007506 <__swsetup_r+0x4a>
 80074f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074f8:	4299      	cmp	r1, r3
 80074fa:	d002      	beq.n	8007502 <__swsetup_r+0x46>
 80074fc:	4628      	mov	r0, r5
 80074fe:	f000 f8bd 	bl	800767c <_free_r>
 8007502:	2300      	movs	r3, #0
 8007504:	6363      	str	r3, [r4, #52]	@ 0x34
 8007506:	89a3      	ldrh	r3, [r4, #12]
 8007508:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800750c:	81a3      	strh	r3, [r4, #12]
 800750e:	2300      	movs	r3, #0
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	6023      	str	r3, [r4, #0]
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	f043 0308 	orr.w	r3, r3, #8
 800751c:	81a3      	strh	r3, [r4, #12]
 800751e:	6923      	ldr	r3, [r4, #16]
 8007520:	b94b      	cbnz	r3, 8007536 <__swsetup_r+0x7a>
 8007522:	89a3      	ldrh	r3, [r4, #12]
 8007524:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800752c:	d003      	beq.n	8007536 <__swsetup_r+0x7a>
 800752e:	4621      	mov	r1, r4
 8007530:	4628      	mov	r0, r5
 8007532:	f000 fe93 	bl	800825c <__smakebuf_r>
 8007536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800753a:	f013 0201 	ands.w	r2, r3, #1
 800753e:	d00a      	beq.n	8007556 <__swsetup_r+0x9a>
 8007540:	2200      	movs	r2, #0
 8007542:	60a2      	str	r2, [r4, #8]
 8007544:	6962      	ldr	r2, [r4, #20]
 8007546:	4252      	negs	r2, r2
 8007548:	61a2      	str	r2, [r4, #24]
 800754a:	6922      	ldr	r2, [r4, #16]
 800754c:	b942      	cbnz	r2, 8007560 <__swsetup_r+0xa4>
 800754e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007552:	d1c5      	bne.n	80074e0 <__swsetup_r+0x24>
 8007554:	bd38      	pop	{r3, r4, r5, pc}
 8007556:	0799      	lsls	r1, r3, #30
 8007558:	bf58      	it	pl
 800755a:	6962      	ldrpl	r2, [r4, #20]
 800755c:	60a2      	str	r2, [r4, #8]
 800755e:	e7f4      	b.n	800754a <__swsetup_r+0x8e>
 8007560:	2000      	movs	r0, #0
 8007562:	e7f7      	b.n	8007554 <__swsetup_r+0x98>
 8007564:	2000005c 	.word	0x2000005c

08007568 <memset>:
 8007568:	4402      	add	r2, r0
 800756a:	4603      	mov	r3, r0
 800756c:	4293      	cmp	r3, r2
 800756e:	d100      	bne.n	8007572 <memset+0xa>
 8007570:	4770      	bx	lr
 8007572:	f803 1b01 	strb.w	r1, [r3], #1
 8007576:	e7f9      	b.n	800756c <memset+0x4>

08007578 <_close_r>:
 8007578:	b538      	push	{r3, r4, r5, lr}
 800757a:	4d06      	ldr	r5, [pc, #24]	@ (8007594 <_close_r+0x1c>)
 800757c:	2300      	movs	r3, #0
 800757e:	4604      	mov	r4, r0
 8007580:	4608      	mov	r0, r1
 8007582:	602b      	str	r3, [r5, #0]
 8007584:	f7fa f98b 	bl	800189e <_close>
 8007588:	1c43      	adds	r3, r0, #1
 800758a:	d102      	bne.n	8007592 <_close_r+0x1a>
 800758c:	682b      	ldr	r3, [r5, #0]
 800758e:	b103      	cbz	r3, 8007592 <_close_r+0x1a>
 8007590:	6023      	str	r3, [r4, #0]
 8007592:	bd38      	pop	{r3, r4, r5, pc}
 8007594:	20011558 	.word	0x20011558

08007598 <_lseek_r>:
 8007598:	b538      	push	{r3, r4, r5, lr}
 800759a:	4d07      	ldr	r5, [pc, #28]	@ (80075b8 <_lseek_r+0x20>)
 800759c:	4604      	mov	r4, r0
 800759e:	4608      	mov	r0, r1
 80075a0:	4611      	mov	r1, r2
 80075a2:	2200      	movs	r2, #0
 80075a4:	602a      	str	r2, [r5, #0]
 80075a6:	461a      	mov	r2, r3
 80075a8:	f7fa f9a0 	bl	80018ec <_lseek>
 80075ac:	1c43      	adds	r3, r0, #1
 80075ae:	d102      	bne.n	80075b6 <_lseek_r+0x1e>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	b103      	cbz	r3, 80075b6 <_lseek_r+0x1e>
 80075b4:	6023      	str	r3, [r4, #0]
 80075b6:	bd38      	pop	{r3, r4, r5, pc}
 80075b8:	20011558 	.word	0x20011558

080075bc <_read_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	4d07      	ldr	r5, [pc, #28]	@ (80075dc <_read_r+0x20>)
 80075c0:	4604      	mov	r4, r0
 80075c2:	4608      	mov	r0, r1
 80075c4:	4611      	mov	r1, r2
 80075c6:	2200      	movs	r2, #0
 80075c8:	602a      	str	r2, [r5, #0]
 80075ca:	461a      	mov	r2, r3
 80075cc:	f7fa f94a 	bl	8001864 <_read>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d102      	bne.n	80075da <_read_r+0x1e>
 80075d4:	682b      	ldr	r3, [r5, #0]
 80075d6:	b103      	cbz	r3, 80075da <_read_r+0x1e>
 80075d8:	6023      	str	r3, [r4, #0]
 80075da:	bd38      	pop	{r3, r4, r5, pc}
 80075dc:	20011558 	.word	0x20011558

080075e0 <_write_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	4d07      	ldr	r5, [pc, #28]	@ (8007600 <_write_r+0x20>)
 80075e4:	4604      	mov	r4, r0
 80075e6:	4608      	mov	r0, r1
 80075e8:	4611      	mov	r1, r2
 80075ea:	2200      	movs	r2, #0
 80075ec:	602a      	str	r2, [r5, #0]
 80075ee:	461a      	mov	r2, r3
 80075f0:	f7f9 fd78 	bl	80010e4 <_write>
 80075f4:	1c43      	adds	r3, r0, #1
 80075f6:	d102      	bne.n	80075fe <_write_r+0x1e>
 80075f8:	682b      	ldr	r3, [r5, #0]
 80075fa:	b103      	cbz	r3, 80075fe <_write_r+0x1e>
 80075fc:	6023      	str	r3, [r4, #0]
 80075fe:	bd38      	pop	{r3, r4, r5, pc}
 8007600:	20011558 	.word	0x20011558

08007604 <__errno>:
 8007604:	4b01      	ldr	r3, [pc, #4]	@ (800760c <__errno+0x8>)
 8007606:	6818      	ldr	r0, [r3, #0]
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	2000005c 	.word	0x2000005c

08007610 <__libc_init_array>:
 8007610:	b570      	push	{r4, r5, r6, lr}
 8007612:	4d0d      	ldr	r5, [pc, #52]	@ (8007648 <__libc_init_array+0x38>)
 8007614:	4c0d      	ldr	r4, [pc, #52]	@ (800764c <__libc_init_array+0x3c>)
 8007616:	1b64      	subs	r4, r4, r5
 8007618:	10a4      	asrs	r4, r4, #2
 800761a:	2600      	movs	r6, #0
 800761c:	42a6      	cmp	r6, r4
 800761e:	d109      	bne.n	8007634 <__libc_init_array+0x24>
 8007620:	4d0b      	ldr	r5, [pc, #44]	@ (8007650 <__libc_init_array+0x40>)
 8007622:	4c0c      	ldr	r4, [pc, #48]	@ (8007654 <__libc_init_array+0x44>)
 8007624:	f000 fed8 	bl	80083d8 <_init>
 8007628:	1b64      	subs	r4, r4, r5
 800762a:	10a4      	asrs	r4, r4, #2
 800762c:	2600      	movs	r6, #0
 800762e:	42a6      	cmp	r6, r4
 8007630:	d105      	bne.n	800763e <__libc_init_array+0x2e>
 8007632:	bd70      	pop	{r4, r5, r6, pc}
 8007634:	f855 3b04 	ldr.w	r3, [r5], #4
 8007638:	4798      	blx	r3
 800763a:	3601      	adds	r6, #1
 800763c:	e7ee      	b.n	800761c <__libc_init_array+0xc>
 800763e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007642:	4798      	blx	r3
 8007644:	3601      	adds	r6, #1
 8007646:	e7f2      	b.n	800762e <__libc_init_array+0x1e>
 8007648:	080085b4 	.word	0x080085b4
 800764c:	080085b4 	.word	0x080085b4
 8007650:	080085b4 	.word	0x080085b4
 8007654:	080085b8 	.word	0x080085b8

08007658 <__retarget_lock_init_recursive>:
 8007658:	4770      	bx	lr

0800765a <__retarget_lock_acquire_recursive>:
 800765a:	4770      	bx	lr

0800765c <__retarget_lock_release_recursive>:
 800765c:	4770      	bx	lr

0800765e <memcpy>:
 800765e:	440a      	add	r2, r1
 8007660:	4291      	cmp	r1, r2
 8007662:	f100 33ff 	add.w	r3, r0, #4294967295
 8007666:	d100      	bne.n	800766a <memcpy+0xc>
 8007668:	4770      	bx	lr
 800766a:	b510      	push	{r4, lr}
 800766c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007670:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007674:	4291      	cmp	r1, r2
 8007676:	d1f9      	bne.n	800766c <memcpy+0xe>
 8007678:	bd10      	pop	{r4, pc}
	...

0800767c <_free_r>:
 800767c:	b538      	push	{r3, r4, r5, lr}
 800767e:	4605      	mov	r5, r0
 8007680:	2900      	cmp	r1, #0
 8007682:	d041      	beq.n	8007708 <_free_r+0x8c>
 8007684:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007688:	1f0c      	subs	r4, r1, #4
 800768a:	2b00      	cmp	r3, #0
 800768c:	bfb8      	it	lt
 800768e:	18e4      	addlt	r4, r4, r3
 8007690:	f000 f8e0 	bl	8007854 <__malloc_lock>
 8007694:	4a1d      	ldr	r2, [pc, #116]	@ (800770c <_free_r+0x90>)
 8007696:	6813      	ldr	r3, [r2, #0]
 8007698:	b933      	cbnz	r3, 80076a8 <_free_r+0x2c>
 800769a:	6063      	str	r3, [r4, #4]
 800769c:	6014      	str	r4, [r2, #0]
 800769e:	4628      	mov	r0, r5
 80076a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a4:	f000 b8dc 	b.w	8007860 <__malloc_unlock>
 80076a8:	42a3      	cmp	r3, r4
 80076aa:	d908      	bls.n	80076be <_free_r+0x42>
 80076ac:	6820      	ldr	r0, [r4, #0]
 80076ae:	1821      	adds	r1, r4, r0
 80076b0:	428b      	cmp	r3, r1
 80076b2:	bf01      	itttt	eq
 80076b4:	6819      	ldreq	r1, [r3, #0]
 80076b6:	685b      	ldreq	r3, [r3, #4]
 80076b8:	1809      	addeq	r1, r1, r0
 80076ba:	6021      	streq	r1, [r4, #0]
 80076bc:	e7ed      	b.n	800769a <_free_r+0x1e>
 80076be:	461a      	mov	r2, r3
 80076c0:	685b      	ldr	r3, [r3, #4]
 80076c2:	b10b      	cbz	r3, 80076c8 <_free_r+0x4c>
 80076c4:	42a3      	cmp	r3, r4
 80076c6:	d9fa      	bls.n	80076be <_free_r+0x42>
 80076c8:	6811      	ldr	r1, [r2, #0]
 80076ca:	1850      	adds	r0, r2, r1
 80076cc:	42a0      	cmp	r0, r4
 80076ce:	d10b      	bne.n	80076e8 <_free_r+0x6c>
 80076d0:	6820      	ldr	r0, [r4, #0]
 80076d2:	4401      	add	r1, r0
 80076d4:	1850      	adds	r0, r2, r1
 80076d6:	4283      	cmp	r3, r0
 80076d8:	6011      	str	r1, [r2, #0]
 80076da:	d1e0      	bne.n	800769e <_free_r+0x22>
 80076dc:	6818      	ldr	r0, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	6053      	str	r3, [r2, #4]
 80076e2:	4408      	add	r0, r1
 80076e4:	6010      	str	r0, [r2, #0]
 80076e6:	e7da      	b.n	800769e <_free_r+0x22>
 80076e8:	d902      	bls.n	80076f0 <_free_r+0x74>
 80076ea:	230c      	movs	r3, #12
 80076ec:	602b      	str	r3, [r5, #0]
 80076ee:	e7d6      	b.n	800769e <_free_r+0x22>
 80076f0:	6820      	ldr	r0, [r4, #0]
 80076f2:	1821      	adds	r1, r4, r0
 80076f4:	428b      	cmp	r3, r1
 80076f6:	bf04      	itt	eq
 80076f8:	6819      	ldreq	r1, [r3, #0]
 80076fa:	685b      	ldreq	r3, [r3, #4]
 80076fc:	6063      	str	r3, [r4, #4]
 80076fe:	bf04      	itt	eq
 8007700:	1809      	addeq	r1, r1, r0
 8007702:	6021      	streq	r1, [r4, #0]
 8007704:	6054      	str	r4, [r2, #4]
 8007706:	e7ca      	b.n	800769e <_free_r+0x22>
 8007708:	bd38      	pop	{r3, r4, r5, pc}
 800770a:	bf00      	nop
 800770c:	20011564 	.word	0x20011564

08007710 <sbrk_aligned>:
 8007710:	b570      	push	{r4, r5, r6, lr}
 8007712:	4e0f      	ldr	r6, [pc, #60]	@ (8007750 <sbrk_aligned+0x40>)
 8007714:	460c      	mov	r4, r1
 8007716:	6831      	ldr	r1, [r6, #0]
 8007718:	4605      	mov	r5, r0
 800771a:	b911      	cbnz	r1, 8007722 <sbrk_aligned+0x12>
 800771c:	f000 fe16 	bl	800834c <_sbrk_r>
 8007720:	6030      	str	r0, [r6, #0]
 8007722:	4621      	mov	r1, r4
 8007724:	4628      	mov	r0, r5
 8007726:	f000 fe11 	bl	800834c <_sbrk_r>
 800772a:	1c43      	adds	r3, r0, #1
 800772c:	d103      	bne.n	8007736 <sbrk_aligned+0x26>
 800772e:	f04f 34ff 	mov.w	r4, #4294967295
 8007732:	4620      	mov	r0, r4
 8007734:	bd70      	pop	{r4, r5, r6, pc}
 8007736:	1cc4      	adds	r4, r0, #3
 8007738:	f024 0403 	bic.w	r4, r4, #3
 800773c:	42a0      	cmp	r0, r4
 800773e:	d0f8      	beq.n	8007732 <sbrk_aligned+0x22>
 8007740:	1a21      	subs	r1, r4, r0
 8007742:	4628      	mov	r0, r5
 8007744:	f000 fe02 	bl	800834c <_sbrk_r>
 8007748:	3001      	adds	r0, #1
 800774a:	d1f2      	bne.n	8007732 <sbrk_aligned+0x22>
 800774c:	e7ef      	b.n	800772e <sbrk_aligned+0x1e>
 800774e:	bf00      	nop
 8007750:	20011560 	.word	0x20011560

08007754 <_malloc_r>:
 8007754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007758:	1ccd      	adds	r5, r1, #3
 800775a:	f025 0503 	bic.w	r5, r5, #3
 800775e:	3508      	adds	r5, #8
 8007760:	2d0c      	cmp	r5, #12
 8007762:	bf38      	it	cc
 8007764:	250c      	movcc	r5, #12
 8007766:	2d00      	cmp	r5, #0
 8007768:	4606      	mov	r6, r0
 800776a:	db01      	blt.n	8007770 <_malloc_r+0x1c>
 800776c:	42a9      	cmp	r1, r5
 800776e:	d904      	bls.n	800777a <_malloc_r+0x26>
 8007770:	230c      	movs	r3, #12
 8007772:	6033      	str	r3, [r6, #0]
 8007774:	2000      	movs	r0, #0
 8007776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800777a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007850 <_malloc_r+0xfc>
 800777e:	f000 f869 	bl	8007854 <__malloc_lock>
 8007782:	f8d8 3000 	ldr.w	r3, [r8]
 8007786:	461c      	mov	r4, r3
 8007788:	bb44      	cbnz	r4, 80077dc <_malloc_r+0x88>
 800778a:	4629      	mov	r1, r5
 800778c:	4630      	mov	r0, r6
 800778e:	f7ff ffbf 	bl	8007710 <sbrk_aligned>
 8007792:	1c43      	adds	r3, r0, #1
 8007794:	4604      	mov	r4, r0
 8007796:	d158      	bne.n	800784a <_malloc_r+0xf6>
 8007798:	f8d8 4000 	ldr.w	r4, [r8]
 800779c:	4627      	mov	r7, r4
 800779e:	2f00      	cmp	r7, #0
 80077a0:	d143      	bne.n	800782a <_malloc_r+0xd6>
 80077a2:	2c00      	cmp	r4, #0
 80077a4:	d04b      	beq.n	800783e <_malloc_r+0xea>
 80077a6:	6823      	ldr	r3, [r4, #0]
 80077a8:	4639      	mov	r1, r7
 80077aa:	4630      	mov	r0, r6
 80077ac:	eb04 0903 	add.w	r9, r4, r3
 80077b0:	f000 fdcc 	bl	800834c <_sbrk_r>
 80077b4:	4581      	cmp	r9, r0
 80077b6:	d142      	bne.n	800783e <_malloc_r+0xea>
 80077b8:	6821      	ldr	r1, [r4, #0]
 80077ba:	1a6d      	subs	r5, r5, r1
 80077bc:	4629      	mov	r1, r5
 80077be:	4630      	mov	r0, r6
 80077c0:	f7ff ffa6 	bl	8007710 <sbrk_aligned>
 80077c4:	3001      	adds	r0, #1
 80077c6:	d03a      	beq.n	800783e <_malloc_r+0xea>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	442b      	add	r3, r5
 80077cc:	6023      	str	r3, [r4, #0]
 80077ce:	f8d8 3000 	ldr.w	r3, [r8]
 80077d2:	685a      	ldr	r2, [r3, #4]
 80077d4:	bb62      	cbnz	r2, 8007830 <_malloc_r+0xdc>
 80077d6:	f8c8 7000 	str.w	r7, [r8]
 80077da:	e00f      	b.n	80077fc <_malloc_r+0xa8>
 80077dc:	6822      	ldr	r2, [r4, #0]
 80077de:	1b52      	subs	r2, r2, r5
 80077e0:	d420      	bmi.n	8007824 <_malloc_r+0xd0>
 80077e2:	2a0b      	cmp	r2, #11
 80077e4:	d917      	bls.n	8007816 <_malloc_r+0xc2>
 80077e6:	1961      	adds	r1, r4, r5
 80077e8:	42a3      	cmp	r3, r4
 80077ea:	6025      	str	r5, [r4, #0]
 80077ec:	bf18      	it	ne
 80077ee:	6059      	strne	r1, [r3, #4]
 80077f0:	6863      	ldr	r3, [r4, #4]
 80077f2:	bf08      	it	eq
 80077f4:	f8c8 1000 	streq.w	r1, [r8]
 80077f8:	5162      	str	r2, [r4, r5]
 80077fa:	604b      	str	r3, [r1, #4]
 80077fc:	4630      	mov	r0, r6
 80077fe:	f000 f82f 	bl	8007860 <__malloc_unlock>
 8007802:	f104 000b 	add.w	r0, r4, #11
 8007806:	1d23      	adds	r3, r4, #4
 8007808:	f020 0007 	bic.w	r0, r0, #7
 800780c:	1ac2      	subs	r2, r0, r3
 800780e:	bf1c      	itt	ne
 8007810:	1a1b      	subne	r3, r3, r0
 8007812:	50a3      	strne	r3, [r4, r2]
 8007814:	e7af      	b.n	8007776 <_malloc_r+0x22>
 8007816:	6862      	ldr	r2, [r4, #4]
 8007818:	42a3      	cmp	r3, r4
 800781a:	bf0c      	ite	eq
 800781c:	f8c8 2000 	streq.w	r2, [r8]
 8007820:	605a      	strne	r2, [r3, #4]
 8007822:	e7eb      	b.n	80077fc <_malloc_r+0xa8>
 8007824:	4623      	mov	r3, r4
 8007826:	6864      	ldr	r4, [r4, #4]
 8007828:	e7ae      	b.n	8007788 <_malloc_r+0x34>
 800782a:	463c      	mov	r4, r7
 800782c:	687f      	ldr	r7, [r7, #4]
 800782e:	e7b6      	b.n	800779e <_malloc_r+0x4a>
 8007830:	461a      	mov	r2, r3
 8007832:	685b      	ldr	r3, [r3, #4]
 8007834:	42a3      	cmp	r3, r4
 8007836:	d1fb      	bne.n	8007830 <_malloc_r+0xdc>
 8007838:	2300      	movs	r3, #0
 800783a:	6053      	str	r3, [r2, #4]
 800783c:	e7de      	b.n	80077fc <_malloc_r+0xa8>
 800783e:	230c      	movs	r3, #12
 8007840:	6033      	str	r3, [r6, #0]
 8007842:	4630      	mov	r0, r6
 8007844:	f000 f80c 	bl	8007860 <__malloc_unlock>
 8007848:	e794      	b.n	8007774 <_malloc_r+0x20>
 800784a:	6005      	str	r5, [r0, #0]
 800784c:	e7d6      	b.n	80077fc <_malloc_r+0xa8>
 800784e:	bf00      	nop
 8007850:	20011564 	.word	0x20011564

08007854 <__malloc_lock>:
 8007854:	4801      	ldr	r0, [pc, #4]	@ (800785c <__malloc_lock+0x8>)
 8007856:	f7ff bf00 	b.w	800765a <__retarget_lock_acquire_recursive>
 800785a:	bf00      	nop
 800785c:	2001155c 	.word	0x2001155c

08007860 <__malloc_unlock>:
 8007860:	4801      	ldr	r0, [pc, #4]	@ (8007868 <__malloc_unlock+0x8>)
 8007862:	f7ff befb 	b.w	800765c <__retarget_lock_release_recursive>
 8007866:	bf00      	nop
 8007868:	2001155c 	.word	0x2001155c

0800786c <__ssputs_r>:
 800786c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007870:	688e      	ldr	r6, [r1, #8]
 8007872:	461f      	mov	r7, r3
 8007874:	42be      	cmp	r6, r7
 8007876:	680b      	ldr	r3, [r1, #0]
 8007878:	4682      	mov	sl, r0
 800787a:	460c      	mov	r4, r1
 800787c:	4690      	mov	r8, r2
 800787e:	d82d      	bhi.n	80078dc <__ssputs_r+0x70>
 8007880:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007884:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007888:	d026      	beq.n	80078d8 <__ssputs_r+0x6c>
 800788a:	6965      	ldr	r5, [r4, #20]
 800788c:	6909      	ldr	r1, [r1, #16]
 800788e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007892:	eba3 0901 	sub.w	r9, r3, r1
 8007896:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800789a:	1c7b      	adds	r3, r7, #1
 800789c:	444b      	add	r3, r9
 800789e:	106d      	asrs	r5, r5, #1
 80078a0:	429d      	cmp	r5, r3
 80078a2:	bf38      	it	cc
 80078a4:	461d      	movcc	r5, r3
 80078a6:	0553      	lsls	r3, r2, #21
 80078a8:	d527      	bpl.n	80078fa <__ssputs_r+0x8e>
 80078aa:	4629      	mov	r1, r5
 80078ac:	f7ff ff52 	bl	8007754 <_malloc_r>
 80078b0:	4606      	mov	r6, r0
 80078b2:	b360      	cbz	r0, 800790e <__ssputs_r+0xa2>
 80078b4:	6921      	ldr	r1, [r4, #16]
 80078b6:	464a      	mov	r2, r9
 80078b8:	f7ff fed1 	bl	800765e <memcpy>
 80078bc:	89a3      	ldrh	r3, [r4, #12]
 80078be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80078c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078c6:	81a3      	strh	r3, [r4, #12]
 80078c8:	6126      	str	r6, [r4, #16]
 80078ca:	6165      	str	r5, [r4, #20]
 80078cc:	444e      	add	r6, r9
 80078ce:	eba5 0509 	sub.w	r5, r5, r9
 80078d2:	6026      	str	r6, [r4, #0]
 80078d4:	60a5      	str	r5, [r4, #8]
 80078d6:	463e      	mov	r6, r7
 80078d8:	42be      	cmp	r6, r7
 80078da:	d900      	bls.n	80078de <__ssputs_r+0x72>
 80078dc:	463e      	mov	r6, r7
 80078de:	6820      	ldr	r0, [r4, #0]
 80078e0:	4632      	mov	r2, r6
 80078e2:	4641      	mov	r1, r8
 80078e4:	f000 fcf6 	bl	80082d4 <memmove>
 80078e8:	68a3      	ldr	r3, [r4, #8]
 80078ea:	1b9b      	subs	r3, r3, r6
 80078ec:	60a3      	str	r3, [r4, #8]
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	4433      	add	r3, r6
 80078f2:	6023      	str	r3, [r4, #0]
 80078f4:	2000      	movs	r0, #0
 80078f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078fa:	462a      	mov	r2, r5
 80078fc:	f000 fd36 	bl	800836c <_realloc_r>
 8007900:	4606      	mov	r6, r0
 8007902:	2800      	cmp	r0, #0
 8007904:	d1e0      	bne.n	80078c8 <__ssputs_r+0x5c>
 8007906:	6921      	ldr	r1, [r4, #16]
 8007908:	4650      	mov	r0, sl
 800790a:	f7ff feb7 	bl	800767c <_free_r>
 800790e:	230c      	movs	r3, #12
 8007910:	f8ca 3000 	str.w	r3, [sl]
 8007914:	89a3      	ldrh	r3, [r4, #12]
 8007916:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800791a:	81a3      	strh	r3, [r4, #12]
 800791c:	f04f 30ff 	mov.w	r0, #4294967295
 8007920:	e7e9      	b.n	80078f6 <__ssputs_r+0x8a>
	...

08007924 <_svfiprintf_r>:
 8007924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007928:	4698      	mov	r8, r3
 800792a:	898b      	ldrh	r3, [r1, #12]
 800792c:	061b      	lsls	r3, r3, #24
 800792e:	b09d      	sub	sp, #116	@ 0x74
 8007930:	4607      	mov	r7, r0
 8007932:	460d      	mov	r5, r1
 8007934:	4614      	mov	r4, r2
 8007936:	d510      	bpl.n	800795a <_svfiprintf_r+0x36>
 8007938:	690b      	ldr	r3, [r1, #16]
 800793a:	b973      	cbnz	r3, 800795a <_svfiprintf_r+0x36>
 800793c:	2140      	movs	r1, #64	@ 0x40
 800793e:	f7ff ff09 	bl	8007754 <_malloc_r>
 8007942:	6028      	str	r0, [r5, #0]
 8007944:	6128      	str	r0, [r5, #16]
 8007946:	b930      	cbnz	r0, 8007956 <_svfiprintf_r+0x32>
 8007948:	230c      	movs	r3, #12
 800794a:	603b      	str	r3, [r7, #0]
 800794c:	f04f 30ff 	mov.w	r0, #4294967295
 8007950:	b01d      	add	sp, #116	@ 0x74
 8007952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007956:	2340      	movs	r3, #64	@ 0x40
 8007958:	616b      	str	r3, [r5, #20]
 800795a:	2300      	movs	r3, #0
 800795c:	9309      	str	r3, [sp, #36]	@ 0x24
 800795e:	2320      	movs	r3, #32
 8007960:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007964:	f8cd 800c 	str.w	r8, [sp, #12]
 8007968:	2330      	movs	r3, #48	@ 0x30
 800796a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007b08 <_svfiprintf_r+0x1e4>
 800796e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007972:	f04f 0901 	mov.w	r9, #1
 8007976:	4623      	mov	r3, r4
 8007978:	469a      	mov	sl, r3
 800797a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800797e:	b10a      	cbz	r2, 8007984 <_svfiprintf_r+0x60>
 8007980:	2a25      	cmp	r2, #37	@ 0x25
 8007982:	d1f9      	bne.n	8007978 <_svfiprintf_r+0x54>
 8007984:	ebba 0b04 	subs.w	fp, sl, r4
 8007988:	d00b      	beq.n	80079a2 <_svfiprintf_r+0x7e>
 800798a:	465b      	mov	r3, fp
 800798c:	4622      	mov	r2, r4
 800798e:	4629      	mov	r1, r5
 8007990:	4638      	mov	r0, r7
 8007992:	f7ff ff6b 	bl	800786c <__ssputs_r>
 8007996:	3001      	adds	r0, #1
 8007998:	f000 80a7 	beq.w	8007aea <_svfiprintf_r+0x1c6>
 800799c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800799e:	445a      	add	r2, fp
 80079a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80079a2:	f89a 3000 	ldrb.w	r3, [sl]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	f000 809f 	beq.w	8007aea <_svfiprintf_r+0x1c6>
 80079ac:	2300      	movs	r3, #0
 80079ae:	f04f 32ff 	mov.w	r2, #4294967295
 80079b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80079b6:	f10a 0a01 	add.w	sl, sl, #1
 80079ba:	9304      	str	r3, [sp, #16]
 80079bc:	9307      	str	r3, [sp, #28]
 80079be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80079c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80079c4:	4654      	mov	r4, sl
 80079c6:	2205      	movs	r2, #5
 80079c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079cc:	484e      	ldr	r0, [pc, #312]	@ (8007b08 <_svfiprintf_r+0x1e4>)
 80079ce:	f7f8 fc0f 	bl	80001f0 <memchr>
 80079d2:	9a04      	ldr	r2, [sp, #16]
 80079d4:	b9d8      	cbnz	r0, 8007a0e <_svfiprintf_r+0xea>
 80079d6:	06d0      	lsls	r0, r2, #27
 80079d8:	bf44      	itt	mi
 80079da:	2320      	movmi	r3, #32
 80079dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079e0:	0711      	lsls	r1, r2, #28
 80079e2:	bf44      	itt	mi
 80079e4:	232b      	movmi	r3, #43	@ 0x2b
 80079e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80079ea:	f89a 3000 	ldrb.w	r3, [sl]
 80079ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80079f0:	d015      	beq.n	8007a1e <_svfiprintf_r+0xfa>
 80079f2:	9a07      	ldr	r2, [sp, #28]
 80079f4:	4654      	mov	r4, sl
 80079f6:	2000      	movs	r0, #0
 80079f8:	f04f 0c0a 	mov.w	ip, #10
 80079fc:	4621      	mov	r1, r4
 80079fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007a02:	3b30      	subs	r3, #48	@ 0x30
 8007a04:	2b09      	cmp	r3, #9
 8007a06:	d94b      	bls.n	8007aa0 <_svfiprintf_r+0x17c>
 8007a08:	b1b0      	cbz	r0, 8007a38 <_svfiprintf_r+0x114>
 8007a0a:	9207      	str	r2, [sp, #28]
 8007a0c:	e014      	b.n	8007a38 <_svfiprintf_r+0x114>
 8007a0e:	eba0 0308 	sub.w	r3, r0, r8
 8007a12:	fa09 f303 	lsl.w	r3, r9, r3
 8007a16:	4313      	orrs	r3, r2
 8007a18:	9304      	str	r3, [sp, #16]
 8007a1a:	46a2      	mov	sl, r4
 8007a1c:	e7d2      	b.n	80079c4 <_svfiprintf_r+0xa0>
 8007a1e:	9b03      	ldr	r3, [sp, #12]
 8007a20:	1d19      	adds	r1, r3, #4
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	9103      	str	r1, [sp, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bfbb      	ittet	lt
 8007a2a:	425b      	neglt	r3, r3
 8007a2c:	f042 0202 	orrlt.w	r2, r2, #2
 8007a30:	9307      	strge	r3, [sp, #28]
 8007a32:	9307      	strlt	r3, [sp, #28]
 8007a34:	bfb8      	it	lt
 8007a36:	9204      	strlt	r2, [sp, #16]
 8007a38:	7823      	ldrb	r3, [r4, #0]
 8007a3a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007a3c:	d10a      	bne.n	8007a54 <_svfiprintf_r+0x130>
 8007a3e:	7863      	ldrb	r3, [r4, #1]
 8007a40:	2b2a      	cmp	r3, #42	@ 0x2a
 8007a42:	d132      	bne.n	8007aaa <_svfiprintf_r+0x186>
 8007a44:	9b03      	ldr	r3, [sp, #12]
 8007a46:	1d1a      	adds	r2, r3, #4
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	9203      	str	r2, [sp, #12]
 8007a4c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007a50:	3402      	adds	r4, #2
 8007a52:	9305      	str	r3, [sp, #20]
 8007a54:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007b18 <_svfiprintf_r+0x1f4>
 8007a58:	7821      	ldrb	r1, [r4, #0]
 8007a5a:	2203      	movs	r2, #3
 8007a5c:	4650      	mov	r0, sl
 8007a5e:	f7f8 fbc7 	bl	80001f0 <memchr>
 8007a62:	b138      	cbz	r0, 8007a74 <_svfiprintf_r+0x150>
 8007a64:	9b04      	ldr	r3, [sp, #16]
 8007a66:	eba0 000a 	sub.w	r0, r0, sl
 8007a6a:	2240      	movs	r2, #64	@ 0x40
 8007a6c:	4082      	lsls	r2, r0
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	3401      	adds	r4, #1
 8007a72:	9304      	str	r3, [sp, #16]
 8007a74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a78:	4824      	ldr	r0, [pc, #144]	@ (8007b0c <_svfiprintf_r+0x1e8>)
 8007a7a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007a7e:	2206      	movs	r2, #6
 8007a80:	f7f8 fbb6 	bl	80001f0 <memchr>
 8007a84:	2800      	cmp	r0, #0
 8007a86:	d036      	beq.n	8007af6 <_svfiprintf_r+0x1d2>
 8007a88:	4b21      	ldr	r3, [pc, #132]	@ (8007b10 <_svfiprintf_r+0x1ec>)
 8007a8a:	bb1b      	cbnz	r3, 8007ad4 <_svfiprintf_r+0x1b0>
 8007a8c:	9b03      	ldr	r3, [sp, #12]
 8007a8e:	3307      	adds	r3, #7
 8007a90:	f023 0307 	bic.w	r3, r3, #7
 8007a94:	3308      	adds	r3, #8
 8007a96:	9303      	str	r3, [sp, #12]
 8007a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9a:	4433      	add	r3, r6
 8007a9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a9e:	e76a      	b.n	8007976 <_svfiprintf_r+0x52>
 8007aa0:	fb0c 3202 	mla	r2, ip, r2, r3
 8007aa4:	460c      	mov	r4, r1
 8007aa6:	2001      	movs	r0, #1
 8007aa8:	e7a8      	b.n	80079fc <_svfiprintf_r+0xd8>
 8007aaa:	2300      	movs	r3, #0
 8007aac:	3401      	adds	r4, #1
 8007aae:	9305      	str	r3, [sp, #20]
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	f04f 0c0a 	mov.w	ip, #10
 8007ab6:	4620      	mov	r0, r4
 8007ab8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007abc:	3a30      	subs	r2, #48	@ 0x30
 8007abe:	2a09      	cmp	r2, #9
 8007ac0:	d903      	bls.n	8007aca <_svfiprintf_r+0x1a6>
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0c6      	beq.n	8007a54 <_svfiprintf_r+0x130>
 8007ac6:	9105      	str	r1, [sp, #20]
 8007ac8:	e7c4      	b.n	8007a54 <_svfiprintf_r+0x130>
 8007aca:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ace:	4604      	mov	r4, r0
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e7f0      	b.n	8007ab6 <_svfiprintf_r+0x192>
 8007ad4:	ab03      	add	r3, sp, #12
 8007ad6:	9300      	str	r3, [sp, #0]
 8007ad8:	462a      	mov	r2, r5
 8007ada:	4b0e      	ldr	r3, [pc, #56]	@ (8007b14 <_svfiprintf_r+0x1f0>)
 8007adc:	a904      	add	r1, sp, #16
 8007ade:	4638      	mov	r0, r7
 8007ae0:	f3af 8000 	nop.w
 8007ae4:	1c42      	adds	r2, r0, #1
 8007ae6:	4606      	mov	r6, r0
 8007ae8:	d1d6      	bne.n	8007a98 <_svfiprintf_r+0x174>
 8007aea:	89ab      	ldrh	r3, [r5, #12]
 8007aec:	065b      	lsls	r3, r3, #25
 8007aee:	f53f af2d 	bmi.w	800794c <_svfiprintf_r+0x28>
 8007af2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007af4:	e72c      	b.n	8007950 <_svfiprintf_r+0x2c>
 8007af6:	ab03      	add	r3, sp, #12
 8007af8:	9300      	str	r3, [sp, #0]
 8007afa:	462a      	mov	r2, r5
 8007afc:	4b05      	ldr	r3, [pc, #20]	@ (8007b14 <_svfiprintf_r+0x1f0>)
 8007afe:	a904      	add	r1, sp, #16
 8007b00:	4638      	mov	r0, r7
 8007b02:	f000 f9bb 	bl	8007e7c <_printf_i>
 8007b06:	e7ed      	b.n	8007ae4 <_svfiprintf_r+0x1c0>
 8007b08:	08008578 	.word	0x08008578
 8007b0c:	08008582 	.word	0x08008582
 8007b10:	00000000 	.word	0x00000000
 8007b14:	0800786d 	.word	0x0800786d
 8007b18:	0800857e 	.word	0x0800857e

08007b1c <__sfputc_r>:
 8007b1c:	6893      	ldr	r3, [r2, #8]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	b410      	push	{r4}
 8007b24:	6093      	str	r3, [r2, #8]
 8007b26:	da08      	bge.n	8007b3a <__sfputc_r+0x1e>
 8007b28:	6994      	ldr	r4, [r2, #24]
 8007b2a:	42a3      	cmp	r3, r4
 8007b2c:	db01      	blt.n	8007b32 <__sfputc_r+0x16>
 8007b2e:	290a      	cmp	r1, #10
 8007b30:	d103      	bne.n	8007b3a <__sfputc_r+0x1e>
 8007b32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b36:	f7ff bc82 	b.w	800743e <__swbuf_r>
 8007b3a:	6813      	ldr	r3, [r2, #0]
 8007b3c:	1c58      	adds	r0, r3, #1
 8007b3e:	6010      	str	r0, [r2, #0]
 8007b40:	7019      	strb	r1, [r3, #0]
 8007b42:	4608      	mov	r0, r1
 8007b44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007b48:	4770      	bx	lr

08007b4a <__sfputs_r>:
 8007b4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	460f      	mov	r7, r1
 8007b50:	4614      	mov	r4, r2
 8007b52:	18d5      	adds	r5, r2, r3
 8007b54:	42ac      	cmp	r4, r5
 8007b56:	d101      	bne.n	8007b5c <__sfputs_r+0x12>
 8007b58:	2000      	movs	r0, #0
 8007b5a:	e007      	b.n	8007b6c <__sfputs_r+0x22>
 8007b5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b60:	463a      	mov	r2, r7
 8007b62:	4630      	mov	r0, r6
 8007b64:	f7ff ffda 	bl	8007b1c <__sfputc_r>
 8007b68:	1c43      	adds	r3, r0, #1
 8007b6a:	d1f3      	bne.n	8007b54 <__sfputs_r+0xa>
 8007b6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007b70 <_vfiprintf_r>:
 8007b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b74:	460d      	mov	r5, r1
 8007b76:	b09d      	sub	sp, #116	@ 0x74
 8007b78:	4614      	mov	r4, r2
 8007b7a:	4698      	mov	r8, r3
 8007b7c:	4606      	mov	r6, r0
 8007b7e:	b118      	cbz	r0, 8007b88 <_vfiprintf_r+0x18>
 8007b80:	6a03      	ldr	r3, [r0, #32]
 8007b82:	b90b      	cbnz	r3, 8007b88 <_vfiprintf_r+0x18>
 8007b84:	f7ff fb3c 	bl	8007200 <__sinit>
 8007b88:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007b8a:	07d9      	lsls	r1, r3, #31
 8007b8c:	d405      	bmi.n	8007b9a <_vfiprintf_r+0x2a>
 8007b8e:	89ab      	ldrh	r3, [r5, #12]
 8007b90:	059a      	lsls	r2, r3, #22
 8007b92:	d402      	bmi.n	8007b9a <_vfiprintf_r+0x2a>
 8007b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b96:	f7ff fd60 	bl	800765a <__retarget_lock_acquire_recursive>
 8007b9a:	89ab      	ldrh	r3, [r5, #12]
 8007b9c:	071b      	lsls	r3, r3, #28
 8007b9e:	d501      	bpl.n	8007ba4 <_vfiprintf_r+0x34>
 8007ba0:	692b      	ldr	r3, [r5, #16]
 8007ba2:	b99b      	cbnz	r3, 8007bcc <_vfiprintf_r+0x5c>
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	4630      	mov	r0, r6
 8007ba8:	f7ff fc88 	bl	80074bc <__swsetup_r>
 8007bac:	b170      	cbz	r0, 8007bcc <_vfiprintf_r+0x5c>
 8007bae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bb0:	07dc      	lsls	r4, r3, #31
 8007bb2:	d504      	bpl.n	8007bbe <_vfiprintf_r+0x4e>
 8007bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bb8:	b01d      	add	sp, #116	@ 0x74
 8007bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bbe:	89ab      	ldrh	r3, [r5, #12]
 8007bc0:	0598      	lsls	r0, r3, #22
 8007bc2:	d4f7      	bmi.n	8007bb4 <_vfiprintf_r+0x44>
 8007bc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007bc6:	f7ff fd49 	bl	800765c <__retarget_lock_release_recursive>
 8007bca:	e7f3      	b.n	8007bb4 <_vfiprintf_r+0x44>
 8007bcc:	2300      	movs	r3, #0
 8007bce:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bd0:	2320      	movs	r3, #32
 8007bd2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007bda:	2330      	movs	r3, #48	@ 0x30
 8007bdc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007d8c <_vfiprintf_r+0x21c>
 8007be0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007be4:	f04f 0901 	mov.w	r9, #1
 8007be8:	4623      	mov	r3, r4
 8007bea:	469a      	mov	sl, r3
 8007bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bf0:	b10a      	cbz	r2, 8007bf6 <_vfiprintf_r+0x86>
 8007bf2:	2a25      	cmp	r2, #37	@ 0x25
 8007bf4:	d1f9      	bne.n	8007bea <_vfiprintf_r+0x7a>
 8007bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8007bfa:	d00b      	beq.n	8007c14 <_vfiprintf_r+0xa4>
 8007bfc:	465b      	mov	r3, fp
 8007bfe:	4622      	mov	r2, r4
 8007c00:	4629      	mov	r1, r5
 8007c02:	4630      	mov	r0, r6
 8007c04:	f7ff ffa1 	bl	8007b4a <__sfputs_r>
 8007c08:	3001      	adds	r0, #1
 8007c0a:	f000 80a7 	beq.w	8007d5c <_vfiprintf_r+0x1ec>
 8007c0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c10:	445a      	add	r2, fp
 8007c12:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c14:	f89a 3000 	ldrb.w	r3, [sl]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	f000 809f 	beq.w	8007d5c <_vfiprintf_r+0x1ec>
 8007c1e:	2300      	movs	r3, #0
 8007c20:	f04f 32ff 	mov.w	r2, #4294967295
 8007c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c28:	f10a 0a01 	add.w	sl, sl, #1
 8007c2c:	9304      	str	r3, [sp, #16]
 8007c2e:	9307      	str	r3, [sp, #28]
 8007c30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c34:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c36:	4654      	mov	r4, sl
 8007c38:	2205      	movs	r2, #5
 8007c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c3e:	4853      	ldr	r0, [pc, #332]	@ (8007d8c <_vfiprintf_r+0x21c>)
 8007c40:	f7f8 fad6 	bl	80001f0 <memchr>
 8007c44:	9a04      	ldr	r2, [sp, #16]
 8007c46:	b9d8      	cbnz	r0, 8007c80 <_vfiprintf_r+0x110>
 8007c48:	06d1      	lsls	r1, r2, #27
 8007c4a:	bf44      	itt	mi
 8007c4c:	2320      	movmi	r3, #32
 8007c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c52:	0713      	lsls	r3, r2, #28
 8007c54:	bf44      	itt	mi
 8007c56:	232b      	movmi	r3, #43	@ 0x2b
 8007c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8007c60:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c62:	d015      	beq.n	8007c90 <_vfiprintf_r+0x120>
 8007c64:	9a07      	ldr	r2, [sp, #28]
 8007c66:	4654      	mov	r4, sl
 8007c68:	2000      	movs	r0, #0
 8007c6a:	f04f 0c0a 	mov.w	ip, #10
 8007c6e:	4621      	mov	r1, r4
 8007c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c74:	3b30      	subs	r3, #48	@ 0x30
 8007c76:	2b09      	cmp	r3, #9
 8007c78:	d94b      	bls.n	8007d12 <_vfiprintf_r+0x1a2>
 8007c7a:	b1b0      	cbz	r0, 8007caa <_vfiprintf_r+0x13a>
 8007c7c:	9207      	str	r2, [sp, #28]
 8007c7e:	e014      	b.n	8007caa <_vfiprintf_r+0x13a>
 8007c80:	eba0 0308 	sub.w	r3, r0, r8
 8007c84:	fa09 f303 	lsl.w	r3, r9, r3
 8007c88:	4313      	orrs	r3, r2
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	46a2      	mov	sl, r4
 8007c8e:	e7d2      	b.n	8007c36 <_vfiprintf_r+0xc6>
 8007c90:	9b03      	ldr	r3, [sp, #12]
 8007c92:	1d19      	adds	r1, r3, #4
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	9103      	str	r1, [sp, #12]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	bfbb      	ittet	lt
 8007c9c:	425b      	neglt	r3, r3
 8007c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8007ca2:	9307      	strge	r3, [sp, #28]
 8007ca4:	9307      	strlt	r3, [sp, #28]
 8007ca6:	bfb8      	it	lt
 8007ca8:	9204      	strlt	r2, [sp, #16]
 8007caa:	7823      	ldrb	r3, [r4, #0]
 8007cac:	2b2e      	cmp	r3, #46	@ 0x2e
 8007cae:	d10a      	bne.n	8007cc6 <_vfiprintf_r+0x156>
 8007cb0:	7863      	ldrb	r3, [r4, #1]
 8007cb2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cb4:	d132      	bne.n	8007d1c <_vfiprintf_r+0x1ac>
 8007cb6:	9b03      	ldr	r3, [sp, #12]
 8007cb8:	1d1a      	adds	r2, r3, #4
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	9203      	str	r2, [sp, #12]
 8007cbe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cc2:	3402      	adds	r4, #2
 8007cc4:	9305      	str	r3, [sp, #20]
 8007cc6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007d9c <_vfiprintf_r+0x22c>
 8007cca:	7821      	ldrb	r1, [r4, #0]
 8007ccc:	2203      	movs	r2, #3
 8007cce:	4650      	mov	r0, sl
 8007cd0:	f7f8 fa8e 	bl	80001f0 <memchr>
 8007cd4:	b138      	cbz	r0, 8007ce6 <_vfiprintf_r+0x176>
 8007cd6:	9b04      	ldr	r3, [sp, #16]
 8007cd8:	eba0 000a 	sub.w	r0, r0, sl
 8007cdc:	2240      	movs	r2, #64	@ 0x40
 8007cde:	4082      	lsls	r2, r0
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	3401      	adds	r4, #1
 8007ce4:	9304      	str	r3, [sp, #16]
 8007ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cea:	4829      	ldr	r0, [pc, #164]	@ (8007d90 <_vfiprintf_r+0x220>)
 8007cec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007cf0:	2206      	movs	r2, #6
 8007cf2:	f7f8 fa7d 	bl	80001f0 <memchr>
 8007cf6:	2800      	cmp	r0, #0
 8007cf8:	d03f      	beq.n	8007d7a <_vfiprintf_r+0x20a>
 8007cfa:	4b26      	ldr	r3, [pc, #152]	@ (8007d94 <_vfiprintf_r+0x224>)
 8007cfc:	bb1b      	cbnz	r3, 8007d46 <_vfiprintf_r+0x1d6>
 8007cfe:	9b03      	ldr	r3, [sp, #12]
 8007d00:	3307      	adds	r3, #7
 8007d02:	f023 0307 	bic.w	r3, r3, #7
 8007d06:	3308      	adds	r3, #8
 8007d08:	9303      	str	r3, [sp, #12]
 8007d0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d0c:	443b      	add	r3, r7
 8007d0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d10:	e76a      	b.n	8007be8 <_vfiprintf_r+0x78>
 8007d12:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d16:	460c      	mov	r4, r1
 8007d18:	2001      	movs	r0, #1
 8007d1a:	e7a8      	b.n	8007c6e <_vfiprintf_r+0xfe>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	3401      	adds	r4, #1
 8007d20:	9305      	str	r3, [sp, #20]
 8007d22:	4619      	mov	r1, r3
 8007d24:	f04f 0c0a 	mov.w	ip, #10
 8007d28:	4620      	mov	r0, r4
 8007d2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d2e:	3a30      	subs	r2, #48	@ 0x30
 8007d30:	2a09      	cmp	r2, #9
 8007d32:	d903      	bls.n	8007d3c <_vfiprintf_r+0x1cc>
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d0c6      	beq.n	8007cc6 <_vfiprintf_r+0x156>
 8007d38:	9105      	str	r1, [sp, #20]
 8007d3a:	e7c4      	b.n	8007cc6 <_vfiprintf_r+0x156>
 8007d3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d40:	4604      	mov	r4, r0
 8007d42:	2301      	movs	r3, #1
 8007d44:	e7f0      	b.n	8007d28 <_vfiprintf_r+0x1b8>
 8007d46:	ab03      	add	r3, sp, #12
 8007d48:	9300      	str	r3, [sp, #0]
 8007d4a:	462a      	mov	r2, r5
 8007d4c:	4b12      	ldr	r3, [pc, #72]	@ (8007d98 <_vfiprintf_r+0x228>)
 8007d4e:	a904      	add	r1, sp, #16
 8007d50:	4630      	mov	r0, r6
 8007d52:	f3af 8000 	nop.w
 8007d56:	4607      	mov	r7, r0
 8007d58:	1c78      	adds	r0, r7, #1
 8007d5a:	d1d6      	bne.n	8007d0a <_vfiprintf_r+0x19a>
 8007d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d5e:	07d9      	lsls	r1, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_vfiprintf_r+0x1fe>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	059a      	lsls	r2, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_vfiprintf_r+0x1fe>
 8007d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d6a:	f7ff fc77 	bl	800765c <__retarget_lock_release_recursive>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	065b      	lsls	r3, r3, #25
 8007d72:	f53f af1f 	bmi.w	8007bb4 <_vfiprintf_r+0x44>
 8007d76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d78:	e71e      	b.n	8007bb8 <_vfiprintf_r+0x48>
 8007d7a:	ab03      	add	r3, sp, #12
 8007d7c:	9300      	str	r3, [sp, #0]
 8007d7e:	462a      	mov	r2, r5
 8007d80:	4b05      	ldr	r3, [pc, #20]	@ (8007d98 <_vfiprintf_r+0x228>)
 8007d82:	a904      	add	r1, sp, #16
 8007d84:	4630      	mov	r0, r6
 8007d86:	f000 f879 	bl	8007e7c <_printf_i>
 8007d8a:	e7e4      	b.n	8007d56 <_vfiprintf_r+0x1e6>
 8007d8c:	08008578 	.word	0x08008578
 8007d90:	08008582 	.word	0x08008582
 8007d94:	00000000 	.word	0x00000000
 8007d98:	08007b4b 	.word	0x08007b4b
 8007d9c:	0800857e 	.word	0x0800857e

08007da0 <_printf_common>:
 8007da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007da4:	4616      	mov	r6, r2
 8007da6:	4698      	mov	r8, r3
 8007da8:	688a      	ldr	r2, [r1, #8]
 8007daa:	690b      	ldr	r3, [r1, #16]
 8007dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007db0:	4293      	cmp	r3, r2
 8007db2:	bfb8      	it	lt
 8007db4:	4613      	movlt	r3, r2
 8007db6:	6033      	str	r3, [r6, #0]
 8007db8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007dbc:	4607      	mov	r7, r0
 8007dbe:	460c      	mov	r4, r1
 8007dc0:	b10a      	cbz	r2, 8007dc6 <_printf_common+0x26>
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	6033      	str	r3, [r6, #0]
 8007dc6:	6823      	ldr	r3, [r4, #0]
 8007dc8:	0699      	lsls	r1, r3, #26
 8007dca:	bf42      	ittt	mi
 8007dcc:	6833      	ldrmi	r3, [r6, #0]
 8007dce:	3302      	addmi	r3, #2
 8007dd0:	6033      	strmi	r3, [r6, #0]
 8007dd2:	6825      	ldr	r5, [r4, #0]
 8007dd4:	f015 0506 	ands.w	r5, r5, #6
 8007dd8:	d106      	bne.n	8007de8 <_printf_common+0x48>
 8007dda:	f104 0a19 	add.w	sl, r4, #25
 8007dde:	68e3      	ldr	r3, [r4, #12]
 8007de0:	6832      	ldr	r2, [r6, #0]
 8007de2:	1a9b      	subs	r3, r3, r2
 8007de4:	42ab      	cmp	r3, r5
 8007de6:	dc26      	bgt.n	8007e36 <_printf_common+0x96>
 8007de8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007dec:	6822      	ldr	r2, [r4, #0]
 8007dee:	3b00      	subs	r3, #0
 8007df0:	bf18      	it	ne
 8007df2:	2301      	movne	r3, #1
 8007df4:	0692      	lsls	r2, r2, #26
 8007df6:	d42b      	bmi.n	8007e50 <_printf_common+0xb0>
 8007df8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007dfc:	4641      	mov	r1, r8
 8007dfe:	4638      	mov	r0, r7
 8007e00:	47c8      	blx	r9
 8007e02:	3001      	adds	r0, #1
 8007e04:	d01e      	beq.n	8007e44 <_printf_common+0xa4>
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	6922      	ldr	r2, [r4, #16]
 8007e0a:	f003 0306 	and.w	r3, r3, #6
 8007e0e:	2b04      	cmp	r3, #4
 8007e10:	bf02      	ittt	eq
 8007e12:	68e5      	ldreq	r5, [r4, #12]
 8007e14:	6833      	ldreq	r3, [r6, #0]
 8007e16:	1aed      	subeq	r5, r5, r3
 8007e18:	68a3      	ldr	r3, [r4, #8]
 8007e1a:	bf0c      	ite	eq
 8007e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e20:	2500      	movne	r5, #0
 8007e22:	4293      	cmp	r3, r2
 8007e24:	bfc4      	itt	gt
 8007e26:	1a9b      	subgt	r3, r3, r2
 8007e28:	18ed      	addgt	r5, r5, r3
 8007e2a:	2600      	movs	r6, #0
 8007e2c:	341a      	adds	r4, #26
 8007e2e:	42b5      	cmp	r5, r6
 8007e30:	d11a      	bne.n	8007e68 <_printf_common+0xc8>
 8007e32:	2000      	movs	r0, #0
 8007e34:	e008      	b.n	8007e48 <_printf_common+0xa8>
 8007e36:	2301      	movs	r3, #1
 8007e38:	4652      	mov	r2, sl
 8007e3a:	4641      	mov	r1, r8
 8007e3c:	4638      	mov	r0, r7
 8007e3e:	47c8      	blx	r9
 8007e40:	3001      	adds	r0, #1
 8007e42:	d103      	bne.n	8007e4c <_printf_common+0xac>
 8007e44:	f04f 30ff 	mov.w	r0, #4294967295
 8007e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e4c:	3501      	adds	r5, #1
 8007e4e:	e7c6      	b.n	8007dde <_printf_common+0x3e>
 8007e50:	18e1      	adds	r1, r4, r3
 8007e52:	1c5a      	adds	r2, r3, #1
 8007e54:	2030      	movs	r0, #48	@ 0x30
 8007e56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e5a:	4422      	add	r2, r4
 8007e5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e64:	3302      	adds	r3, #2
 8007e66:	e7c7      	b.n	8007df8 <_printf_common+0x58>
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4622      	mov	r2, r4
 8007e6c:	4641      	mov	r1, r8
 8007e6e:	4638      	mov	r0, r7
 8007e70:	47c8      	blx	r9
 8007e72:	3001      	adds	r0, #1
 8007e74:	d0e6      	beq.n	8007e44 <_printf_common+0xa4>
 8007e76:	3601      	adds	r6, #1
 8007e78:	e7d9      	b.n	8007e2e <_printf_common+0x8e>
	...

08007e7c <_printf_i>:
 8007e7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e80:	7e0f      	ldrb	r7, [r1, #24]
 8007e82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007e84:	2f78      	cmp	r7, #120	@ 0x78
 8007e86:	4691      	mov	r9, r2
 8007e88:	4680      	mov	r8, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	469a      	mov	sl, r3
 8007e8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007e92:	d807      	bhi.n	8007ea4 <_printf_i+0x28>
 8007e94:	2f62      	cmp	r7, #98	@ 0x62
 8007e96:	d80a      	bhi.n	8007eae <_printf_i+0x32>
 8007e98:	2f00      	cmp	r7, #0
 8007e9a:	f000 80d1 	beq.w	8008040 <_printf_i+0x1c4>
 8007e9e:	2f58      	cmp	r7, #88	@ 0x58
 8007ea0:	f000 80b8 	beq.w	8008014 <_printf_i+0x198>
 8007ea4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ea8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007eac:	e03a      	b.n	8007f24 <_printf_i+0xa8>
 8007eae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007eb2:	2b15      	cmp	r3, #21
 8007eb4:	d8f6      	bhi.n	8007ea4 <_printf_i+0x28>
 8007eb6:	a101      	add	r1, pc, #4	@ (adr r1, 8007ebc <_printf_i+0x40>)
 8007eb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ebc:	08007f15 	.word	0x08007f15
 8007ec0:	08007f29 	.word	0x08007f29
 8007ec4:	08007ea5 	.word	0x08007ea5
 8007ec8:	08007ea5 	.word	0x08007ea5
 8007ecc:	08007ea5 	.word	0x08007ea5
 8007ed0:	08007ea5 	.word	0x08007ea5
 8007ed4:	08007f29 	.word	0x08007f29
 8007ed8:	08007ea5 	.word	0x08007ea5
 8007edc:	08007ea5 	.word	0x08007ea5
 8007ee0:	08007ea5 	.word	0x08007ea5
 8007ee4:	08007ea5 	.word	0x08007ea5
 8007ee8:	08008027 	.word	0x08008027
 8007eec:	08007f53 	.word	0x08007f53
 8007ef0:	08007fe1 	.word	0x08007fe1
 8007ef4:	08007ea5 	.word	0x08007ea5
 8007ef8:	08007ea5 	.word	0x08007ea5
 8007efc:	08008049 	.word	0x08008049
 8007f00:	08007ea5 	.word	0x08007ea5
 8007f04:	08007f53 	.word	0x08007f53
 8007f08:	08007ea5 	.word	0x08007ea5
 8007f0c:	08007ea5 	.word	0x08007ea5
 8007f10:	08007fe9 	.word	0x08007fe9
 8007f14:	6833      	ldr	r3, [r6, #0]
 8007f16:	1d1a      	adds	r2, r3, #4
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6032      	str	r2, [r6, #0]
 8007f1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f24:	2301      	movs	r3, #1
 8007f26:	e09c      	b.n	8008062 <_printf_i+0x1e6>
 8007f28:	6833      	ldr	r3, [r6, #0]
 8007f2a:	6820      	ldr	r0, [r4, #0]
 8007f2c:	1d19      	adds	r1, r3, #4
 8007f2e:	6031      	str	r1, [r6, #0]
 8007f30:	0606      	lsls	r6, r0, #24
 8007f32:	d501      	bpl.n	8007f38 <_printf_i+0xbc>
 8007f34:	681d      	ldr	r5, [r3, #0]
 8007f36:	e003      	b.n	8007f40 <_printf_i+0xc4>
 8007f38:	0645      	lsls	r5, r0, #25
 8007f3a:	d5fb      	bpl.n	8007f34 <_printf_i+0xb8>
 8007f3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f40:	2d00      	cmp	r5, #0
 8007f42:	da03      	bge.n	8007f4c <_printf_i+0xd0>
 8007f44:	232d      	movs	r3, #45	@ 0x2d
 8007f46:	426d      	negs	r5, r5
 8007f48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f4c:	4858      	ldr	r0, [pc, #352]	@ (80080b0 <_printf_i+0x234>)
 8007f4e:	230a      	movs	r3, #10
 8007f50:	e011      	b.n	8007f76 <_printf_i+0xfa>
 8007f52:	6821      	ldr	r1, [r4, #0]
 8007f54:	6833      	ldr	r3, [r6, #0]
 8007f56:	0608      	lsls	r0, r1, #24
 8007f58:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f5c:	d402      	bmi.n	8007f64 <_printf_i+0xe8>
 8007f5e:	0649      	lsls	r1, r1, #25
 8007f60:	bf48      	it	mi
 8007f62:	b2ad      	uxthmi	r5, r5
 8007f64:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f66:	4852      	ldr	r0, [pc, #328]	@ (80080b0 <_printf_i+0x234>)
 8007f68:	6033      	str	r3, [r6, #0]
 8007f6a:	bf14      	ite	ne
 8007f6c:	230a      	movne	r3, #10
 8007f6e:	2308      	moveq	r3, #8
 8007f70:	2100      	movs	r1, #0
 8007f72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007f76:	6866      	ldr	r6, [r4, #4]
 8007f78:	60a6      	str	r6, [r4, #8]
 8007f7a:	2e00      	cmp	r6, #0
 8007f7c:	db05      	blt.n	8007f8a <_printf_i+0x10e>
 8007f7e:	6821      	ldr	r1, [r4, #0]
 8007f80:	432e      	orrs	r6, r5
 8007f82:	f021 0104 	bic.w	r1, r1, #4
 8007f86:	6021      	str	r1, [r4, #0]
 8007f88:	d04b      	beq.n	8008022 <_printf_i+0x1a6>
 8007f8a:	4616      	mov	r6, r2
 8007f8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007f90:	fb03 5711 	mls	r7, r3, r1, r5
 8007f94:	5dc7      	ldrb	r7, [r0, r7]
 8007f96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007f9a:	462f      	mov	r7, r5
 8007f9c:	42bb      	cmp	r3, r7
 8007f9e:	460d      	mov	r5, r1
 8007fa0:	d9f4      	bls.n	8007f8c <_printf_i+0x110>
 8007fa2:	2b08      	cmp	r3, #8
 8007fa4:	d10b      	bne.n	8007fbe <_printf_i+0x142>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	07df      	lsls	r7, r3, #31
 8007faa:	d508      	bpl.n	8007fbe <_printf_i+0x142>
 8007fac:	6923      	ldr	r3, [r4, #16]
 8007fae:	6861      	ldr	r1, [r4, #4]
 8007fb0:	4299      	cmp	r1, r3
 8007fb2:	bfde      	ittt	le
 8007fb4:	2330      	movle	r3, #48	@ 0x30
 8007fb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007fba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007fbe:	1b92      	subs	r2, r2, r6
 8007fc0:	6122      	str	r2, [r4, #16]
 8007fc2:	f8cd a000 	str.w	sl, [sp]
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	aa03      	add	r2, sp, #12
 8007fca:	4621      	mov	r1, r4
 8007fcc:	4640      	mov	r0, r8
 8007fce:	f7ff fee7 	bl	8007da0 <_printf_common>
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d14a      	bne.n	800806c <_printf_i+0x1f0>
 8007fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8007fda:	b004      	add	sp, #16
 8007fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	f043 0320 	orr.w	r3, r3, #32
 8007fe6:	6023      	str	r3, [r4, #0]
 8007fe8:	4832      	ldr	r0, [pc, #200]	@ (80080b4 <_printf_i+0x238>)
 8007fea:	2778      	movs	r7, #120	@ 0x78
 8007fec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	6831      	ldr	r1, [r6, #0]
 8007ff4:	061f      	lsls	r7, r3, #24
 8007ff6:	f851 5b04 	ldr.w	r5, [r1], #4
 8007ffa:	d402      	bmi.n	8008002 <_printf_i+0x186>
 8007ffc:	065f      	lsls	r7, r3, #25
 8007ffe:	bf48      	it	mi
 8008000:	b2ad      	uxthmi	r5, r5
 8008002:	6031      	str	r1, [r6, #0]
 8008004:	07d9      	lsls	r1, r3, #31
 8008006:	bf44      	itt	mi
 8008008:	f043 0320 	orrmi.w	r3, r3, #32
 800800c:	6023      	strmi	r3, [r4, #0]
 800800e:	b11d      	cbz	r5, 8008018 <_printf_i+0x19c>
 8008010:	2310      	movs	r3, #16
 8008012:	e7ad      	b.n	8007f70 <_printf_i+0xf4>
 8008014:	4826      	ldr	r0, [pc, #152]	@ (80080b0 <_printf_i+0x234>)
 8008016:	e7e9      	b.n	8007fec <_printf_i+0x170>
 8008018:	6823      	ldr	r3, [r4, #0]
 800801a:	f023 0320 	bic.w	r3, r3, #32
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	e7f6      	b.n	8008010 <_printf_i+0x194>
 8008022:	4616      	mov	r6, r2
 8008024:	e7bd      	b.n	8007fa2 <_printf_i+0x126>
 8008026:	6833      	ldr	r3, [r6, #0]
 8008028:	6825      	ldr	r5, [r4, #0]
 800802a:	6961      	ldr	r1, [r4, #20]
 800802c:	1d18      	adds	r0, r3, #4
 800802e:	6030      	str	r0, [r6, #0]
 8008030:	062e      	lsls	r6, r5, #24
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	d501      	bpl.n	800803a <_printf_i+0x1be>
 8008036:	6019      	str	r1, [r3, #0]
 8008038:	e002      	b.n	8008040 <_printf_i+0x1c4>
 800803a:	0668      	lsls	r0, r5, #25
 800803c:	d5fb      	bpl.n	8008036 <_printf_i+0x1ba>
 800803e:	8019      	strh	r1, [r3, #0]
 8008040:	2300      	movs	r3, #0
 8008042:	6123      	str	r3, [r4, #16]
 8008044:	4616      	mov	r6, r2
 8008046:	e7bc      	b.n	8007fc2 <_printf_i+0x146>
 8008048:	6833      	ldr	r3, [r6, #0]
 800804a:	1d1a      	adds	r2, r3, #4
 800804c:	6032      	str	r2, [r6, #0]
 800804e:	681e      	ldr	r6, [r3, #0]
 8008050:	6862      	ldr	r2, [r4, #4]
 8008052:	2100      	movs	r1, #0
 8008054:	4630      	mov	r0, r6
 8008056:	f7f8 f8cb 	bl	80001f0 <memchr>
 800805a:	b108      	cbz	r0, 8008060 <_printf_i+0x1e4>
 800805c:	1b80      	subs	r0, r0, r6
 800805e:	6060      	str	r0, [r4, #4]
 8008060:	6863      	ldr	r3, [r4, #4]
 8008062:	6123      	str	r3, [r4, #16]
 8008064:	2300      	movs	r3, #0
 8008066:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800806a:	e7aa      	b.n	8007fc2 <_printf_i+0x146>
 800806c:	6923      	ldr	r3, [r4, #16]
 800806e:	4632      	mov	r2, r6
 8008070:	4649      	mov	r1, r9
 8008072:	4640      	mov	r0, r8
 8008074:	47d0      	blx	sl
 8008076:	3001      	adds	r0, #1
 8008078:	d0ad      	beq.n	8007fd6 <_printf_i+0x15a>
 800807a:	6823      	ldr	r3, [r4, #0]
 800807c:	079b      	lsls	r3, r3, #30
 800807e:	d413      	bmi.n	80080a8 <_printf_i+0x22c>
 8008080:	68e0      	ldr	r0, [r4, #12]
 8008082:	9b03      	ldr	r3, [sp, #12]
 8008084:	4298      	cmp	r0, r3
 8008086:	bfb8      	it	lt
 8008088:	4618      	movlt	r0, r3
 800808a:	e7a6      	b.n	8007fda <_printf_i+0x15e>
 800808c:	2301      	movs	r3, #1
 800808e:	4632      	mov	r2, r6
 8008090:	4649      	mov	r1, r9
 8008092:	4640      	mov	r0, r8
 8008094:	47d0      	blx	sl
 8008096:	3001      	adds	r0, #1
 8008098:	d09d      	beq.n	8007fd6 <_printf_i+0x15a>
 800809a:	3501      	adds	r5, #1
 800809c:	68e3      	ldr	r3, [r4, #12]
 800809e:	9903      	ldr	r1, [sp, #12]
 80080a0:	1a5b      	subs	r3, r3, r1
 80080a2:	42ab      	cmp	r3, r5
 80080a4:	dcf2      	bgt.n	800808c <_printf_i+0x210>
 80080a6:	e7eb      	b.n	8008080 <_printf_i+0x204>
 80080a8:	2500      	movs	r5, #0
 80080aa:	f104 0619 	add.w	r6, r4, #25
 80080ae:	e7f5      	b.n	800809c <_printf_i+0x220>
 80080b0:	08008589 	.word	0x08008589
 80080b4:	0800859a 	.word	0x0800859a

080080b8 <__sflush_r>:
 80080b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080c0:	0716      	lsls	r6, r2, #28
 80080c2:	4605      	mov	r5, r0
 80080c4:	460c      	mov	r4, r1
 80080c6:	d454      	bmi.n	8008172 <__sflush_r+0xba>
 80080c8:	684b      	ldr	r3, [r1, #4]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	dc02      	bgt.n	80080d4 <__sflush_r+0x1c>
 80080ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	dd48      	ble.n	8008166 <__sflush_r+0xae>
 80080d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80080d6:	2e00      	cmp	r6, #0
 80080d8:	d045      	beq.n	8008166 <__sflush_r+0xae>
 80080da:	2300      	movs	r3, #0
 80080dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80080e0:	682f      	ldr	r7, [r5, #0]
 80080e2:	6a21      	ldr	r1, [r4, #32]
 80080e4:	602b      	str	r3, [r5, #0]
 80080e6:	d030      	beq.n	800814a <__sflush_r+0x92>
 80080e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80080ea:	89a3      	ldrh	r3, [r4, #12]
 80080ec:	0759      	lsls	r1, r3, #29
 80080ee:	d505      	bpl.n	80080fc <__sflush_r+0x44>
 80080f0:	6863      	ldr	r3, [r4, #4]
 80080f2:	1ad2      	subs	r2, r2, r3
 80080f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80080f6:	b10b      	cbz	r3, 80080fc <__sflush_r+0x44>
 80080f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80080fa:	1ad2      	subs	r2, r2, r3
 80080fc:	2300      	movs	r3, #0
 80080fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008100:	6a21      	ldr	r1, [r4, #32]
 8008102:	4628      	mov	r0, r5
 8008104:	47b0      	blx	r6
 8008106:	1c43      	adds	r3, r0, #1
 8008108:	89a3      	ldrh	r3, [r4, #12]
 800810a:	d106      	bne.n	800811a <__sflush_r+0x62>
 800810c:	6829      	ldr	r1, [r5, #0]
 800810e:	291d      	cmp	r1, #29
 8008110:	d82b      	bhi.n	800816a <__sflush_r+0xb2>
 8008112:	4a2a      	ldr	r2, [pc, #168]	@ (80081bc <__sflush_r+0x104>)
 8008114:	40ca      	lsrs	r2, r1
 8008116:	07d6      	lsls	r6, r2, #31
 8008118:	d527      	bpl.n	800816a <__sflush_r+0xb2>
 800811a:	2200      	movs	r2, #0
 800811c:	6062      	str	r2, [r4, #4]
 800811e:	04d9      	lsls	r1, r3, #19
 8008120:	6922      	ldr	r2, [r4, #16]
 8008122:	6022      	str	r2, [r4, #0]
 8008124:	d504      	bpl.n	8008130 <__sflush_r+0x78>
 8008126:	1c42      	adds	r2, r0, #1
 8008128:	d101      	bne.n	800812e <__sflush_r+0x76>
 800812a:	682b      	ldr	r3, [r5, #0]
 800812c:	b903      	cbnz	r3, 8008130 <__sflush_r+0x78>
 800812e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008132:	602f      	str	r7, [r5, #0]
 8008134:	b1b9      	cbz	r1, 8008166 <__sflush_r+0xae>
 8008136:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800813a:	4299      	cmp	r1, r3
 800813c:	d002      	beq.n	8008144 <__sflush_r+0x8c>
 800813e:	4628      	mov	r0, r5
 8008140:	f7ff fa9c 	bl	800767c <_free_r>
 8008144:	2300      	movs	r3, #0
 8008146:	6363      	str	r3, [r4, #52]	@ 0x34
 8008148:	e00d      	b.n	8008166 <__sflush_r+0xae>
 800814a:	2301      	movs	r3, #1
 800814c:	4628      	mov	r0, r5
 800814e:	47b0      	blx	r6
 8008150:	4602      	mov	r2, r0
 8008152:	1c50      	adds	r0, r2, #1
 8008154:	d1c9      	bne.n	80080ea <__sflush_r+0x32>
 8008156:	682b      	ldr	r3, [r5, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d0c6      	beq.n	80080ea <__sflush_r+0x32>
 800815c:	2b1d      	cmp	r3, #29
 800815e:	d001      	beq.n	8008164 <__sflush_r+0xac>
 8008160:	2b16      	cmp	r3, #22
 8008162:	d11e      	bne.n	80081a2 <__sflush_r+0xea>
 8008164:	602f      	str	r7, [r5, #0]
 8008166:	2000      	movs	r0, #0
 8008168:	e022      	b.n	80081b0 <__sflush_r+0xf8>
 800816a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800816e:	b21b      	sxth	r3, r3
 8008170:	e01b      	b.n	80081aa <__sflush_r+0xf2>
 8008172:	690f      	ldr	r7, [r1, #16]
 8008174:	2f00      	cmp	r7, #0
 8008176:	d0f6      	beq.n	8008166 <__sflush_r+0xae>
 8008178:	0793      	lsls	r3, r2, #30
 800817a:	680e      	ldr	r6, [r1, #0]
 800817c:	bf08      	it	eq
 800817e:	694b      	ldreq	r3, [r1, #20]
 8008180:	600f      	str	r7, [r1, #0]
 8008182:	bf18      	it	ne
 8008184:	2300      	movne	r3, #0
 8008186:	eba6 0807 	sub.w	r8, r6, r7
 800818a:	608b      	str	r3, [r1, #8]
 800818c:	f1b8 0f00 	cmp.w	r8, #0
 8008190:	dde9      	ble.n	8008166 <__sflush_r+0xae>
 8008192:	6a21      	ldr	r1, [r4, #32]
 8008194:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008196:	4643      	mov	r3, r8
 8008198:	463a      	mov	r2, r7
 800819a:	4628      	mov	r0, r5
 800819c:	47b0      	blx	r6
 800819e:	2800      	cmp	r0, #0
 80081a0:	dc08      	bgt.n	80081b4 <__sflush_r+0xfc>
 80081a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	f04f 30ff 	mov.w	r0, #4294967295
 80081b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081b4:	4407      	add	r7, r0
 80081b6:	eba8 0800 	sub.w	r8, r8, r0
 80081ba:	e7e7      	b.n	800818c <__sflush_r+0xd4>
 80081bc:	20400001 	.word	0x20400001

080081c0 <_fflush_r>:
 80081c0:	b538      	push	{r3, r4, r5, lr}
 80081c2:	690b      	ldr	r3, [r1, #16]
 80081c4:	4605      	mov	r5, r0
 80081c6:	460c      	mov	r4, r1
 80081c8:	b913      	cbnz	r3, 80081d0 <_fflush_r+0x10>
 80081ca:	2500      	movs	r5, #0
 80081cc:	4628      	mov	r0, r5
 80081ce:	bd38      	pop	{r3, r4, r5, pc}
 80081d0:	b118      	cbz	r0, 80081da <_fflush_r+0x1a>
 80081d2:	6a03      	ldr	r3, [r0, #32]
 80081d4:	b90b      	cbnz	r3, 80081da <_fflush_r+0x1a>
 80081d6:	f7ff f813 	bl	8007200 <__sinit>
 80081da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d0f3      	beq.n	80081ca <_fflush_r+0xa>
 80081e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80081e4:	07d0      	lsls	r0, r2, #31
 80081e6:	d404      	bmi.n	80081f2 <_fflush_r+0x32>
 80081e8:	0599      	lsls	r1, r3, #22
 80081ea:	d402      	bmi.n	80081f2 <_fflush_r+0x32>
 80081ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80081ee:	f7ff fa34 	bl	800765a <__retarget_lock_acquire_recursive>
 80081f2:	4628      	mov	r0, r5
 80081f4:	4621      	mov	r1, r4
 80081f6:	f7ff ff5f 	bl	80080b8 <__sflush_r>
 80081fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80081fc:	07da      	lsls	r2, r3, #31
 80081fe:	4605      	mov	r5, r0
 8008200:	d4e4      	bmi.n	80081cc <_fflush_r+0xc>
 8008202:	89a3      	ldrh	r3, [r4, #12]
 8008204:	059b      	lsls	r3, r3, #22
 8008206:	d4e1      	bmi.n	80081cc <_fflush_r+0xc>
 8008208:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800820a:	f7ff fa27 	bl	800765c <__retarget_lock_release_recursive>
 800820e:	e7dd      	b.n	80081cc <_fflush_r+0xc>

08008210 <__swhatbuf_r>:
 8008210:	b570      	push	{r4, r5, r6, lr}
 8008212:	460c      	mov	r4, r1
 8008214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008218:	2900      	cmp	r1, #0
 800821a:	b096      	sub	sp, #88	@ 0x58
 800821c:	4615      	mov	r5, r2
 800821e:	461e      	mov	r6, r3
 8008220:	da0d      	bge.n	800823e <__swhatbuf_r+0x2e>
 8008222:	89a3      	ldrh	r3, [r4, #12]
 8008224:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008228:	f04f 0100 	mov.w	r1, #0
 800822c:	bf14      	ite	ne
 800822e:	2340      	movne	r3, #64	@ 0x40
 8008230:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008234:	2000      	movs	r0, #0
 8008236:	6031      	str	r1, [r6, #0]
 8008238:	602b      	str	r3, [r5, #0]
 800823a:	b016      	add	sp, #88	@ 0x58
 800823c:	bd70      	pop	{r4, r5, r6, pc}
 800823e:	466a      	mov	r2, sp
 8008240:	f000 f862 	bl	8008308 <_fstat_r>
 8008244:	2800      	cmp	r0, #0
 8008246:	dbec      	blt.n	8008222 <__swhatbuf_r+0x12>
 8008248:	9901      	ldr	r1, [sp, #4]
 800824a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800824e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008252:	4259      	negs	r1, r3
 8008254:	4159      	adcs	r1, r3
 8008256:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800825a:	e7eb      	b.n	8008234 <__swhatbuf_r+0x24>

0800825c <__smakebuf_r>:
 800825c:	898b      	ldrh	r3, [r1, #12]
 800825e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008260:	079d      	lsls	r5, r3, #30
 8008262:	4606      	mov	r6, r0
 8008264:	460c      	mov	r4, r1
 8008266:	d507      	bpl.n	8008278 <__smakebuf_r+0x1c>
 8008268:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800826c:	6023      	str	r3, [r4, #0]
 800826e:	6123      	str	r3, [r4, #16]
 8008270:	2301      	movs	r3, #1
 8008272:	6163      	str	r3, [r4, #20]
 8008274:	b003      	add	sp, #12
 8008276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008278:	ab01      	add	r3, sp, #4
 800827a:	466a      	mov	r2, sp
 800827c:	f7ff ffc8 	bl	8008210 <__swhatbuf_r>
 8008280:	9f00      	ldr	r7, [sp, #0]
 8008282:	4605      	mov	r5, r0
 8008284:	4639      	mov	r1, r7
 8008286:	4630      	mov	r0, r6
 8008288:	f7ff fa64 	bl	8007754 <_malloc_r>
 800828c:	b948      	cbnz	r0, 80082a2 <__smakebuf_r+0x46>
 800828e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008292:	059a      	lsls	r2, r3, #22
 8008294:	d4ee      	bmi.n	8008274 <__smakebuf_r+0x18>
 8008296:	f023 0303 	bic.w	r3, r3, #3
 800829a:	f043 0302 	orr.w	r3, r3, #2
 800829e:	81a3      	strh	r3, [r4, #12]
 80082a0:	e7e2      	b.n	8008268 <__smakebuf_r+0xc>
 80082a2:	89a3      	ldrh	r3, [r4, #12]
 80082a4:	6020      	str	r0, [r4, #0]
 80082a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082aa:	81a3      	strh	r3, [r4, #12]
 80082ac:	9b01      	ldr	r3, [sp, #4]
 80082ae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80082b2:	b15b      	cbz	r3, 80082cc <__smakebuf_r+0x70>
 80082b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80082b8:	4630      	mov	r0, r6
 80082ba:	f000 f837 	bl	800832c <_isatty_r>
 80082be:	b128      	cbz	r0, 80082cc <__smakebuf_r+0x70>
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	f023 0303 	bic.w	r3, r3, #3
 80082c6:	f043 0301 	orr.w	r3, r3, #1
 80082ca:	81a3      	strh	r3, [r4, #12]
 80082cc:	89a3      	ldrh	r3, [r4, #12]
 80082ce:	431d      	orrs	r5, r3
 80082d0:	81a5      	strh	r5, [r4, #12]
 80082d2:	e7cf      	b.n	8008274 <__smakebuf_r+0x18>

080082d4 <memmove>:
 80082d4:	4288      	cmp	r0, r1
 80082d6:	b510      	push	{r4, lr}
 80082d8:	eb01 0402 	add.w	r4, r1, r2
 80082dc:	d902      	bls.n	80082e4 <memmove+0x10>
 80082de:	4284      	cmp	r4, r0
 80082e0:	4623      	mov	r3, r4
 80082e2:	d807      	bhi.n	80082f4 <memmove+0x20>
 80082e4:	1e43      	subs	r3, r0, #1
 80082e6:	42a1      	cmp	r1, r4
 80082e8:	d008      	beq.n	80082fc <memmove+0x28>
 80082ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80082ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80082f2:	e7f8      	b.n	80082e6 <memmove+0x12>
 80082f4:	4402      	add	r2, r0
 80082f6:	4601      	mov	r1, r0
 80082f8:	428a      	cmp	r2, r1
 80082fa:	d100      	bne.n	80082fe <memmove+0x2a>
 80082fc:	bd10      	pop	{r4, pc}
 80082fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008302:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008306:	e7f7      	b.n	80082f8 <memmove+0x24>

08008308 <_fstat_r>:
 8008308:	b538      	push	{r3, r4, r5, lr}
 800830a:	4d07      	ldr	r5, [pc, #28]	@ (8008328 <_fstat_r+0x20>)
 800830c:	2300      	movs	r3, #0
 800830e:	4604      	mov	r4, r0
 8008310:	4608      	mov	r0, r1
 8008312:	4611      	mov	r1, r2
 8008314:	602b      	str	r3, [r5, #0]
 8008316:	f7f9 face 	bl	80018b6 <_fstat>
 800831a:	1c43      	adds	r3, r0, #1
 800831c:	d102      	bne.n	8008324 <_fstat_r+0x1c>
 800831e:	682b      	ldr	r3, [r5, #0]
 8008320:	b103      	cbz	r3, 8008324 <_fstat_r+0x1c>
 8008322:	6023      	str	r3, [r4, #0]
 8008324:	bd38      	pop	{r3, r4, r5, pc}
 8008326:	bf00      	nop
 8008328:	20011558 	.word	0x20011558

0800832c <_isatty_r>:
 800832c:	b538      	push	{r3, r4, r5, lr}
 800832e:	4d06      	ldr	r5, [pc, #24]	@ (8008348 <_isatty_r+0x1c>)
 8008330:	2300      	movs	r3, #0
 8008332:	4604      	mov	r4, r0
 8008334:	4608      	mov	r0, r1
 8008336:	602b      	str	r3, [r5, #0]
 8008338:	f7f9 facd 	bl	80018d6 <_isatty>
 800833c:	1c43      	adds	r3, r0, #1
 800833e:	d102      	bne.n	8008346 <_isatty_r+0x1a>
 8008340:	682b      	ldr	r3, [r5, #0]
 8008342:	b103      	cbz	r3, 8008346 <_isatty_r+0x1a>
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	bd38      	pop	{r3, r4, r5, pc}
 8008348:	20011558 	.word	0x20011558

0800834c <_sbrk_r>:
 800834c:	b538      	push	{r3, r4, r5, lr}
 800834e:	4d06      	ldr	r5, [pc, #24]	@ (8008368 <_sbrk_r+0x1c>)
 8008350:	2300      	movs	r3, #0
 8008352:	4604      	mov	r4, r0
 8008354:	4608      	mov	r0, r1
 8008356:	602b      	str	r3, [r5, #0]
 8008358:	f7f9 fad6 	bl	8001908 <_sbrk>
 800835c:	1c43      	adds	r3, r0, #1
 800835e:	d102      	bne.n	8008366 <_sbrk_r+0x1a>
 8008360:	682b      	ldr	r3, [r5, #0]
 8008362:	b103      	cbz	r3, 8008366 <_sbrk_r+0x1a>
 8008364:	6023      	str	r3, [r4, #0]
 8008366:	bd38      	pop	{r3, r4, r5, pc}
 8008368:	20011558 	.word	0x20011558

0800836c <_realloc_r>:
 800836c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008370:	4607      	mov	r7, r0
 8008372:	4614      	mov	r4, r2
 8008374:	460d      	mov	r5, r1
 8008376:	b921      	cbnz	r1, 8008382 <_realloc_r+0x16>
 8008378:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800837c:	4611      	mov	r1, r2
 800837e:	f7ff b9e9 	b.w	8007754 <_malloc_r>
 8008382:	b92a      	cbnz	r2, 8008390 <_realloc_r+0x24>
 8008384:	f7ff f97a 	bl	800767c <_free_r>
 8008388:	4625      	mov	r5, r4
 800838a:	4628      	mov	r0, r5
 800838c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008390:	f000 f81a 	bl	80083c8 <_malloc_usable_size_r>
 8008394:	4284      	cmp	r4, r0
 8008396:	4606      	mov	r6, r0
 8008398:	d802      	bhi.n	80083a0 <_realloc_r+0x34>
 800839a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800839e:	d8f4      	bhi.n	800838a <_realloc_r+0x1e>
 80083a0:	4621      	mov	r1, r4
 80083a2:	4638      	mov	r0, r7
 80083a4:	f7ff f9d6 	bl	8007754 <_malloc_r>
 80083a8:	4680      	mov	r8, r0
 80083aa:	b908      	cbnz	r0, 80083b0 <_realloc_r+0x44>
 80083ac:	4645      	mov	r5, r8
 80083ae:	e7ec      	b.n	800838a <_realloc_r+0x1e>
 80083b0:	42b4      	cmp	r4, r6
 80083b2:	4622      	mov	r2, r4
 80083b4:	4629      	mov	r1, r5
 80083b6:	bf28      	it	cs
 80083b8:	4632      	movcs	r2, r6
 80083ba:	f7ff f950 	bl	800765e <memcpy>
 80083be:	4629      	mov	r1, r5
 80083c0:	4638      	mov	r0, r7
 80083c2:	f7ff f95b 	bl	800767c <_free_r>
 80083c6:	e7f1      	b.n	80083ac <_realloc_r+0x40>

080083c8 <_malloc_usable_size_r>:
 80083c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083cc:	1f18      	subs	r0, r3, #4
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	bfbc      	itt	lt
 80083d2:	580b      	ldrlt	r3, [r1, r0]
 80083d4:	18c0      	addlt	r0, r0, r3
 80083d6:	4770      	bx	lr

080083d8 <_init>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr

080083e4 <_fini>:
 80083e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e6:	bf00      	nop
 80083e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ea:	bc08      	pop	{r3}
 80083ec:	469e      	mov	lr, r3
 80083ee:	4770      	bx	lr
