Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 1a7a790f8e6e4f198ecc5c5a9a2eaf2c --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Problem4Sim_behav xil_defaultlib.Problem4Sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v:42]
WARNING: [VRFC 10-278] actual bit length 35 differs from formal bit length 4 for port a [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/Problem4Mod.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cIn [/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem4/Problem4.srcs/sources_1/new/RCA4Bit.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BitSlice
Compiling module xil_defaultlib.RCA4Bit
Compiling module xil_defaultlib.Problem4Mod
Compiling module xil_defaultlib.Problem4Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Problem4Sim_behav
