Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/NEW/TYUT/Vivado/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c03be57057064d13995c8b65c59a0967 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot adc128s102_driver_tb_behav xil_defaultlib.adc128s102_driver_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/NEW/TYUT/FPGA/Project/SilverDivision/模数数模转换/adc128s102_driver/adc128s102_driver.srcs/sources_1/new/adc128s102_driver.v" Line 1. Module adc128s102_driver_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adc128s102_driver_default
Compiling module xil_defaultlib.adc128s102_driver_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot adc128s102_driver_tb_behav
