<annotationInfo>
<annotationInfo>
<item  id="9" filename="fir.cpp" linenumber="20" name="tmp_2" contextFuncName="fir" moduleName="fir" rtlName="tmp_2_fu_134_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="14" filename="fir.cpp" linenumber="18" name="i_cast" contextFuncName="fir" moduleName="fir" rtlName="i_cast_fu_140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="15" filename="fir.cpp" linenumber="18" name="tmp" contextFuncName="fir" moduleName="fir" rtlName="tmp_fu_144_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="20" filename="fir.cpp" linenumber="19" name="tmp_1" contextFuncName="fir" moduleName="fir" rtlName="tmp_1_fu_152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="23" filename="fir.cpp" linenumber="23" name="tmp_3" contextFuncName="fir" moduleName="fir" rtlName="grp_fu_127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="24" filename="fir.cpp" linenumber="23" name="tmp_4" contextFuncName="fir" moduleName="fir" rtlName="tmp_4_fu_158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="27" filename="fir.cpp" linenumber="23" name="tmp_5" contextFuncName="fir" moduleName="fir" rtlName="tmp_5_fu_163_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="33" filename="fir.cpp" linenumber="24" name="tmp_6" contextFuncName="fir" moduleName="fir" rtlName="tmp_6_fu_171_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="40" filename="fir.cpp" linenumber="20" name="acc_1" contextFuncName="fir" moduleName="fir" rtlName="acc_1_fu_176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<item  id="41" filename="fir.cpp" linenumber="18" name="i_1" contextFuncName="fir" moduleName="fir" rtlName="grp_fu_127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\Git_Workspace\HighLevelSynthesis\Parallel_Programming_for_FPGAs\Chapter2_FIR\version1"><\/item>
<\/annotationInfo>
</annotationInfo>
