[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Loop/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/Loop/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<29> l<1:1> el<16:10>
    n<> u<29> t<Description> p<112> c<28> s<47> l<1:1> el<4:10>
      n<> u<28> t<Module_declaration> p<29> c<6> l<1:1> el<4:10>
        n<> u<6> t<Module_nonansi_header> p<28> c<2> s<16> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:11> el<1:11>
          n<> u<5> t<Port_list> p<6> l<1:11> el<1:13>
        n<> u<16> t<Module_item> p<28> c<15> s<26> l<2:4> el<2:14>
          n<> u<15> t<Non_port_module_item> p<16> c<14> l<2:4> el<2:14>
            n<> u<14> t<Module_or_generate_item> p<15> c<13> l<2:4> el<2:14>
              n<> u<13> t<Module_instantiation> p<14> c<7> l<2:4> el<2:14>
                n<test> u<7> t<STRING_CONST> p<13> s<12> l<2:4> el<2:8>
                n<> u<12> t<Hierarchical_instance> p<13> c<9> l<2:9> el<2:13>
                  n<> u<9> t<Name_of_instance> p<12> c<8> s<11> l<2:9> el<2:11>
                    n<u1> u<8> t<STRING_CONST> p<9> l<2:9> el<2:11>
                  n<> u<11> t<Port_connection_list> p<12> c<10> l<2:12> el<2:12>
                    n<> u<10> t<Ordered_port_connection> p<11> l<2:12> el<2:12>
        n<> u<26> t<Module_item> p<28> c<25> s<27> l<3:4> el<3:14>
          n<> u<25> t<Non_port_module_item> p<26> c<24> l<3:4> el<3:14>
            n<> u<24> t<Module_or_generate_item> p<25> c<23> l<3:4> el<3:14>
              n<> u<23> t<Module_instantiation> p<24> c<17> l<3:4> el<3:14>
                n<loop> u<17> t<STRING_CONST> p<23> s<22> l<3:4> el<3:8>
                n<> u<22> t<Hierarchical_instance> p<23> c<19> l<3:9> el<3:13>
                  n<> u<19> t<Name_of_instance> p<22> c<18> s<21> l<3:9> el<3:11>
                    n<u2> u<18> t<STRING_CONST> p<19> l<3:9> el<3:11>
                  n<> u<21> t<Port_connection_list> p<22> c<20> l<3:12> el<3:12>
                    n<> u<20> t<Ordered_port_connection> p<21> l<3:12> el<3:12>
        n<> u<27> t<ENDMODULE> p<28> l<4:1> el<4:10>
    n<> u<47> t<Description> p<112> c<46> s<111> l<6:1> el<8:10>
      n<> u<46> t<Module_declaration> p<47> c<34> l<6:1> el<8:10>
        n<> u<34> t<Module_nonansi_header> p<46> c<30> s<44> l<6:1> el<6:15>
          n<module> u<30> t<Module_keyword> p<34> s<31> l<6:1> el<6:7>
          n<loop> u<31> t<STRING_CONST> p<34> s<32> l<6:8> el<6:12>
          n<> u<32> t<Package_import_declaration_list> p<34> s<33> l<6:12> el<6:12>
          n<> u<33> t<Port_list> p<34> l<6:12> el<6:14>
        n<> u<44> t<Module_item> p<46> c<43> s<45> l<7:4> el<7:14>
          n<> u<43> t<Non_port_module_item> p<44> c<42> l<7:4> el<7:14>
            n<> u<42> t<Module_or_generate_item> p<43> c<41> l<7:4> el<7:14>
              n<> u<41> t<Module_instantiation> p<42> c<35> l<7:4> el<7:14>
                n<loop> u<35> t<STRING_CONST> p<41> s<40> l<7:4> el<7:8>
                n<> u<40> t<Hierarchical_instance> p<41> c<37> l<7:9> el<7:13>
                  n<> u<37> t<Name_of_instance> p<40> c<36> s<39> l<7:9> el<7:11>
                    n<u1> u<36> t<STRING_CONST> p<37> l<7:9> el<7:11>
                  n<> u<39> t<Port_connection_list> p<40> c<38> l<7:12> el<7:12>
                    n<> u<38> t<Ordered_port_connection> p<39> l<7:12> el<7:12>
        n<> u<45> t<ENDMODULE> p<46> l<8:1> el<8:10>
    n<> u<111> t<Description> p<112> c<110> l<10:1> el<16:10>
      n<> u<110> t<Module_declaration> p<111> c<52> l<10:1> el<16:10>
        n<> u<52> t<Module_nonansi_header> p<110> c<48> s<69> l<10:1> el<10:15>
          n<module> u<48> t<Module_keyword> p<52> s<49> l<10:1> el<10:7>
          n<test> u<49> t<STRING_CONST> p<52> s<50> l<10:8> el<10:12>
          n<> u<50> t<Package_import_declaration_list> p<52> s<51> l<10:12> el<10:12>
          n<> u<51> t<Port_list> p<52> l<10:12> el<10:14>
        n<> u<69> t<Module_item> p<110> c<68> s<108> l<12:4> el<12:35>
          n<> u<68> t<Non_port_module_item> p<69> c<67> l<12:4> el<12:35>
            n<> u<67> t<Module_or_generate_item> p<68> c<66> l<12:4> el<12:35>
              n<> u<66> t<Module_common_item> p<67> c<65> l<12:4> el<12:35>
                n<> u<65> t<Module_or_generate_item_declaration> p<66> c<64> l<12:4> el<12:35>
                  n<> u<64> t<Package_or_generate_item_declaration> p<65> c<63> l<12:4> el<12:35>
                    n<> u<63> t<Parameter_declaration> p<64> c<53> l<12:4> el<12:34>
                      n<> u<53> t<Data_type_or_implicit> p<63> s<62> l<12:14> el<12:14>
                      n<> u<62> t<Param_assignment_list> p<63> c<61> l<12:14> el<12:34>
                        n<> u<61> t<Param_assignment> p<62> c<54> l<12:14> el<12:34>
                          n<bht_row_width_p> u<54> t<STRING_CONST> p<61> s<60> l<12:14> el<12:29>
                          n<> u<60> t<Constant_param_expression> p<61> c<59> l<12:32> el<12:34>
                            n<> u<59> t<Constant_mintypmax_expression> p<60> c<58> l<12:32> el<12:34>
                              n<> u<58> t<Constant_expression> p<59> c<57> l<12:32> el<12:34>
                                n<> u<57> t<Constant_primary> p<58> c<56> l<12:32> el<12:34>
                                  n<> u<56> t<Primary_literal> p<57> c<55> l<12:32> el<12:34>
                                    n<10> u<55> t<INT_CONST> p<56> l<12:32> el<12:34>
        n<> u<108> t<Module_item> p<110> c<107> s<109> l<13:4> el<15:7>
          n<> u<107> t<Non_port_module_item> p<108> c<106> l<13:4> el<15:7>
            n<> u<106> t<Module_or_generate_item> p<107> c<105> l<13:4> el<15:7>
              n<> u<105> t<Module_common_item> p<106> c<104> l<13:4> el<15:7>
                n<> u<104> t<Conditional_generate_construct> p<105> c<103> l<13:4> el<15:7>
                  n<> u<103> t<If_generate_construct> p<104> c<102> l<13:4> el<15:7>
                    n<> u<102> t<IF> p<103> s<73> l<13:4> el<13:6>
                    n<> u<73> t<Constant_expression> p<103> c<72> s<101> l<13:8> el<13:23>
                      n<> u<72> t<Constant_primary> p<73> c<71> l<13:8> el<13:23>
                        n<> u<71> t<Primary_literal> p<72> c<70> l<13:8> el<13:23>
                          n<bht_row_width_p> u<70> t<STRING_CONST> p<71> l<13:8> el<13:23>
                    n<> u<101> t<Generate_item> p<103> c<100> l<13:25> el<15:7>
                      n<> u<100> t<Generate_begin_end_block> p<101> c<98> l<13:25> el<15:7>
                        n<> u<98> t<Generate_item> p<100> c<97> s<99> l<14:6> el<14:54>
                          n<> u<97> t<Module_or_generate_item> p<98> c<96> l<14:6> el<14:54>
                            n<> u<96> t<Module_instantiation> p<97> c<74> l<14:6> el<14:54>
                              n<test> u<74> t<STRING_CONST> p<96> s<90> l<14:6> el<14:10>
                              n<> u<90> t<Parameter_value_assignment> p<96> c<89> s<95> l<14:11> el<14:49>
                                n<> u<89> t<Parameter_assignment_list> p<90> c<88> l<14:13> el<14:48>
                                  n<> u<88> t<Named_parameter_assignment> p<89> c<75> l<14:13> el<14:48>
                                    n<bht_row_width_p> u<75> t<STRING_CONST> p<88> s<87> l<14:14> el<14:29>
                                    n<> u<87> t<Param_expression> p<88> c<86> l<14:30> el<14:47>
                                      n<> u<86> t<Mintypmax_expression> p<87> c<85> l<14:30> el<14:47>
                                        n<> u<85> t<Expression> p<86> c<79> l<14:30> el<14:47>
                                          n<> u<79> t<Expression> p<85> c<78> s<84> l<14:30> el<14:45>
                                            n<> u<78> t<Primary> p<79> c<77> l<14:30> el<14:45>
                                              n<> u<77> t<Primary_literal> p<78> c<76> l<14:30> el<14:45>
                                                n<bht_row_width_p> u<76> t<STRING_CONST> p<77> l<14:30> el<14:45>
                                          n<> u<84> t<BinOp_Minus> p<85> s<83> l<14:45> el<14:46>
                                          n<> u<83> t<Expression> p<85> c<82> l<14:46> el<14:47>
                                            n<> u<82> t<Primary> p<83> c<81> l<14:46> el<14:47>
                                              n<> u<81> t<Primary_literal> p<82> c<80> l<14:46> el<14:47>
                                                n<2> u<80> t<INT_CONST> p<81> l<14:46> el<14:47>
                              n<> u<95> t<Hierarchical_instance> p<96> c<92> l<14:50> el<14:53>
                                n<> u<92> t<Name_of_instance> p<95> c<91> s<94> l<14:50> el<14:51>
                                  n<u> u<91> t<STRING_CONST> p<92> l<14:50> el<14:51>
                                n<> u<94> t<Port_connection_list> p<95> c<93> l<14:52> el<14:52>
                                  n<> u<93> t<Ordered_port_connection> p<94> l<14:52> el<14:52>
                        n<> u<99> t<END> p<100> l<15:4> el<15:7>
        n<> u<109> t<ENDMODULE> p<110> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:6:1: No timescale set for "loop".
[WRN:PA0205] ${SURELOG_DIR}/tests/Loop/dut.sv:10:1: No timescale set for "test".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:6:1: Compile module "work@loop".
[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:10:1: Compile module "work@test".
[INF:CP0303] ${SURELOG_DIR}/tests/Loop/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               1
Design                                                 1
GenIf                                                  1
Identifier                                             3
Module                                                 3
ModuleTypespec                                         3
ParamAssign                                            1
Parameter                                              1
RefModule                                              4
RefObj                                                 1
SourceFile                                             1
------------------------------------------------------------
Total:                                                21
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Loop/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/Loop/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@loop), line:6:8, endln:6:12
    |vpiParent:
    \_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
    |vpiName:work@loop
  |vpiTypespec:
  \_ModuleTypespec: (work@loop)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:work@loop
    |vpiModule:
    \_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
  |vpiDefName:work@loop
  |vpiRefModule:
  \_RefModule: work@loop (u1), line:7:4, endln:7:8
    |vpiParent:
    \_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
    |vpiName:u1
    |vpiDefName:work@loop
    |vpiActual:
    \_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test), line:10:8, endln:10:12
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.bht_row_width_p), line:12:14, endln:12:34
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |UINT:10
    |vpiName:bht_row_width_p
    |vpiFullName:work@test.bht_row_width_p
  |vpiParamAssign:
  \_ParamAssign: , line:12:14, endln:12:34
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiRhs:
    \_Constant: , line:12:32, endln:12:34
      |vpiParent:
      \_ParamAssign: , line:12:14, endln:12:34
      |vpiDecompile:10
      |vpiSize:64
      |UINT:10
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@test.bht_row_width_p), line:12:14, endln:12:34
  |vpiInternalScope:
  \_Begin: (work@test), line:13:25, endln:15:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiFullName:work@test
    |vpiTypespec:
    \_ModuleTypespec: (work@test)
      |vpiParent:
      \_Design: (unnamed)
      |vpiName:work@test
      |vpiModule:
      \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiStmt:
    \_RefModule: work@test (u), line:14:6, endln:14:10
      |vpiParent:
      \_Begin: (work@test), line:13:25, endln:15:7
      |vpiName:u
      |vpiDefName:work@test
      |vpiActual:
      \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
  |vpiDefName:work@test
  |vpiGenStmt:
  \_GenIf: , line:13:4, endln:15:7
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
    |vpiCondition:
    \_RefObj: (work@test.bht_row_width_p), line:13:8, endln:13:23
      |vpiParent:
      \_GenIf: , line:13:4, endln:15:7
      |vpiName:bht_row_width_p
      |vpiFullName:work@test.bht_row_width_p
      |vpiActual:
      \_Parameter: (work@test.bht_row_width_p), line:12:14, endln:12:34
    |vpiStmt:
    \_Begin: (work@test), line:13:25, endln:15:7
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:work@top
  |vpiTypespec:
  \_ModuleTypespec: (work@test)
  |vpiTypespec:
  \_ModuleTypespec: (work@loop)
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@test (u1), line:2:4, endln:2:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u1
    |vpiDefName:work@test
    |vpiActual:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:10:1, endln:16:10
  |vpiRefModule:
  \_RefModule: work@loop (u2), line:3:4, endln:3:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
    |vpiName:u2
    |vpiDefName:work@loop
    |vpiActual:
    \_Module: work@loop (work@loop), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:6:1, endln:8:10
|vpiTypespec:
\_ModuleTypespec: (work@loop)
|vpiTypespec:
\_ModuleTypespec: (work@test)
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/Loop/dut.sv, line:1:1, endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
