Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y1): (0,59,33,65)              | (X1,Y1): (66,119,33,65)            
| (X0,Y0): (0,59,0,32)               | (X1,Y0): (66,119,0,32)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 4            | 4           | 918      | 454      | 18      | 10      
| (X1,Y0)               | 8           | 8           | 4        | 4            | 4           | 955      | 491      | 12      | 10      
| (X1,Y1)               | 4           | 8           | 4        | 4            | 4           | 957      | 493      | 12      | 10      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                            | Buffer Output Pin     | Buffer-Load Net                              | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT0        | pixel_clk                                        | CLK                  | clkbufg_2/gopclkbufg                                    | CLKOUT                | ntclkbufg_2                                  |  ---                            |  ---            |  ---                     |  ---                         | 174             | 0                   
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT2        | clk_50m                                          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg          | CLKOUT                | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin          |  ---                            |  ---            |  ---                     | (59,59,20,20)                | 65              | 0                   
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT1        | pixel_clk_5x                                     | CLK                  | clkbufg_3/gopclkbufg                                    | CLKOUT                | ntclkbufg_3                                  |  ---                            |  ---            | (70,110,0,1)             |  ---                         | 52              | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT1        | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll     | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg     | CLKOUT                | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk     |  ---                            |  ---            |  ---                     | (56,56,18,18)                | 1               | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                 | CLKDIV         | u_ddr3_ctrl_top/ui_clk                           | CLK                  | clkbufg_0/gopclkbufg                                    | CLKOUT                | ntclkbufg_0                                  |  ---                            |  ---            | (116,118,12,60)          | (118,118,16,55)              | 3382            | 0                   
| cam_pclk_ibuf/opit_1                                             | OUT            | nt_cam_pclk                                      | CLK                  | clkbufg_1/gopclkbufg                                    | CLKOUT                | ntclkbufg_1                                  |  ---                            |  ---            |  ---                     |  ---                         | 434             | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source Pin     | Source-Load Net                                  | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT0        | pixel_clk                                        | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT2        | clk_50m                                          | (X0,Y0)                         | PLL_122_55      | 1                      | 6                          
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT1        | pixel_clk_5x                                     | (X0,Y0)                         | PLL_122_55      | 1                      | 0                          
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT1        | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll     | (X0,Y0)                         | PLL_122_75      | 1                      | 0                          
| u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                 | CLKDIV         | u_ddr3_ctrl_top/ui_clk                           |  ---                            |  ---            | 1                      | 0                          
| cam_pclk_ibuf/opit_1                                             | OUT            | nt_cam_pclk                                      | (X0,Y0)                         | IOL_7_90        | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                              | Buffer Output Pin     | Buffer-Load Net                         | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]     |  ---                            |  ---            | (116,118,12,29)          | (118,118,16,25)              | 19              | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]     |  ---                            |  ---            | (118,118,38,55)          | (118,118,38,55)              | 3               | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                      | OUT                   | ntclkgate_0                             |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y0)                         | PLL_122_75      | 3                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source  Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                            | Buffer Output Pin     | Buffer-Load Net                              | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                 | CLKDIV          | u_ddr3_ctrl_top/ui_clk                           | CLK                  | clkbufg_0/gopclkbufg                                    | CLKOUT                | ntclkbufg_0                                  | USCM_56_116     | (116,118,12,60)          | (57,118,5,55)                | 3382            | 0                   
| cam_pclk_ibuf/opit_1                                             | OUT             | nt_cam_pclk                                      | CLK                  | clkbufg_1/gopclkbufg                                    | CLKOUT                | ntclkbufg_1                                  | USCM_56_117     |  ---                     | (36,100,10,43)               | 434             | 0                   
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT0         | pixel_clk                                        | CLK                  | clkbufg_2/gopclkbufg                                    | CLKOUT                | ntclkbufg_2                                  | USCM_56_112     |  ---                     | (62,100,4,50)                | 174             | 0                   
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT1         | pixel_clk_5x                                     | CLK                  | clkbufg_3/gopclkbufg                                    | CLKOUT                | ntclkbufg_3                                  | USCM_56_114     | (70,110,0,1)             | (76,99,4,5)                  | 52              | 0                   
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT2         | clk_50m                                          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg          | CLKOUT                | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin          | USCM_56_113     |  ---                     | (59,98,16,23)                | 65              | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT1         | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll     | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg     | CLKOUT                | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk     | USCM_56_115     |  ---                     | (56,56,18,18)                | 1               | 0                   
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source  Pin     | Source-Load Net                                  | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                 | CLKDIV          | u_ddr3_ctrl_top/ui_clk                           | IOCKDIV_6_192     | 1                      | 0                          
| cam_pclk_ibuf/opit_1                                             | OUT             | nt_cam_pclk                                      | IOL_7_90          | 1                      | 0                          
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT0         | pixel_clk                                        | PLL_122_55        | 1                      | 0                          
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT1         | pixel_clk_5x                                     | PLL_122_55        | 1                      | 0                          
| u_pll_clk/u_pll_e3/goppll                                        | CLKOUT2         | clk_50m                                          | PLL_122_55        | 1                      | 6                          
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT1         | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll     | PLL_122_75        | 1                      | 0                          
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                              | Buffer Output Pin     | Buffer-Load Net                         | Buffer Site          | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                      | OUT                   | ntclkgate_0                             | IOCKGATE_6_184       |  ---                     | (2,2,47,47)                  | 0               | 1                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | u_ddr3_ctrl_top/u_ddr3_ip/ioclk [0]     | IOCKGATE_242_184     |  ---                     | (118,118,38,55)              | 3               | 0                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | u_ddr3_ctrl_top/u_ddr3_ip/ioclk [1]     | IOCKGATE_242_60      | (116,118,12,29)          | (118,119,16,25)              | 19              | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_122_75      | 3                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

