Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 21 13:48:42 2025
| Host         : Alienware-M16R2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file testFSM_timing_summary_routed.rpt -pb testFSM_timing_summary_routed.pb -rpx testFSM_timing_summary_routed.rpx -warn_on_violation
| Design       : testFSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.201        0.000                      0                  139        0.161        0.000                      0                  139        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.201        0.000                      0                  139        0.161        0.000                      0                  139        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 dbR/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/reg0/dff2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.890ns (23.701%)  route 2.865ns (76.299%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.608     5.129    dbR/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  dbR/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  dbR/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           1.089     6.736    dbR/PB_cnt_reg[12]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  dbR/PB_state_i_3__0/O
                         net (fo=2, routed)           0.957     7.817    dbR/PB_state_i_3__0_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  dbR/data_out_i_6/O
                         net (fo=3, routed)           0.819     8.760    fsm0/reg0/dff1/rW
    SLICE_X65Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  fsm0/reg0/dff1/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     8.884    fsm0/reg0/dff2/Dw[0]
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.492    14.833    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X65Y75         FDRE (Setup_fdre_C_D)        0.029    15.085    fsm0/reg0/dff2/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 dbL/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/reg0/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.828ns (23.003%)  route 2.771ns (76.997%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.692     6.281    dbL/PB_cnt_reg[15]
    SLICE_X60Y79         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  dbL/PB_state_i_3/O
                         net (fo=2, routed)           1.115     7.521    dbL/PB_state_i_3_n_0
    SLICE_X62Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.645 r  dbL/data_out_i_5/O
                         net (fo=2, routed)           0.964     8.608    fsm0/reg0/dff0/lW
    SLICE_X64Y75         LUT6 (Prop_lut6_I2_O)        0.124     8.732 r  fsm0/reg0/dff0/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     8.732    fsm0/reg0/dff1/data_out_reg_1[0]
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.492    14.833    fsm0/reg0/dff1/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)        0.077    15.133    fsm0/reg0/dff1/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.732    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 dbR/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/reg0/dff0/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.890ns (25.240%)  route 2.636ns (74.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.608     5.129    dbR/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  dbR/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  dbR/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           1.089     6.736    dbR/PB_cnt_reg[12]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.860 f  dbR/PB_state_i_3__0/O
                         net (fo=2, routed)           0.957     7.817    dbR/PB_state_i_3__0_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124     7.941 r  dbR/data_out_i_6/O
                         net (fo=3, routed)           0.590     8.531    fsm0/reg0/dff1/rW
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.655 r  fsm0/reg0/dff1/data_out_i_1/O
                         net (fo=1, routed)           0.000     8.655    fsm0/reg0/dff0/Dw[0]
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.492    14.833    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X63Y75         FDRE (Setup_fdre_C_D)        0.031    15.087    fsm0/reg0/dff0/data_out_reg
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.811ns  (required time - arrival time)
  Source:                 dbR/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.766ns (24.364%)  route 2.378ns (75.636%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.608     5.129    dbR/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  dbR/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y77         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  dbR/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           1.089     6.736    dbR/PB_cnt_reg[12]
    SLICE_X60Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.860 r  dbR/PB_state_i_3__0/O
                         net (fo=2, routed)           1.289     8.149    dbR/PB_state_i_3__0_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I1_O)        0.124     8.273 r  dbR/PB_state_i_1__2/O
                         net (fo=1, routed)           0.000     8.273    dbR/PB_state_i_1__2_n_0
    SLICE_X61Y74         FDRE                                         r  dbR/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.491    14.832    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_state_reg/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)        0.029    15.084    dbR/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                  6.811    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 dbL/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.694%)  route 1.976ns (77.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.034     6.623    dbL/PB_sync_1_reg_n_0
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.747 r  dbL/PB_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.942     7.689    dbL/PB_idle
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.838    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[12]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.429    14.632    dbL/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 dbL/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.694%)  route 1.976ns (77.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.034     6.623    dbL/PB_sync_1_reg_n_0
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.747 r  dbL/PB_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.942     7.689    dbL/PB_idle
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.838    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[13]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.429    14.632    dbL/PB_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 dbL/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.694%)  route 1.976ns (77.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.034     6.623    dbL/PB_sync_1_reg_n_0
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.747 r  dbL/PB_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.942     7.689    dbL/PB_idle
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.838    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[14]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.429    14.632    dbL/PB_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 dbL/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 0.580ns (22.694%)  route 1.976ns (77.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.034     6.623    dbL/PB_sync_1_reg_n_0
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.747 r  dbL/PB_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.942     7.689    dbL/PB_idle
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497    14.838    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X61Y79         FDRE (Setup_fdre_C_R)       -0.429    14.632    dbL/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             7.008ns  (required time - arrival time)
  Source:                 dbC/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 0.890ns (30.052%)  route 2.072ns (69.948%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.608     5.129    dbC/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  dbC/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  dbC/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.679     6.326    dbC/PB_cnt_reg[11]
    SLICE_X65Y73         LUT4 (Prop_lut4_I2_O)        0.124     6.450 f  dbC/data_out_i_6__0/O
                         net (fo=2, routed)           0.808     7.257    dbC/data_out_i_6__0_n_0
    SLICE_X65Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  dbC/data_out_i_2__0/O
                         net (fo=2, routed)           0.585     7.966    dbC/p_2_in
    SLICE_X65Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.090 r  dbC/PB_state_i_1__0/O
                         net (fo=1, routed)           0.000     8.090    dbC/PB_state_i_1__0_n_0
    SLICE_X65Y74         FDRE                                         r  dbC/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.492    14.833    dbC/clk_IBUF_BUFG
    SLICE_X65Y74         FDRE                                         r  dbC/PB_state_reg/C
                         clock pessimism              0.272    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)        0.029    15.099    dbC/PB_state_reg
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  7.008    

Slack (MET) :             7.084ns  (required time - arrival time)
  Source:                 dbL/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.580ns (24.027%)  route 1.834ns (75.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.612     5.133    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.456     5.589 r  dbL/PB_sync_1_reg/Q
                         net (fo=3, routed)           1.034     6.623    dbL/PB_sync_1_reg_n_0
    SLICE_X62Y75         LUT2 (Prop_lut2_I0_O)        0.124     6.747 r  dbL/PB_cnt[0]_i_1__1/O
                         net (fo=16, routed)          0.800     7.547    dbL/PB_idle
    SLICE_X61Y78         FDRE                                         r  dbL/PB_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.496    14.837    dbL/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  dbL/PB_cnt_reg[10]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X61Y78         FDRE (Setup_fdre_C_R)       -0.429    14.631    dbL/PB_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                  7.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dbC/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbC/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     1.466    dbC/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbC/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbC/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.103     1.710    dbC/PB_sync_0_reg_n_0
    SLICE_X65Y72         FDRE                                         r  dbC/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     1.978    dbC/clk_IBUF_BUFG
    SLICE_X65Y72         FDRE                                         r  dbC/PB_sync_1_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y72         FDRE (Hold_fdre_C_D)         0.070     1.549    dbC/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dbL/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     1.466    dbL/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbL/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbL/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.118     1.725    dbL/PB_sync_0_reg_n_0
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     1.979    dbL/clk_IBUF_BUFG
    SLICE_X63Y71         FDRE                                         r  dbL/PB_sync_1_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X63Y71         FDRE (Hold_fdre_C_D)         0.070     1.549    dbL/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 dbU/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbU/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     1.466    dbU/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbU/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.125     1.732    dbU/PB_sync_0
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     1.979    dbU/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_1_reg/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.075     1.541    dbU/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 fsm0/reg0/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/reg0/dff2/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.790%)  route 0.136ns (42.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff0/data_out_reg/Q
                         net (fo=7, routed)           0.136     1.740    fsm0/reg0/dff1/data_out_reg_4
    SLICE_X65Y75         LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  fsm0/reg0/dff1/data_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.785    fsm0/reg0/dff2/Dw[0]
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.847     1.975    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X65Y75         FDRE (Hold_fdre_C_D)         0.091     1.567    fsm0/reg0/dff2/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dbR/PB_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.839%)  route 0.085ns (27.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.579     1.462    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.128     1.590 r  dbR/PB_sync_1_reg/Q
                         net (fo=3, routed)           0.085     1.675    dbR/PB_sync_1_reg_n_0
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.099     1.774 r  dbR/PB_state_i_1__2/O
                         net (fo=1, routed)           0.000     1.774    dbR/PB_state_i_1__2_n_0
    SLICE_X61Y74         FDRE                                         r  dbR/PB_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.845     1.973    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_state_reg/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.091     1.553    dbR/PB_state_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/reg0/dff1/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.322%)  route 0.176ns (48.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           0.176     1.781    fsm0/reg0/dff0/data_out_reg_3
    SLICE_X64Y75         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  fsm0/reg0/dff0/data_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    fsm0/reg0/dff1/data_out_reg_1[0]
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.847     1.975    fsm0/reg0/dff1/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.120     1.596    fsm0/reg0/dff1/data_out_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dbR/PB_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbR/PB_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.579     1.462    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  dbR/PB_sync_0_reg/Q
                         net (fo=1, routed)           0.176     1.780    dbR/PB_sync_0_reg_n_0
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.845     1.973    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_1_reg/C
                         clock pessimism             -0.511     1.462    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.075     1.537    dbR/PB_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbL/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    dbL/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  dbL/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  dbL/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.118     1.722    dbL/PB_cnt_reg[3]
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  dbL/PB_cnt_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.830    dbL/PB_cnt_reg[0]_i_2__1_n_4
    SLICE_X61Y76         FDRE                                         r  dbL/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.846     1.974    dbL/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  dbL/PB_cnt_reg[3]/C
                         clock pessimism             -0.511     1.463    
    SLICE_X61Y76         FDRE (Hold_fdre_C_D)         0.105     1.568    dbL/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbL/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.583     1.466    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  dbL/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     1.727    dbL/PB_cnt_reg[15]
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  dbL/PB_cnt_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.835    dbL/PB_cnt_reg[12]_i_1__1_n_4
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     1.978    dbL/clk_IBUF_BUFG
    SLICE_X61Y79         FDRE                                         r  dbL/PB_cnt_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.105     1.571    dbL/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbL/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.582     1.465    dbL/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  dbL/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y78         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  dbL/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.726    dbL/PB_cnt_reg[11]
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  dbL/PB_cnt_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    dbL/PB_cnt_reg[8]_i_1__1_n_4
    SLICE_X61Y78         FDRE                                         r  dbL/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.850     1.977    dbL/clk_IBUF_BUFG
    SLICE_X61Y78         FDRE                                         r  dbL/PB_cnt_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X61Y78         FDRE (Hold_fdre_C_D)         0.105     1.570    dbL/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   dbC/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   dbC/PB_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   dbC/PB_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   dbC/PB_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   dbC/PB_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   dbC/PB_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   dbC/PB_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   dbC/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   dbC/PB_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   dbC/PB_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   dbC/PB_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y71   dbC/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y73   dbC/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   dbC/PB_cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm0/reg0/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.653ns  (logic 4.085ns (38.342%)  route 6.569ns (61.658%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  fsm0/reg0/dff0/data_out_reg/Q
                         net (fo=7, routed)           1.025     6.608    fsm0/reg0/dff1/data_out_reg_4
    SLICE_X64Y75         LUT3 (Prop_lut3_I2_O)        0.124     6.732 r  fsm0/reg0/dff1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.544    12.276    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    15.780 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.780    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.224ns  (logic 4.143ns (40.520%)  route 6.081ns (59.480%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff1/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.645 f  fsm0/reg0/dff1/data_out_reg/Q
                         net (fo=7, routed)           0.840     6.484    fsm0/reg0/dff2/led[2]
    SLICE_X64Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.608 r  fsm0/reg0/dff2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.242    11.850    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    15.351 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.351    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.310ns  (logic 4.110ns (44.144%)  route 5.200ns (55.856%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 f  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           0.695     6.278    fsm0/reg0/dff0/data_out_reg_3
    SLICE_X63Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.402 r  fsm0/reg0/dff0/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.505    10.907    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.437 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.437    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.198ns  (logic 4.033ns (65.076%)  route 2.165ns (34.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff1/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  fsm0/reg0/dff1/data_out_reg/Q
                         net (fo=7, routed)           2.165     7.809    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    11.325 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.325    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.080ns  (logic 3.977ns (65.422%)  route 2.102ns (34.578%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           2.102     7.685    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    11.207 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.207    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.963ns (68.295%)  route 1.840ns (31.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.606     5.127    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  fsm0/reg0/dff0/data_out_reg/Q
                         net (fo=7, routed)           1.840     7.423    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    10.930 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.930    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm0/reg0/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.349ns (76.787%)  route 0.408ns (23.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff0/data_out_reg/Q
                         net (fo=7, routed)           0.408     2.012    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.221 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.221    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.363ns (71.508%)  route 0.543ns (28.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           0.543     2.147    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.370 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.370    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff1/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.380ns (70.646%)  route 0.574ns (29.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff1/clk_IBUF_BUFG
    SLICE_X64Y75         FDRE                                         r  fsm0/reg0/dff1/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  fsm0/reg0/dff1/data_out_reg/Q
                         net (fo=7, routed)           0.574     2.201    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.417 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.417    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff0/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.387ns  (logic 1.417ns (41.820%)  route 1.971ns (58.180%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff0/clk_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  fsm0/reg0/dff0/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff0/data_out_reg/Q
                         net (fo=7, routed)           0.209     1.813    fsm0/reg0/dff0/data_out_reg_0
    SLICE_X63Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  fsm0/reg0/dff0/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.762     3.620    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.851 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.851    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.751ns  (logic 1.388ns (37.010%)  route 2.363ns (62.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           0.274     1.878    fsm0/reg0/dff2/data_out_reg_0
    SLICE_X64Y75         LUT2 (Prop_lut2_I0_O)        0.045     1.923 r  fsm0/reg0/dff2/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.089     4.012    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     5.214 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.214    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm0/reg0/dff2/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.787ns  (logic 1.392ns (36.751%)  route 2.396ns (63.249%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.580     1.463    fsm0/reg0/dff2/clk_IBUF_BUFG
    SLICE_X65Y75         FDRE                                         r  fsm0/reg0/dff2/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  fsm0/reg0/dff2/data_out_reg/Q
                         net (fo=8, routed)           0.140     1.744    fsm0/reg0/dff1/data_out_reg_5
    SLICE_X64Y75         LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  fsm0/reg0/dff1/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.256     4.045    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     5.251 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.251    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.464ns  (logic 1.575ns (24.369%)  route 4.889ns (75.631%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           4.889     6.340    dbR/btnR_IBUF
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.124     6.464 r  dbR/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     6.464    dbR/PB_sync_0_i_1__2_n_0
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.491     4.832    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.294ns  (logic 1.578ns (25.069%)  route 4.716ns (74.931%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           4.716     6.170    dbU/btnU_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.294 r  dbU/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     6.294    dbU/p_0_in
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497     4.838    dbU/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.157ns  (logic 1.565ns (25.423%)  route 4.592ns (74.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           4.592     6.033    dbC/btnC_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.157 r  dbC/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     6.157    dbC/PB_sync_0_i_1__0_n_0
    SLICE_X62Y71         FDRE                                         r  dbC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497     4.838    dbC/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.131ns  (logic 1.575ns (25.691%)  route 4.556ns (74.309%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           4.556     6.007    dbL/btnL_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.131 r  dbL/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     6.131    dbL/PB_sync_0_i_1__1_n_0
    SLICE_X62Y71         FDRE                                         r  dbL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.497     4.838    dbL/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbL/PB_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            dbL/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.264ns (11.152%)  route 2.106ns (88.848%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.106     2.326    dbL/btnL_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.371 r  dbL/PB_sync_0_i_1__1/O
                         net (fo=1, routed)           0.000     2.371    dbL/PB_sync_0_i_1__1_n_0
    SLICE_X62Y71         FDRE                                         r  dbL/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     1.979    dbL/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbL/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbC/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.397ns  (logic 0.255ns (10.617%)  route 2.143ns (89.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.143     2.352    dbC/btnC_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.397 r  dbC/PB_sync_0_i_1__0/O
                         net (fo=1, routed)           0.000     2.397    dbC/PB_sync_0_i_1__0_n_0
    SLICE_X62Y71         FDRE                                         r  dbC/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     1.979    dbC/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbC/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            dbU/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.428ns  (logic 0.267ns (10.992%)  route 2.161ns (89.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.161     2.383    dbU/btnU_IBUF
    SLICE_X62Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.428 r  dbU/PB_sync_0_i_1/O
                         net (fo=1, routed)           0.000     2.428    dbU/p_0_in
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     1.979    dbU/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  dbU/PB_sync_0_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            dbR/PB_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.504ns  (logic 0.264ns (10.555%)  route 2.240ns (89.445%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.240     2.459    dbR/btnR_IBUF
    SLICE_X61Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.504 r  dbR/PB_sync_0_i_1__2/O
                         net (fo=1, routed)           0.000     2.504    dbR/PB_sync_0_i_1__2_n_0
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.845     1.973    dbR/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  dbR/PB_sync_0_reg/C





