@N: CD630 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":8:7:8:26|Synthesizing work.rising_edge_detector.arch.
@N: CD233 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":17:16:17:17|Using sequential encoding for type states.
@W: CD638 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":19:19:19:23|Signal q_reg is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.rising_edge_detector.arch
@W: CL240 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":19:19:19:23|Signal q_reg is floating; a simulation mismatch is possible.
@W: CL169 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":25:8:25:9|Pruning unused register q_next_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":25:8:25:9|Pruning unused register state_reg_3(1 downto 0). Make sure that there are no unused intermediate registers.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":9:12:9:14|Input clk is unused.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":10:12:10:16|Input reset is unused.
@N: CL159 :"/home/dnl/Documents/gitStuff/misc/vhdl/serial_comm/rising_edge_detector.vhd":11:12:11:17|Input clk_in is unused.
