#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sat Aug 25 21:16:10 2018
# Process ID: 10104
# Current directory: C:/Github/MotionDetection/FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6524 C:\Github\MotionDetection\FPGA\motion_detection.xpr
# Log file: C:/Github/MotionDetection/FPGA/vivado.log
# Journal file: C:/Github/MotionDetection/FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Github/MotionDetection/FPGA/motion_detection.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/harel/Desktop/Logtel/data/image_reference.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/harel/Desktop/Logtel/data/image_Inputs.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 750.000 ; gain = 88.762
ecreate_ip -name xbip_dsp48_macro -vendor xilinx.com -library ip -version 3.0 -module_name xbip_dsp48_macro_0 -dir c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip
set_property -dict [list CONFIG.instruction2 {P+A} CONFIG.a_width {8} CONFIG.b_width {8} CONFIG.c_width {8} CONFIG.output_properties {User_Defined} CONFIG.p_width {16} CONFIG.dreg_3 {false} CONFIG.areg_1 {true} CONFIG.areg_2 {true} CONFIG.areg_3 {true} CONFIG.areg_4 {true} CONFIG.breg_1 {true} CONFIG.breg_2 {true} CONFIG.breg_3 {true} CONFIG.breg_4 {true} CONFIG.creg_1 {true} CONFIG.creg_2 {true} CONFIG.creg_3 {true} CONFIG.creg_4 {true} CONFIG.creg_5 {true} CONFIG.opreg_1 {true} CONFIG.opreg_2 {true} CONFIG.opreg_3 {true} CONFIG.opreg_4 {true} CONFIG.opreg_5 {true} CONFIG.mreg_5 {true} CONFIG.preg_6 {true} CONFIG.d_width {18} CONFIG.d_binarywidth {0} CONFIG.a_binarywidth {0} CONFIG.b_binarywidth {0} CONFIG.concat_width {48} CONFIG.concat_binarywidth {0} CONFIG.c_binarywidth {0} CONFIG.pcin_binarywidth {0} CONFIG.p_binarywidth {0}] [get_ips xbip_dsp48_macro_0]
generate_target {instantiation_template} [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xbip_dsp48_macro_0'...
generate_target all [get_files  c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xbip_dsp48_macro_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xbip_dsp48_macro_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xbip_dsp48_macro_0'...
catch { config_ip_cache -export [get_ips -all xbip_dsp48_macro_0] }
export_ip_user_files -of_objects [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci]
launch_runs -jobs 2 xbip_dsp48_macro_0_synth_1
[Sat Aug 25 21:34:43 2018] Launched xbip_dsp48_macro_0_synth_1...
Run output will be captured here: C:/Github/MotionDetection/FPGA/motion_detection.runs/xbip_dsp48_macro_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci] -directory C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/sim_scripts -ip_user_files_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files -ipstatic_source_dir C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/modelsim} {questa=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/questa} {riviera=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/riviera} {activehdl=C:/Github/MotionDetection/FPGA/motion_detection.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset xbip_dsp48_macro_0 c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci
INFO: [Project 1-386] Moving file 'c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0/xbip_dsp48_macro_0.xci' from fileset 'xbip_dsp48_macro_0' to fileset 'sources_1'.
file delete -force c:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/xbip_dsp48_macro_0
file delete -force C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/ip/xbip_dsp48_macro_0 C:/Github/MotionDetection/FPGA/motion_detection.ip_user_files/sim_scripts/xbip_dsp48_macro_0
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_textio_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xsim.dir/Main_textio_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Aug 25 21:42:49 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 25 21:42:49 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 855.883 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_textio_tb_behav -key {Behavioral:sim_1:Functional:Main_textio_tb} -tclbatch {Main_textio_tb.tcl} -view {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.1
Time resolution is 1 ps
open_wave_config C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg
source Main_textio_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_textio_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 855.883 ; gain = 0.000
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Write
blk_mem_gen_v8_3_6 WARNING: Address 9 is outside range for A Read
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR: Array sizes do not match, left array has 11 elements, right array has 8 elements
Time: 5 ns  Iteration: 0  Process: /Main_textio_tb/uut/line__89
  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd

HDL Line: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd:98
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 11 [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd:102]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 855.883 ; gain = 0.000
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 855.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 856.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 856.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
ERROR: [VRFC 10-91] data is not declared [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd:72]
ERROR: [VRFC 10-1261] prefix of LENGTH attribute should be an array or array (sub)type [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd:72]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd:72]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 856.668 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_textio_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/InputFrames.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/Reference_frame.mif'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_reference.coe'
INFO: [SIM-utils-43] Exported 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/image_Inputs.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
"xvlog -m64 --relax -prj Main_textio_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/InputFrames/sim/InputFrames.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InputFrames
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/Reference_frame/sim/Reference_frame.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reference_frame
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/ip/reference_image_RAM/sim/reference_image_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reference_image_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Main_textio_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sources_1/new/Main_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main_textio_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Github/MotionDetection/FPGA/motion_detection.sim/sim_1/behav'
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto e34b54429b4a46f1b118de9feeb83a29 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Main_textio_tb_behav xil_defaultlib.Main_textio_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.reference_image_RAM
Compiling architecture behavioral of entity xil_defaultlib.Main_2 [main_2_default]
Compiling architecture behavioral of entity xil_defaultlib.main_textio_tb
Built simulation snapshot Main_textio_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.1
Time resolution is 1 ps
Block Memory Generator module Main_textio_tb.uut.your_instance_name.inst.native_mem_module.blk_mem_gen_v8_3_6_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Warning: TEXTIO function READ: line is empty
Time: 900 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 910 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 920 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 930 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 940 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 950 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 960 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 970 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Warning: TEXTIO function READ: line is empty
Time: 980 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
Note: im here
Time: 990 ns  Iteration: 0  Process: /Main_textio_tb/char_from_file  File: C:/Github/MotionDetection/FPGA/motion_detection.srcs/sim_1/new/Main_textio_tb.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 856.668 ; gain = 0.000
save_wave_config {C:/Github/MotionDetection/FPGA/Main_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 25 23:02:56 2018...
