Analysis & Synthesis report for topLevel
Sat Jul 27 18:26:39 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "dataMem:dataMemory"
 10. Port Connectivity Checks: "alu:alu1"
 11. Port Connectivity Checks: "lut:controlBlock"
 12. Port Connectivity Checks: "adder:adr"
 13. Port Connectivity Checks: "regFile:rf"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+-----------------------------------+------------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sat Jul 27 18:26:39 2024          ;
; Quartus Prime Version             ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                     ; topLevel                                       ;
; Top-level Entity Name             ; topLevel                                       ;
; Family                            ; Arria II GX                                    ;
; Logic utilization                 ; N/A                                            ;
;     Combinational ALUTs           ; 0                                              ;
;     Memory ALUTs                  ; 0                                              ;
;     Dedicated logic registers     ; 0                                              ;
; Total registers                   ; 0                                              ;
; Total pins                        ; 3                                              ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 0                                              ;
; DSP block 18-bit elements         ; 0                                              ;
; Total GXB Receiver Channel PCS    ; 0                                              ;
; Total GXB Receiver Channel PMA    ; 0                                              ;
; Total GXB Transmitter Channel PCS ; 0                                              ;
; Total GXB Transmitter Channel PMA ; 0                                              ;
; Total PLLs                        ; 0                                              ;
; Total DLLs                        ; 0                                              ;
+-----------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                           ; topLevel           ; topLevel           ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; topLevel.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv ;         ;
; regFile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/regFile.sv  ;         ;
; lut.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/lut.sv      ;         ;
; instrMem.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/instrMem.sv ;         ;
; dataMem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/dataMem.sv  ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/alu.sv      ;         ;
; adder.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/adder.sv    ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 0     ;
;     -- Combinational ALUTs                    ; 0     ;
;     -- Memory ALUTs                           ; 0     ;
;     -- LUT_REGs                               ; 0     ;
; Dedicated logic registers                     ; 0     ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;     -- Due to unpartnered combinational logic ; 0     ;
;     -- Due to Memory ALUTs                    ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 0     ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 0     ;
;     -- 4 input functions                      ; 0     ;
;     -- <=3 input functions                    ; 0     ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 0     ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 0     ;
;                                               ;       ;
; Total registers                               ; 0     ;
;     -- Dedicated logic registers              ; 0     ;
;     -- I/O registers                          ; 0     ;
;     -- LUT_REGs                               ; 0     ;
;                                               ;       ;
;                                               ;       ;
; I/O pins                                      ; 3     ;
;                                               ;       ;
; DSP block 18-bit elements                     ; 0     ;
;                                               ;       ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 1     ;
; Total fan-out                                 ; 3     ;
; Average fan-out                               ; 0.50  ;
+-----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
; |topLevel                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 3    ; 0            ; |topLevel           ; topLevel    ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataMem:dataMemory"                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu:alu1"                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Alu_op ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "Alu_op[4..3]" will be connected to GND. ;
; Rslt   ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "Rslt[15..8]" have no fanouts                      ;
; reset  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.   ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lut:controlBlock"                                                                                                           ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                   ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; AR3    ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "AR3[1..1]" have no fanouts    ;
; AR3    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; alu_op ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (3 bits) it drives; bit(s) "alu_op[4..3]" have no fanouts ;
+--------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adder:adr"                                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "regFile:rf"                                                                                                                                              ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                      ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; write_data[15..8] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; reset             ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; stratixiv_lcell_comb  ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Sat Jul 27 18:26:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off topLevel -c topLevel
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file toplevel.sv
    Info (12023): Found entity 1: topLevel File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regFile File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/regFile.sv Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file programcounter.sv
Warning (12019): Can't analyze file -- file mux2To1.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file lut.sv
    Info (12023): Found entity 1: lut File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/lut.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrmem.sv
    Info (12023): Found entity 1: instrMem File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/instrMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem.sv
    Info (12023): Found entity 1: dataMem File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/dataMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/adder.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at topLevel.sv(53): created implicit net for "overflow" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 53
Warning (10236): Verilog HDL Implicit Net warning at topLevel.sv(61): created implicit net for "write_reg" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 61
Info (12127): Elaborating entity "topLevel" for the top level hierarchy
Warning (10034): Output port "done" at topLevel.sv(5) has no driver File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 5
Info (12128): Elaborating entity "regFile" for hierarchy "regFile:rf" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 40
Info (12128): Elaborating entity "instrMem" for hierarchy "instrMem:instrMem1" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 46
Warning (10858): Verilog HDL warning at instrMem.sv(7): object Core used but never assigned File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/instrMem.sv Line: 7
Info (12128): Elaborating entity "adder" for hierarchy "adder:adr" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 54
Info (12128): Elaborating entity "lut" for hierarchy "lut:controlBlock" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 70
Warning (10230): Verilog HDL assignment warning at lut.sv(143): truncated value with size 32 to match size of target (4) File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/lut.sv Line: 143
Info (12128): Elaborating entity "alu" for hierarchy "alu:alu1" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 79
Info (12128): Elaborating entity "dataMem" for hierarchy "dataMem:dataMemory" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 88
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "done" is stuck at GND File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 5
Info (144001): Generated suppressed messages file C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/output_files/topLevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 2
    Warning (15610): No output dependent on input pin "start" File: C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/topLevel.sv Line: 3
Info (21057): Implemented 3 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Sat Jul 27 18:26:39 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ewanc/OneDrive/Documents/summerone_24/CSE141L/EbansCompArchitecture/toplevel/output_files/topLevel.map.smsg.


