<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ME 507 Term Project: Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ME 507 Term Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_0f7073d6b1d1d49104212e142cbd4b45.html">STM32F4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fe70c8ad9f7ab4724b63ce89acbfa189.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_ll_tim.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#ifndef __STM32F4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#define __STM32F4xx_LL_TIM_H</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx_8h.html">stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>{</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  0x04U    <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>};</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>{</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  8U             <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>};</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>{</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  8U             <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>};</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>{</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  12U            <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>};</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>{</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  6U             <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>};</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">/* Remap mask definitions */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define TIMx_OR_RMP_SHIFT  16U</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define TIMx_OR_RMP_MASK   0x0000FFFFU</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define TIM2_OR_RMP_MASK   (TIM_OR_ITR1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define TIM5_OR_RMP_MASK   (TIM_OR_TI4_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define TIM11_OR_RMP_MASK  (TIM_OR_TI1_RMP &lt;&lt; TIMx_OR_RMP_SHIFT)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>{</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  uint16_t Prescaler;         </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  uint32_t CounterMode;       </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  uint32_t Autoreload;        </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  uint32_t ClockDivision;     </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  uint32_t RepetitionCounter;  </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>} LL_TIM_InitTypeDef;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>{</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  uint32_t OCMode;        </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  uint32_t OCState;       </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  uint32_t OCNState;      </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  uint32_t CompareValue;  </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  uint32_t OCPolarity;    </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  uint32_t OCNPolarity;   </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  uint32_t OCIdleState;   </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  uint32_t OCNIdleState;  </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>{</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  uint32_t ICPolarity;    </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  uint32_t ICActiveInput; </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  uint32_t ICPrescaler;   </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  uint32_t ICFilter;      </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>{</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  uint32_t EncoderMode;     </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  uint32_t IC1Polarity;     </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  uint32_t IC1ActiveInput;  </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  uint32_t IC1Prescaler;    </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  uint32_t IC1Filter;       </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>  uint32_t IC2Polarity;      </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  uint32_t IC2ActiveInput;  </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  uint32_t IC2Prescaler;    </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  uint32_t IC2Filter;       </div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>{</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t IC1Polarity;        </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  uint32_t IC1Prescaler;       </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  uint32_t IC1Filter;          </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>  uint32_t CommutationDelay;   </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>{</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  uint32_t OSSRState;            </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  uint32_t OSSIState;            </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  uint32_t LockLevel;            </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  uint8_t DeadTime;              </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  uint16_t BreakState;           </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  uint32_t BreakPolarity;        </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  uint32_t AutomaticOutput;      </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span> </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                        </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_ETH_PTP      (TIM_OR_ITR1_RMP_0 | TIM2_OR_RMP_MASK)  </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)  </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="preprocessor">#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                         </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSI         (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_LSE         (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)    </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="preprocessor">#define LL_TIM_TIM5_TI4_RMP_RTC         (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK)      </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                          </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#if defined(SPDIFRX)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_SPDIFRX     (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="preprocessor">#define  LL_TIM_TIM11_TI1_RMP_GPIO1      LL_TIM_TIM11_TI1_RMP_SPDIFRX               </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO1       (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="preprocessor">#endif </span><span class="comment">/* SPDIFRX */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_GPIO2       (TIM_OR_TI1_RMP   | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define LL_TIM_TIM11_TI1_RMP_HSE_RTC     (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)     </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="preprocessor">#if defined(LPTIM_OR_TIM1_ITR2_RMP) &amp;&amp; defined(LPTIM_OR_TIM5_ITR1_RMP) &amp;&amp; defined(LPTIM_OR_TIM9_ITR1_RMP)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define LL_TIM_LPTIM_REMAP_MASK           0x10000000U</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="preprocessor">#define LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define LL_TIM_TIM9_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM9_ITR1_RMP)    </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="preprocessor">#define LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define LL_TIM_TIM5_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM5_ITR1_RMP)    </span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="preprocessor">#define LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define LL_TIM_TIM1_ITR2_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM1_ITR2_RMP)    </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM_OR_TIM1_ITR2_RMP &amp;&amp;  LPTIM_OR_TIM5_ITR1_RMP &amp;&amp; LPTIM_OR_TIM9_ITR1_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">    0U)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span> </div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span> </div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span> </div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>{</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>}</div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span> </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>{</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>}</div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span> </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>{</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>}</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span> </div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>{</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>}</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span> </div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>{</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>}</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>{</div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)RESET) ? 1UL : 0UL);</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>}</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span> </div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>{</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>}</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span> </div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>{</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>}</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span> </div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>{</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>}</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>{</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>}</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span> </div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>{</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>}</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span> </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>{</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>  uint32_t counter_mode;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>  counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  {</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>    counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  }</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span> </div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>}</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span> </div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>{</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>}</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span> </div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>{</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>}</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span>{</div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>}</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span> </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>{</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>}</div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>{</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>}</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span> </div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span>{</div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>}</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>__STATIC_INLINE uint32_t LL_TIM_GetCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>{</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>}</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>__STATIC_INLINE uint32_t LL_TIM_GetDirection(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>{</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>}</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span> </div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>{</div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>}</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>{</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>}</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span> </div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>{</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>}</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>{</div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>}</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span> </div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>{</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>}</div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>{</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>}</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>{</div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span>}</div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>{</div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>}</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>{</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>}</div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span> </div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>{</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>}</div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>{</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>}</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span> </div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>{</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>}</div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span> </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>{</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>}</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>{</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>}</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>{</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>}</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>{</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>             (Configuration &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>             (Configuration &amp; <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>}</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>{</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>}</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span> </div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>{</div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>}</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span>{</div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>}</div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span> </div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>{</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>}</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>{</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>}</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>{</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>{</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>}</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span> </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>{</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span> </div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>}</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>{</div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>}</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>{</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>}</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>{</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span>}</div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>{</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>}</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>{</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>  SET_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>}</div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>{</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>  CLEAR_BIT(*pReg, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>}</div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>{</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>  uint32_t bitfield = <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span>}</div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span> </div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>{</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>}</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span> </div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>{</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>}</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>{</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>}</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span> </div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>{</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>}</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>{</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>}</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>{</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>}</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>{</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>}</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>{</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>}</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span> </div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>{</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>}</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>{</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>             ((Configuration &gt;&gt; 16U) &amp; (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>             (Configuration &amp; (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>}</div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>{</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>}</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span> </div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>{</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>}</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>{</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>}</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>{</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>}</div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>{</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>  MODIFY_REG(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span>}</div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span> </div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>{</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>  <span class="keyword">const</span> <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>}</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>{</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>}</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>{</div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>}</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span> </div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>{</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>}</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span> </div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>{</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>}</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span> </div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>{</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>}</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span> </div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>{</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>}</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span> </div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>{</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>}</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span> </div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>{</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>}</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span> </div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>{</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>}</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span> </div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>{</div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>}</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span> </div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>{</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>}</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>{</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>}</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span> </div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>{</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>}</div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span> </div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>{</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>}</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span> </div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>{</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>}</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span> </div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>{</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>}</div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span> </div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>{</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>}</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>{</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>}</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span> </div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span>{</div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>}</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span> </div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>{</div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>}</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span> </div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span>                                      uint32_t ETRFilter)</div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>{</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>}</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span> </div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>{</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>  <span class="comment">/* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>  tmpreg = READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>);</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>  (void)(tmpreg);</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>}</div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span> </div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span>{</div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span>  <span class="comment">/* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span>  tmpreg = READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>);</div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span>  (void)(tmpreg);</div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span>}</div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity)</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>{</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span>  <a class="code hl_define" href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t tmpreg;</div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>, BreakPolarity);</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>  <span class="comment">/* Note: Any write operation to BKP bit takes a delay of 1 APB clock cycle to become effective. */</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>  tmpreg = READ_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>);</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>  (void)(tmpreg);</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span>}</div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span> </div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>{</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span>}</div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span> </div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>{</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>}</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span> </div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span>{</div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"> 2967</span>}</div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span> </div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>{</div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>}</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span> </div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span>{</div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span>}</div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span> </div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span>{</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>}</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span> </div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>{</div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>}</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span> </div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span>{</div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span>}</div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span> </div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>{</div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="preprocessor">#if defined(LPTIM_OR_TIM1_ITR2_RMP) &amp;&amp; defined(LPTIM_OR_TIM5_ITR1_RMP) &amp;&amp; defined(LPTIM_OR_TIM9_ITR1_RMP)</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span>  <span class="keywordflow">if</span> ((Remap &amp; LL_TIM_LPTIM_REMAP_MASK) == LL_TIM_LPTIM_REMAP_MASK)</div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span>  {</div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span>    <span class="comment">/* Connect TIMx internal trigger to LPTIM1 output */</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span>    SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_LPTIM1EN);</div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span>    MODIFY_REG(LPTIM1-&gt;OR,</div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span>               (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP),</div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span>               Remap &amp; ~(LL_TIM_LPTIM_REMAP_MASK));</div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span>  }</div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span>  {</div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span>    MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span>  }</div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span>  MODIFY_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, (Remap &gt;&gt; TIMx_OR_RMP_SHIFT), (Remap &amp; TIMx_OR_RMP_MASK));</div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="preprocessor">#endif </span><span class="comment">/* LPTIM_OR_TIM1_ITR2_RMP &amp;&amp;  LPTIM_OR_TIM5_ITR1_RMP &amp;&amp; LPTIM_OR_TIM9_ITR1_RMP */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span>}</div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>{</div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>}</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span> </div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span>{</div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"> 3195</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span>}</div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span> </div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>{</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>}</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span> </div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>{</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span>}</div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span> </div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>{</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>}</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span> </div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>{</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>}</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span> </div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>{</div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>}</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span> </div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>{</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>}</div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span> </div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span>{</div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>}</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>{</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>}</div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span> </div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span>{</div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span>}</div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span> </div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>{</div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>}</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>{</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>}</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span> </div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>{</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>}</div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span> </div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span>{</div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>}</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span> </div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>{</div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>}</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span> </div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>{</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>}</div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span> </div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>{</div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>}</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span> </div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span>{</div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>}</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span> </div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>{</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>}</div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span> </div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>{</div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>}</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span> </div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>{</div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>}</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span> </div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>{</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>  WRITE_REG(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>}</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span> </div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>{</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>}</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"> 3457</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span>{</div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>}</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span> </div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span>{</div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>}</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span> </div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span>{</div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span>}</div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span> </div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>{</div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span>}</div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span> </div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>{</div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"> 3504</span>}</div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span> </div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"> 3513</span>{</div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"> 3514</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>}</div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"> 3516</span> </div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>{</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>}</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span> </div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>{</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>}</div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span> </div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>{</div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>}</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span> </div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>{</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>}</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span> </div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>{</div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span>}</div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span> </div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>{</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>}</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span> </div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span>{</div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>}</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span> </div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>{</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>}</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span> </div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span>{</div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"> 3614</span>}</div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"> 3615</span> </div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>{</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>}</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span> </div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span>{</div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>}</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span> </div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>{</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>}</div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span> </div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>{</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>}</div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span> </div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span>{</div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>}</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span> </div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>{</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>}</div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span> </div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>{</div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>}</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span> </div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>{</div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>}</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span>{</div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>}</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span> </div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>{</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>}</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span> </div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>{</div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span>}</div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span> </div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span>{</div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"> 3753</span>}</div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span> </div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span>{</div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span>}</div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"> 3765</span> </div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"> 3772</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span>{</div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span>}</div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span> </div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span>{</div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span>}</div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span> </div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span>{</div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span>}</div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span> </div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"> 3805</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span>{</div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span>}</div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span> </div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"> 3817</span>{</div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"> 3818</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span>}</div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"> 3820</span> </div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span>{</div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"> 3830</span>}</div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"> 3831</span> </div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span>{</div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span>}</div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"> 3842</span> </div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span>{</div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span>}</div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span> </div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"> 3860</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"> 3861</span>{</div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span>}</div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span> </div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"> 3872</span>{</div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"> 3873</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span>}</div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"> 3875</span> </div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span>{</div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"> 3884</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"> 3885</span>}</div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"> 3886</span> </div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"> 3893</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"> 3894</span>{</div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"> 3896</span>}</div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"> 3897</span> </div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span>{</div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span>}</div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"> 3908</span> </div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"> 3915</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span>{</div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"> 3917</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"> 3918</span>}</div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span> </div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span>{</div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"> 3928</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"> 3929</span>}</div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span> </div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span>{</div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span>  CLEAR_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span>}</div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span> </div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span>__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span>{</div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"> 3950</span>  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"> 3951</span>}</div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span> </div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"> 3967</span>{</div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"> 3968</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span>}</div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"> 3970</span> </div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span>{</div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"> 3980</span>}</div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span> </div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"> 3988</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>{</div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"> 3990</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>}</div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span> </div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span>{</div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span>}</div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span> </div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"> 4011</span>{</div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span>}</div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span> </div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"> 4021</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span>{</div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"> 4023</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span>}</div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span> </div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span>{</div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span>}</div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span> </div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span>__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span>{</div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span>  SET_BIT(TIMx-&gt;<a class="code hl_variable" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code hl_define" href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"> 4046</span>}</div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"> 4047</span> </div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span>ErrorStatus LL_TIM_DeInit(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span>ErrorStatus LL_TIM_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span>ErrorStatus LL_TIM_OC_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"> 4062</span><span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"> 4063</span>ErrorStatus LL_TIM_IC_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span>ErrorStatus LL_TIM_ENCODER_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"> 4066</span><span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span>ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"> 4068</span><span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span>ErrorStatus LL_TIM_BDTR_Init(<a class="code hl_struct" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"> 4073</span><span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span> </div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span> </div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"> 4089</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"> 4090</span>}</div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span> </div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"> 4093</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6287</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6083</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6299</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6281</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6465</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6179</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6226</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6278</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6313</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6196</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6290</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6214</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6246</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6582</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6188</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6296</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6130</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6576</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6185</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6093</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6267</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6471</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6243</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6099</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6202</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6167</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6284</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6223</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6579</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6235</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6193</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6205</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6086</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6261</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6317</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6573</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6199</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6232</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6258</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6561</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6264</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6273</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6160</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6324</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6255</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6077</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6304</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6080</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6211</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6120</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6229</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6110</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6360</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6567</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6354</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6310</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6596</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6217</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6549</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6587</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6240</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6103</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6252</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6089</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6127</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6249</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6293</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6116</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6208</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6220</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6171</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6153</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6113</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6270</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:6570</div></div>
<div class="ttc" id="astm32f4xx_8h_html"><div class="ttname"><a href="stm32f4xx_8h.html">stm32f4xx.h</a></div><div class="ttdoc">CMSIS STM32F4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:471</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:477</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:485</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:478</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:489</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:475</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:486</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:488</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:474</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:483</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:473</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:481</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:490</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:472</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:487</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:492</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:476</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:482</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:484</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f411xe.h:480</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
