{
  "main": {
    "_0_1": {
      "out": 0
    },
    "_10_32": {
      "out": 10
    },
    "_16_32": {
      "out": 16
    },
    "_1_1": {
      "out": 1
    },
    "_4_32": {
      "out": 4
    },
    "_9_32": {
      "out": 9
    },
    "lt": {
      "left": 9,
      "out": 1,
      "right": 16
    },
    "mem": {
      "addr0": 0,
      "clk": X,
      "done": 1,
      "read_data": 4,
      "write_data": 4,
      "write_en": 1
    },
    "reg0": {
      "clk": 0,
      "done": 1,
      "in": 1,
      "out": 1,
      "write_en": 1
    }
  }
}