

================================================================
== Vitis HLS Report for 'decode_block_1_Pipeline_VITIS_LOOP_736_1'
================================================================
* Date:           Tue Jun 18 12:24:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.530 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65|  0.325 us|  0.325 us|   65|   65|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_736_1  |       63|       63|         1|          1|          1|    63|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 4 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_buf_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_buf"   --->   Operation 5 'read' 'out_buf_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 0, i6 %idx"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_load = load i6 %idx" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 8 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.84ns)   --->   "%icmp_ln736 = icmp_eq  i6 %idx_load, i6 63" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 9 'icmp' 'icmp_ln736' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 63, i64 63, i64 63"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln736 = br i1 %icmp_ln736, void %for.inc.i, void %for.cond24.i.preheader.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 11 'br' 'br_ln736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i6 %idx_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 12 'zext' 'zext_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%add_ln708 = add i7 %zext_ln708, i7 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 13 'add' 'add_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln708 = trunc i7 %add_ln708" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 14 'trunc' 'trunc_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln708, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln708_1 = zext i9 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 16 'zext' 'zext_ln708_1' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.93ns)   --->   "%mptr = add i10 %zext_ln708_1, i10 %out_buf_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 17 'add' 'mptr' <Predicate = (!icmp_ln736)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln737 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 18 'specpipeline' 'specpipeline_ln737' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln736 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 19 'specloopname' 'specloopname_ln736' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %mptr, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 20 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln737 = zext i8 %lshr_ln2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 21 'zext' 'zext_ln737' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%HuffBuff_addr = getelementptr i32 %HuffBuff, i64 0, i64 %zext_ln737" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 22 'getelementptr' 'HuffBuff_addr' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln737 = store i32 0, i8 %HuffBuff_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 23 'store' 'store_ln737' <Predicate = (!icmp_ln736)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_1 : Operation 24 [1/1] (0.46ns)   --->   "%store_ln708 = store i6 %trunc_ln708, i6 %idx" [benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 24 'store' 'store_ln708' <Predicate = (!icmp_ln736)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln736 = br void %for.cond.i" [benchmarks/chstone/jpeg/src/jpeg_decode.c:736->benchmarks/chstone/jpeg/src/jpeg_decode.c:774]   --->   Operation 25 'br' 'br_ln736' <Predicate = (!icmp_ln736)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln736)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.530ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'idx' [5]  (0.460 ns)
	'load' operation 6 bit ('idx_load', benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774) on local variable 'idx' [8]  (0.000 ns)
	'add' operation 7 bit ('add_ln708', benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774) [14]  (0.840 ns)
	'add' operation 10 bit ('mptr', benchmarks/chstone/jpeg/src/jpeg_decode.c:708->benchmarks/chstone/jpeg/src/jpeg_decode.c:774) [18]  (0.933 ns)
	'getelementptr' operation 8 bit ('HuffBuff_addr', benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774) [23]  (0.000 ns)
	'store' operation 0 bit ('store_ln737', benchmarks/chstone/jpeg/src/jpeg_decode.c:737->benchmarks/chstone/jpeg/src/jpeg_decode.c:774) of constant 0 on array 'HuffBuff' [24]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
