
---------- Begin Simulation Statistics ----------
final_tick                               489339394500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92865                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739080                       # Number of bytes of host memory used
host_op_rate                                    93173                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6605.60                       # Real time elapsed on the host
host_tick_rate                               74079515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613425507                       # Number of instructions simulated
sim_ops                                     615464293                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.489339                       # Number of seconds simulated
sim_ticks                                489339394500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.606151                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               77148394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89079578                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8481380                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119506646                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11656351                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11763575                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          107224                       # Number of indirect misses.
system.cpu0.branchPred.lookups              155075652                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052544                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509392                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5582459                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974077                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17224729                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532350                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54339047                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561811813                       # Number of instructions committed
system.cpu0.commit.committedOps             562322479                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    888832948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.632653                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.425117                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    624227662     70.23%     70.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157005642     17.66%     87.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     36007148      4.05%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34991192      3.94%     95.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11781884      1.33%     97.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4409417      0.50%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       940406      0.11%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2244868      0.25%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17224729      1.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    888832948                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11671999                       # Number of function calls committed.
system.cpu0.commit.int_insts                543457315                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174762330                       # Number of loads committed
system.cpu0.commit.membars                    1019949                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019955      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311059205     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175271714     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69816626     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562322479                       # Class of committed instruction
system.cpu0.commit.refs                     245088368                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561811813                       # Number of Instructions Simulated
system.cpu0.committedOps                    562322479                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.721890                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.721890                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            106596684                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2903560                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            75553274                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             628912729                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               348315767                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436458422                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5587488                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9540229                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2461113                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  155075652                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102157873                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    551559075                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2927093                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     647947739                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16972848                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.160305                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         339373651                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88804745                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.669798                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         899419474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.720975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.935465                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               445472537     49.53%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               336001493     37.36%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                60984065      6.78%     93.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43473714      4.83%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10577541      1.18%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1744282      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144867      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     463      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020512      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           899419474                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       67958697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5689615                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146350316                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.632341                       # Inst execution rate
system.cpu0.iew.exec_refs                   275557271                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77643393                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               88485160                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            197507250                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512606                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2766707                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            78644173                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616648042                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            197913878                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3857494                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611712632                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                526789                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1767048                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5587488                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2865543                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9398480                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29831                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5324                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3527238                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     22744920                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8318135                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5324                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       822133                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4867482                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271010972                       # num instructions consuming a value
system.cpu0.iew.wb_count                    605188785                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838509                       # average fanout of values written-back
system.cpu0.iew.wb_producers                227245113                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.625597                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     605287562                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744488391                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386940965                       # number of integer regfile writes
system.cpu0.ipc                              0.580757                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.580757                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020978      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            332111508     53.95%     54.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213268      0.68%     54.80% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018063      0.17%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           199677156     32.44%     87.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77529101     12.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             615570126                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     722391                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001174                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 132351     18.32%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                504429     69.83%     88.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                85604     11.85%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             615271483                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2131334790                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    605188733                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        670978228                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 615115373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                615570126                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532669                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54325560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            52781                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           319                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11594133                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    899419474                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.684408                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.868006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          470834658     52.35%     52.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          286759761     31.88%     84.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104217925     11.59%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31291417      3.48%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5618908      0.62%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             320033      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             264591      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              60527      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              51654      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      899419474                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.636328                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7291759                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1382109                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           197507250                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           78644173                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       967378171                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11300634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               95250155                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357830909                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3514869                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               354213629                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3327668                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 8847                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            762302965                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             625256455                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          401259327                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                432711551                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4682186                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5587488                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             11557316                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43428414                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       762302921                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         99335                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3155                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7568348                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3141                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1488256836                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1243915317                       # The number of ROB writes
system.cpu0.timesIdled                       11197103                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.327478                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4257249                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4989306                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           890366                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          6787662                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136211                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         139190                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2979                       # Number of indirect misses.
system.cpu1.branchPred.lookups                7776256                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8749                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509192                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           537591                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420348                       # Number of branches committed
system.cpu1.commit.bw_lim_events               439206                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528271                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       10481498                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19247346                       # Number of instructions committed
system.cpu1.commit.committedOps              19756755                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110740014                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.178407                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.822878                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102345527     92.42%     92.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4227544      3.82%     96.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1434854      1.30%     97.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1304950      1.18%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       324810      0.29%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       115255      0.10%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       479586      0.43%     99.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        68282      0.06%     99.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       439206      0.40%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110740014                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227553                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18556027                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320806                       # Number of loads committed
system.cpu1.commit.membars                    1018460                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018460      5.15%      5.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11648211     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829998     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259948      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19756755                       # Class of committed instruction
system.cpu1.commit.refs                       7089958                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19247346                       # Number of Instructions Simulated
system.cpu1.committedOps                     19756755                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.879588                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.879588                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             91064999                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               358148                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3655784                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              32443674                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6003005                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13680655                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                538024                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               416534                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1177269                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    7776256                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5734367                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    105151138                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95811                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      36598638                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1781598                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068715                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6421997                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4393460                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.323405                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112463952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.337681                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.835116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                89901062     79.94%     79.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13679845     12.16%     92.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5233280      4.65%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2137822      1.90%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  587348      0.52%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  480206      0.43%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  444224      0.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     156      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112463952                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         702505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              556207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 5496458                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.200356                       # Inst execution rate
system.cpu1.iew.exec_refs                     7701527                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1851341                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               79895914                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8419875                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1010799                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           308790                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2923885                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           30232860                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5850186                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           271007                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             22673592                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                434617                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               916517                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                538024                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1936184                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12916                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          137722                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6690                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          997                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3099069                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1154733                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           433                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        91355                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        464852                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12911592                       # num instructions consuming a value
system.cpu1.iew.wb_count                     22434546                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821572                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10607804                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.198244                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      22442174                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28542428                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14711081                       # number of integer regfile writes
system.cpu1.ipc                              0.170080                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.170080                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018669      4.44%      4.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14139091     61.62%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6428982     28.02%     94.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1357712      5.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22944599                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     563595                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.024563                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 103614     18.38%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                413013     73.28%     91.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                46964      8.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              22489509                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158944518                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     22434534                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40709219                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  27201903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22944599                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3030957                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       10476104                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            27801                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1502686                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7865553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112463952                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.204017                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.646567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           97791868     86.95%     86.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            9997369      8.89%     95.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2640601      2.35%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1039977      0.92%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             694275      0.62%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             107721      0.10%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             139789      0.12%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              27158      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              25194      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112463952                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.202751                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5735626                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          838246                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8419875                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2923885                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    209                       # number of misc regfile reads
system.cpu1.numCycles                       113166457                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   865495327                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               84863961                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167698                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3001571                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6808317                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                688633                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5374                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             39068674                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              31712447                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           21023185                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13613169                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2613734                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                538024                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              6615600                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7855487                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        39068662                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24881                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               788                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6320216                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   140538073                       # The number of ROB reads
system.cpu1.rob.rob_writes                   62201387                       # The number of ROB writes
system.cpu1.timesIdled                          12581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.653682                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2233498                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2804011                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           253280                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          3951280                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             97583                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         100217                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2634                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4350339                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2593                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509180                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           169122                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647315                       # Number of branches committed
system.cpu2.commit.bw_lim_events               386131                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528234                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1608533                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505578                       # Number of instructions committed
system.cpu2.commit.committedOps              17014964                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    109927599                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.154783                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.776617                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    102806166     93.52%     93.52% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3573240      3.25%     96.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1198860      1.09%     97.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1112315      1.01%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       227697      0.21%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89886      0.08%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       475335      0.43%     99.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        57969      0.05%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       386131      0.35%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    109927599                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174069                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893335                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697245                       # Number of loads committed
system.cpu2.commit.membars                    1018435                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018435      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796902     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206425     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993064      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014964                       # Class of committed instruction
system.cpu2.commit.refs                       6199501                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505578                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014964                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.694044                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.694044                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99706376                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                86809                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2132411                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19258262                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2881477                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6464393                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                169428                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               221524                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1024474                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4350339                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3057973                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    106738974                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                46717                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      19559579                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 507172                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039373                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3253575                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2331081                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.177027                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         110246148                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.182048                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.599562                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                97928133     88.83%     88.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7346521      6.66%     95.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2981581      2.70%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1416484      1.28%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  422478      0.38%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85088      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   65672      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     182      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           110246148                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         242913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              182911                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3902978                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164291                       # Inst execution rate
system.cpu2.iew.exec_refs                     6594302                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1525513                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87589393                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5099719                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510023                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           179097                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1554118                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18619653                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5068789                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           152891                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18152313                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                507454                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               921597                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                169428                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1986954                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        10161                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           99149                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3946                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          430                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       402474                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        51862                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           145                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        47928                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        134983                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10532755                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18015679                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.857417                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9030965                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163054                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18019773                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22416973                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12181988                       # number of integer regfile writes
system.cpu2.ipc                              0.149387                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.149387                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018643      5.56%      5.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10651447     58.19%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  45      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5613465     30.67%     94.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1021506      5.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18305204                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     541949                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.029606                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  99091     18.28%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     18.28% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                403048     74.37%     92.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                39806      7.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17828494                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         147431199                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18015667                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20224432                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17091073                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18305204                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528580                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1604688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            32722                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           346                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       652059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    110246148                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166039                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.596997                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           98693450     89.52%     89.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7864456      7.13%     96.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2032869      1.84%     98.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             733876      0.67%     99.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             659878      0.60%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              92959      0.08%     99.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             128827      0.12%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              22551      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              17282      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      110246148                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.165674                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3190943                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          359137                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5099719                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1554118                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    208                       # number of misc regfile reads
system.cpu2.numCycles                       110489061                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   868172316                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93164570                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442213                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3324376                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3372045                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                754166                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2179                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23559047                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19032089                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12888940                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6813289                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               2609979                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                169428                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              6699587                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1446727                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23559035                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27229                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               811                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6323067                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   128163899                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37565792                       # The number of ROB writes
system.cpu2.timesIdled                           4634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            88.668899                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2422382                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             2731941                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           465075                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4438071                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            110596                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         200916                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           90320                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4932727                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509144                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           275548                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470676                       # Number of branches committed
system.cpu3.commit.bw_lim_events               345352                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528139                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3460143                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860770                       # Number of instructions committed
system.cpu3.commit.committedOps              16370095                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    102014193                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.160469                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.783817                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     95081656     93.20%     93.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3485480      3.42%     96.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1202520      1.18%     97.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1077303      1.06%     98.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       210785      0.21%     99.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        79345      0.08%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       477279      0.47%     99.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        54473      0.05%     99.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       345352      0.34%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    102014193                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151221                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254982                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568732                       # Number of loads committed
system.cpu3.commit.membars                    1018361                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018361      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353956     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077876     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919764      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370095                       # Class of committed instruction
system.cpu3.commit.refs                       5997652                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860770                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370095                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.479561                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.479561                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90339617                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               190394                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2211984                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21336756                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3403628                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7542907                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                275816                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               314348                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1066429                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4932727                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3587747                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     98318152                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                43377                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      23718503                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 930686                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047997                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3844901                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2532978                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.230790                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         102628397                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.238179                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.689002                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                88053014     85.80%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8420881      8.21%     94.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3540975      3.45%     97.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1792011      1.75%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  629106      0.61%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  106298      0.10%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   85886      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      15      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     211      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           102628397                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         142427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              287463                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3893485                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.173732                       # Inst execution rate
system.cpu3.iew.exec_refs                     6343013                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1440407                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               78503368                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5403704                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            595047                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           485171                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1625956                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           19826961                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4902606                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           317175                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17854628                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                466653                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               905656                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                275816                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1956914                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         8646                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           85903                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2421                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          115                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       834972                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       197036                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            62                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        42976                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        244487                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10226137                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17741800                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.854957                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8742907                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.172635                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17745581                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21986153                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11993903                       # number of integer regfile writes
system.cpu3.ipc                              0.154331                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.154331                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018576      5.61%      5.61% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10775257     59.30%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5443263     29.95%     94.86% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             934566      5.14%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18171803                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     539954                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029714                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 102045     18.90%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     18.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                400040     74.09%     92.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                37865      7.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17693165                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         139562921                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17741788                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         23283871                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18043495                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18171803                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1783466                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3456865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            50992                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        255327                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2058675                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    102628397                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.177064                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.611799                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           91018381     88.69%     88.69% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8057756      7.85%     96.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1922827      1.87%     98.41% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             732325      0.71%     99.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             634709      0.62%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              99515      0.10%     99.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             122195      0.12%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              23675      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              17014      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      102628397                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.176819                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3596748                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          407202                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5403704                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1625956                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    215                       # number of misc regfile reads
system.cpu3.numCycles                       102770824                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   875890292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               83852730                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036944                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3303859                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4090826                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                793209                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1862                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25628353                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20851203                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14355892                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7625337                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               2488919                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                275816                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              6754511                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3318948                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        25628341                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         29177                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               906                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6526602                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           905                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   121497753                       # The number of ROB reads
system.cpu3.rob.rob_writes                   40275163                       # The number of ROB writes
system.cpu3.timesIdled                           2322                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           865836                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                19893                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              920363                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6449181                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2654117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5262143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       312777                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        60045                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26043917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2056299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52214255                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2116344                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1298565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1583584                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1024327                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              951                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            564                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1353556                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1353515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1298565                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7914217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7914217                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    271082496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               271082496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1414                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2654226                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2654226    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2654226                       # Request fanout histogram
system.membus.respLayer1.occupancy        14044767622                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12311996769                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3442426174.603175                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20504231353.314404                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199290362000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    55593696500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 433745698000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3052054                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3052054                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3052054                       # number of overall hits
system.cpu2.icache.overall_hits::total        3052054                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5919                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5919                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5919                       # number of overall misses
system.cpu2.icache.overall_misses::total         5919                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    242683000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    242683000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    242683000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    242683000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3057973                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3057973                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3057973                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3057973                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001936                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001936                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001936                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001936                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 41000.675790                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 41000.675790                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 41000.675790                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 41000.675790                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    18.125000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5277                       # number of writebacks
system.cpu2.icache.writebacks::total             5277                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          610                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          610                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          610                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          610                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5309                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5309                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5309                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    217754000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    217754000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    217754000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    217754000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001736                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001736                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41016.010548                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41016.010548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41016.010548                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41016.010548                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5277                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3052054                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3052054                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5919                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5919                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    242683000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    242683000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3057973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3057973                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001936                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 41000.675790                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 41000.675790                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          610                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          610                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5309                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    217754000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    217754000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001736                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41016.010548                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41016.010548                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.976984                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3003320                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5277                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           569.133978                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349243000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.976984                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999281                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999281                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6121255                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6121255                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4717953                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4717953                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4717953                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4717953                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1200498                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1200498                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1200498                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1200498                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 126325400463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 126325400463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 126325400463                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 126325400463                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5918451                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5918451                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5918451                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5918451                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.202840                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.202840                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.202840                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.202840                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 105227.497641                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 105227.497641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 105227.497641                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 105227.497641                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       811903                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77418                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10764                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1059                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    75.427629                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    73.104816                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531969                       # number of writebacks
system.cpu2.dcache.writebacks::total           531969                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       874237                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       874237                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       874237                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       874237                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326261                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326261                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326261                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  33068977675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  33068977675                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  33068977675                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  33068977675                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055126                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055126                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055126                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055126                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 101357.433696                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 101357.433696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 101357.433696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 101357.433696                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531969                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4221716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4221716                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       704070                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       704070                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  69318578500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  69318578500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4925786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4925786                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.142936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.142936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98454.100445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98454.100445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       548457                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       548457                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155613                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155613                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  13983781500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13983781500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031592                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 89862.553257                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89862.553257                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       496237                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        496237                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       496428                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       496428                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  57006821963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  57006821963                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992665                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500096                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.500096                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 114834.018152                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 114834.018152                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       325780                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       325780                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170648                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  19085196175                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  19085196175                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171909                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171909                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 111839.553789                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 111839.553789                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          310                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          233                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4820500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4820500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.429098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.429098                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 20688.841202                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 20688.841202                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          156                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           77                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           77                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       487000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.141805                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.141805                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6324.675325                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6324.675325                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       888000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       888000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          352                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.443182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.443182                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5692.307692                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5692.307692                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       754000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       754000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.440341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.440341                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4864.516129                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4864.516129                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       329500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       329500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       308500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       285009                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         285009                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224171                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224171                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20929030500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20929030500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509180                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509180                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440259                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440259                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93361.900067                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93361.900067                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224171                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224171                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20704859500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20704859500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440259                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440259                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92361.900067                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92361.900067                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           27.778840                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5551785                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550259                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            10.089403                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349254500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    27.778840                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.868089                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.868089                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13407338                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13407338                       # Number of data accesses
system.cpu3.numPwrStateTransitions                225                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3872550247.787611                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21623470991.608315                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          110     97.35%     97.35% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.88%     98.23% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.88%     99.12% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.88%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199290241500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    51741216500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 437598178000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3584663                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3584663                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3584663                       # number of overall hits
system.cpu3.icache.overall_hits::total        3584663                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3084                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3084                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3084                       # number of overall misses
system.cpu3.icache.overall_misses::total         3084                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    147364000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    147364000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    147364000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    147364000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3587747                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3587747                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3587747                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3587747                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000860                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000860                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000860                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000860                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47783.398184                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47783.398184                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47783.398184                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47783.398184                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2802                       # number of writebacks
system.cpu3.icache.writebacks::total             2802                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          250                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          250                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          250                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          250                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2834                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2834                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2834                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    132754500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    132754500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    132754500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    132754500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000790                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000790                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000790                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000790                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46843.507410                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46843.507410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46843.507410                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46843.507410                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2802                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3584663                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3584663                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3084                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    147364000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    147364000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3587747                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3587747                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000860                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000860                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47783.398184                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47783.398184                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          250                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          250                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2834                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    132754500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    132754500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46843.507410                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46843.507410                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976645                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3532679                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2802                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1260.770521                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355875000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976645                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999270                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999270                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7178328                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7178328                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4541374                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4541374                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4541374                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4541374                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1159351                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1159351                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1159351                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1159351                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 119814622396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 119814622396                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 119814622396                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 119814622396                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5700725                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5700725                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5700725                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5700725                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.203369                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.203369                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.203369                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.203369                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 103346.288049                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 103346.288049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 103346.288049                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 103346.288049                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       733582                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        69405                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             9483                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            905                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.357587                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    76.690608                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496129                       # number of writebacks
system.cpu3.dcache.writebacks::total           496129                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       853682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       853682                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       853682                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       853682                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305669                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305669                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305669                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  30276054714                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  30276054714                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  30276054714                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  30276054714                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053619                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053619                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053619                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053619                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 99048.495968                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 99048.495968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 99048.495968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 99048.495968                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496129                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4091193                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4091193                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       690175                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       690175                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  66915248500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  66915248500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4781368                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4781368                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.144347                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.144347                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 96954.031224                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 96954.031224                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       540227                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       540227                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       149948                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       149948                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  13387152000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  13387152000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031361                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89278.629925                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89278.629925                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       450181                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        450181                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       469176                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       469176                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  52899373896                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  52899373896                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919357                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.510331                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.510331                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 112749.530871                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112749.530871                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       313455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       313455                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155721                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  16888902714                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16888902714                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169380                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108456.166567                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108456.166567                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          205                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4257500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4257500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          534                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.383895                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.383895                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 20768.292683                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 20768.292683                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       453500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.102996                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.102996                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8245.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8245.454545                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1320500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1320500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          383                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.464752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.464752                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7418.539326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7418.539326                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1157500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1157500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.459530                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.459530                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6576.704545                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6576.704545                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       204000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305732                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305732                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203412                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203412                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  18814249000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  18814249000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509144                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399518                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399518                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92493.309146                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92493.309146                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203411                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203411                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18610837000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18610837000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399516                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399516                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91493.758941                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91493.758941                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           29.071883                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5355143                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           508876                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.523473                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355886500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    29.071883                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.908496                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.908496                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12930474                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12930474                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 26                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    434640269.230769                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   715475630.747903                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       112500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2173303000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   483689071000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5650323500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     87796529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        87796529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     87796529                       # number of overall hits
system.cpu0.icache.overall_hits::total       87796529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14361343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14361343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14361343                       # number of overall misses
system.cpu0.icache.overall_misses::total     14361343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183999697492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183999697492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183999697492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183999697492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102157872                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102157872                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102157872                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102157872                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140580                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140580                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140580                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140580                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12812.151168                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12812.151168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12812.151168                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12812.151168                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2393                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.236111                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12838937                       # number of writebacks
system.cpu0.icache.writebacks::total         12838937                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1522373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1522373                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1522373                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1522373                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12838970                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12838970                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12838970                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12838970                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 158260120493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 158260120493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 158260120493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 158260120493                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125678                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125678                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125678                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125678                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12326.543367                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12326.543367                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12326.543367                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12326.543367                       # average overall mshr miss latency
system.cpu0.icache.replacements              12838937                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     87796529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       87796529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14361343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14361343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183999697492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183999697492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102157872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102157872                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140580                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12812.151168                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12812.151168                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1522373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1522373                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12838970                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12838970                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 158260120493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 158260120493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125678                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12326.543367                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12326.543367                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999890                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          100634081                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12838937                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.838194                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999890                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        217154713                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       217154713                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    238825411                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238825411                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    238825411                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238825411                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15640479                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15640479                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15640479                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15640479                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 417709065071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 417709065071                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 417709065071                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 417709065071                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254465890                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254465890                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254465890                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254465890                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061464                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26706.922791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26706.922791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26706.922791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26706.922791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3536050                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       145142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            77416                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1681                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.675958                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.342653                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11634040                       # number of writebacks
system.cpu0.dcache.writebacks::total         11634040                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4176913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4176913                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4176913                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4176913                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11463566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11463566                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11463566                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11463566                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 208542868645                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 208542868645                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 208542868645                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 208542868645                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045050                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045050                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045050                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045050                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18191.797268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18191.797268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18191.797268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18191.797268                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11634040                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172696221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172696221                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11955023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11955023                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 285239011500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 285239011500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184651244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184651244                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064744                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23859.344436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23859.344436                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2432787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2432787                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9522236                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9522236                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 159929236000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 159929236000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16795.344707                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16795.344707                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66129190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66129190                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3685456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3685456                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132470053571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132470053571                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69814646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69814646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052789                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35944.006270                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35944.006270                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1744126                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1744126                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1941330                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1941330                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  48613632645                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  48613632645                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027807                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25041.405967                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25041.405967                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9062000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431354                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9980.176211                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9980.176211                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          875                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          875                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           33                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1262000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015677                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015677                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38242.424242                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38242.424242                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          275                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2207500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2207500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1995                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.137845                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.137845                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8027.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8027.272727                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          270                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1938500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1938500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.135338                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.135338                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7179.629630                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7179.629630                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318357                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318357                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191035                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191035                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17230072000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17230072000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509392                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90193.273484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90193.273484                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191035                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191035                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17039037000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17039037000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375026                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375026                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89193.273484                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89193.273484                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.864784                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          250801598                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11654320                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.520054                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.864784                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995775                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521613116                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521613116                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12794211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10972355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9806                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               84008                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               75259                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1638                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               84725                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24025532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12794211                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10972355                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9806                       # number of overall hits
system.l2.overall_hits::.cpu1.data              84008                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3530                       # number of overall hits
system.l2.overall_hits::.cpu2.data              75259                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1638                       # number of overall hits
system.l2.overall_hits::.cpu3.data              84725                       # number of overall hits
system.l2.overall_hits::total                24025532                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             44757                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            659806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4697                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            460112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1779                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            456811                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            411605                       # number of demand (read+write) misses
system.l2.demand_misses::total                2040763                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            44757                       # number of overall misses
system.l2.overall_misses::.cpu0.data           659806                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4697                       # number of overall misses
system.l2.overall_misses::.cpu1.data           460112                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1779                       # number of overall misses
system.l2.overall_misses::.cpu2.data           456811                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1196                       # number of overall misses
system.l2.overall_misses::.cpu3.data           411605                       # number of overall misses
system.l2.overall_misses::total               2040763                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3920972997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  70104125441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    460979996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52072000413                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    168451000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51769831442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    109036499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46877701954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225483099742                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3920972997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  70104125441                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    460979996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52072000413                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    168451000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51769831442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    109036499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46877701954                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225483099742                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12838968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11632161                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          544120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5309                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496330                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26066295                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12838968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11632161                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         544120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5309                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496330                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26066295                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.056723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.323864                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845608                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.335091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.858554                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.422018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.829297                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078291                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.056723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.323864                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845608                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.335091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.858554                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.422018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.829297                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078291                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87605.804612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106249.602824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98143.494997                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113172.445868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94688.589095                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113328.775888                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91167.641304                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 113890.020661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110489.605967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87605.804612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106249.602824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98143.494997                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113172.445868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94688.589095                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113328.775888                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91167.641304                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 113890.020661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110489.605967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             507935                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     10265                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      49.482221                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    325801                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1583585                       # number of writebacks
system.l2.writebacks::total                   1583585                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24677                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            395                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7725                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            381                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           7370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            238                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           7535                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               48422                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24677                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           395                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7725                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           381                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          7370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           238                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          7535                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              48422                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        44656                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       635129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4302                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       452387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       449441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       404070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1992341                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        44656                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       635129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4302                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       452387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       449441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       404070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       670243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2662584                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3467369998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  61809245073                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    389931996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46755100547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    126720502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  46494806552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     82371499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42053616585                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201179162752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3467369998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  61809245073                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    389931996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46755100547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    126720502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  46494806552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     82371499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42053616585                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  65898813534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 267077976286                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.054601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.296628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.831410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.263326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.844703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.338038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.814116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.076434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.054601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.296628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.831410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.263326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.844703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.338038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.814116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102147                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77646.228905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97317.623779                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90639.701534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103351.998503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 90644.135908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103450.300600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85982.775574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104075.077548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100976.270002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77646.228905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97317.623779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90639.701534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103351.998503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 90644.135908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103450.300600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85982.775574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104075.077548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98320.778485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100307.812368                       # average overall mshr miss latency
system.l2.replacements                        4707131                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3384942                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3384942                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3384942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3384942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22570602                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22570602                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22570602                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22570602                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       670243                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         670243                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  65898813534                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  65898813534                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98320.778485                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98320.778485                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  123                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.113208                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.153846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.230769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.438356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19388.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15348.958333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1524000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       163500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       121000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1929500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.113208                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.153846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.230769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.438356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.631579                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20098.958333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                119                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           73                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.273973                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.409091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.274390                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       404500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       177500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       223500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       905000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.273973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.409091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.200000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.274390                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20225                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20318.181818                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1716426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            35477                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            44394                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1830845                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         400026                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         338165                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         302571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1383155                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  43781086761                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  38121259742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  38589520739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  34269700760                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154761568002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2116452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       376941                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346965                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3214000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.189008                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.908346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.872050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.430353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109445.602938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112729.761335                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112705.343681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 113261.683241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111890.256697                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        15643                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         4930                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4843                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         4892                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            30308                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       384383                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       333235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       337550                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       297679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1352847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  38584057818                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34222885811                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34635947294                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  30730915827                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138173806750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.181617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.891856                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.895498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.857951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.420923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100379.199439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102698.953624                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 102609.827563                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 103235.081504                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102135.575383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12794211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9806                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1638                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12809185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        44757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            52429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3920972997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    460979996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    168451000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    109036499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4659440492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12838968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5309                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12861614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.323864                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.335091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.422018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87605.804612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98143.494997                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94688.589095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91167.641304                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88871.435503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          101                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          395                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          381                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          238                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1115                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        44656                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1398                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        51314                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3467369998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    389931996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    126720502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     82371499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4066393995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003478                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.296628                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.263326                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.338038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77646.228905                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90639.701534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 90644.135908                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85982.775574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79245.313072                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9255929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        48531                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        40711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        40331                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9385502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       259780                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       121947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       114418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       109034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          605179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  26323038680                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  13950740671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  13180310703                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  12608001194                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66062091248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9515709                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9990681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.027300                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.715324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.737567                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.729984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060574                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101328.195704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 114400.031743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 115194.381155                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 115633.666508                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109161.241960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         9034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2527                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2643                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        16999                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       250746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       119152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       111891                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       106391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       588180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  23225187255                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  12532214736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  11858859258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  11322700758                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  58938962007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.026351                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.698929                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.721277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.712289                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058873                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92624.357936                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105178.383376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 105985.818859                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 106425.362653                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100205.654743                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          205                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           64                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           65                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               384                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          342                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          111                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             659                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2390496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       708493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       822495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       859991                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4781475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          547                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          179                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          141                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1043                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625229                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.642458                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.645390                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.630682                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.631831                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6989.754386                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6160.808696                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  9038.406593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  7747.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7255.652504                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           41                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          301                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          105                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           81                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          102                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          589                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6043482                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2184477                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      1705976                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      2127980                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12061915                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.550274                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.586592                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.574468                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.579545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.564717                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20078.013289                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20804.542857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21061.432099                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20862.549020                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20478.633277                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999791                       # Cycle average of tags in use
system.l2.tags.total_refs                    52633718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4707584                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.180622                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.938248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.582628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.566117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.914936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.906578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.831353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.224250                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.087229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.014296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.014165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.012990                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.269129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            43                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.671875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.328125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420893768                       # Number of tag accesses
system.l2.tags.data_accesses                420893768                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2857920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40669248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        275328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28959680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         89472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28772800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         61312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      25869248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     42178112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          169733120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2857920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       275328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        89472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        61312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3284032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101349376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101349376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          44655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         635457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         452495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1398                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         449575                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         404207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       659033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2652080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1583584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1583584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5840364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         83110513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           562652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         59181174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           182842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         58799272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           125295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         52865656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     86193984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             346861753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5840364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       562652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       182842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       125295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6711154                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      207114688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            207114688                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      207114688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5840364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        83110513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          562652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        59181174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          182842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        58799272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          125295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        52865656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     86193984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            553976441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1576673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     44655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    619982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    447193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1398.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    443438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    398186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    656950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002656579750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97062                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97063                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5448272                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1485559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2652080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1583584                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2652080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1583584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35018                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6911                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            121868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            121451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            134887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            237291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            167456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            197742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            179485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            158002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            189300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            199832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           212724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           148381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           152743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           139023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           128719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           128158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            144102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           102351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75627                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 114131646573                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13085310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            163201559073                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43610.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62360.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         6                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1434845                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  968523                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2652080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1583584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  648073                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  667918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  490941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  292443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  136619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   31423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   26250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  31845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  40502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  20582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  18063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  15570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  10399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  39841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  68439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 101254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 104325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     12                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1790329                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.913148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.181807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   195.635590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1167658     65.22%     65.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       346188     19.34%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       116267      6.49%     91.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56196      3.14%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24921      1.39%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13404      0.75%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8711      0.49%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6541      0.37%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50443      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1790329                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.962509                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.001734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    207.791664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97058     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97063                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.225775                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.807253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            87362     90.01%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              950      0.98%     90.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5611      5.78%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1927      1.99%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              722      0.74%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              288      0.30%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.12%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97062                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              167491968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2241152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100905408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               169733120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101349376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       342.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       206.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    346.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    207.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  489339376500                       # Total gap between requests
system.mem_ctrls.avgGap                     115528.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2857920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39678848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       275328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28620352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        89472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     28380032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        61312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     25483904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     42044800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100905408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5840363.625168952160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 81086559.647508606315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 562652.431205393164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 58487733.302657686174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 182842.421856145898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 57996622.219632059336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 125295.450742623580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52078177.817747719586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 85921551.529610186815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 206207407.648230940104                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        44655                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       635457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4302                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       452495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1398                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       449575                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       404207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       659033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1583584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1619305542                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  35435113610                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    208498038                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27862903379                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     67722002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27736700712                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42023502                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25209703259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  45019589029                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11717262904714                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36262.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55763.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48465.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61576.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     48442.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61695.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43865.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     62368.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68311.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7399205.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6949212060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3693574830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9274003200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4378034880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38627665440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      81918332040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     118922469120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       263763291570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.019124                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 308271768304                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16339960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 164727666196                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5833822680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3100723725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9411819480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3852036360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38627665440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     123405620730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      83985804960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       268217493375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        548.121603                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 217023238836                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16339960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 255976195664                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3226970880.597015                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19888939832.539055                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199290303500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56925296500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 432414098000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5717984                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5717984                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5717984                       # number of overall hits
system.cpu1.icache.overall_hits::total        5717984                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16383                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16383                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16383                       # number of overall misses
system.cpu1.icache.overall_misses::total        16383                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    668582500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    668582500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    668582500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    668582500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5734367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5734367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5734367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5734367                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002857                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002857                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002857                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002857                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40809.528169                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40809.528169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40809.528169                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40809.528169                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          534                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14471                       # number of writebacks
system.cpu1.icache.writebacks::total            14471                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1880                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1880                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1880                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14503                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14503                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14503                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14503                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    594679500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    594679500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    594679500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    594679500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002529                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002529                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 41003.895746                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 41003.895746                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 41003.895746                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 41003.895746                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14471                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5717984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5717984                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16383                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16383                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    668582500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    668582500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5734367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5734367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002857                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40809.528169                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40809.528169                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1880                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14503                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14503                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    594679500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    594679500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 41003.895746                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 41003.895746                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977309                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5630932                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14471                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           389.118375                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        342149000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977309                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999291                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         11483237                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        11483237                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5605164                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5605164                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5605164                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5605164                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1307795                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1307795                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1307795                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1307795                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 133873521565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 133873521565                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 133873521565                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 133873521565                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6912959                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6912959                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6912959                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6912959                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.189180                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.189180                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.189180                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.189180                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102365.830704                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102365.830704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102365.830704                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102365.830704                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       935982                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        98144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13607                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1229                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.786801                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.856794                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543387                       # number of writebacks
system.cpu1.dcache.writebacks::total           543387                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       959732                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       959732                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       959732                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       959732                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       348063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       348063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       348063                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       348063                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  34566381770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  34566381770                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  34566381770                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  34566381770                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050349                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050349                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050349                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050349                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99310.704585                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99310.704585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99310.704585                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99310.704585                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4880576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4880576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       772833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       772833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  74610139500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  74610139500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5653409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5653409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136702                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96541.089084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96541.089084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       601834                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       601834                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170999                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170999                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  14874556500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  14874556500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030247                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030247                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86986.219218                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86986.219218                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       724588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       534962                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       534962                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59263382065                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59263382065                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110780.545282                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110780.545282                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       357898                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       357898                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       177064                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       177064                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19691825270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19691825270                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140577                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 111213.037489                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 111213.037489                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          256                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          256                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5682000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5682000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          552                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.463768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.463768                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22195.312500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22195.312500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       509500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       509500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.153986                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.153986                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5994.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5994.117647                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       864000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       864000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.422287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.422287                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         6000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         6000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       747000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       747000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.419355                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5223.776224                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5223.776224                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       405500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       405500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       379500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       379500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292387                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292387                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216805                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19882704500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19882704500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509192                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425782                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425782                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91707.776573                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91707.776573                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216805                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19665899500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19665899500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425782                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425782                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90707.776573                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90707.776573                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.192356                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6461678                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564680                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.443079                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        342160500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.192356                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912261                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912261                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15410798                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15410798                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 489339394500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22854688                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4968527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22682037                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3123546                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1113633                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1073                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           683                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1756                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3284072                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3284072                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12861616                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9993074                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1043                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1043                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38516874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34921803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        43477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1652858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78276321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643385856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1489036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1854336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69599808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       677504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68098112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       360704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63517056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336529472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5894665                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105991232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31964648                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085061                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.330939                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29562097     92.48%     92.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2243122      7.02%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35701      0.11%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  90506      0.28%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33218      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31964648                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52176865442                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826244915                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8169009                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764064119                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4377159                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17483033919                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19278463895                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847989630                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          21977453                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               531515888500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 453413                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746936                       # Number of bytes of host memory used
host_op_rate                                   454842                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1585.01                       # Real time elapsed on the host
host_tick_rate                               26609646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718662331                       # Number of instructions simulated
sim_ops                                     720928580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042176                       # Number of seconds simulated
sim_ticks                                 42176494000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.021266                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7358704                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7663619                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1342224                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13388720                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34870                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54557                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           19687                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14383654                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11679                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4306                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1124414                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5976292                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1386845                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       22654333                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27453956                       # Number of instructions committed
system.cpu0.commit.committedOps              27518994                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     66854940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.411622                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381513                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     56551195     84.59%     84.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5675654      8.49%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1461502      2.19%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       767898      1.15%     96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       353172      0.53%     96.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       164221      0.25%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       173082      0.26%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       321371      0.48%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1386845      2.07%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     66854940                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70316                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27077951                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6788609                       # Number of loads committed
system.cpu0.commit.membars                      97906                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        98590      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19556821     71.07%     71.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6762      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6792341     24.68%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1059336      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27518994                       # Class of committed instruction
system.cpu0.commit.refs                       7852560                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27453956                       # Number of Instructions Simulated
system.cpu0.committedOps                     27518994                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.964651                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.964651                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             32970506                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               219720                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6366344                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              55562767                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7657632                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 27998769                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1127248                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               664922                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               996550                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14383654                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3760699                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     62541717                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                85587                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1232                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      63359741                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                2690116                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.176722                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6862562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7393574                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.778457                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          70750705                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.901426                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.056923                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32692163     46.21%     46.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20096790     28.41%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11787607     16.66%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5422149      7.66%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  246843      0.35%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  293784      0.42%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  146774      0.21%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15605      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   48990      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            70750705                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2791                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2041                       # number of floating regfile writes
system.cpu0.idleCycles                       10640701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1250842                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9279195                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.539686                       # Inst execution rate
system.cpu0.iew.exec_refs                    12683371                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1142586                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10570146                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12428338                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             74891                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           582648                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1239904                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           50131798                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11540785                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1328041                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             43925798                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 62019                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3499190                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1127248                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3614863                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        97768                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           18328                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          231                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           11                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5639729                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       175953                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           169                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       443797                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        807045                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 30764477                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41976277                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.819833                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25221746                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.515734                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42251948                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                56322041                       # number of integer regfile reads
system.cpu0.int_regfile_writes               31819537                       # number of integer regfile writes
system.cpu0.ipc                              0.337308                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.337308                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101279      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             31911083     70.52%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7176      0.02%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1947      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1375      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12080427     26.69%     97.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1148612      2.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            621      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              45253839                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3356                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6679                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3268                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3322                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     266791                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005895                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 143047     53.62%     53.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     3      0.00%     53.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     37      0.01%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     53.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                105475     39.53%     93.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18188      6.82%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               25      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              45415995                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161588459                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41973009                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72741442                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  49915322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 45253839                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             216476                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       22612806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69964                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         76347                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9595390                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     70750705                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.639624                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.136487                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46555832     65.80%     65.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           12812403     18.11%     83.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5943440      8.40%     92.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2806428      3.97%     96.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1721107      2.43%     98.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             447975      0.63%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             269352      0.38%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             158487      0.22%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35681      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       70750705                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556003                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           126153                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            9976                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12428338                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1239904                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6229                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81391406                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2961593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               19553425                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20456020                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                324461                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8985234                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8420722                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               252403                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             68980084                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              53273792                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40035858                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27395413                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                582535                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1127248                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9622689                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                19579842                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2815                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        68977269                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4066696                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             68438                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2302533                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         68439                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   115609975                       # The number of ROB reads
system.cpu0.rob.rob_writes                  104249651                       # The number of ROB writes
system.cpu0.timesIdled                         111196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2689                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.004006                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7334020                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7483388                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1322728                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13240564                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12750                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          17254                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4504                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14137724                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1935                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4056                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1122114                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5713914                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1285422                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         129332                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23100349                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26069686                       # Number of instructions committed
system.cpu1.commit.committedOps              26131205                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63535009                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.411288                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.373491                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53587702     84.34%     84.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5574851      8.77%     93.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1399901      2.20%     95.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       713720      1.12%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       330958      0.52%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       160663      0.25%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       167675      0.26%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       314117      0.49%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1285422      2.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63535009                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20575                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25710252                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6518866                       # Number of loads committed
system.cpu1.commit.membars                      92490                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92490      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18762086     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            211      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6522922     24.96%     97.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        753142      2.88%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26131205                       # Class of committed instruction
system.cpu1.commit.refs                       7276064                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26069686                       # Number of Instructions Simulated
system.cpu1.committedOps                     26131205                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.662768                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.662768                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31969315                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               201782                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6372535                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              54720848                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5627686                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27762620                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1123783                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               632269                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               989224                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14137724                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3579298                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61557166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58361                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      62313260                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2648794                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.203662                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4591026                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7346770                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.897659                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67472628                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.928380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045240                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29853619     44.25%     44.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                19898532     29.49%     73.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11710272     17.36%     91.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5376898      7.97%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  205522      0.30%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279451      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  101573      0.15%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12402      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   34359      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67472628                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1944909                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1253111                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9085497                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.616748                       # Inst execution rate
system.cpu1.iew.exec_refs                    12142751                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    846612                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               10744062                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12210486                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             59627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           585451                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              989255                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           49192502                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11296139                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1329121                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             42813142                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 61799                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3324737                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1123783                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3438524                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        85633                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           10269                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5691620                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       232057                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            79                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       453471                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        799640                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30136734                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40869056                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820978                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 24741586                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.588743                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41169784                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                54837781                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31202523                       # number of integer regfile writes
system.cpu1.ipc                              0.375549                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.375549                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            94089      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31364028     71.05%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 252      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11831389     26.80%     98.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             852151      1.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44142263                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     225728                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005114                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 136881     60.64%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 87995     38.98%     99.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  852      0.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44273902                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         156054238                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40869056                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72253871                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49008656                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44142263                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183846                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23061297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            71356                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         54514                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9910779                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67472628                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.654225                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.138955                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43855961     65.00%     65.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12376012     18.34%     83.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5936125      8.80%     92.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2788925      4.13%     96.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1684031      2.50%     98.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             409291      0.61%     99.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             243144      0.36%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             147329      0.22%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              31810      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67472628                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.635895                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           132389                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9127                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12210486                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             989255                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1599                       # number of misc regfile reads
system.cpu1.numCycles                        69417537                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14845210                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19571970                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19614155                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                314491                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6954916                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8372895                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               259768                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             67933529                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              52402214                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39540084                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27148459                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                133186                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1123783                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9111653                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19925929                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        67933529                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3561847                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             54902                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2248083                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         54872                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   111470585                       # The number of ROB reads
system.cpu1.rob.rob_writes                  102407725                       # The number of ROB writes
system.cpu1.timesIdled                          22758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.581848                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7348963                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7609052                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1327199                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13154296                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12856                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          16982                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4126                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14058175                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2029                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3956                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1134619                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5688976                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1229791                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23378679                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25928130                       # Number of instructions committed
system.cpu2.commit.committedOps              25982719                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     62809697                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.413674                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.364377                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     52715692     83.93%     83.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5725494      9.12%     93.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1433349      2.28%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       718459      1.14%     96.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       330111      0.53%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       174725      0.28%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       171779      0.27%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       310297      0.49%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1229791      1.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     62809697                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20494                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25572167                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6473802                       # Number of loads committed
system.cpu2.commit.membars                      82094                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82094      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18694249     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6477758     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728043      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25982719                       # Class of committed instruction
system.cpu2.commit.refs                       7205801                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25928130                       # Number of Instructions Simulated
system.cpu2.committedOps                     25982719                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.652013                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.652013                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             30952646                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               193752                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6413864                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54852487                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5724351                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 27994913                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1136215                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               612342                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               981864                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14058175                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3655630                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     60788402                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                58028                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      62383482                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2657590                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.204448                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4672664                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7361819                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.907241                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          66789989                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.938148                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.040258                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                29043787     43.49%     43.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20020173     29.97%     73.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11750259     17.59%     91.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5362541      8.03%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  209874      0.31%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  278251      0.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   84832      0.13%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11365      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28907      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            66789989                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1971746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1269052                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9078258                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.622605                       # Inst execution rate
system.cpu2.iew.exec_refs                    12101545                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    831957                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               10496370                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12187898                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52276                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           574262                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1005624                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49324602                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11269588                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1352926                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42811381                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 61419                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3035943                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1136215                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              3146723                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82597                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10166                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5714096                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       273625                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            70                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       468862                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        800190                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 29948226                       # num instructions consuming a value
system.cpu2.iew.wb_count                     40870096                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820518                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24573067                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.594373                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41187323                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                54811903                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31248414                       # number of integer regfile writes
system.cpu2.ipc                              0.377072                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.377072                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83628      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31442499     71.19%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 267      0.00%     71.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            11804819     26.73%     98.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             832740      1.89%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44164307                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     213449                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004833                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 129801     60.81%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     60.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82942     38.86%     99.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  706      0.33%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              44294128                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         155403685                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     40870096                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         72666553                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49164008                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44164307                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             160594                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23341883                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            71633                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         45268                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10094080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     66789989                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.661241                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.137220                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43107495     64.54%     64.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12366150     18.51%     83.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6017807      9.01%     92.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2810771      4.21%     96.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1696172      2.54%     98.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             400220      0.60%     99.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             226238      0.34%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             134074      0.20%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              31062      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       66789989                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.642280                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           129244                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9693                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12187898                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1005624                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1534                       # number of misc regfile reads
system.cpu2.numCycles                        68761735                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15501168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19050621                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19522608                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                295602                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7049054                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8337959                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               258445                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             68126760                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52532723                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39682589                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27375887                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 87466                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1136215                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9014735                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20159981                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        68126760                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3163477                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47232                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2209853                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47221                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   110931073                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102710253                       # The number of ROB writes
system.cpu2.timesIdled                          22811                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.990579                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7182261                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7405112                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1308261                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         12907356                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12961                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17314                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4353                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13810009                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1894                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4050                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1111615                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5645629                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1230189                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98869                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23196162                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25785052                       # Number of instructions committed
system.cpu3.commit.committedOps              25831369                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61524406                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.419856                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.374091                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51513362     83.73%     83.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5661583      9.20%     92.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1407701      2.29%     95.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       740563      1.20%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328382      0.53%     96.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       174201      0.28%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       172325      0.28%     97.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       296100      0.48%     98.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1230189      2.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61524406                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20391                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25431679                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6406963                       # Number of loads committed
system.cpu3.commit.membars                      69671                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69671      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18622610     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            199      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6411013     24.82%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        727522      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25831369                       # Class of committed instruction
system.cpu3.commit.refs                       7138535                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25785052                       # Number of Instructions Simulated
system.cpu3.committedOps                     25831369                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.614804                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.614804                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             29966694                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               197790                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6310376                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              54445806                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5674914                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 27735793                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1113266                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               630041                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               978016                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13810009                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3590959                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     59562132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57432                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      61789141                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2619824                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.204827                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4596544                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7195222                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.916442                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65468683                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.946531                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.035493                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                28100311     42.92%     42.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19796215     30.24%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11627238     17.76%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5365895      8.20%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  217885      0.33%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279068      0.43%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   47284      0.07%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9092      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25695      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65468683                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1954162                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1242988                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8991054                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.630687                       # Inst execution rate
system.cpu3.iew.exec_refs                    11960283                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    816860                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               10567726                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12079950                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43010                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           554555                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              977243                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           48992517                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11143423                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1340975                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             42522738                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62590                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2798577                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1113266                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2911658                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78222                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10252                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5672987                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       245671                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       459526                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783462                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 29804129                       # num instructions consuming a value
system.cpu3.iew.wb_count                     40618467                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.819962                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24438258                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.602444                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      40929163                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                54428203                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31100623                       # number of integer regfile writes
system.cpu3.ipc                              0.382438                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.382438                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71263      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31299293     71.36%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 212      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11677029     26.62%     98.14% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             815562      1.86%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              43863713                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     213515                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004868                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 132087     61.86%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.86% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 80500     37.70%     99.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  928      0.43%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44005965                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         153480572                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     40618467                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         72153733                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  48860899                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 43863713                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             131618                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23161148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            70948                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         32749                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      9999162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65468683                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.669995                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.144946                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42033613     64.20%     64.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12157539     18.57%     82.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5996818      9.16%     91.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2805078      4.28%     96.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1678253      2.56%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             399683      0.61%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             229883      0.35%     99.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             135949      0.21%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              31867      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65468683                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.650576                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           120173                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10105                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12079950                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             977243                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1592                       # number of misc regfile reads
system.cpu3.numCycles                        67422845                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16840867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               18857034                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19423303                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                290569                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6975518                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8115093                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               264273                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             67627846                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              52180800                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           39500973                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27139028                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                127479                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1113266                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8826434                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20077670                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        67627846                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2557403                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37902                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2155881                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37904                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   109311374                       # The number of ROB reads
system.cpu3.rob.rob_writes                  102006290                       # The number of ROB writes
system.cpu3.timesIdled                          22468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          1456748                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                23866                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1592164                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                332                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5425748                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3029954                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5785844                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       736917                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       279243                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2542420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2005827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5551637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2285070                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2903737                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       376644                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2380531                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13695                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20361                       # Transaction distribution
system.membus.trans_dist::ReadExReq             90618                       # Transaction distribution
system.membus.trans_dist::ReadExResp            90070                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2903738                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8779651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8779651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    215708864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               215708864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30691                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3028669                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3028669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3028669                       # Request fanout histogram
system.membus.respLayer1.occupancy        15518023071                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             36.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7868919694                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1506                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          754                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10339526.525199                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14152117.444302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          754    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    134350000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            754                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34380491000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7796003000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3630588                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3630588                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3630588                       # number of overall hits
system.cpu2.icache.overall_hits::total        3630588                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25041                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25041                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25041                       # number of overall misses
system.cpu2.icache.overall_misses::total        25041                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1605007997                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1605007997                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1605007997                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1605007997                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3655629                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3655629                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3655629                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3655629                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006850                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006850                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006850                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006850                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 64095.203746                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64095.203746                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 64095.203746                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64095.203746                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3937                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    60.569231                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23345                       # number of writebacks
system.cpu2.icache.writebacks::total            23345                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1696                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1696                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1696                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1696                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23345                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23345                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23345                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23345                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1474427497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1474427497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1474427497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1474427497                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006386                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006386                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006386                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006386                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63158.170786                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63158.170786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63158.170786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63158.170786                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23345                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3630588                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3630588                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25041                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25041                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1605007997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1605007997                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3655629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3655629                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006850                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006850                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 64095.203746                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64095.203746                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1696                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1696                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23345                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23345                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1474427497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1474427497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63158.170786                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63158.170786                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3707976                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23377                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           158.616418                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7334603                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7334603                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8630768                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8630768                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8630768                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8630768                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2870023                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2870023                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2870023                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2870023                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 210456063636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 210456063636                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 210456063636                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 210456063636                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11500791                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11500791                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11500791                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11500791                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.249550                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.249550                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.249550                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.249550                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 73329.051243                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73329.051243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 73329.051243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73329.051243                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4907348                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       261259                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86932                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3469                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    56.450421                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    75.312482                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       619733                       # number of writebacks
system.cpu2.dcache.writebacks::total           619733                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2237213                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2237213                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2237213                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2237213                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       632810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       632810                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       632810                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       632810                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  52336886394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  52336886394                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  52336886394                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  52336886394                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.055023                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.055023                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.055023                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.055023                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 82705.529928                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82705.529928                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 82705.529928                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82705.529928                       # average overall mshr miss latency
system.cpu2.dcache.replacements                619732                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8105694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8105694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2694796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2694796                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 197639598500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 197639598500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10800490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10800490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.249507                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.249507                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 73341.209687                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73341.209687                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2091367                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2091367                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       603429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       603429                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50022647500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50022647500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.055871                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.055871                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 82897.320977                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82897.320977                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       525074                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        525074                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       175227                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       175227                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  12816465136                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  12816465136                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700301                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.250217                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 73142.067923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 73142.067923                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       145846                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       145846                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29381                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2314238894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2314238894                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78766.512168                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78766.512168                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27107                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1660                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1660                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     38683500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38683500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28767                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.057705                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.057705                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23303.313253                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23303.313253                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          482                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          482                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1178                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1178                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14801500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14801500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.040950                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.040950                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12564.940577                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12564.940577                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21760                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5707                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     39889500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     39889500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27467                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27467                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.207777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.207777                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6989.574207                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6989.574207                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5506                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5506                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     34532500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34532500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.200459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.200459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6271.794406                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6271.794406                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2080500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2080500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1931500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1931500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1057                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1057                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2899                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2899                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     65398999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     65398999                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3956                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.732811                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.732811                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 22559.157986                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 22559.157986                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2898                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2898                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     62499999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     62499999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.732558                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.732558                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 21566.597308                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 21566.597308                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.863552                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9327002                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           633624                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.720090                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.863552                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.964486                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.964486                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23755559                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23755559                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1600                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          801                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    10568628.589263                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17696158.495322                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          801    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    241731000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            801                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33711022500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8465471500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3566221                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3566221                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3566221                       # number of overall hits
system.cpu3.icache.overall_hits::total        3566221                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24738                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24738                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24738                       # number of overall misses
system.cpu3.icache.overall_misses::total        24738                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1573802499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1573802499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1573802499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1573802499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3590959                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3590959                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3590959                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3590959                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006889                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006889                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006889                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006889                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 63618.825249                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 63618.825249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 63618.825249                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 63618.825249                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3515                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               55                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23170                       # number of writebacks
system.cpu3.icache.writebacks::total            23170                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1568                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1568                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1568                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23170                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23170                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23170                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23170                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1456408500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1456408500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1456408500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1456408500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006452                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006452                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006452                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006452                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 62857.509711                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62857.509711                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 62857.509711                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62857.509711                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23170                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3566221                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3566221                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24738                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24738                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1573802499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1573802499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3590959                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3590959                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006889                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006889                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 63618.825249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 63618.825249                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1568                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23170                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23170                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1456408500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1456408500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 62857.509711                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62857.509711                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3644209                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23202                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.064434                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7205088                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7205088                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8558931                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8558931                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8558931                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8558931                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2842184                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2842184                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2842184                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2842184                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 208793586403                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 208793586403                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 208793586403                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 208793586403                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11401115                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11401115                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11401115                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11401115                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.249290                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.249290                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.249290                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.249290                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 73462.374851                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73462.374851                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 73462.374851                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73462.374851                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4648438                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       264489                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            82094                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3547                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.623359                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.566958                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605283                       # number of writebacks
system.cpu3.dcache.writebacks::total           605283                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2223971                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2223971                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2223971                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2223971                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       618213                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       618213                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       618213                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       618213                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  51228665377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  51228665377                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  51228665377                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  51228665377                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.054224                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.054224                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.054224                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.054224                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 82865.720030                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82865.720030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 82865.720030                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82865.720030                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605281                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      8028070                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8028070                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2669079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2669079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 196160852000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 196160852000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10697149                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10697149                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.249513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.249513                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 73493.835139                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 73493.835139                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2080540                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2080540                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588539                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588539                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  48941369500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  48941369500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.055018                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055018                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83157.393987                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83157.393987                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       530861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        530861                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       173105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       173105                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  12632734403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  12632734403                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       703966                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       703966                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.245900                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.245900                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72977.293567                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72977.293567                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       143431                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       143431                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29674                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29674                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2287295877                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2287295877                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.042153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.042153                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 77080.807340                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 77080.807340                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23011                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23011                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1630                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1630                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43605500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43605500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.066150                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.066150                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26751.840491                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26751.840491                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          504                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1126                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1126                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14865000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14865000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.045696                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.045696                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 13201.598579                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13201.598579                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18096                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18096                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5097                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5097                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     32459000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     32459000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23193                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23193                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.219765                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.219765                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6368.255837                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6368.255837                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         4979                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         4979                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     27647000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     27647000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.214677                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.214677                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5552.721430                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5552.721430                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2336500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2336500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2169500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1061                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1061                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2989                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2989                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     61872000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     61872000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4050                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4050                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.738025                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.738025                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20699.899632                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20699.899632                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2988                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2988                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     58883000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     58883000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.737778                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.737778                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19706.492637                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19706.492637                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.657094                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9231615                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618990                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.913997                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.657094                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.958034                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.958034                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23524962                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23524962                       # Number of data accesses
system.cpu0.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          283                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5232996.466431                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11408801.681764                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    102511500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            283                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40695556000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1480938000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3643880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3643880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3643880                       # number of overall hits
system.cpu0.icache.overall_hits::total        3643880                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116816                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116816                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116816                       # number of overall misses
system.cpu0.icache.overall_misses::total       116816                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8212813478                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8212813478                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8212813478                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8212813478                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3760696                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3760696                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3760696                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3760696                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031062                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031062                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031062                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031062                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70305.552989                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70305.552989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70305.552989                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70305.552989                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30855                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              457                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.516411                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109070                       # number of writebacks
system.cpu0.icache.writebacks::total           109070                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7745                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7745                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7745                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7745                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109071                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109071                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109071                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7665627978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7665627978                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7665627978                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7665627978                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70281.082763                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70281.082763                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70281.082763                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70281.082763                       # average overall mshr miss latency
system.cpu0.icache.replacements                109070                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3643880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3643880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116816                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8212813478                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8212813478                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3760696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3760696                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031062                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70305.552989                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70305.552989                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7745                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7745                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109071                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7665627978                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7665627978                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70281.082763                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70281.082763                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3754367                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109102                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.411532                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7630462                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7630462                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8910469                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8910469                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8910469                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8910469                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3106847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3106847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3106847                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3106847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 225145380549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 225145380549                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 225145380549                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 225145380549                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12017316                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12017316                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12017316                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12017316                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.258531                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.258531                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.258531                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.258531                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72467.482483                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72467.482483                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72467.482483                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72467.482483                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5817018                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       248647                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           106710                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3235                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.512398                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.861515                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       692839                       # number of writebacks
system.cpu0.dcache.writebacks::total           692839                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2401787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2401787                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2401787                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2401787                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       705060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       705060                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       705060                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       705060                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  57423394479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57423394479                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  57423394479                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57423394479                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058670                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058670                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058670                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058670                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81444.691911                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81444.691911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81444.691911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81444.691911                       # average overall mshr miss latency
system.cpu0.dcache.replacements                692837                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8201053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8201053                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2791161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2791161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 203940123500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 203940123500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10992214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10992214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.253922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.253922                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 73066.413403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 73066.413403                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2145675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2145675                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       645486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       645486                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  53359971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  53359971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058722                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058722                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82666.349851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82666.349851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       709416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        709416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       315686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       315686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  21205257049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  21205257049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1025102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1025102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.307956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.307956                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67171.990677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67171.990677                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       256112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       256112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59574                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59574                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4063422979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4063422979                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058115                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68207.993067                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68207.993067                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        32928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        32928                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2572                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2572                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     63785000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     63785000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.072451                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072451                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24799.766719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24799.766719                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1954                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          618                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          618                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017408                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9254.854369                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9254.854369                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27636                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6739                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6739                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     56059500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     56059500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34375                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34375                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.196044                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.196044                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8318.667458                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8318.667458                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6616                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6616                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     49491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     49491500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.192465                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.192465                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7480.577388                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7480.577388                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       628000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       628000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       580000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2252                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     56646000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     56646000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4306                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4306                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.522991                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.522991                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25153.641208                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25153.641208                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2252                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     54394000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     54394000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.522991                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.522991                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24153.641208                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24153.641208                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.751367                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9689001                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           703856                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.765601                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.751367                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992230                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         24886818                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        24886818                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              184465                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8677                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              168550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8510                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              167236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              162692                       # number of demand (read+write) hits
system.l2.demand_hits::total                   731052                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22169                       # number of overall hits
system.l2.overall_hits::.cpu0.data             184465                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8677                       # number of overall hits
system.l2.overall_hits::.cpu1.data             168550                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8510                       # number of overall hits
system.l2.overall_hits::.cpu2.data             167236                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8753                       # number of overall hits
system.l2.overall_hits::.cpu3.data             162692                       # number of overall hits
system.l2.overall_hits::total                  731052                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            505544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            461278                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14835                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            453682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            443641                       # number of demand (read+write) misses
system.l2.demand_misses::total                1994951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86901                       # number of overall misses
system.l2.overall_misses::.cpu0.data           505544                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14653                       # number of overall misses
system.l2.overall_misses::.cpu1.data           461278                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14835                       # number of overall misses
system.l2.overall_misses::.cpu2.data           453682                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14417                       # number of overall misses
system.l2.overall_misses::.cpu3.data           443641                       # number of overall misses
system.l2.overall_misses::total               1994951                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7242373472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  53870236489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1319634488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  50071701983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1328440487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  49127363033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1306988970                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  48115240154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     212381979076                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7242373472                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  53870236489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1319634488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  50071701983                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1328440487                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  49127363033                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1306988970                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  48115240154                       # number of overall miss cycles
system.l2.overall_miss_latency::total    212381979076                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          690009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23330                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          629828                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          620918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23170                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606333                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2726003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         690009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23330                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         629828                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         620918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23170                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606333                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2726003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.796745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.732663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.628075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.732387                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.635468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.730663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.622227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.731679                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.731823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.796745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.732663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.628075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.732387                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.635468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.730663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.622227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.731679                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.731823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83340.507842                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106558.947370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90058.997338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108549.945983                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89547.724098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 108285.898566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90656.098356                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 108455.350506                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106459.747170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83340.507842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106558.947370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90058.997338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108549.945983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89547.724098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 108285.898566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90656.098356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 108455.350506                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106459.747170                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             506218                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     20355                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.869467                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    792801                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              376643                       # number of writebacks
system.l2.writebacks::total                    376643                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1212                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14306                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data          13971                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5722                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data          13141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               76832                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1212                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5904                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14306                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data         13971                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5722                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data         13141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              76832                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85689                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       488961                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       446972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       439711                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       430500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1918119                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85689                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       488961                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       446972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       439711                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       430500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1194190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3112309                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6296498479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  47929266118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    746341493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  44668761615                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    741466994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  43825662162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    751606474                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42959177253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187918780588                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6296498479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  47929266118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    746341493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  44668761615                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    741466994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  43825662162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    751606474                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42959177253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  97583084195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 285501864783                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.785633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.708630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.375011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.709673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.378753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.708163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.375270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.710006                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.703638                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.785633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.708630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.375011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.709673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.378753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.708163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.375270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.710006                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.141712                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73480.825765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98022.676897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85305.919877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99936.375466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83857.384528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 99669.242211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 86441.227602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 99789.029624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97970.345212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73480.825765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98022.676897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85305.919877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99936.375466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83857.384528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 99669.242211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 86441.227602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 99789.029624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81714.873006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91733.136004                       # average overall mshr miss latency
system.l2.replacements                        4898393                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447254                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447254                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447254                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1829350                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1829350                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1829350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1829350                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1194190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1194190                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  97583084195                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  97583084195                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81714.873006                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81714.873006                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             175                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             343                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1209                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           320                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           355                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1688                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10415000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       685000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       776500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       752500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12629000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          698                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          661                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2897                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.802036                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.489297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.508596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.459909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.582672                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14689.703808                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2140.625000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2187.323944                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2475.328947                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7481.635071                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          709                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          320                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          355                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          304                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1688                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     14217500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6445499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      7138500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6139495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33940994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.802036                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.489297                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.508596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.459909                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.582672                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20052.891396                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20142.184375                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20108.450704                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20195.707237                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20107.223934                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           678                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           443                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           429                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           332                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1882                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          785                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          522                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          482                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          338                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2127                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     13156000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9139000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8477499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5119498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     35891997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1463                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          965                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          911                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          670                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.536569                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.540933                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.529089                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.504478                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.530556                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16759.235669                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17507.662835                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 17588.172199                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 15146.443787                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16874.469676                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          783                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          521                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          481                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          338                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2123                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     15877000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10433999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9768500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6785000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     42864499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.535202                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.539896                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.527991                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.504478                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.529558                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20277.139208                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20026.869482                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20308.731809                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20073.964497                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20190.531795                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            16602                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7790                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             7714                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             8121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40227                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          38453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19110                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               96281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3757526443                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2176488948                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2191823449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2157324447                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10283163287                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        27147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.698447                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.712281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.715843                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.701774                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.705314                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97717.380777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 112859.162458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 112788.733031                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 112889.819309                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106803.661023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3969                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          872                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          602                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          757                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6200                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        34484                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        18413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        18831                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        18353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          90081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3139524471                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1928236967                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1960465461                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1915767955                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8943994854                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.626355                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.680074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.693668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.673975                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.659895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91042.932113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104721.499321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104108.409591                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 104384.457854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99288.361075                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8677                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8510                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14835                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           130806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7242373472                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1319634488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1328440487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1306988970                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11197437417                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109070                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23330                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23170                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.796745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.628075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.635468                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.622227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.731107                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83340.507842                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90058.997338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89547.724098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90656.098356                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85603.392941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1212                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5904                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5993                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5722                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18831                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85689                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8749                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       111975                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6296498479                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    746341493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    741466994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    751606474                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8535913440                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.785633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.375011                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.378753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.375270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625856                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73480.825765                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85305.919877                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83857.384528                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 86441.227602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76230.528600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       167863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       159522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       154571                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            642716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       467091                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       441993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       434249                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       424531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1767864                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  50112710046                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  47895213035                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  46935539584                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  45957915707                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 190901378372                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       634954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       602753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       593771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       579102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2410580                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.735630                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.733290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.731341                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.733085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.733377                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107286.824293                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108361.926626                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 108084.393019                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 108255.735640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107984.199221                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12614                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        13434                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        13369                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        12384                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        51801                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       454477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       428559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       420880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       412147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1716063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  44789741647                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  42740524648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  41865196701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  41043409298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 170438872294                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.715764                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.711003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.708825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.711700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.711888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98552.273596                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99730.783038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 99470.625121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 99584.394155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99319.705800                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          296                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               334                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          272                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             335                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4030999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       795997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data        57500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       358999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5243495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          568                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           669                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.478873                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.684211                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.608696                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.575000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500747                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14819.849265                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30615.269231                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  4107.142857                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 15608.652174                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15652.223881                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           68                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            4                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           83                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          204                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          252                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4008995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       375500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       212998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       379000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4976493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.359155                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.434783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.475000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.376682                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19651.936275                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19763.157895                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21299.800000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19947.368421                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19747.988095                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999256                       # Cycle average of tags in use
system.l2.tags.total_refs                     6006702                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4898869                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.226141                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.593950                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.929915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.455072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.301086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.933710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.311968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        4.750466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.270523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.619292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.833275                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.100861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.077089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.074226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.072176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.216145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44981285                       # Number of tag accesses
system.l2.tags.data_accesses                 44981285                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5484096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      31298880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        559936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      28613952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        565888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      28150656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        556480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      27557248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     68816512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          191603648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5484096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       559936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       565888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       556480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7166400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24105216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24105216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         489045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         447093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         439854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         430582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1075258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2993807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       376644                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             376644                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        130027309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        742092977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13276021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        678433632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13417142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        667448935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13194079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        653379297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1631631875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4542901266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    130027309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13276021                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13417142                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13194079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169914550                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      571532001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            571532001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      571532001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       130027309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       742092977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13276021                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       678433632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13417142                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       667448935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13194079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       653379297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1631631875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5114433267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    369372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    481391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8749.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    443340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    436146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8695.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    427281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1069324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000187121250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22735                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22734                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4733891                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2993808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     376644                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2993808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   376644                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24350                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7272                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            103019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            117096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            117031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            118435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            177079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            169895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            151240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            155671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            123795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           149205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           242263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           468395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           464592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30516                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26652                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 116057060330                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14847290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            171734397830                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39083.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57833.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2395766                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  335374                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2993808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               376644                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  259403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  306585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  317989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  312158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  300402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  272411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  239500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  204035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  170094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  141770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 125470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 123839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  77315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  44886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  30927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  20532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  12405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  24251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  24009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       607688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    351.639078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.139688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.067293                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       212991     35.05%     35.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124914     20.56%     55.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57428      9.45%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50102      8.24%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24781      4.08%     77.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16645      2.74%     80.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12669      2.08%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9808      1.61%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        98350     16.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       607688                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     130.613618                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.946633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    138.623514                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         14223     62.56%     62.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         5224     22.98%     85.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2165      9.52%     95.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          769      3.38%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          178      0.78%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           71      0.31%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           41      0.18%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           28      0.12%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22734                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22735                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.220543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.033980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            20890     91.88%     91.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              303      1.33%     93.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              685      3.01%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              347      1.53%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              197      0.87%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              121      0.53%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.30%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               51      0.22%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.10%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               18      0.08%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22735                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              190045312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1558400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23639680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               191603712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24105216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4505.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       560.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4542.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    571.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42176465500                       # Total gap between requests
system.mem_ctrls.avgGap                      12513.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5484160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     30809024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       559936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     28373760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       565888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     27913344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       556480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     27345984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     68436736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23639680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 130028826.009103551507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 730478545.703680276871                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13276020.524607853964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 672738706.066938638687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13417141.785184893757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 661822293.716495275497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13194079.147498603910                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 648370250.974393486977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1622627428.443909883499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 560494193.756361007690                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       489045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8749                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       447093                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       439854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       430582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1075258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       376644                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2752660145                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27613332564                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    381001327                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  26063499809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    372253830                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  25522045986                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    388643820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  25039599899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  63601360450                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1060353259430                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32123.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56463.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43547.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58295.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42100.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     58023.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     44697.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     58152.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59149.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2815266.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2704817640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1437648465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13094874240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          957468060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3329504880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19004703450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191812800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40720829535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        965.486357                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    339625232                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1408420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40428448768                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1634074680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            868527495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8107055880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970669440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3329504880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18511532610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        607114560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34028479545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        806.811480                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1421241502                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1408420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39346832498                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1596                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          799                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9346839.799750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12208082.210621                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          799    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67668000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            799                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34708369000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7468125000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3554391                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3554391                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3554391                       # number of overall hits
system.cpu1.icache.overall_hits::total        3554391                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24907                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24907                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24907                       # number of overall misses
system.cpu1.icache.overall_misses::total        24907                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1588624498                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1588624498                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1588624498                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1588624498                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3579298                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3579298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3579298                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3579298                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006959                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006959                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006959                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006959                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63782.249890                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63782.249890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63782.249890                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63782.249890                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3497                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    67.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23330                       # number of writebacks
system.cpu1.icache.writebacks::total            23330                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1577                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1577                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1577                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1577                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23330                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23330                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23330                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23330                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1467787498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1467787498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1467787498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1467787498                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006518                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006518                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62914.166224                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62914.166224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62914.166224                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62914.166224                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23330                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3554391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3554391                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24907                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1588624498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1588624498                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3579298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3579298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006959                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006959                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63782.249890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63782.249890                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1577                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1577                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23330                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23330                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1467787498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1467787498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006518                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62914.166224                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62914.166224                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3679276                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23362                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           157.489770                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7181926                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7181926                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8620657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8620657                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8620657                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8620657                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2912443                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2912443                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2912443                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2912443                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 214717459617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 214717459617                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 214717459617                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 214717459617                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11533100                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11533100                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11533100                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11533100                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.252529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.252529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.252529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.252529                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73724.175758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73724.175758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73724.175758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73724.175758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5133830                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       235571                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90355                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3202                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.818438                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.569956                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       628726                       # number of writebacks
system.cpu1.dcache.writebacks::total           628726                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2270663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2270663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2270663                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2270663                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       641780                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       641780                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       641780                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       641780                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  53304340908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53304340908                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  53304340908                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  53304340908                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055647                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055647                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055647                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055647                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83057.030303                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83057.030303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83057.030303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83057.030303                       # average overall mshr miss latency
system.cpu1.dcache.replacements                628725                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8077500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8077500                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2733645                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2733645                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 201264227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 201264227500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10811145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10811145                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.252854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.252854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 73624.858934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 73624.858934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2121131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2121131                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       612514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       612514                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51004253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51004253500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.056656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.056656                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83270.347290                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83270.347290                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       543157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        543157                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       178798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       178798                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  13453232117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  13453232117                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       721955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721955                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.247658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.247658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 75242.632004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75242.632004                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       149532                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       149532                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29266                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2300087408                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2300087408                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040537                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78592.476184                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78592.476184                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30704                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1597                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1597                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39797000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.049441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.049441                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24919.849718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24919.849718                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          468                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          468                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1129                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14808500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.034952                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.034952                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13116.474756                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13116.474756                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        25042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        25042                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5814                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5814                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     41598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     41598500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30856                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.188424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.188424                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7154.884761                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7154.884761                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5651                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     36092500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     36092500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.183141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.183141                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6386.922669                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6386.922669                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1916500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1916500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1771500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1771500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1070                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2986                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2986                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63435999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63435999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4056                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.736193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.736193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 21244.473878                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 21244.473878                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2985                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2985                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     60449999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     60449999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.735947                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.735947                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 20251.255946                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 20251.255946                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.946744                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9331971                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           642700                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.519949                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.946744                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967086                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         23843296                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        23843296                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42176494000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2632246                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           17                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823897                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2278222                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4521750                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1930510                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14806                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22243                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37049                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          509                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          509                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144535                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144535                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2453348                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          669                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          669                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2100388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1884744                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1840367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8274079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13960960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88501888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2986240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80547136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2988160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79401216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2965760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77543296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348894656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6910350                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27388608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9650395                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.378833                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.693675                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6818559     70.66%     70.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2310456     23.94%     94.60% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 278324      2.88%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 183436      1.90%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  59620      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9650395                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5507170724                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         959955687                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38067256                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         937722808                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37651630                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1065281443                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164296958                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         973656525                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37993879                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
