
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../ipc1_public/client_001.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 4262870 heartbeat IPC: 2.34584 cumulative IPC: 2.34584 (Simulation time: 0 hr 0 min 12 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 8768434 heartbeat IPC: 2.21948 cumulative IPC: 2.28091 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 10759882 (Simulation time: 0 hr 0 min 29 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 17173869 heartbeat IPC: 1.18971 cumulative IPC: 0.779546 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 29152993 heartbeat IPC: 0.834786 cumulative IPC: 0.815523 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 39730669 heartbeat IPC: 0.945387 cumulative IPC: 0.862938 (Simulation time: 0 hr 1 min 4 sec) 
Finished CPU 0 instructions: 25000001 cycles: 28970787 cumulative IPC: 0.862938 (Simulation time: 0 hr 1 min 4 sec) 

CPU 0 Branch Prediction Accuracy: 93.4235% MPKI: 11.3852

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.862938 instructions: 25000001 cycles: 28970787
L1D TOTAL     ACCESS:    6819262  HIT:    6402829  MISS:     416433
L1D LOAD      ACCESS:    4781804  HIT:    4405520  MISS:     376284
L1D RFO       ACCESS:    2037458  HIT:    1997309  MISS:      40149
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    5490355  HIT:    5437479  MISS:      52876
L1I LOAD      ACCESS:    5490355  HIT:    5437479  MISS:      52876
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     770323  HIT:     691198  MISS:      79125
LLC LOAD      ACCESS:     429159  HIT:     391765  MISS:      37394
LLC RFO       ACCESS:      40149  HIT:      15914  MISS:      24235
LLC PREFETCH  ACCESS:     216498  HIT:     199002  MISS:      17496
LLC WRITEBACK ACCESS:      84517  HIT:      84517  MISS:          0
LLC PREFETCH  REQUESTED:     414926  ISSUED:     325899  USEFUL:      25121  USELESS:       3919
Major fault: 0 Minor fault: 2679

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 429159
* CPU 0 Total Misses: 37394
* CPU 0 Total Prefetches: 17496
* CPU 0 Total Prefetch Hits: 13174
* CPU 0 Total Non-useful Prefetches: 2720
* CPU 0 Total Undecided Prefetches: 1602

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 429159
* CPU 0 ROI Misses: 37394
* CPU 0 ROI Prefetches: 17496
* CPU 0 ROI Prefetch Hits: 13174
* CPU 0 ROI Non-useful Prefetches: 2720
* CPU 0 ROI Undecided Prefetches: 1602

