Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug 22 10:15:48 2024
| Host         : DESKTOP-764F7A1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Arbiter_PUF_timing_summary_routed.rpt -pb Arbiter_PUF_timing_summary_routed.pb -rpx Arbiter_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : Arbiter_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 update_response_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.716ns  (logic 4.039ns (70.671%)  route 1.676ns (29.329%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDRE                         0.000     0.000 r  update_response_reg/C
    SLICE_X64Y87         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  update_response_reg/Q
                         net (fo=2, routed)           1.676     2.194    LED_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     5.716 r  LED_OBUF_inst/O
                         net (fo=0)                   0.000     5.716    LED
    L1                                                                r  LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 0.828ns (18.734%)  route 3.592ns (81.266%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.261     4.420    counter[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[21]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 0.828ns (18.734%)  route 3.592ns (81.266%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.261     4.420    counter[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 0.828ns (18.734%)  route 3.592ns (81.266%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.261     4.420    counter[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 0.828ns (18.734%)  route 3.592ns (81.266%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.261     4.420    counter[0]_i_1_n_0
    SLICE_X65Y89         FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 0.828ns (18.855%)  route 3.564ns (81.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.233     4.392    counter[0]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 0.828ns (18.855%)  route 3.564ns (81.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.233     4.392    counter[0]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 0.828ns (18.855%)  route 3.564ns (81.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.233     4.392    counter[0]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.392ns  (logic 0.828ns (18.855%)  route 3.564ns (81.145%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.233     4.392    counter[0]_i_1_n_0
    SLICE_X65Y86         FDRE                                         r  counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.272ns  (logic 0.828ns (19.380%)  route 3.444ns (80.620%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.862     1.318    counter_reg[6]
    SLICE_X64Y85         LUT4 (Prop_lut4_I0_O)        0.124     1.442 r  counter[0]_i_7/O
                         net (fo=1, routed)           0.663     2.105    counter[0]_i_7_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.124     2.229 r  counter[0]_i_4/O
                         net (fo=1, routed)           0.806     3.035    counter[0]_i_4_n_0
    SLICE_X64Y89         LUT6 (Prop_lut6_I2_O)        0.124     3.159 r  counter[0]_i_1/O
                         net (fo=27, routed)          1.114     4.272    counter[0]_i_1_n_0
    SLICE_X65Y90         FDRE                                         r  counter_reg[24]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.117     0.258    counter_reg[23]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    counter_reg[20]_i_1_n_4
    SLICE_X65Y89         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    counter_reg[11]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    counter_reg[8]_i_1_n_4
    SLICE_X65Y86         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    counter_reg[15]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    counter_reg[12]_i_1_n_4
    SLICE_X65Y87         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE                         0.000     0.000 r  counter_reg[19]/C
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[19]
    SLICE_X65Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[16]_i_1_n_4
    SLICE_X65Y88         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X65Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[3]
    SLICE_X65Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[0]_i_2_n_4
    SLICE_X65Y84         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[7]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.120     0.261    counter_reg[7]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[4]_i_1_n_4
    SLICE_X65Y85         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE                         0.000     0.000 r  counter_reg[12]/C
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[12]/Q
                         net (fo=2, routed)           0.116     0.257    counter_reg[12]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    counter_reg[12]_i_1_n_7
    SLICE_X65Y87         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.116     0.257    counter_reg[20]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    counter_reg[20]_i_1_n_7
    SLICE_X65Y89         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE                         0.000     0.000 r  counter_reg[4]/C
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    counter_reg[4]
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    counter_reg[4]_i_1_n_7
    SLICE_X65Y85         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE                         0.000     0.000 r  counter_reg[8]/C
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    counter_reg[8]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    counter_reg[8]_i_1_n_7
    SLICE_X65Y86         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





