*  Netlist Is Generated By VMAC Netlister 
*  VMAC version : 25.02.17_rc
* 
*  Generated for: hspiceD
*  Generated on: Aug 19 10:41:38 2025
*  Design library name: ioss3_dphy_shrd_lib
*  Design cell name: ioss3_dphy_shrd_buf_svt_r2_n12
*  Design view name: schematic


*  Library name: tsmcN3
*  Cell name: analog_cell
*  View name: schematic
* _Analog_Cell_Type:HD_H260_MOS_R2_CPE_display:OFF_CPODEE_display:OFF_LOD_display:OFF_LeftDummyPolyNum:1_MBE_display:OFF_NPB_display:OFF_ODOD_display:OFF_RightDummyPolyNum:1_VGP_display:OFF__ccodflag:1__ccosflag:1__ngconflag:1__rcodflag:1__rcosflag:1__rgflag:1_bot_CPE_display:OFF_bot_CPODEE_display:OFF_bot_LOD_display:ON_bot_MBE_display:OFF_bot_NPB_display:OFF_bot_ODOD_display:OFF_bot_VGP_display:OFF_bot_calcParam_CPE:auto_bot_calcParam_CPODEE:Model_bot_calcParam_MBE:auto_bot_calcParam_NPB:auto_bot_calcParam_NewLOD:PreSet_bot_calcParam_ODOD:auto_bot_calcParam_VGP:auto_bot_lcpobl:48.000n_bot_lcpobr:48.000n_bot_lcpodea1:_bot_lcpodea2:_bot_lcpodeb1:_bot_lcpodeb2:_bot_lcpotl:48.000n_bot_lcpotr:48.000n_bot_mbebflag:0_bot_mbetflag:0_bot_polebflag:0_bot_poletflag:0_bot_sa_old:336.00n_bot_sb_old:336.00n_bot_scpodea1:_bot_scpodea2:_bot_scpodeb1:_bot_scpodeb2:_bot_sfax_l:141.000n_bot_sfax_r:141.000n_bot_sfy_b:124.000n_bot_sfy_t:72.000n_bot_smbb:1M_bot_smbt:1M_bot_snpba1:1M_bot_snpba2:2M_bot_snpbb1:1M_bot_snpbb2:2M_bo 
* t_soda:336.00n_bot_sodb:336.00n_bot_spob:52.000n_bot_spobl1:52.000n_bot_spobl2:52.000n_bot_spobl3:52.000n_bot_spobr1:52.000n_bot_spobr2:52.000n_bot_spobr3:52.000n_bot_spot:156.000n_bot_spotl1:156.000n_bot_spotl2:156.000n_bot_spotl3:156.000n_bot_spotr1:156.000n_bot_spotr2:156.000n_bot_spotr3:156.000n_bot_svgib1:173.000n_bot_svgib2:1u_bot_svgit1:173.000n_bot_svgit2:1u_bot_svgob1:25.000n_bot_svgot1:25.000n_calcParam_CPE:auto_calcParam_CPODEE:Model_calcParam_MBE:auto_calcParam_NPB:auto_calcParam_NewLOD:auto_calcParam_ODOD:auto_calcParam_VGP:auto_edge_flag:0_fbound:1_fboundb:1_fboundt:1_finLayer:ON_global_flag:1_l:3n_layout_dpo_display:OFF_lcpobl:48.000n_lcpobr:48.000n_lcpodea1:_lcpodea2:_lcpodeb1:_lcpodeb2:_lcpotl:48.000n_lcpotr:48.000n_leftPode:ON_matching_flag:0_mbebflag:0_mbetflag:0_mismatch_flag:1_nfin:4_pdk_dmy_switch:OFF_pdkplusmodeltype:Macro_AnalogCell_polebflag:0_poletflag:0_ppitch:0_preSetOption:Analog_Guideline_preSimflag:ON_previousPreSet:Analog_Guideline_rightPode:ON_sa_old:48.0n_sb_old:48.0n_scp 
* odea1:_scpodea2:_scpodeb1:_scpodeb2:_sfax_l:141.000n_sfax_r:141.000n_sfy_b:72.000n_sfy_t:124.000n_sim_flag:OFF_sim_model:ON_smbb:1M_smbt:1M_snpba1:1M_snpba2:2M_snpbb1:1M_snpbb2:2M_soda:48.0n_sodb:48.0n_spob:156.000n_spobl1:156.000n_spobl2:156.000n_spobl3:156.000n_spobr1:156.000n_spobr2:156.000n_spobr3:156.000n_spot:52.000n_spotl1:52.000n_spotl2:52.000n_spotl3:52.000n_spotr1:52.000n_spotr2:52.000n_spotr3:52.000n_srcCell:nch_svt_mac_srcCell_mpode:_svgib1:173.000n_svgib2:1u_svgit1:173.000n_svgit2:1u_svgob1:25.000n_svgot1:25.000n_top_CPE_display:OFF_top_CPODEE_display:OFF_top_LOD_display:ON_top_MBE_display:OFF_top_NPB_display:OFF_top_ODOD_display:OFF_top_VGP_display:OFF_top_calcParam_CPE:auto_top_calcParam_CPODEE:Model_top_calcParam_MBE:auto_top_calcParam_NPB:auto_top_calcParam_NewLOD:PreSet_top_calcParam_ODOD:auto_top_calcParam_VGP:auto_top_lcpobl:48.000n_top_lcpobr:48.000n_top_lcpodea1:_top_lcpodea2:_top_lcpodeb1:_top_lcpodeb2:_top_lcpotl:48.000n_top_lcpotr:48.000n_top_mbebflag:0_top_mbetflag:0_top_polebfla 
* g:0_top_poletflag:0_top_sa_old:336.00n_top_sb_old:336.00n_top_scpodea1:_top_scpodea2:_top_scpodeb1:_top_scpodeb2:_top_sfax_l:141.000n_top_sfax_r:141.000n_top_sfy_b:72.000n_top_sfy_t:124.000n_top_smbb:1M_top_smbt:1M_top_snpba1:1M_top_snpba2:2M_top_snpbb1:1M_top_snpbb2:2M_top_soda:336.00n_top_sodb:336.00n_top_spob:156.000n_top_spobl1:156.000n_top_spobl2:156.000n_top_spobl3:156.000n_top_spobr1:156.000n_top_spobr2:156.000n_top_spobr3:156.000n_top_spot:52.000n_top_spotl1:52.000n_top_spotl2:52.000n_top_spotl3:52.000n_top_spotr1:52.000n_top_spotr2:52.000n_top_spotr3:52.000n_top_svgib1:173.000n_top_svgib2:1u_top_svgit1:173.000n_top_svgit2:1u_top_svgob1:25.000n_top_svgot1:25.000n_total:_total_flag:1_total_param:Model_useCell:HD_H260_MOS_R2_ACT_PSVT_L3_F4_CP48_6T_w:64.0n 
.subckt analog_cell_pcell_13910466973074192491 D G S B
+ simM=1 fingers=1
* ----------------------------
* INOUT:  B  S  G 
*+ D 
* ----------------------------
*.PARAMETERS simM=1 fingers=1

XM2 D G S B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=simM nf=fingers sd=45e-9 nf_flag=1 ccosflag=0 ccodflag=0 rcosflag=0 rcodflag=0 rgflag=0 dinsaflag=0 sa=336e-9 sb=336e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=336e-9 sodb=336e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 edgeflag=0 matchingflag=0 ngconflag=1 ppitch=0 fbound=1 fboundt=1 fboundb=1
XM1 D G S B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=simM nf=fingers sd=45e-9 nf_flag=1 ccosflag=0 ccodflag=0 rcosflag=0 rcodflag=0 rgflag=0 dinsaflag=0 sa=336e-9 sb=336e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=336e-9 sodb=336e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 edgeflag=0 matchingflag=0 ngconflag=1 ppitch=0 fbound=1 fboundt=1 fboundb=1
.ends analog_cell_pcell_13910466973074192491
*  End of subcircuit definition.

*  Library name: tsmcN3
*  Cell name: analog_cell
*  View name: schematic
* _Analog_Cell_Type:HD_H260_MOS_R2_CPE_display:OFF_CPODEE_display:OFF_LOD_display:OFF_LeftDummyPolyNum:1_MBE_display:OFF_NPB_display:OFF_ODOD_display:OFF_RightDummyPolyNum:1_VGP_display:OFF__ccodflag:1__ccosflag:1__ngconflag:1__rcodflag:1__rcosflag:1__rgflag:1_bot_CPE_display:OFF_bot_CPODEE_display:OFF_bot_LOD_display:ON_bot_MBE_display:OFF_bot_NPB_display:OFF_bot_ODOD_display:OFF_bot_VGP_display:OFF_bot_calcParam_CPE:auto_bot_calcParam_CPODEE:Model_bot_calcParam_MBE:auto_bot_calcParam_NPB:auto_bot_calcParam_NewLOD:PreSet_bot_calcParam_ODOD:auto_bot_calcParam_VGP:auto_bot_lcpobl:48.000n_bot_lcpobr:48.000n_bot_lcpodea1:_bot_lcpodea2:_bot_lcpodeb1:_bot_lcpodeb2:_bot_lcpotl:48.000n_bot_lcpotr:48.000n_bot_mbebflag:0_bot_mbetflag:0_bot_polebflag:0_bot_poletflag:0_bot_sa_old:336.00n_bot_sb_old:336.00n_bot_scpodea1:_bot_scpodea2:_bot_scpodeb1:_bot_scpodeb2:_bot_sfax_l:141.000n_bot_sfax_r:141.000n_bot_sfy_b:124.000n_bot_sfy_t:72.000n_bot_smbb:1M_bot_smbt:1M_bot_snpba1:1M_bot_snpba2:2M_bot_snpbb1:1M_bot_snpbb2:2M_bo 
* t_soda:336.00n_bot_sodb:336.00n_bot_spob:52.000n_bot_spobl1:52.000n_bot_spobl2:52.000n_bot_spobl3:52.000n_bot_spobr1:52.000n_bot_spobr2:52.000n_bot_spobr3:52.000n_bot_spot:156.000n_bot_spotl1:156.000n_bot_spotl2:156.000n_bot_spotl3:156.000n_bot_spotr1:156.000n_bot_spotr2:156.000n_bot_spotr3:156.000n_bot_svgib1:173.000n_bot_svgib2:1u_bot_svgit1:173.000n_bot_svgit2:1u_bot_svgob1:25.000n_bot_svgot1:25.000n_calcParam_CPE:auto_calcParam_CPODEE:Model_calcParam_MBE:auto_calcParam_NPB:auto_calcParam_NewLOD:auto_calcParam_ODOD:auto_calcParam_VGP:auto_edge_flag:0_fbound:1_fboundb:1_fboundt:1_finLayer:ON_global_flag:1_l:3n_layout_dpo_display:OFF_lcpobl:48.000n_lcpobr:48.000n_lcpodea1:_lcpodea2:_lcpodeb1:_lcpodeb2:_lcpotl:48.000n_lcpotr:48.000n_leftPode:ON_matching_flag:0_mbebflag:0_mbetflag:0_mismatch_flag:1_nfin:4_pdk_dmy_switch:OFF_pdkplusmodeltype:Macro_AnalogCell_polebflag:0_poletflag:0_ppitch:0_preSetOption:Analog_Guideline_preSimflag:ON_previousPreSet:Analog_Guideline_rightPode:ON_sa_old:48.0n_sb_old:48.0n_scp 
* odea1:_scpodea2:_scpodeb1:_scpodeb2:_sfax_l:141.000n_sfax_r:141.000n_sfy_b:72.000n_sfy_t:124.000n_sim_flag:OFF_sim_model:ON_smbb:1M_smbt:1M_snpba1:1M_snpba2:2M_snpbb1:1M_snpbb2:2M_soda:48.0n_sodb:48.0n_spob:156.000n_spobl1:156.000n_spobl2:156.000n_spobl3:156.000n_spobr1:156.000n_spobr2:156.000n_spobr3:156.000n_spot:52.000n_spotl1:52.000n_spotl2:52.000n_spotl3:52.000n_spotr1:52.000n_spotr2:52.000n_spotr3:52.000n_srcCell:pch_svt_mac_srcCell_mpode:_svgib1:173.000n_svgib2:1u_svgit1:173.000n_svgit2:1u_svgob1:25.000n_svgot1:25.000n_top_CPE_display:OFF_top_CPODEE_display:OFF_top_LOD_display:ON_top_MBE_display:OFF_top_NPB_display:OFF_top_ODOD_display:OFF_top_VGP_display:OFF_top_calcParam_CPE:auto_top_calcParam_CPODEE:Model_top_calcParam_MBE:auto_top_calcParam_NPB:auto_top_calcParam_NewLOD:PreSet_top_calcParam_ODOD:auto_top_calcParam_VGP:auto_top_lcpobl:48.000n_top_lcpobr:48.000n_top_lcpodea1:_top_lcpodea2:_top_lcpodeb1:_top_lcpodeb2:_top_lcpotl:48.000n_top_lcpotr:48.000n_top_mbebflag:0_top_mbetflag:0_top_polebfla 
* g:0_top_poletflag:0_top_sa_old:336.00n_top_sb_old:336.00n_top_scpodea1:_top_scpodea2:_top_scpodeb1:_top_scpodeb2:_top_sfax_l:141.000n_top_sfax_r:141.000n_top_sfy_b:72.000n_top_sfy_t:124.000n_top_smbb:1M_top_smbt:1M_top_snpba1:1M_top_snpba2:2M_top_snpbb1:1M_top_snpbb2:2M_top_soda:336.00n_top_sodb:336.00n_top_spob:156.000n_top_spobl1:156.000n_top_spobl2:156.000n_top_spobl3:156.000n_top_spobr1:156.000n_top_spobr2:156.000n_top_spobr3:156.000n_top_spot:52.000n_top_spotl1:52.000n_top_spotl2:52.000n_top_spotl3:52.000n_top_spotr1:52.000n_top_spotr2:52.000n_top_spotr3:52.000n_top_svgib1:173.000n_top_svgib2:1u_top_svgit1:173.000n_top_svgit2:1u_top_svgob1:25.000n_top_svgot1:25.000n_total:_total_flag:1_total_param:Model_useCell:HD_H260_MOS_R2_ACT_PSVT_L3_F4_CP48_6T_w:64.0n 
.subckt analog_cell_pcell_15724774995445066326 D G S B
+ simM=1 fingers=1
* ----------------------------
* INOUT:  B  S  G 
*+ D 
* ----------------------------
*.PARAMETERS simM=1 fingers=1

XM2 D G S B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=simM nf=fingers sd=45e-9 nf_flag=1 ccosflag=0 ccodflag=0 rcosflag=0 rcodflag=0 rgflag=0 dinsaflag=0 sa=336e-9 sb=336e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=336e-9 sodb=336e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 edgeflag=0 matchingflag=0 ngconflag=1 ppitch=0 fbound=1 fboundt=1 fboundb=1
XM1 D G S B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=simM nf=fingers sd=45e-9 nf_flag=1 ccosflag=0 ccodflag=0 rcosflag=0 rcodflag=0 rgflag=0 dinsaflag=0 sa=336e-9 sb=336e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=336e-9 sodb=336e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 edgeflag=0 matchingflag=0 ngconflag=1 ppitch=0 fbound=1 fboundt=1 fboundb=1
.ends analog_cell_pcell_15724774995445066326
*  End of subcircuit definition.

*  Library name: tsmcN3_ArrayLib
*  Cell name: analog_cell_StackGate
*  View name: schematic
* _Analog_Cell_Type:HD_H260_MOS_R2_CPE_display:OFF_CPODEE_display:OFF_LOD_display:OFF_MBE_display:OFF_NPB_display:OFF_ODOD_display:OFF_VGP_display:OFF__ccodflag:1__ccosflag:1__ngconflag:1__rcodflag:1__rcosflag:1__rgflag:1_bot_CPE_display:OFF_bot_CPODEE_display:OFF_bot_LOD_display:OFF_bot_MBE_display:OFF_bot_NPB_display:OFF_bot_ODOD_display:OFF_bot_VGP_display:OFF_bot_calcParam_CPE:auto_bot_calcParam_CPODEE:Model_bot_calcParam_MBE:auto_bot_calcParam_NPB:auto_bot_calcParam_NewLOD:auto_bot_calcParam_ODOD:auto_bot_calcParam_VGP:auto_bot_lcpobl:48.000n_bot_lcpobr:48.000n_bot_lcpodea1:_bot_lcpodea2:_bot_lcpodeb1:_bot_lcpodeb2:_bot_lcpotl:48.000n_bot_lcpotr:48.000n_bot_mbebflag:0_bot_mbetflag:0_bot_polebflag:0_bot_poletflag:0_bot_sa_old:48.0n_bot_sb_old:48.0n_bot_scpodea1:_bot_scpodea2:_bot_scpodeb1:_bot_scpodeb2:_bot_sfax_l:141.000n_bot_sfax_r:141.000n_bot_sfy_b:124.000n_bot_sfy_t:72.000n_bot_smbb:1M_bot_smbt:1M_bot_snpba1:1M_bot_snpba2:2M_bot_snpbb1:1M_bot_snpbb2:2M_bot_soda:48.0n_bot_sodb:48.0n_bot_spob:52.000n 
* _bot_spobl1:52.000n_bot_spobl2:52.000n_bot_spobl3:52.000n_bot_spobr1:52.000n_bot_spobr2:52.000n_bot_spobr3:52.000n_bot_spot:156.000n_bot_spotl1:156.000n_bot_spotl2:156.000n_bot_spotl3:156.000n_bot_spotr1:156.000n_bot_spotr2:156.000n_bot_spotr3:156.000n_bot_svgib1:173.000n_bot_svgib2:1u_bot_svgit1:173.000n_bot_svgit2:1u_bot_svgob1:25.000n_bot_svgot1:25.000n_calcParam_CPE:auto_calcParam_CPODEE:Model_calcParam_MBE:auto_calcParam_NPB:auto_calcParam_NewLOD:auto_calcParam_ODOD:auto_calcParam_VGP:auto_decompCnt:2_edge_flag:0_global_flag:1_l:3n_lcpobl:48.000n_lcpobr:48.000n_lcpodea1:_lcpodea2:_lcpodeb1:_lcpodeb2:_lcpotl:48.000n_lcpotr:48.000n_matching_flag:0_mbebflag:0_mbetflag:0_mismatch_flag:1_nfin:4_pdk_dmy_switch:OFF_pdkplusmodeltype:Default_polebflag:0_poletflag:0_polyPITCH:P48_preSimflag:ON_sa_old:48.0n_sb_old:48.0n_scpodea1:_scpodea2:_scpodeb1:_scpodeb2:_sfax_l:141.000n_sfax_r:141.000n_sfy_b:124.000n_sfy_t:124.000n_sim_flag:OFF_sim_model:ON_sim_parameter:OFF_smbb:1M_smbt:1M_snpba1:1M_snpba2:2M_snpbb1:1M_sn 
* pbb2:2M_soda:48.0n_sodb:48.0n_spob:52.000n_spobl1:52.000n_spobl2:52.000n_spobl3:52.000n_spobr1:52.000n_spobr2:52.000n_spobr3:52.000n_spot:52.000n_spotl1:52.000n_spotl2:52.000n_spotl3:52.000n_spotr1:52.000n_spotr2:52.000n_spotr3:52.000n_srcCell:pch_svt_mac_svgib1:173.000n_svgib2:1u_svgit1:173.000n_svgit2:1u_svgob1:25.000n_svgot1:25.000n_top_CPE_display:OFF_top_CPODEE_display:OFF_top_LOD_display:OFF_top_MBE_display:OFF_top_NPB_display:OFF_top_ODOD_display:OFF_top_VGP_display:OFF_top_calcParam_CPE:auto_top_calcParam_CPODEE:Model_top_calcParam_MBE:auto_top_calcParam_NPB:auto_top_calcParam_NewLOD:auto_top_calcParam_ODOD:auto_top_calcParam_VGP:auto_top_lcpobl:48.000n_top_lcpobr:48.000n_top_lcpodea1:_top_lcpodea2:_top_lcpodeb1:_top_lcpodeb2:_top_lcpotl:48.000n_top_lcpotr:48.000n_top_mbebflag:0_top_mbetflag:0_top_polebflag:0_top_poletflag:0_top_sa_old:48.0n_top_sb_old:48.0n_top_scpodea1:_top_scpodea2:_top_scpodeb1:_top_scpodeb2:_top_sfax_l:141.000n_top_sfax_r:141.000n_top_sfy_b:72.000n_top_sfy_t:124.000n_top_smbb 
* :1M_top_smbt:1M_top_snpba1:1M_top_snpba2:2M_top_snpbb1:1M_top_snpbb2:2M_top_soda:48.0n_top_sodb:48.0n_top_spob:156.000n_top_spobl1:156.000n_top_spobl2:156.000n_top_spobl3:156.000n_top_spobr1:156.000n_top_spobr2:156.000n_top_spobr3:156.000n_top_spot:52.000n_top_spotl1:52.000n_top_spotl2:52.000n_top_spotl3:52.000n_top_spotr1:52.000n_top_spotr2:52.000n_top_spotr3:52.000n_top_svgib1:173.000n_top_svgib2:1u_top_svgit1:173.000n_top_svgit2:1u_top_svgob1:25.000n_top_svgot1:25.000n_total:_total_display:OFF_total_flag:1_total_param:Model 
.subckt analog_cell_StackGate_pcell_11433233493738136242 D G S B

* ----------------------------
* INOUT:  D  G  S 
*+ B 
* ----------------------------
XcoreInstx2R2 net0 G S B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx2 net0 G S B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx1R2 D G net0 B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx1 D G net0 B pch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
.ends analog_cell_StackGate_pcell_11433233493738136242
*  End of subcircuit definition.

*  Library name: tsmcN3_ArrayLib
*  Cell name: analog_cell_StackGate
*  View name: schematic
* _Analog_Cell_Type:HD_H260_MOS_R2_CPE_display:OFF_CPODEE_display:OFF_LOD_display:OFF_MBE_display:OFF_NPB_display:OFF_ODOD_display:OFF_VGP_display:OFF__ccodflag:1__ccosflag:1__ngconflag:1__rcodflag:1__rcosflag:1__rgflag:1_bot_CPE_display:OFF_bot_CPODEE_display:OFF_bot_LOD_display:OFF_bot_MBE_display:OFF_bot_NPB_display:OFF_bot_ODOD_display:OFF_bot_VGP_display:OFF_bot_calcParam_CPE:auto_bot_calcParam_CPODEE:Model_bot_calcParam_MBE:auto_bot_calcParam_NPB:auto_bot_calcParam_NewLOD:auto_bot_calcParam_ODOD:auto_bot_calcParam_VGP:auto_bot_lcpobl:48.000n_bot_lcpobr:48.000n_bot_lcpodea1:_bot_lcpodea2:_bot_lcpodeb1:_bot_lcpodeb2:_bot_lcpotl:48.000n_bot_lcpotr:48.000n_bot_mbebflag:0_bot_mbetflag:0_bot_polebflag:0_bot_poletflag:0_bot_sa_old:48.0n_bot_sb_old:48.0n_bot_scpodea1:_bot_scpodea2:_bot_scpodeb1:_bot_scpodeb2:_bot_sfax_l:141.000n_bot_sfax_r:141.000n_bot_sfy_b:124.000n_bot_sfy_t:72.000n_bot_smbb:1M_bot_smbt:1M_bot_snpba1:1M_bot_snpba2:2M_bot_snpbb1:1M_bot_snpbb2:2M_bot_soda:48.0n_bot_sodb:48.0n_bot_spob:52.000n 
* _bot_spobl1:52.000n_bot_spobl2:52.000n_bot_spobl3:52.000n_bot_spobr1:52.000n_bot_spobr2:52.000n_bot_spobr3:52.000n_bot_spot:156.000n_bot_spotl1:156.000n_bot_spotl2:156.000n_bot_spotl3:156.000n_bot_spotr1:156.000n_bot_spotr2:156.000n_bot_spotr3:156.000n_bot_svgib1:173.000n_bot_svgib2:1u_bot_svgit1:173.000n_bot_svgit2:1u_bot_svgob1:25.000n_bot_svgot1:25.000n_calcParam_CPE:auto_calcParam_CPODEE:Model_calcParam_MBE:auto_calcParam_NPB:auto_calcParam_NewLOD:auto_calcParam_ODOD:auto_calcParam_VGP:auto_decompCnt:2_edge_flag:0_global_flag:1_l:3n_lcpobl:48.000n_lcpobr:48.000n_lcpodea1:_lcpodea2:_lcpodeb1:_lcpodeb2:_lcpotl:48.000n_lcpotr:48.000n_matching_flag:0_mbebflag:0_mbetflag:0_mismatch_flag:1_nfin:4_pdk_dmy_switch:OFF_pdkplusmodeltype:Default_polebflag:0_poletflag:0_polyPITCH:P48_preSimflag:ON_sa_old:48.0n_sb_old:48.0n_scpodea1:_scpodea2:_scpodeb1:_scpodeb2:_sfax_l:141.000n_sfax_r:141.000n_sfy_b:124.000n_sfy_t:124.000n_sim_flag:OFF_sim_model:ON_sim_parameter:OFF_smbb:1M_smbt:1M_snpba1:1M_snpba2:2M_snpbb1:1M_sn 
* pbb2:2M_soda:48.0n_sodb:48.0n_spob:52.000n_spobl1:52.000n_spobl2:52.000n_spobl3:52.000n_spobr1:52.000n_spobr2:52.000n_spobr3:52.000n_spot:52.000n_spotl1:52.000n_spotl2:52.000n_spotl3:52.000n_spotr1:52.000n_spotr2:52.000n_spotr3:52.000n_srcCell:nch_svt_mac_svgib1:173.000n_svgib2:1u_svgit1:173.000n_svgit2:1u_svgob1:25.000n_svgot1:25.000n_top_CPE_display:OFF_top_CPODEE_display:OFF_top_LOD_display:OFF_top_MBE_display:OFF_top_NPB_display:OFF_top_ODOD_display:OFF_top_VGP_display:OFF_top_calcParam_CPE:auto_top_calcParam_CPODEE:Model_top_calcParam_MBE:auto_top_calcParam_NPB:auto_top_calcParam_NewLOD:auto_top_calcParam_ODOD:auto_top_calcParam_VGP:auto_top_lcpobl:48.000n_top_lcpobr:48.000n_top_lcpodea1:_top_lcpodea2:_top_lcpodeb1:_top_lcpodeb2:_top_lcpotl:48.000n_top_lcpotr:48.000n_top_mbebflag:0_top_mbetflag:0_top_polebflag:0_top_poletflag:0_top_sa_old:48.0n_top_sb_old:48.0n_top_scpodea1:_top_scpodea2:_top_scpodeb1:_top_scpodeb2:_top_sfax_l:141.000n_top_sfax_r:141.000n_top_sfy_b:72.000n_top_sfy_t:124.000n_top_smbb 
* :1M_top_smbt:1M_top_snpba1:1M_top_snpba2:2M_top_snpbb1:1M_top_snpbb2:2M_top_soda:48.0n_top_sodb:48.0n_top_spob:156.000n_top_spobl1:156.000n_top_spobl2:156.000n_top_spobl3:156.000n_top_spobr1:156.000n_top_spobr2:156.000n_top_spobr3:156.000n_top_spot:52.000n_top_spotl1:52.000n_top_spotl2:52.000n_top_spotl3:52.000n_top_spotr1:52.000n_top_spotr2:52.000n_top_spotr3:52.000n_top_svgib1:173.000n_top_svgib2:1u_top_svgit1:173.000n_top_svgit2:1u_top_svgob1:25.000n_top_svgot1:25.000n_total:_total_display:OFF_total_flag:1_total_param:Model 
.subckt analog_cell_StackGate_pcell_18395107419411699754 D G S B

* ----------------------------
* INOUT:  D  G  S 
*+ B 
* ----------------------------
XcoreInstx2R2 D G net0 B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx2 D G net0 B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx1R2 net0 G S B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=124e-9 sfy_b=72e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=52e-9 spotr1=52e-9 spotr2=52e-9 spotr3=52e-9 spotl1=52e-9 spotl2=52e-9 spotl3=52e-9 poletflag=0 spob=156e-9 spobr1=156e-9 spobr2=156e-9 spobr3=156e-9 spobl1=156e-9 spobl2=156e-9 spobl3=156e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
XcoreInstx1 net0 G S B nch_svt_mac l=3e-9 nfin=2 w=32e-9 multi=1 nf=1 sd=45e-9 nf_flag=1 dinsaflag=0 sa=48e-9 sb=48e-9 sfy_t=72e-9 sfy_b=124e-9 smbt=1e6 mbetflag=0 smbb=1e6 mbebflag=0 spot=156e-9 spotr1=156e-9 spotr2=156e-9 spotr3=156e-9 spotl1=156e-9 spotl2=156e-9 spotl3=156e-9 poletflag=0 spob=52e-9 spobr1=52e-9 spobr2=52e-9 spobr3=52e-9 spobl1=52e-9 spobl2=52e-9 spobl3=52e-9 polebflag=0 lcpotr=48e-9 lcpobr=48e-9 lcpotl=48e-9 lcpobl=48e-9 soda=48e-9 sodb=48e-9 snpba1=1e6 snpba2=2e6 snpbb1=1e6 snpbb2=2e6 svgot1=25e-9 svgob1=25e-9 svgit1=173e-9 svgit2=1e-6 svgib1=173e-9 svgib2=1e-6 ppitch=0 fbound=1 fboundt=1 fboundb=1
.ends analog_cell_StackGate_pcell_18395107419411699754
*  End of subcircuit definition.

*  Library name: ioss3_dphy_shrd_lib
*  Cell name: ioss3_dphy_shrd_inv_svt_r2_n4
*  View name: schematic
.subckt ioss3_dphy_shrd_inv_svt_r2_n4 a o vccpp_io vccxx_io vssbb_io vssxx_io

* ----------------------------
* INPUT:  vccpp_io  vccxx_io  a 
*+ vssbb_io  vssxx_io 
* OUTPUT:  o 
* ----------------------------
* Begin of pdn_a
Xpdn_a netd_Xpdn_a__dmy0 netg_Xpdn_a__dmy0 nets_Xpdn_a__dmy0 vssbb_io analog_cell_pcell_13910466973074192491 simM=1 fingers=1
Xpdn_a__macro o a vssxx_io vssbb_io netd_Xpdn_a__dmy0 netg_Xpdn_a__dmy0 nets_Xpdn_a__dmy0 Macro_AnalogCell l=3n nfin=4 nf=1 multi=1 Rg=1335 Rd=128.978 Rs=122.978 Cg=0.0601186f Cgi=0.0107158f Cd=0.0367908f Cdi=0.0414592f Cs=0.0367469f Csi=0.0412231f Cdg=0.00911976f Csg=0.0493221f Csgi=0.0115723f Cdgi=0.0118688f Cdigi=0.0378241f Csigi=0.0373453f Cds=0.0550661f Csdi=0.00383049f Csid=0.00424182f Csidi=0.000359644f Csig=0.00501184f Cdig=0.00474582f
* End of pdn_a

* Begin of pup_a
Xpup_a netd_Xpup_a__dmy0 netg_Xpup_a__dmy0 nets_Xpup_a__dmy0 vccpp_io analog_cell_pcell_15724774995445066326 simM=1 fingers=1
Xpup_a__macro o a vccxx_io vccpp_io netd_Xpup_a__dmy0 netg_Xpup_a__dmy0 nets_Xpup_a__dmy0 Macro_AnalogCell l=3n nfin=4 nf=1 multi=1 Rg=1551.65 Rd=144.483 Rs=138.482 Cg=0.0613845f Cgi=0.0104065f Cd=0.0371927f Cdi=0.0395073f Cs=0.0360785f Csi=0.0379215f Cdg=0.00966665f Csg=0.0500718f Csgi=0.0111418f Cdgi=0.0114021f Cdigi=0.0333628f Csigi=0.0316073f Cds=0.055878f Csdi=0.0034271f Csid=0.00389013f Csidi=0.000374931f Csig=0.00508344f Cdig=0.005262f
* End of pup_a

Xx10 o vccxx_io vccxx_io vccpp_io analog_cell_StackGate_pcell_11433233493738136242 m=1
Xx1 vccxx_io vccxx_io vccxx_io vccpp_io analog_cell_StackGate_pcell_11433233493738136242 m=1
Xx12 vssxx_io vssxx_io vssxx_io vssbb_io analog_cell_StackGate_pcell_18395107419411699754 m=1
Xx11 o vssxx_io vssxx_io vssbb_io analog_cell_StackGate_pcell_18395107419411699754 m=1
.ends ioss3_dphy_shrd_inv_svt_r2_n4
*  End of subcircuit definition.

*  Library name: ioss3_dphy_shrd_lib
*  Cell name: ioss3_dphy_shrd_inv_svt_r2_n12
*  View name: schematic
.subckt ioss3_dphy_shrd_inv_svt_r2_n12 a o vccpp_io vccxx_io vssbb_io vssxx_io

* ----------------------------
* INPUT:  vccpp_io  vccxx_io  a 
*+ vssbb_io  vssxx_io 
* OUTPUT:  o 
* ----------------------------
* Begin of pdn_a
Xpdn_a netd_Xpdn_a__dmy0 netg_Xpdn_a__dmy0 nets_Xpdn_a__dmy0 vssbb_io analog_cell_pcell_13910466973074192491 simM=3 fingers=1
Xpdn_a__macro o a vssxx_io vssbb_io netd_Xpdn_a__dmy0 netg_Xpdn_a__dmy0 nets_Xpdn_a__dmy0 Macro_AnalogCell l=3n nfin=4 nf=1 multi=3 Rg=445 Rd=42.9927 Rs=40.9925 Cg=0.180356f Cgi=0.0321473f Cd=0.110372f Cdi=0.124378f Cs=0.110241f Csi=0.123669f Cdg=0.0273593f Csg=0.147966f Csgi=0.0347168f Cdgi=0.0356065f Cdigi=0.113472f Csigi=0.112036f Cds=0.165198f Csdi=0.0114915f Csid=0.0127255f Csidi=0.00107893f Csig=0.0150355f Cdig=0.0142374f
* End of pdn_a

* Begin of pup_a
Xpup_a netd_Xpup_a__dmy0 netg_Xpup_a__dmy0 nets_Xpup_a__dmy0 vccpp_io analog_cell_pcell_15724774995445066326 simM=3 fingers=1
Xpup_a__macro o a vccxx_io vccpp_io netd_Xpup_a__dmy0 netg_Xpup_a__dmy0 nets_Xpup_a__dmy0 Macro_AnalogCell l=3n nfin=4 nf=1 multi=3 Rg=517.217 Rd=48.1611 Rs=46.1606 Cg=0.184153f Cgi=0.0312196f Cd=0.111578f Cdi=0.118522f Cs=0.108235f Csi=0.113765f Cdg=0.029f Csg=0.150216f Csgi=0.0334255f Cdgi=0.0342062f Cdigi=0.100089f Csigi=0.0948219f Cds=0.167634f Csdi=0.0102813f Csid=0.0116704f Csidi=0.00112479f Csig=0.0152503f Cdig=0.015786f
* End of pup_a

Xdmy2 vssxx_io vssxx_io vssxx_io vssbb_io analog_cell_StackGate_pcell_18395107419411699754 m=1
Xdmy4 o vssxx_io vssxx_io vssbb_io analog_cell_StackGate_pcell_18395107419411699754 m=1
Xdmy1 vccxx_io vccxx_io vccxx_io vccpp_io analog_cell_StackGate_pcell_11433233493738136242 m=1
Xdmy3 o vccxx_io vccxx_io vccpp_io analog_cell_StackGate_pcell_11433233493738136242 m=1
.ends ioss3_dphy_shrd_inv_svt_r2_n12
*  End of subcircuit definition.

*  Library name: ioss3_dphy_shrd_lib
*  Cell name: ioss3_dphy_shrd_buf_svt_r2_n12
*  View name: schematic
.subckt ioss3_dphy_shrd_buf_svt_r2_n12 a o vccpp_io vccxx_io vssbb_io vssxx_io
* ----------------------------
* INPUT:  vccpp_io  vccxx_io  a 
*+ vssbb_io  vssxx_io 
* OUTPUT:  o 
* ----------------------------
cint net1 0 2f
Xinv0 a net1 vccpp_io vccxx_io vssbb_io vssxx_io ioss3_dphy_shrd_inv_svt_r2_n4
Xinv1 net1 o vccpp_io vccxx_io vssbb_io vssxx_io ioss3_dphy_shrd_inv_svt_r2_n12
.ends ioss3_dphy_shrd_buf_svt_r2_n12
*  End of subcircuit definition.
.END
