 
****************************************
Report : area
Design : rop3_lut256
Version: R-2020.09-SP5
Date   : Sun Oct 23 13:32:15 2022
****************************************

Library(s) Used:

    slow_vdd1v2 (File: /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/db/slow_vdd1v2_basicCells_wl.db)

Number of ports:                          116
Number of nets:                         16937
Number of cells:                        16866
Number of combinational cells:          16701
Number of sequential cells:               152
Number of macros/black boxes:               0
Number of buf/inv:                        930
Number of references:                      36

Combinational area:              25493.022569
Buf/Inv area:                      698.706016
Noncombinational area:             915.534020
Macro/Black Box area:                0.000000
Net Interconnect area:               0.000000

Total cell area:                 26408.556589
Total area:                      26408.556589

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------
rop3_lut256                       26408.5566    100.0  25472.5026   826.2720  0.0000  rop3_lut256
clk_gate_D_reg                        6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_4
clk_gate_D_reg_0                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_3
clk_gate_D_reg_1                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_2
clk_gate_D_reg_2                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_1
clk_gate_P_reg                        6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_0
clk_gate_P_reg_0                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_11
clk_gate_P_reg_1                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_10
clk_gate_P_reg_2                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_9
clk_gate_S_reg                        6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_8
clk_gate_S_reg_0                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_7
clk_gate_S_reg_1                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_6
clk_gate_S_reg_2                      6.8400      0.0      1.3680     5.4720  0.0000  SNPS_CLOCK_GATE_HIGH_rop3_lut256_mydesign_5
fsm_U0                               27.7020      0.1      4.1040    23.5980  0.0000  fsm
--------------------------------  ----------  -------  ----------  ---------  ------  --------------------------------------------
Total                                                  25493.0226   915.5340  0.0000

1
