
*** Running vivado
    with args -log Pulse_Generator.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pulse_Generator.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Pulse_Generator.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 441.422 ; gain = 161.930
Command: synth_design -top Pulse_Generator -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17192
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1256.457 ; gain = 409.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Pulse_Generator' [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Pulse_Generator.vhd:45]
INFO: [Synth 8-3491] module 'Button_Debounce' declared at 'C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Button_Debounce.vhd:28' bound to instance 'BD' of component 'Button_Debounce' [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Pulse_Generator.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Button_Debounce' [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Button_Debounce.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Button_Debounce' (0#1) [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Button_Debounce.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Pulse_Generator' (0#1) [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/sources_1/imports/sources/Pulse_Generator.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.008 ; gain = 508.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.008 ; gain = 508.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.008 ; gain = 508.426
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1355.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/constrs_1/imports/constraints/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/constrs_1/imports/constraints/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.srcs/constrs_1/imports/constraints/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pulse_Generator_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pulse_Generator_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1419.574 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Seg_Current_State_reg' in module 'Pulse_Generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            clear_digits |                            00001 |                              000
                 digit_0 |                            00010 |                              001
                 digit_1 |                            00100 |                              010
                 digit_2 |                            01000 |                              011
                 digit_3 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Seg_Current_State_reg' using encoding 'one-hot' in module 'Pulse_Generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 8     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 5     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 11    
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   23 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 4     
	  16 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 22    
	   4 Input    7 Bit        Muxes := 8     
	   3 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 3     
	   3 Input    6 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   4 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP Pipe_Multi_reg[2], operation Mode is: (A''*B'')'.
DSP Report: register High_Count_Multi_reg is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: register Pipe_Multi_reg[0] is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: register High_Count_Multi_reg is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: register Pipe_Multi_reg[0] is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: register Pipe_Multi_reg[2] is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: register Pipe_Multi_reg[1] is absorbed into DSP Pipe_Multi_reg[2].
DSP Report: operator High_Count_Multi0 is absorbed into DSP Pipe_Multi_reg[2].
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-----------------------+---------------+----------------+
|Module Name     | RTL Object            | Depth x Width | Implemented As | 
+----------------+-----------------------+---------------+----------------+
|Pulse_Generator | full_count            | 128x17        | LUT            | 
|Pulse_Generator | Full_Count_Signal_reg | 128x17        | Block RAM      | 
+----------------+-----------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pulse_Generator | (A''*B'')'  | 17     | 7      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1419.574 ; gain = 572.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1490.922 ; gain = 644.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Full_Count_Signal_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Pulse_Generator | Pipe_Multi_reg[5][23]     | 3      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|Pulse_Generator | High_Count_Signal_reg[17] | 7      | 18    | NO           | NO                 | YES               | 18     | 0       | 
+----------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Pulse_Generator | ((A''*B'')')' | 17     | 7      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+----------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    99|
|3     |DSP48E1  |     1|
|4     |LUT1     |    23|
|5     |LUT2     |   181|
|6     |LUT3     |   111|
|7     |LUT4     |   196|
|8     |LUT5     |   152|
|9     |LUT6     |   263|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |    42|
|12    |FDCE     |   279|
|13    |FDPE     |    74|
|14    |FDRE     |    80|
|15    |IBUF     |     8|
|16    |OBUF     |    29|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:46 . Memory (MB): peak = 1509.004 ; gain = 597.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1509.004 ; gain = 662.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1513.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1517.434 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 474d2512
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 1517.434 ; gain = 1076.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jakub/OneDrive/Pulpit/Projekt cyfrwka v2/pulse_generator/pulse_generator.runs/synth_1/Pulse_Generator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pulse_Generator_utilization_synth.rpt -pb Pulse_Generator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 13:18:42 2024...
