// Seed: 2467772910
module module_0;
  assign id_1 = 1 | 1;
  tri1 id_2, id_3, id_4;
  reg id_5;
  reg id_6;
  always @(*) id_6 <= id_5;
  wire id_7;
  wire id_8;
  assign id_4 = id_6 * id_6;
  wire id_9;
endmodule : SymbolIdentifier
module module_1 (
    input wor id_0,
    input tri id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input  tri   id_0,
    output uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output uwire id_4,
    input  tri1  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.type_11 = 0;
endmodule
