ispLEVER Auto-Make Log File
---------------------------

Updating: Fit Design
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\syndos -env @gigacart_lse.env C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis  -f "gigacart.synproj"'

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Jan 06 18:56:40 2019


Command Line:  C:\ispLEVER_Classic2_0\lse/bin/nt/synthesis -f gigacart.synproj 

Synthesis options:
The -a option is ispMACH400ZE.
The -t option is not used.
The -d option is LC4064V.
Using default performance grade 6.
                                                          

##########################################################

### Lattice Family : ispMACH400ZE

### Device  : LC4064V

### Package : 

##########################################################

                                                          

Optimization goal = Area
Top-level module name = gigacart.
WARNING - synthesis: Ignoring Frequency option in Area Mode. Setting to default frequency of 1.0 MHz.
WARNING - synthesis: Ignoring SDC constraints in Area Mode!
Target frequency = 1.000000 MHz.
Timing path count = 3
fsm_encoding_style = auto
resolve_mixed_drivers = 0
Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = gigacart.edi.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
The -comp option is FALSE.
The -syn option is FALSE.
VHDL library = work
VHDL design file = design.vhd
-sdc option: SDC file input not used.
-lpf option: Output file option is not used.
-vh2008

Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/ispLEVER_Classic2_0/lse/userware/NT/SYNTHESIS_HEADERS/mach.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "D:/work/TI/dragonslair/cart/cpld". VHDL-1504
Analyzing VHDL file design.vhd. VHDL-1481
INFO - synthesis: design.vhd(24): analyzing entity gigacart. VHDL-1012
INFO - synthesis: design.vhd(45): analyzing architecture myarch. VHDL-1010
unit gigacart is not yet analyzed. VHDL-1485
design.vhd(24): executing gigacart(myarch)

WARNING - synthesis: design.vhd(43): replacing existing netlist gigacart(myarch). VHDL-1205
Top module name (VHDL): gigacart
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/ispLEVER_Classic2_0/lse/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c640.nph' in environment: C:/ispLEVER_Classic2_0/lse.
Package Status:                     Final          Version 1.36.
Top-level module name = gigacart.



Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No .lpf file will be written because the -lpf option is not used or is set to zero.
Results of NGD DRC are available in gigacart_drc.log.

################### Begin Area Report (gigacart)######################
Number of register bits => 26 of 880 (2 % )
AND2 => 44
AND4 => 1
BI_DIR => 8
DFF => 2
DFFC => 24
GND => 1
IBUF => 25
INV => 10
OBUF => 28
OR2 => 39
VCC => 1
XOR2 => 8
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : gvalid, loads : 40
  Net : ti_we_c, loads : 17
  Net : ti_gclk_N_53, loads : 2
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : ti_rom_N_24, loads : 15
  Net : ti_adr_c_14, loads : 13
  Net : ti_adr_14__N_50, loads : 9
  Net : n282, loads : 9
  Net : dataout, loads : 8
  Net : n396, loads : 8
  Net : grmadr_1, loads : 4
  Net : grmadr_2, loads : 4
  Net : grmadr_0, loads : 3
  Net : grmadr_3, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets ti_gclk_N_53]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets ti_we_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets gvalid]                  |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.004  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.719  secs
--------------------------------------------------------------

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe -edf gigacart.edi -out gigacart.bl0 -err automake.err -log gigacart.log -prj gigacart -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -net_Vcc VCC -net_GND GND -nbx -dse -tlw -cvt YES -xor'

Starting EDIF2BLIF....
readEDIF ended normally.

EDIF2BLIF: Warning: Remove floating instance: :
	i361

Inspect circuit gigacart
    Number of input ports   : 6
    Number of output ports  : 2
    Number of bidir ports   : 1
    Number of instances     : 193
    Number of nets          : 226

No design errors found in circuit gigacart

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe gigacart.bl0 -collapse none -reduce none -keepwires -gui -err automake.err -family'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file gigacart.bl0...
Writing Open-ABEL 2 (BLIF) file gigacart.bl1...
Note    0: 
BLIFOPT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblflink.exe "gigacart.bl1" -o "gigacart.bl2" -omod "gigacart" -gui -err "automake.err"'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

Top-level file: 'gigacart.bl1'

Hierarchical BLIF: 'gigacart.bl2'

BLIFLINK complete.  Time: 1 second 
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\impsrc.exe -gui -prj gigacart -lci gigacart.lct -log gigacart.imp -err automake.err -tti gigacart.bl2 -dir d:\work\ti\dragonslair\cart\cpld'

No pin assignment or valid property.
No source constraints were imported.
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci gigacart.lct -blifopt gigacart.b2_'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mblifopt.exe gigacart.bl2 -sweep -mergefb -err automake.err -o gigacart.bl3 @gigacart.b2_ -gui'

BLIFOPT  Open-ABEL Optimizer 
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Reading Open-ABEL 2 file gigacart.bl2...
Merging feedbacks...
Note 13707: Node ti_adr_c_15 is collapsed...
Note 13707: Node ti_rom_c is collapsed...
Note 13707: Node ti_gsel_c is collapsed...
Note 13707: Node n393 is collapsed...
Note 13707: Node ti_gclk_c is collapsed...
Note 13707: Node out_data_c_7 is collapsed...
Note 13707: Node out_data_c_6 is collapsed...
Note 13707: Node ti_data_out_0 is collapsed...
Note 13707: Node ti_data_out_1 is collapsed...
Note 13707: Node out_data_c_5 is collapsed...
Note 13707: Node ti_data_out_2 is collapsed...
Note 13707: Node out_data_c_4 is collapsed...
Note 13707: Node ti_data_out_3 is collapsed...
Note 13707: Node out_data_c_3 is collapsed...
Note 13707: Node ti_data_out_4 is collapsed...
Note 13707: Node out_data_c_2 is collapsed...
Note 13707: Node ti_data_out_5 is collapsed...
Note 13707: Node out_data_c_1 is collapsed...
Note 13707: Node out_data_c_0 is collapsed...
Note 13707: Node n387 is collapsed...
Note 13707: Node ti_we_N_35 is collapsed...
Note 13707: Node n394 is collapsed...
Note 13707: Node ti_adr_c_13 is collapsed...
Note 13707: Node ti_adr_c_12 is collapsed...
Note 13707: Node ti_adr_c_11 is collapsed...
Note 13707: Node ti_adr_c_10 is collapsed...
Note 13707: Node ti_adr_c_9 is collapsed...
Note 13707: Node ti_adr_c_8 is collapsed...
Note 13707: Node ti_adr_c_7 is collapsed...
Note 13707: Node ti_adr_c_6 is collapsed...
Note 13707: Node ti_adr_c_5 is collapsed...
Note 13707: Node ti_adr_c_4 is collapsed...
Note 13707: Node ti_adr_c_3 is collapsed...
Note 13707: Node ti_data_out_7 is collapsed...
Note 13707: Node ti_gclk_N_53 is collapsed...
Note 13707: Node ti_data_out_6 is collapsed...
Note 13707: Node n431 is collapsed...
Note 13707: Node n433 is collapsed...
Note 13707: Node n391 is collapsed...
Note 13707: Node n397 is collapsed...
Note 13707: Node n404 is collapsed...
Note 13707: Node n407 is collapsed...
Note 13707: Node n409 is collapsed...
Note 13707: Node n374 is collapsed...
Note 13707: Node n422 is collapsed...
Note 13707: Node n212 is collapsed...
Note 13707: Node n403 is collapsed...
Note 13707: Node n398 is collapsed...
Note 13707: Node n406 is collapsed...
Note 13707: Node i295 is collapsed...
Note 13707: Node n400 is collapsed...
Note 13707: Node i303 is collapsed...
Note 13707: Node i310 is collapsed...
Note 13707: Node n410 is collapsed...
Note 13707: Node n412 is collapsed...
Note 13707: Node dataout_N_43 is collapsed...
Note 13707: Node i317 is collapsed...
Note 13707: Node i324 is collapsed...
Note 13707: Node n413 is collapsed...
Note 13707: Node n419 is collapsed...
Note 13707: Node n418 is collapsed...
Note 13707: Node n416 is collapsed...
Note 13707: Node i338 is collapsed...
Note 13707: Node n425 is collapsed...
Note 13707: Node n436 is collapsed...
Note 13707: Node i331 is collapsed...
Note 13707: Node n437 is collapsed...
Note 13707: Node n415 is collapsed...
Note 13707: Node n440 is collapsed...
Note 13707: Node n442 is collapsed...
Note 13707: Node n443 is collapsed...
Note 13707: Node n428 is collapsed...
Note 13707: Node n434 is collapsed...
Note 13707: Node n401 is collapsed...
Note 13707: Node out_adr_c_26 is collapsed...
Note 13707: Node out_adr_c_25 is collapsed...
Note 13707: Node out_adr_c_24 is collapsed...
Note 13707: Node out_adr_c_23 is collapsed...
Note 13707: Node out_adr_c_22 is collapsed...
Note 13707: Node out_adr_c_21 is collapsed...
Note 13707: Node out_adr_c_8 is collapsed...
Note 13707: Node out_adr_c_9 is collapsed...
Note 13707: Node out_adr_c_10 is collapsed...
Note 13707: Node out_adr_c_11 is collapsed...
Note 13707: Node out_adr_c_12 is collapsed...
Note 13707: Node out_adr_c_13 is collapsed...
Note 13707: Node out_adr_c_14 is collapsed...
Note 13707: Node out_adr_c_15 is collapsed...
Note 13707: Node out_adr_c_16 is collapsed...
Note 13707: Node out_adr_c_17 is collapsed...
Note 13707: Node out_adr_c_18 is collapsed...
Note 13707: Node out_adr_c_19 is collapsed...
Note 13707: Node out_adr_c_20 is collapsed...
Note 13707: Node ti_gsel_N_48 is collapsed...
Note 13707: Node n360 is collapsed...
Note 13707: Node n346 is collapsed...
Note 13707: Node n331 is collapsed...
Note 13707: Node i345 is collapsed...
Note 13707: Node n427 is collapsed...
Note 13707: Node n421 is collapsed...
Note 13707: Node n439 is collapsed...
Note 13707: Node n396 is collapsed...
Note 13707: Node out_adr_c_6 is collapsed...
Note 13707: Node out_adr_c_0 is collapsed...
Note 13707: Node out_adr_c_1 is collapsed...
Note 13707: Node out_adr_c_5 is collapsed...
Note 13707: Node out_adr_c_4 is collapsed...
Note 13707: Node out_adr_c_7 is collapsed...
Note 13707: Node out_adr_c_3 is collapsed...
Note 13707: Node out_adr_c_2 is collapsed...
Note 13707: Node grmadr_0__N_33 is collapsed...
Note 13707: Node ti_adr_14__N_50 is collapsed...
Note 13707: Node n367 is collapsed...
Note 13707: Node ti_rom_N_24 is collapsed...
Note 13707: Node ti_adr_c_14 is collapsed...
Note 13707: Node ti_we_c is collapsed...
Note 13707: Node n430 is collapsed...
Note 13707: Node dataout_N_44 is collapsed...
Note 13707: Node n424 is collapsed...
Note 13707: Node n339 is collapsed...
Note 13707: Node n282 is collapsed...
Note 13707: Fmax mode optimizing 4 critical paths, 2 levels ...
Note 13707: Fmax mode optimizing 3 critical paths, 2 levels ...
Note 13707: Fmax mode stopped. 3 critical paths, 2 levels
Control path optimization...
Performing 'bypin choose' optimization...
....Note    0: 
Estimated (clusters + macrocells): 64, Fmax Logic Level: 2
Note    0: Fmax mode did not meet constraint of 1 levels
Writing Open-ABEL 2 (BLIF) file gigacart.bl3...
Note    0: 
BLIFOPT complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci gigacart.lct -dev lc4k -diofft gigacart.d0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\mdiofft.exe gigacart.bl3 -family AMDMACH -idev van -o gigacart.bl4 -oxrf gigacart.xrf -err automake.err @gigacart.d0 -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.
Input file: gigacart.bl3.
Output file: gigacart.bl4.
Cross reference file: gigacart.xrf.

.......................................................................
...........................................................
Shortening signal names...
Writing signal name cross reference file gigacart.xrf... 

DIOFFT complete - Time 0 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\abelvci.exe -vci gigacart.lct -dev lc4k -prefit gigacart.l0'

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp gigacart.bl4 -out gigacart.bl5 -err automake.err -log gigacart.log -mod gigacart @gigacart.l0 -gui -sc'

Prefit Logic Optimizer (May 31 2012)  Sun Jan 06 18:56:43 2019

C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe -blif -inp gigacart.bl4 -out gigacart.bl5 -err automake.err -log gigacart.log -mod gigacart @gigacart.l0 -gui -sc 
Number of pins (IO)    :    61
Number of outputs (MC) :    63
Number of registers    :    26
Number of logic pterms :    90
C:\ispLEVER_Classic2_0\ispcpld\bin\prefit.exe complete - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\lpf4k.exe @"gigacart.rs2"'

<Warning>  P38031:  Invalid signal 'out_rom1' in the constraint file is ignored.
<Warning>  P38031:  Invalid signal 'out_rom2' in the constraint file is ignored.
<Warning>  P38031:  Invalid signal 'out_rom3' in the constraint file is ignored.
<Warning>  P38031:  Invalid signal 'out_rom4' in the constraint file is ignored.
<Warning>  P38088:  Balanced partitioning turned off.
Project 'gigacart' was Fitted Successfully!

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\tda.exe -i gigacart.bl5 -o gigacart.tda -lci gigacart.lct -dev m4s_64_64 -family lc4k -mod gigacart -ovec NoInput.tmv -err tda.err -gui'

TDA  - Timing Driven Analyze 
Ver. 1.0, supported by Lattice Semiconductor
ispLEVER Classic 2.0 Copyright 1992-2015 Lattice Semiconductor. All Rights Reserved.

TDA complete - Time 1 seconds
Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\synsvf.exe -exe "C:\ispLEVER_Classic2_0\ispvmsystem/ispufw" -prj gigacart -if gigacart.jed -j2s -log gigacart.svl -gui'

Need not generate svf file according to the constraints, exit
Done: completed successfully.
