# RISC_verilog
Designing a basic RISC based processor using verilog
