library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 
entity 16_bit_shifter is
Port (B : in STD_LOGIC_VECTOR (15 downto 0);
Hsel : in STD_LOGIC_VECTOR (1 downto 0);
Lr : in STD_LOGIC;
Ll : in STD_LOGIC;
H : out STD_LOGIC_VECTOR (15 downto 0));
end 16_bit_shifter;
 
architecture Behavioral of 16_bit_shifter is
 
-- Shifter VHDL Code Component Decalaration
component shifter
Port ( In0 : in std_logic;
In1 : in std_logic;
In2 : in std_logic;
s : in std_logic_vector(1 downto 0);
Z : out std_logic);
end component;
 
;
 
begin
 
-- Port Mapping Shifter 16 times
S0: shifter port map(
		In0 => B(0),
		In1 => B(1),
		In2 => Ll,
		s => Hsel);
		
S1: shifter port map(
		In0 => B(1),
		In1 => B(2),
		In2 => B(0),
		s => Hsel);
		
S2: shifter port map(
		In0 => B(2),
		In1 => B(3),
		In2 => B(1),
		s => Hsel);
		
S3: shifter port map(
		In0 => B(3),
		In1 => B(4),
		In2 => B(2),
		s => Hsel);

S4: shifter port map(
		In0 => B(4),
		In1 => B(5),
		In2 => B(3),
		s => Hsel);
		
S5: shifter port map(
		In0 => B(5),
		In1 => B(6),
		In2 => B(4),
		s => Hsel);
		
S6: shifter port map(
		In0 => B(6),
		In1 => B(7),
		In2 => B(5),
		s => Hsel);
		
S7: shifter port map(
		In0 => B(7),
		In1 => B(8),
		In2 => B(6),
		s => Hsel);
		
S8: shifter port map(
		In0 => B(8),
		In1 => B(9),
		In2 => B(7),
		s => Hsel);
		
S9: shifter port map(
		In0 => B(9),
		In1 => B(10),
		In2 => B(8),
		s => Hsel);

S10: shifter port map(
		In0 => B(10),
		In1 => B(11),
		In2 => B(9),
		s => Hsel);
		
S11: shifter port map(
		In0 => B(11),
		In1 => B(12),
		In2 => B(10),
		s => Hsel);
		
S12: shifter port map(
		In0 => B(12),
		In1 => B(13),
		In2 => B(11),
		s => Hsel);
 
S13: shifter port map(
		In0 => B(13),
		In1 => B(14),
		In2 => B(12),
		s => Hsel);
		
S14: shifter port map(
		In0 => B(14),
		In1 => B(15),
		In2 => B(13),
		s => Hsel);
		
S15: shifter port map(
		In0 => B(15),
		In1 => Lr,
		In2 => B(14),
		s => Hsel);
 
end Behavioral;

