"Failed to runtime PM enable on DSI%d\n"	,	L_7
DSI1_PHY_AFEC0_PD_DLANE3	,	V_124
DSI1_PHY_AFEC0_PD_DLANE1	,	V_126
DSI1_PHY_AFEC0_PD_DLANE2	,	V_125
PHYC_CLANE_ENABLE	,	V_158
DSI_HS_CLT1_CTRAIL	,	V_133
"dsi1_ddr"	,	L_35
"Unknown DSI format: %d.\n"	,	L_19
dev	,	V_38
fix	,	V_278
drm_panel	,	V_251
vc4_dsi_host_ops	,	V_305
ARRAY_SIZE	,	F_9
HS_DLT5	,	V_145
HS_DLT4	,	V_141
HS_DLT7	,	V_152
HS_DLT6	,	V_147
HS_DLT3	,	V_137
pm_runtime_put	,	F_30
DSI_HS_CLT0_CZERO	,	V_129
clk_get_parent	,	F_32
DISP1_CTRL	,	V_176
DSI_PFORMAT_RGB666	,	V_244
packet	,	V_187
DSI1_INT_TA_TO	,	V_266
DSI1_STAT_PHY_D2_STOP	,	V_71
DSI_HS_CLT1_CPOST	,	V_134
__clk_get_name	,	F_65
unused	,	V_31
of_node	,	V_250
DSI1_STAT_PHY_D1_ULPS	,	V_64
ssize_t	,	T_3
mipi_dsi_host	,	V_182
IRQ_NONE	,	V_259
dma_alloc_coherent	,	F_74
dsi1_name	,	V_270
DSI_RXPKT1H_PKT_TYPE_LONG	,	V_232
latch	,	V_46
wait_for	,	F_22
panel	,	V_252
DSI1_INT_TXPKT1_DONE	,	V_220
DSI_CTRL_SOFT_RESET_CFG	,	V_106
mipi_dsi_host_register	,	F_86
dsi_handle_error	,	F_61
devm_clk_hw_register	,	F_67
DSI_PFORMAT_RGB888	,	V_242
stat_stop	,	V_67
is_long	,	V_190
i	,	V_23
irq	,	V_258
m	,	V_30
reg_dma_paddr	,	V_17
DSI1_INTERRUPTS_ALWAYS_ENABLED	,	V_223
rxlen	,	V_233
component_del	,	F_96
DSI_DISP1_ENABLE	,	V_179
TA_TO_CNT	,	V_165
vc4_ioremap_regs	,	F_73
vc4_encoder	,	V_80
DSI_TXPKT1C_CMD_REPEAT	,	V_212
platform_device	,	V_290
vc4_dsi_irq_handler	,	F_62
HS_CLT0	,	V_128
DSI_HS_CLT2_WUP	,	V_136
MIPI_DSI_MODE_VIDEO	,	V_113
HS_CLT2	,	V_135
mipi_dsi_msg	,	V_184
HS_CLT1	,	V_132
"Failed to wait for DMA: %d\n"	,	L_3
mipi_dsi_host_unregister	,	F_92
afec0	,	V_47
reinit_completion	,	F_47
reg	,	V_26
payload	,	V_205
dsi_esc_timing	,	F_27
ret	,	V_11
to_vc4_dev	,	F_13
"Failed to set up DMA register write\n"	,	L_1
DSI1_CTRL_EN	,	V_181
DSI_CTRL_CAL_BYTE	,	V_162
DSI_PHYC_DLANE3_ENABLE	,	V_157
vc4_dsi_dt_match	,	V_294
DSI_PHYC_DLANE1_ULPS	,	V_58
dma_async_tx_descriptor	,	V_8
DRM_ERROR	,	F_3
port	,	V_24
DSI1_RXPKT_FIFO	,	V_236
PHY_AFEC0_LATCH_ULPS	,	V_49
drm_bridge_remove	,	F_91
private	,	V_34
vc4_dsi_host_transfer	,	F_42
drm_panel_bridge_add	,	F_55
DSI_PIX_FIFO_WIDTH	,	V_197
DRM_MODE_ENCODER_DSI	,	V_302
MIPI_DSI_MSG_USE_LPM	,	V_209
"Failed to turn on DSI pixel clock: %d\n"	,	L_13
divider	,	V_92
DSI_PFORMAT_RGB666_PACKED	,	V_246
DSI1_STAT_PHY_CLOCK_ULPS	,	V_62
vc4_dev	,	V_39
DSI_TXPKT1C_DISPLAY_NO	,	V_215
"DSI transfer failed, resetting: %d\n"	,	L_18
vc4_dsi_encoder_helper_funcs	,	V_303
DSI_PORT_WRITE	,	F_20
vc4_dsi_ulps	,	F_21
MIPI_DSI_FMT_RGB666_PACKED	,	V_245
parent_names	,	V_283
DSI_PHYC_DLANE2_ULPS	,	V_59
DSI1_STAT_PHY_D0_ULPS	,	V_63
DSI_PORT_BIT	,	F_19
DISP0_CTRL	,	V_167
"turnaround timeout"	,	L_28
"Timeout waiting for DSI STOP entry: STAT 0x%08x"	,	L_6
ENOMEM	,	V_275
DSI_HS_DLT6_TA_SURE	,	V_149
mult	,	V_281
dev_get_drvdata	,	F_71
channel	,	V_240
bit	,	V_256
hw	,	V_282
"Failed to set pixel clock to %ldHz: %d\n"	,	L_12
"dsi0_ddr"	,	L_34
DSI_TXPKT1H_BC_CMDFIFO	,	V_199
ID	,	V_297
to_platform_device	,	F_70
init	,	V_280
vc4_dsi_bind	,	F_69
clk	,	V_87
dma_mask	,	V_293
cookie	,	V_10
encoder	,	V_21
pll_clock	,	V_91
DSI_TXPKT1C_CMD_TYPE_LONG	,	V_211
IRQ_HANDLED	,	V_257
DSI_ID_VALUE	,	V_298
"Failed to get DMA memory\n"	,	L_37
vc4_dsi_encoder_disable	,	F_28
reg_dma_mem	,	V_13
DRM_INFO	,	F_10
"Failed to get pixel clock: %d\n"	,	L_46
hws	,	V_287
DSI0_PHY_AFEC1_IDR_CLANE	,	V_118
vc4_dsi_encoder_enable	,	F_34
DSI_PHY_AFEC0_PTATADJ	,	V_110
DSI1_INT_ERR_CONT_LP0	,	V_262
DSI1_INT_ERR_CONT_LP1	,	V_263
dsi_index	,	V_41
max	,	F_41
MIPI_DSI_FMT_RGB565	,	V_247
"DSI returned %db, expecting %db\n"	,	L_17
phyc_ulps	,	V_54
DSI1_INT_PR_TO	,	V_267
DSI_HS_DLT7_LP_WUP	,	V_153
"0x%04x (%s): 0x%08x\n"	,	L_4
hs_clock	,	V_101
vc4_dsi_init_phy_clocks	,	F_64
DSI1_STAT_PHY_D1_STOP	,	V_70
DSI_READ	,	F_11
complete	,	F_63
TXPKT_CMD_FIFO	,	V_204
parent_name	,	V_268
"Only VIDEO mode panels supported currently.\n"	,	L_20
DSI_DISP0_ST_END	,	V_173
minor	,	V_37
hsync_end	,	V_96
DSI_HS_CLT0_CPRE	,	V_130
DSI_HS_DLT5_INIT	,	V_146
PHYC_HS_CLK_CONTINUOUS	,	V_159
clk_init_data	,	V_279
mode	,	V_85
pdev	,	V_75
drm_encoder	,	V_20
escape_clock	,	V_82
"peripheral reset timeout"	,	L_29
u32	,	T_1
continuous	,	V_51
dsi1	,	V_45
host	,	V_183
DSI_DISP0_LP_STOP_PERFRAME	,	V_171
pkth	,	V_188
DSI_CTRL_HSDT_EOT_DISABLE	,	V_108
drm	,	V_36
pktc	,	V_189
pix	,	V_206
MIPI_DSI_FMT_RGB666	,	V_243
DSI_HS_CLT0_CPREP	,	V_131
vc4_dsi_latch_ulps	,	F_17
rx_buf	,	V_231
uintptr_t	,	V_42
VC4_ENCODER_TYPE_DSI1	,	V_296
DSI_DISP0_ENABLE	,	V_174
vc4_dsi_dump_regs	,	F_8
header	,	V_193
vc4_dsi_encoder_mode_fixup	,	F_31
dsi	,	V_2
dma_cap_zero	,	F_75
to_vc4_dsi_encoder	,	F_6
DSI_TXPKT1H_BC_PARAM	,	V_195
"dsi1_byte"	,	L_31
devm_kzalloc	,	F_66
ENXIO	,	V_235
"escape"	,	L_41
ns	,	V_77
vc4_dsi_dev_remove	,	F_95
"HSTX timeout"	,	L_26
rx_len	,	V_200
"LP1 contention"	,	L_25
WARN_ON_ONCE	,	F_46
debug_dump_regs	,	V_100
dma_cap_set	,	F_76
dsi0_name	,	V_269
DSI_HS_DLT3_EXIT	,	V_138
DSI1_INT_PHY_DIR_RTF	,	V_221
mipi_dsi_packet	,	V_186
dsi0_regs	,	V_25
dsi_hs_timing	,	F_24
MIPI_DSI_FMT_RGB888	,	V_241
DSI_PHYC_DLANE2_ENABLE	,	V_156
DSI_TXPKT1C_CMD_MODE_LP	,	V_210
writel	,	F_2
dev_warn	,	F_23
master	,	V_289
ui_ns	,	V_76
container_of	,	F_7
"Failed to set phy clock to %ld: %d\n"	,	L_9
DSI_DISP0_COMMAND_MODE	,	V_175
DMA_MEMCPY	,	V_299
DSI1_INT_HSTX_TO	,	V_264
DSI1_STAT_PHY_D3_ULPS	,	V_66
"dsi0_byte"	,	L_30
vc4_dsi_ops	,	V_306
IS_ERR	,	F_56
devm_request_irq	,	F_81
drm_info_node	,	V_32
DSI1_STAT_PHY_D0_STOP	,	V_69
"Failed to turn on DSI escape clock: %d\n"	,	L_10
DIV_ROUND_UP	,	F_26
"DSI%d: %s error\n"	,	L_21
of_match_device	,	F_72
drm_encoder_helper_add	,	F_85
"transfer interrupt wait timeout"	,	L_15
vc4_dsi_debugfs_regs	,	F_12
DSI_TXPKT1C_CMD_CTRL_RX	,	V_201
DSI_TXPKT1C_CMD_CTRL	,	V_202
MIPI_DSI_CLOCK_NON_CONTINUOUS	,	V_53
lanes	,	V_57
drm_encoder_init	,	F_84
DSI_PORT_READ	,	F_18
state	,	V_99
INT_EN	,	V_222
PHYC_CLANE_ULPS	,	V_55
xfer_completion	,	V_218
cmd_fifo_len	,	V_191
PHY_AFEC1	,	V_115
wait_for_completion_timeout	,	F_48
adjusted_mode	,	V_86
of_clk_hw_onecell_get	,	V_288
phy_clock	,	V_104
node	,	V_33
DSI_CTRL_RX_LPDT_EOT_DISABLE	,	V_109
vc4_dsi_host_attach	,	F_52
dma_submit_error	,	F_4
bridge	,	V_249
GFP_KERNEL	,	V_274
PHY_AFEC0	,	V_48
device	,	V_14
roundup	,	F_25
pll_phy_clock	,	V_81
seq_printf	,	F_14
"instat: 0x%08x\n"	,	L_16
is_panel_bridge	,	V_254
DSI_TXPKT1C_CMD_CTRL_TX	,	V_203
DSI_PHYC_DLANE0_ULPS	,	V_56
"Failed to set esc clock: %d\n"	,	L_47
phy_parent	,	V_88
clk_hw	,	V_273
be32_to_cpup	,	F_78
stat	,	V_255
u8	,	T_4
vc4_dsi_dev_probe	,	F_93
seq_file	,	V_29
regs	,	V_12
pm_runtime_get_sync	,	F_35
DSI_HS_DLT4_TRAIL	,	V_143
"LPDT sync"	,	L_22
STAT	,	V_73
CTRL	,	V_105
DSI_DISP1_PFORMAT_32BIT_LE	,	V_177
DSI1_INT_LPRX_TO	,	V_265
stat_ulps	,	V_61
tx	,	V_9
mdelay	,	F_39
DSI_HS_DLT4_LPX	,	V_142
TXPKT_PIX_FIFO	,	V_207
DSI0_CTRL_CTRL0	,	V_180
ui	,	V_78
hsync_start	,	V_97
pixel_clock_hz	,	V_90
DSI0_PHY_AFEC0_RESET	,	V_114
"DSI regs after:\n"	,	L_14
platform_get_irq	,	F_82
drm_display_mode	,	V_84
DSI_PHYC_DLANE1_ENABLE	,	V_155
drm_bridge_attach	,	F_58
DSI_TXPKT1C_CMD_EN	,	V_213
DSI_PHYC_DLANE3_ULPS	,	V_60
"Failed to turn on DSI PLL: %d\n"	,	L_11
DSI_DISP0_PIX_CLK_DIV	,	V_168
dsi_dma_workaround_write	,	F_1
PR_TO_CNT	,	V_166
DSI_RXPKT1H_BC_PARAM	,	V_234
"Failed to get phy clock: %d\n"	,	L_44
reg_dma_chan	,	V_7
clk_get_rate	,	F_33
ETIMEDOUT	,	V_226
ops	,	V_285
name	,	V_27
CTRL_RESET_FIFOS	,	V_107
vc4_dsi	,	V_1
dev_set_drvdata	,	F_87
DSI_HS_DLT6_TA_GET	,	V_148
rxpkt1h	,	V_228
DSI1_STAT_PHY_D3_STOP	,	V_72
DSI1_INT_ERR_SYNC_ESC	,	V_260
dev_err	,	F_37
DSI_PIX_FIFO_DEPTH	,	V_198
INT_STAT	,	V_219
"LP0 contention"	,	L_24
DSI_DISP0_PFORMAT	,	V_170
dma_chan	,	V_5
of_device_id	,	V_291
devm_clk_get	,	F_83
tx_submit	,	V_18
vc4_dsi_encoder	,	V_19
clk_disable_unprepare	,	F_29
ulps	,	V_50
VC4_GET_FIELD	,	F_50
dsi_host	,	V_304
base	,	V_22
DSI_HS_DLT4_ANLAT	,	V_144
DSI_DISP0_LP_STOP_CTRL	,	V_172
drm_device	,	V_35
drm_encoder_cleanup	,	F_16
pix_fifo_len	,	V_192
vc4_dsi_host_detach	,	F_59
clk_fixed_factor_ops	,	V_286
val	,	V_4
dma_sync_wait	,	F_5
vc4	,	V_40
PHYC	,	V_74
"DSI regs before:\n"	,	L_8
mipi_dsi_packet_format_is_long	,	F_44
"data lane 0 sequence"	,	L_23
DSI0_PHY_AFEC0_PD_DLANE1	,	V_112
of_drm_find_panel	,	F_54
crtc	,	V_98
clk_fixed_factor	,	V_277
"Timeout waiting for DSI ULPS entry: STAT 0x%08x"	,	L_5
vc4_dsi_encoder_funcs	,	V_301
VC4_SET_FIELD	,	F_38
of_drm_find_bridge	,	F_53
msg_rx	,	V_230
phy_clocks	,	V_271
ENODEV	,	V_295
mode_flags	,	V_52
device_prep_dma_memcpy	,	V_15
flags	,	V_208
DSI_HS_DLT3_ZERO	,	V_139
mipi_dsi_create_packet	,	F_45
"pixel"	,	L_45
init_completion	,	F_80
dma_request_chan_by_mask	,	F_77
pm_runtime_disable	,	F_90
"dsi0_ddr2"	,	L_32
host_to_dsi	,	F_43
DSI_PHY_AFEC0_CTATADJ	,	V_111
clk_prepare_enable	,	F_40
RXPKT1H	,	V_229
DSI1_PHY_AFEC0_RESET	,	V_127
DSI_PHYC_DLANE0_ENABLE	,	V_154
DSI0_PHYC_ESC_CLK_LPDT	,	V_160
vc4_dsi_unbind	,	F_89
EPROBE_DEFER	,	V_300
drm_panel_bridge_remove	,	F_60
vc4_dsi_encoder_destroy	,	F_15
reset_fifo_and_return	,	V_227
num_parents	,	V_284
mipi_dsi_device	,	V_239
lpx	,	V_102
clk_onecell	,	V_272
udelay	,	F_51
info_ent	,	V_43
chan	,	V_6
vtotal	,	V_95
"Failed to get interrupt: %d\n"	,	L_40
msg	,	V_185
data	,	V_44
"Port returned 0x%08x for ID instead of 0x%08x\n"	,	L_36
num	,	V_276
DSI_TXPKT1C_DISPLAY_NO_SECONDARY	,	V_214
DSI_HS_DLT6_TA_GO	,	V_150
reg_paddr	,	V_16
DSI_DISP1_PFORMAT	,	V_178
DSI_TXPKT1H_BC_DT	,	V_194
offset	,	V_3
dma_cookie_t	,	T_2
format	,	V_169
"Failed to get DMA channel: %d\n"	,	L_38
DSI1_STAT_PHY_D2_ULPS	,	V_65
PTR_ERR	,	F_57
"LPRX timeout"	,	L_27
DSI1_PHY_AFEC0_IDR_CLANE	,	V_119
dsi1_regs	,	V_28
xfer_result	,	V_217
"dsi1_ddr2"	,	L_33
"vc4 dsi"	,	L_39
clk_set_rate	,	F_36
HSTX_TO_CNT	,	V_163
dsip_clock	,	V_103
DSI1_PHY_AFEC0_IDR_DLANE3	,	V_123
DSI1_PHY_AFEC0_IDR_DLANE2	,	V_122
DSI1_PHY_AFEC0_IDR_DLANE1	,	V_121
DSI1_PHY_AFEC0_IDR_DLANE0	,	V_120
"Failed to get escape clock: %d\n"	,	L_42
DSI_HS_DLT3_PRE	,	V_140
DSI1_PHYC_ESC_CLK_LPDT	,	V_161
DSI_HS_DLT6_LP_LPX	,	V_151
msecs_to_jiffies	,	F_49
of_get_address	,	F_79
htotal	,	V_93
DSI_TXPKT1C_DISPLAY_NO_SHORT	,	V_216
DRM_MODE_CONNECTOR_DSI	,	V_253
parent_rate	,	V_89
vrefresh	,	V_94
DSI_RXPKT1H_SHORT_1	,	V_238
DSI1_INT_ERR_CONTROL	,	V_261
DSI1_STAT_PHY_CLOCK_STOP	,	V_68
DSI_RXPKT1H_SHORT_0	,	V_237
pm_runtime_enable	,	F_88
"Failed to submit DMA: %d\n"	,	L_2
component_add	,	F_94
TXPKT1C	,	V_225
irqreturn_t	,	T_5
DSI_PFORMAT_RGB565	,	V_248
match	,	V_292
ESC_TIME_NS	,	V_79
TXPKT1H	,	V_224
LPRX_TO_CNT	,	V_164
payload_length	,	V_196
pixel_clock	,	V_83
DSI0_PHY_AFEC1_IDR_DLANE1	,	V_116
DSI0_PHY_AFEC1_IDR_DLANE0	,	V_117
"phy"	,	L_43
dma_cap_mask_t	,	T_6
of_clk_add_hw_provider	,	F_68
