-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Fri Apr 11 23:05:52 2025
-- Host        : Lawrence-ROG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_1_sim_netlist.vhdl
-- Design      : blk_mem_gen_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 4 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => ena,
      I3 => addra(0),
      O => ena_array(0)
    );
\ENOUT_inferred__1/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => ena,
      I3 => addra(1),
      O => ena_array(1)
    );
\ENOUT_inferred__2/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(2),
      I1 => ena,
      I2 => addra(1),
      I3 => addra(0),
      O => ena_array(2)
    );
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(3)
    );
\ENOUT_inferred__4/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(2),
      I2 => ena,
      I3 => addra(0),
      O => ena_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_3_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_11_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_15_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_19_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_23_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[12]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[13]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[15]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => douta(9),
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(3),
      I1 => p_15_out(3),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(3),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(3),
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(3),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(3),
      I3 => sel_pipe_d1(1),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => douta(10),
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(4),
      I1 => p_15_out(4),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(4),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(4),
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(4),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(4),
      I3 => sel_pipe_d1(1),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[12]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[12]_INST_0_i_1_n_0\,
      I1 => \douta[12]_INST_0_i_2_n_0\,
      O => douta(11),
      S => sel_pipe_d1(2)
    );
\douta[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(5),
      I1 => p_15_out(5),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(5),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(5),
      O => \douta[12]_INST_0_i_1_n_0\
    );
\douta[12]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(5),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(5),
      I3 => sel_pipe_d1(1),
      O => \douta[12]_INST_0_i_2_n_0\
    );
\douta[13]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[13]_INST_0_i_1_n_0\,
      I1 => \douta[13]_INST_0_i_2_n_0\,
      O => douta(12),
      S => sel_pipe_d1(2)
    );
\douta[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(6),
      I1 => p_15_out(6),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(6),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(6),
      O => \douta[13]_INST_0_i_1_n_0\
    );
\douta[13]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(6),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(6),
      I3 => sel_pipe_d1(1),
      O => \douta[13]_INST_0_i_2_n_0\
    );
\douta[14]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[14]_INST_0_i_1_n_0\,
      I1 => \douta[14]_INST_0_i_2_n_0\,
      O => douta(13),
      S => sel_pipe_d1(2)
    );
\douta[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(7),
      I1 => p_15_out(7),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(7),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(7),
      O => \douta[14]_INST_0_i_1_n_0\
    );
\douta[14]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(7),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(7),
      I3 => sel_pipe_d1(1),
      O => \douta[14]_INST_0_i_2_n_0\
    );
\douta[15]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[15]_INST_0_i_1_n_0\,
      I1 => \douta[15]_INST_0_i_2_n_0\,
      O => douta(14),
      S => sel_pipe_d1(2)
    );
\douta[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(8),
      I1 => p_15_out(8),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(8),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(8),
      O => \douta[15]_INST_0_i_1_n_0\
    );
\douta[15]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(8),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(8),
      I3 => sel_pipe_d1(1),
      O => \douta[15]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => DOADO(1),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0),
      O => douta(1)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      O => douta(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1),
      O => douta(3)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      O => douta(4)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I1 => sel_pipe_d1(1),
      I2 => sel_pipe_d1(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      O => douta(5)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(0),
      I1 => p_15_out(0),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(0),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(0),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(0),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(0),
      I3 => sel_pipe_d1(1),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(1),
      I1 => p_15_out(1),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(1),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(1),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(1),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(1),
      I3 => sel_pipe_d1(1),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_11_out(2),
      I1 => p_15_out(2),
      I2 => sel_pipe_d1(1),
      I3 => p_19_out(2),
      I4 => sel_pipe_d1(0),
      I5 => p_23_out(2),
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_7_out(2),
      I1 => sel_pipe_d1(0),
      I2 => p_3_out(2),
      I3 => sel_pipe_d1(1),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => ena,
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000001800000000000000000000000000000000000000000000000",
      INIT_02 => X"00000068C1900035E18000000000000160000000000000000000000160000000",
      INIT_03 => X"03C64A9DA26A0400007101020206589B324418000040010501785CD33B43E000",
      INIT_04 => X"9081000001F6C1F36906409DACCAA200017780F35086C899E44C2600017E0072",
      INIT_05 => X"01C680FDDBBFC77E7F00000001EE4049A66648E17B8E210001EE8103244640C1",
      INIT_06 => X"000000000008F90000EE80000000000000028C0000FF80000000000000046400",
      INIT_07 => X"0000040000FF8000000848000001E20000FF8000000000000002390000F98000",
      INIT_08 => X"003F8040000000000004F000003F800C710000030000010000AF800000001000",
      INIT_09 => X"C083010820040840003F00000040000000040DE0003F8100000600000000E000",
      INIT_0A => X"100BC59003FF8000400208880006663800FF800140202E002000186800BF0001",
      INIT_0B => X"1DDF0000000200100004049819FF010000000020000405800FFF800000000000",
      INIT_0C => X"00000004000371800EF8000082000010000618801BFD008001008828000000E0",
      INIT_0D => X"020000000040000000000000020000000FD800400000000002003C801DF40040",
      INIT_0E => X"00780001001000808000000000000012006000001C0000000000000401800000",
      INIT_0F => X"0000000000000000003D0000000280240000F00000F800000100004040000000",
      INIT_10 => X"8008020000F00003C0000030000C000002FE0000000000000002000000FF0000",
      INIT_11 => X"00E800166E0000784008050001F80017340000A00000030001F80003E000006F",
      INIT_12 => X"7E0001C758608000023C002DFD0000F7C000C10000FC007FB400015060025500",
      INIT_13 => X"2409060000EF99FE750000B005D9B60000FD077E630000581860C00001BD007D",
      INIT_14 => X"007FFEF19C000020A0012000009F5FFFDC0000BC4206F4000077CFEEF900008C",
      INIT_15 => X"00000001807000000017DFC000000003100C0000001FFFBF4400001C80020000",
      INIT_16 => X"000000000000000000000000004000000000F2C0000000000840000000077F80",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000001800000000000000000000000000000000000000000000000",
      INIT_1A => X"00000068C1900035E18000000000000160000000000000000000000160000000",
      INIT_1B => X"03C64A9DA26A0400007101020206589B324418000040010501785CD33B43E000",
      INIT_1C => X"9081000001F6C1F36906409DACCAA200017780F35086C899E44C2600017E0072",
      INIT_1D => X"01C680FDDBBFC77E7F00000001EE4049A66648E17B8E210001EE8103244640C1",
      INIT_1E => X"000000000008F90000EE80000000000003828C0000FF80000000000000046400",
      INIT_1F => X"0000040000FF8000002000020001E20000FF8000004610004102390000F98000",
      INIT_20 => X"003F8002C40000000004F000003F8020000000010000010000AF802010008281",
      INIT_21 => X"0400888200040840003F00000500020040040DE0003F80000A0000000000E000",
      INIT_22 => X"040BC59003FF8003040100040806663800FF8000834000801080186800BF0004",
      INIT_23 => X"1DDF0440020000280204049819FF00030000C012020405800FFF800300004004",
      INIT_24 => X"00000820010371800EF8000010C20810008618801BFD020008000010000000E0",
      INIT_25 => X"1C0000000040000000000010000000000FD800080000001001003C801DF40000",
      INIT_26 => X"007802010536C020880000000000000200000110100000000000000400000010",
      INIT_27 => X"0000000000000000003D0014000000002000F00000F800038000040008000000",
      INIT_28 => X"8008020000F00003C0000030000C000002FE0000000000000002000000FF0000",
      INIT_29 => X"00E800166E0000784008050001F80017340000A00000030001F80003E000006F",
      INIT_2A => X"7E0001C758608000023C002DFD0000F7C000C10000FC007FB400015060025500",
      INIT_2B => X"2409060000EF99FE750000B005D9B60000FD077E630000581860C00001BD007D",
      INIT_2C => X"007FFEF19C000020A0012000009F5FFFDC0000BC4206F4000077CFEEF900008C",
      INIT_2D => X"00000001807000000017DFC000000003100C0000001FFFBF4400001C80020000",
      INIT_2E => X"000000000000000000000000004000000000F2C0000000000840000000077F80",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000001800000000000000000000000000000000000000000000000",
      INIT_32 => X"00000068C1900035E18000000000000160000000000000000000000160000000",
      INIT_33 => X"03C64A9DA26A0400007101020206589B324418000040010501785CD33B43E000",
      INIT_34 => X"9081000001F6C1F36906409DACCAA200017780F35086C899E44C2600017E0072",
      INIT_35 => X"01C680FDDBBFC77E7F00000001EE4049A66648E17B8E210001EE8103244640C1",
      INIT_36 => X"000000000008F90000EE800E0000000000028C0000FF80000000000000046400",
      INIT_37 => X"8000040000FF8000000400300001E20000FF8000000000000002390000F98400",
      INIT_38 => X"003F8104840444A00004F000003F8006044040408000010000AF800620008E40",
      INIT_39 => X"8A22020000040840003F02040112100940040DE0003F8104020402254400E000",
      INIT_3A => X"040BC59003FF810C1016A2108406663800FF8092D02C04808400186800BF0004",
      INIT_3B => X"1DDF0000000000000004049819FF000000000000640405800FFF800000004000",
      INIT_3C => X"00800000000371800EF8000000008000000618801BFD000000000001040000E0",
      INIT_3D => X"000000000040000090800180000000000FD800010040018400003C801DF40000",
      INIT_3E => X"0078000540001148000000000000000500400110000000000000000220400100",
      INIT_3F => X"1100014000000000003D0000020080420000F00000F800054100314000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \douta[0]\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_0,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AAAE557EAAAAAAACEAAAACAA19AAAAC2AAAAAAAE80AAAAAAAAA8555FAAAAAAA4",
      INIT_01 => X"EAAAAAC00806AAAAAAAAD52AAAAAAAAC0CAAA0AAAAAAAFAAAAAAAAF0202AAAAA",
      INIT_02 => X"05BAAAAAAAAACC802AAAAA800807AAAAAAA3556AAAAAAAA503AAA9AAAAAABEFF",
      INIT_03 => X"AAA2546AAAAAA914147EAAAAAAAABF403AAAAAE80833AAAAAAA3556AAAAAAB95",
      INIT_04 => X"F2AAA202F003AAAAAAA2557AAAAABD57C732AAAAAAA933003CAAAA0E1BB3AAAA",
      INIT_05 => X"B7FCAAAAAAABF0373BEAB400E800AAAAAAAEA552AAAA8453F7FBAAAAAAAAFF37",
      INIT_06 => X"AAAA55532ABD15561485AAAAAAAA3BC003EABE00D80AAAAAAAAB4559AAAA1553",
      INIT_07 => X"0C3200E38036AAAAAAA8545563E155D69511AAAAAAAACF08023B73C3CFBEAAAA",
      INIT_08 => X"5B7AAAAAAAAAEF58380CA03EF73AAAAAAAAA951558D55454FFCBAAAAAAAAE078",
      INIT_09 => X"AAAABF5557565529697AAAAAAAAAAE00EC20200BA62AAAAAAAAAE15511555555",
      INIT_0A => X"038008FAAAAAAAAAAAAAA155555545FF329AAAAAAAAAABFAC020080EAAAAAAAA",
      INIT_0B => X"AAAAAAAAAAAAAAABEA003FAAAAAAAAAAAAAAA915D95550AA00AAAAAAAAAAAAAF",
      INIT_0C => X"AAAAAAAAD506FAAAAAAAAAAAAAAAAAAAAAC03AAAAAAAAAAAAAAAAAB595556AAA",
      INIT_0D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAA",
      INIT_0E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_10 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_11 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_12 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_13 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABE2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"3CAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB3CAAAAAAAAAAAAAA",
      INIT_15 => X"AAAAAAAAAAAA3CEAF2ABC9000000A73BF6ABE2AAAAAAAAAAAAAAAAAAAAAAAAAB",
      INIT_16 => X"0F0C3AB2ABEAAAAAAAAA900AAAAB003982A93FC03370F30F0FEF32A7FCAAAAAA",
      INIT_17 => X"228FF03C3ACCC3F3CC0C366EAABAAAAAAAAAB5A9AAAB000C2284003C33C0C3C7",
      INIT_18 => X"AAAB9795EAA8FF0F3388C83CFAC0C3C3FC383A72AE9EAAAAAAAB9556AAA83F0C",
      INIT_19 => X"C380E8A10AAAAAAAAAA95F9E7AABDF0F34CB883C3A00C3F3CCF078E6E6AEAAAA",
      INIT_1A => X"EC34943C3A40FC0BBFEFE8D62EA3AAAAAAA95CDCEAAB000F2C38B83C3A00F003",
      INIT_1B => X"AAA950166AAAFFFBF3CFEFFFFABF3FFEBFFFA8AAAAA2AAAAAAA95CD43AAA30EB",
      INIT_1C => X"AAAAAAA66A52AAAAAAA255556AAAAAAAAAAAAAAAAAAAAAAAAAAAA89ABE92AAAA",
      INIT_1D => X"AAAAAAAAAAAAAAAAAAAAAAEAF561AAAAAAAA56566AAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1E => X"AAAAD5556AAAAAAAAAAAAA88AAAAAAA8AAAAAA86A569AAAAAAAAD5C96AAAAAAA",
      INIT_1F => X"6AAAAAAAAA9AAAAAAAAAFD55EAAAAAAAAAAAAA90AAAAA580AAAAAAA956AEAAAA",
      INIT_20 => X"82909A80380090806AAAAAAAAA03AAAAAAAAE4FF6AAAAAB68682AA80EAF69080",
      INIT_21 => X"AAAAA5556AAAAAB2409082B23810EC80AAAAAA925582AAAAAAAAA5556AAAAAB6",
      INIT_22 => X"1AAAAABAAADBD6AAAAAAA5556AAAAAB2008E02900A0E2C913AAAAA8256AAAAAA",
      INIT_23 => X"C0C60CA40A8C280A0AAAAABAAACA982AAAAAAD552AAAAAB2028301AC090A2041",
      INIT_24 => X"AAAAD555EAAAA90659AA84520290E80242AAAA8AABE8B6EAAAAAE7FFAAAA80B2",
      INIT_25 => X"82AAAAC55A99E9AAAAAF5555EAAAAAFAA9AAAB1646A6A90AC2AAAABE961CA5EA",
      INIT_26 => X"AAAAAAAAAAAAAAAAB6AAAABAAA996A2AAADD7555EAAAAAAAAAAAAAAAB2AAAAAA",
      INIT_27 => X"A97953FF2AAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAA9A6BEAA9417D572AAAAAAA",
      INIT_28 => X"AAAAAABEA16A42AAA9455559AAAACF3AAAAAAAAAAAAAAAAAAAAAAA82AAAA7CAA",
      INIT_29 => X"82A8EAAA82AAAA0AAAAAAAAF15A9EAAAAA5E556AAAAA002AAAAAAAAA4AAAAAAA",
      INIT_2A => X"AAF55BEAAAAA3AA902A83AAA02AB6A3AAAAAAAAA255AEAAAA9D355BAAAAA3AAA",
      INIT_2B => X"AAAAAAAAAAAAAAAAAAAABAAAAAAA3AA861A8CAAA02A9EA8AAAAAAAAAAAAAAAAA",
      INIT_2C => X"A0AA328000A90102AAAAAAAAAAAAAAAAAAAAAAAAAAAA3AA4A4A832AA02A92A8A",
      INIT_2D => X"AAAABFCAAAAAAAB3B0AA00AA01A910426AAAAAAAAAAAAAAAAAAAAAAAAAAA2AB3",
      INIT_2E => X"2AAAAAAAFFAAAAAAAAAAD54AAAAAAAB3B0A900AA05A91A022AAAAAAAAAAAAAAA",
      INIT_2F => X"A381A0AA88AB1A812AAAAAAA02AAAAAAAAAAA553AAAAAAA080A400AAC8AA1A85",
      INIT_30 => X"AAAE557EAAAAAAACEAAAACAA19AAAAC12AAAAAAE80AAAAAAAAA8555FAAAAAAA4",
      INIT_31 => X"1AAAAAC00806AAAAAAAAD52AAAAAAAAC0CAAA0AAAAAAAF692AAAAAF0202AAAAA",
      INIT_32 => X"05BAAAAAAAAAC5002AAAAA800807AAAAAAA3556AAAAAAAA503AAA9AAAAAAB000",
      INIT_33 => X"AAA2546AAAAAA914147EAAAAAAAABF431AAAAAE80833AAAAAAA3556AAAAAAB95",
      INIT_34 => X"F2AAA202F003AAAAAAA2557AAAAABD57C732AAAAAAA933003CAAAA0E1BB3AAAA",
      INIT_35 => X"B7FCAAAAAAABF0373BEAB400E800AAAAAAAEA552AAAA8453F7FBAAAAAAAAFF37",
      INIT_36 => X"AAAA55532ABD15561485AAAAAAAA3BC003EABE00D80AAAAAAAAB4559AAAA1553",
      INIT_37 => X"0C3200E38036AAAAAAA8545563E155D69511AAAAAAAACF08023B73C3CFBEAAAA",
      INIT_38 => X"5B7AAAAAAAAAEF58380CA03EF73AAAAAAAAA951558D55454FFCBAAAAAAAAE078",
      INIT_39 => X"AAAABF5557565529697AAAAAAAAAAE00EC20200BA62AAAAAAAAAE15511555555",
      INIT_3A => X"038008FAAAAAAAAAAAAAA155555545FF329AAAAAAAAAABFAC020080EAAAAAAAA",
      INIT_3B => X"AAAAAAAAAAAAAAABEA003FAAAAAAAAAAAAAAA915D95550AA00AAAAAAAAAAAAAF",
      INIT_3C => X"AAAAAAAAD506FAAAAAAAAAAAAAAAAAAAAAC03AAAAAAAAAAAAAAAAAB595556AAA",
      INIT_3D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAA",
      INIT_3E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => addra(12 downto 0),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 2),
      DOADO(1 downto 0) => DOADO(1 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ena,
      I1 => addra(14),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFF6FDFA000D7DFDFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFF",
      INIT_03 => X"5BC67A9DA257FFFFFFCEFF0258065899327DFFFFFF83FF069E7854D33F5DEFFF",
      INIT_04 => X"98EC3FFFFE3B7FB34BA6709DAC6DDFFFFF98FEF35AA6F899E675FBFFFF81FE72",
      INIT_05 => X"FE017FFFDBFFFF7FFFEFFDFFFE287F4FE48670E3FFE97DFFFE2AFF0366E670C1",
      INIT_06 => X"FFFFFFFFFFFFC4FFFF117FFFFFFFFFFFFFFD71FFFD007FFFFFFFFFFFFFEBF9FF",
      INIT_07 => X"FFFFFBFFFFE0FFFFFFEFDDFFFFFE1FFFFF807FFFFFFFFFFFFFF9C6FFFF8A7FFF",
      INIT_08 => X"FFC07FBFFFFFFFFFFFF909FFFFC07FF9CC7FFFF5FFFFF1FFFFCF7FFFF3DAFFFF",
      INIT_09 => X"3D38C0F3DFFFFBA7FFE07EFFFC39FFE7BFFFFB9FFFC07EFFFFF9FFFF7FF91FFF",
      INIT_0A => X"EFF83AEFFF00FFFF3C00F373FFFF92CFFF80FEFC1D1AD07BDFFBFEDFFFDFFFFE",
      INIT_0B => X"E61F7F7F7E997BCFFFFFFB7FE0617EFF7E1B7BC7FFFFFA77FA40FEFF7E1A7BF3",
      INIT_0C => X"FFFFFFFBFDFF0EFFF307FFFF7DFFFFE1FBFFC71FE002FF7F7CFF73C5F7F9FF6F",
      INIT_0D => X"FDFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFC3FFFFFFFFFFFFFFDFF43FFE90FFFBF",
      INIT_0E => X"FFFBFFFEFFFFF77BFFFFFFFFFFFFFFF5FEFFFFFDFFFFFFFFFFFFFFFBFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFF1FFFFFC1FFFFAFFC7FFFFFFFFFFFFF83FFFFFFFBFFFFBFFFFFFF",
      INIT_10 => X"FFF821FFFF87FFFFFFFFFFFFFFFC47FFFF07FFFFFFFFFFFFFFFF8FFFFE03FFFF",
      INIT_11 => X"FD07FFE007FFFFF07FFE25FFFD07FFF80FFFFFA87FF821FFFD07FFFC1FFFFFFF",
      INIT_12 => X"DEFFFFC57FC0E0FFFFC1FF81DFFFFFF5DFD1C1FFFD07FFE195FFFE506FF33DFF",
      INIT_13 => X"250D85FFFE005C0980FFFFB21759BFFFFF017E0108FFFF781FF0A3FFFF02FF01",
      INIT_14 => X"FFF0110667FFFFF0E443D7FFFFC0000037FFFFF262C7D7FFFF802800FBFFFFC6",
      INIT_15 => X"FFFFFFFFF07FFFFFFFE0A00F0FFFFFFF182FFFFFFFC0000F5BFFFFFF8423FFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFF87FFFFFFFFC807F",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFF6FDFA000D7DFDFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFF",
      INIT_1B => X"5BC67A9DA257FFFFFFCEFF0258065899327DFFFFFF83FF069E7854D33F5DEFFF",
      INIT_1C => X"98EC3FFFFE3B7FB34BA6709DAC6DDFFFFF98FEF35AA6F899E675FBFFFF81FE72",
      INIT_1D => X"FE017FFFDBFFFF7FFFEFFDFFFE287F4FE48670E3FFE97DFFFE2AFF0366E670C1",
      INIT_1E => X"FFFFFFFFF03FC4FFFF117FFFFFFFFFFFFD3D71FFFD007FFFFFFFFFFFFFEBF9FF",
      INIT_1F => X"FF3FFBFFFFE0FFFFFDFF7FF5FF3E1FFFFF807FFFFFB9EFFFC039C6FFFF8A7FFF",
      INIT_20 => X"FFC07FBEB9FFFFFF7F3909FFFFC07FFFDFFFFFFEFF3FF1FFFFCF7FFBFBFFFDFE",
      INIT_21 => X"737C6061FF3FFBA7FFE07FFFF27CE1E7FF3FFB9FFFC07F7FF0FCFFFFFF391FFF",
      INIT_22 => X"FFF83AEFFF00FFFCF8307BF9FFFF92CFFF80FFFF703D7B79EFBBFEDFFFDFFFE0",
      INIT_23 => X"E61F7FBDF93DBBC7FFFFFB7FE0617FFCFD3D3BE1FDFFFA77FA40FFFCFC3C3BF9",
      INIT_24 => X"EFFFF7C0FFFF0EFFF307F9FDE73DB3CDFFFFC71FE002FBFDF33DBBCFFFF9FF6F",
      INIT_25 => X"F3FFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFC3FFBF7FFFFFFE1FFFF43FFE90FFBEF",
      INIT_26 => X"FFFBF9F7FF7BFFBF77FFFFFFFFFFFBFFFFFFFEFEFFFFFFFFFFFFFBFBFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFF1FFFFFC1FFE5FFFFFFFFCFFFFFFFFF83F801FFFFEBFFBFFFFFFF",
      INIT_28 => X"FFF821FFFF87FFFFFFFFFFFFFFFC47FFFF07FFFFFFFFFFFFFFFF8FFFFE03FFFF",
      INIT_29 => X"FD07FFE007FFFFF07FFE25FFFD07FFF80FFFFFA87FF821FFFD07FFFC1FFFFFFF",
      INIT_2A => X"DEFFFFC57FC0E0FFFFC1FF81DFFFFFF5DFD1C1FFFD07FFE195FFFE506FF33DFF",
      INIT_2B => X"250D85FFFE005C0980FFFFB21759BFFFFF017E0108FFFF781FF0A3FFFF02FF01",
      INIT_2C => X"FFF0110667FFFFF0E443D7FFFFC0000037FFFFF262C7D7FFFF802800FBFFFFC6",
      INIT_2D => X"FFFFFFFFF07FFFFFFFE0A00F0FFFFFFF182FFFFFFFC0000F5BFFFFFF8423FFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFF87FFFFFFFFC807F",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFF6FDFA000D7DFDFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFF6FFFFFFF",
      INIT_33 => X"5BC67A9DA257FFFFFFCEFF0258065899327DFFFFFF83FF069E7854D33F5DEFFF",
      INIT_34 => X"98EC3FFFFE3B7FB34BA6709DAC6DDFFFFF98FEF35AA6F899E675FBFFFF81FE72",
      INIT_35 => X"FE017FFFDBFFFF7FFFEFFDFFFE287F4FE48670E3FFE97DFFFE2AFF0366E670C1",
      INIT_36 => X"FFFFFFFFFFFFC4FFFF117811FFFFFFFFFFFD71FFFD007FFFFFFFFFFFFFEBF9FF",
      INIT_37 => X"7FFFFBFFFFE0FDFFFFF8FFC8FFFE1FFFFF807DFFFFFAFFFEFFF9C6FFFF8A7801",
      INIT_38 => X"FFC07DFD089D60E8FFF909FFFFC07DFD98B860887FFFF1FFFFCF7DFD99F8FD88",
      INIT_39 => X"892C3A6333FFFBA7FFE07CFD190E23403BFFFB9FFFC07EFD0B1833687FF91FFF",
      INIT_3A => X"97F83AEFFF00FE7FEFF11DE397FF92CFFF80FEE12F8118E117FBFEDFFFDFFE8D",
      INIT_3B => X"E61F7FFFFFFFFFFE43FFFB7FE0617FFFFFFFFFFED7FFFA77FA40FFFFFFFFDFFF",
      INIT_3C => X"9EFF9FF3FFFF0EFFF307FFFFFFFF3FFFFFFFC71FE002FFFFFFFFFFFF03F9FF6F",
      INIT_3D => X"FFFFFFFFFFFFFFFE4EBF1EFBFFFFFFFFFC3FFFFE1E7F1F77FFFF43FFE90FFFFF",
      INIT_3E => X"FFFBFFFDCF0F0E01FFFFFFFFFFFFFFFDCF580E01FFFFFFFFFFFFFFFCCE5F1E7B",
      INIT_3F => X"D8CFAF39FFFF1FFFFFC1FFFC8C0FAF39FFFFFFFFFF83FFFDCE0F0E31FFFFFFFF",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => \douta[1]\(0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_0,
      ENBWREN => '0',
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000F80000000000000000000000F80000000000000000000000FC0000",
      INITP_01 => X"01F8001FF80000600000000001F8000FF00000000000000001F8000300000000",
      INITP_02 => X"660000EA0000000000FC003F740000AA0000000001F8001FFC0000AE00000000",
      INITP_03 => X"0000000000FF03FFF60000000000000000FE01FEFE00000C0000000000FC007F",
      INITP_04 => X"001FFFFB9800000000000000003FFFFFCC00000C00000000007FCFFE04000000",
      INITP_05 => X"00000000000000000007FFE00000000000000000001FFFF0F000000000000000",
      INITP_06 => X"0000000000000000000000000000000000007E0000000000000000000003FF80",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"020000000003F800003C0000000000000003E00000000088C110000000000000",
      INITP_0C => X"000BBC0001FF800002000000000FFC0000EF0000020000000007FC00007E0000",
      INITP_0D => X"01FF800000000000000FFC0001EE800002000000000FFC0001EE800002000000",
      INITP_0E => X"0000000000023C0000E68000000000000007BC0001FF8000000000000007BC00",
      INITP_0F => X"0001FC00007F8000000000000001FC00007F8000000000000003FC0000FD8000",
      INIT_00 => X"3838383838383800676767776767213938383838383838383838383838384342",
      INIT_01 => X"3838383838383838383838383821DBBABAECECECDB2138383838383838383838",
      INIT_02 => X"4338424238383838383843423838383835433844383838453638383843423838",
      INIT_03 => X"3838383838383821252525256721213838383838383838383838383838383642",
      INIT_04 => X"38383838383838383838383839D9ECECECBAECECECEB21383838383838383838",
      INIT_05 => X"4242434238383838383844423838383838383838383838383838393837453838",
      INIT_06 => X"3838383838383821466725352521383838383838383838383838383838381142",
      INIT_07 => X"38383838383838383838383821ECECECECECBAECECEC22383838383838383838",
      INIT_08 => X"4242422111383838383838383838383838383838383838383811216421112111",
      INIT_09 => X"3838383838380087676767672521383838383838383838383838383822212567",
      INIT_0A => X"00573838383838383838383810FCECECECECBAECECEB00393838383838383838",
      INIT_0B => X"2828676711223838383838383838383838383838383838383964CBECCAECECEC",
      INIT_0C => X"3838383838380087676767676721383838383838383838383838382105676767",
      INIT_0D => X"EC5468383838383838383821CABABAECECECBAECECCAEC213838383838383838",
      INIT_0E => X"28676728082167383838383838383838383838383838383821EEEECBA9ECECEC",
      INIT_0F => X"3838383838380077676767662521383838383838383838383838212556676728",
      INIT_10 => X"ECDB21393838383838383821ECECCABAECBABADBBADBDB213838383838383838",
      INIT_11 => X"EEEE67EEEEEE213838383838383838383838383838383821EE21EEDBDEEEEEEC",
      INIT_12 => X"38383838383800366725252525213838383838383838383838116225676767EE",
      INIT_13 => X"DBBAEC213838383838387721ECECFCBACB21EBECECECEB213838383838383838",
      INIT_14 => X"21DE67FF21EE213838383838383838383838383838383821EE21FFDBEE21EEEC",
      INIT_15 => X"38383838383869423535676767250038383838383838383821E52556676756EE",
      INIT_16 => X"ECDBCA3223383838383922EBECECECEC5410CAECECEC98213838383838383838",
      INIT_17 => X"21EE67F721DE460138383838383838383838383838383821EEFF5BECEE218CEC",
      INIT_18 => X"38383838383838212566676767672148383838383838362100672567676756EE",
      INIT_19 => X"ECECECCA213838383839C9BAECECECEC2100BAECECDB10383838383838383838",
      INIT_1A => X"DEEE67677756250138383838383838383838383838383821ECDBBACA08EEB8EC",
      INIT_1B => X"38383838383838212567676725255621483838383828212566676725676767F6",
      INIT_1C => X"ECECECBAEC2121291110FCDBCAECECCA21FCDBBABADB21383838383838383838",
      INIT_1D => X"67676767E525250138383838383838383838383838383822DBECEBEBECECBAEC",
      INIT_1E => X"3838383838383800266767562567676710213938211156256767672546676777",
      INIT_1F => X"ECECCBECECDBEC3287ECECECCBBAEC2121ECECECECDA22383838383838383838",
      INIT_20 => X"21212121212511253838383838383838383838383838383821CAEBECA72121EC",
      INIT_21 => X"3838383838383838216767255667676725255231466767256767676625676731",
      INIT_22 => X"ECDBBAECECDBDBECCABAECECECCBDB213921CADB212238383838383838383838",
      INIT_23 => X"E2F36121365611383838383838383838383838383838383849109821F3F3FCEC",
      INIT_24 => X"3838383838383838280056256667672556671525676767256767676725256767",
      INIT_25 => X"DBBACBECECBAECECECBAECECECECB83938381111113838383838383838383838",
      INIT_26 => X"671111677721383838383838383838383838383838383838384521CBECECECFC",
      INIT_27 => X"38383838383838383821D4466767672567672546676767352567676756113567",
      INIT_28 => X"CBECECECEBBAECECECEBBAECECFA223838383838383838383838383838383838",
      INIT_29 => X"155757472148383838383838383838383838383838383838383838222121CABA",
      INIT_2A => X"3838383838383838383821256767672567672567676767672556676721344321",
      INIT_2B => X"ECECECCBBAECECECECECBAEC2121383838383838383838383838383838383838",
      INIT_2C => X"0000000038383838383838383838383838383838383838383838383838387821",
      INIT_2D => X"383838383838383838383800E567672546673525676767676725157638383838",
      INIT_2E => X"21AABABAECECECECECDBBA212138383838383838383838383838383838383838",
      INIT_2F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_30 => X"3838383838383838383838382121672536676725676767676721223838383838",
      INIT_31 => X"38212121CBECECECEC2121213838383838383838383838383838383838383838",
      INIT_32 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_33 => X"3838383838383838383838383838211193676725255667212121383838383838",
      INIT_34 => X"3838383912222212222738383838383838383838383838383838383838383838",
      INIT_35 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_36 => X"3838383838383838383838383838383812121212121212283838383838383838",
      INIT_37 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_38 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_39 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3D => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3E => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_40 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_41 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_42 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_43 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_44 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_45 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_46 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_47 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_48 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_49 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4D => X"2121003838383838383838383838383838383838383838383838383838383838",
      INIT_4E => X"3838383838383838383838383838383838383838383838383838383838383821",
      INIT_4F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_50 => X"ECDBDC0038383838383838383838383838383838383838383838383838383838",
      INIT_51 => X"3838383838383838383838383838383838383838383838383838383838382132",
      INIT_52 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_53 => X"EBDCDC0038383838383838383838383838383838383838383838383838383838",
      INIT_54 => X"38383838383838383838383838383838383838383838383838383838383821DB",
      INIT_55 => X"2121103838383821212100383838383838383838383838383838383838383838",
      INIT_56 => X"2121003838383821212128212121212121212121212121213838212121213821",
      INIT_57 => X"3838383838383838383838383838383838383838383838380021212121283821",
      INIT_58 => X"EBEB212143332121ECEA00383838232121212155383838383838383838383838",
      INIT_59 => X"4D2C00383838213CDBEC211CEBEBECEBEB32EBEBECDBEBEB212100DBEC002121",
      INIT_5A => X"3838383838383838383800000000383838383838383838211CECEBEB0C213864",
      INIT_5B => X"DAEB2121ECEC21EBEB213338382126D7D7D7D761213838383838383838383838",
      INIT_5C => X"EBDC0038380011EBEBDBEBEBDBDBEBEBEB32EBDBDBEBEBEB21ECEBEBEBEBCA21",
      INIT_5D => X"3838383838383838282198D8D8D811263838383838381221EBEBEBEBEBEC2153",
      INIT_5E => X"43EBEC00EBEC21ECEC21163857C3D7D7D7D7D7D7773438383838383838383838",
      INIT_5F => X"EBDB003838002DEB212186EBEB2121DBEB3221212100EBEC21EBEB2121CAEB21",
      INIT_60 => X"383838383838383811D8D8D8D8D8D83138383838383821DBDB212121EBEB2153",
      INIT_61 => X"21DBDC00EBDB43EBEB12383963EEFFD7C7FFEED7D75629383838383838383838",
      INIT_62 => X"EBDC005838001CEB212810DBEB2121DBDB3238384900DBEC21EBDB2121ECEB21",
      INIT_63 => X"3838383838383821C8D8B732B8D8B95A21383838383821DBCA212721DBEB2153",
      INIT_64 => X"21ECDBEBECBADBEB22123822DEFFDED7EEFFFFD7D7D721383838383838383838",
      INIT_65 => X"EBDB210021001DDB332810EBEB2121EBDB3238384800EBEC21EBDB2121ECEC21",
      INIT_66 => X"38383838383821A8D8D8DEEEDED8EEDECD213838383821CABAB92121EBDB2154",
      INIT_67 => X"21EBEBDB21EBEBDB21383822DE218CD7EE00EFE7D7D711383838383838383838",
      INIT_68 => X"DBDB31EBDB212CDB542710EBEC2121EBEB3238384800DBEC21BAECECECEBDB21",
      INIT_69 => X"38383838383821D8D8D8DE00EED8CE00EE21383838382121DBEBEBEBDBDB2153",
      INIT_6A => X"3821DBCB2111DBDB21383822EEBD39D7EEFFEED7D7E700393838383838383838",
      INIT_6B => X"DBCB31EBEB211CEB333800DBEC2121EBDB3238384800EBEB2121ECEBECEC2138",
      INIT_6C => X"38383838383821D8D8D8DE00DED88B00392138383838382100DBEBEBDB212143",
      INIT_6D => X"382121213921212138383822D7E7D7D7D7D7D7D7D7D700383838383838383838",
      INIT_6E => X"2121002121002121213821212138282121213838382121210039212121213938",
      INIT_6F => X"38383838383821D8D8D877DBA7D8D8B8D7213838383838384921212121393821",
      INIT_70 => X"38383838383838383838380010D6D7D7D721B7D7D7B400383838383838383838",
      INIT_71 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_72 => X"38383838383811E8D8D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_73 => X"38383838383838383838383821D70693D3B1D7D7D6B400383838383838383838",
      INIT_74 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_75 => X"3838383838383821D8D8D821A3C7D821D8213838383838383838383838383838",
      INIT_76 => X"3838383838383838383838384911D7111121D6B4B4C500383838383838383838",
      INIT_77 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_78 => X"3838383838383821A6D8D8D882D331D8D8213838383838383838383838383838",
      INIT_79 => X"383838383838383838383838380036E7E7B4B4B4D6D772383838383838383838",
      INIT_7A => X"3838383838383838383838383838373838383838383838383838383838384236",
      INIT_7B => X"383838383838383821D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_7C => X"383838383838383838383838383821B4B4B4D6D7D7D721383838383838383838",
      INIT_7D => X"3838383838383838383838383842424238383838383838383838424238384242",
      INIT_7E => X"383838383838383811B5B5D7D8D8D8D7B5213838383838383838383838383838",
      INIT_7F => X"383838383838383838383838383821D7D7D7D7D7D7B421383838383838383838",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_7_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_7_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    p_3_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"003F8000000000000001F800003F8000000000000001F800003F800000000000",
      INITP_01 => X"000000000003F8F0003F8000000000000003F800003F8000000000000001F800",
      INITP_02 => X"0003FFF000FF0000000000000003F1F0007F8000000000000003F0F0003F8000",
      INITP_03 => X"0FFE0000000000000003FFE00FFF0000000000000003FFF007FF000000000000",
      INITP_04 => X"0000000000007F000FFC00F8000000000001FF800FFE00CC000000000001FFC0",
      INITP_05 => X"00000000000000C00000000000000000000000C0000000000000000007F000C0",
      INITP_06 => X"000000000000000000000000000000C00000000000000000000000C000000000",
      INITP_07 => X"0000000080000000007C00000000000080000000003C00000000000080000000",
      INITP_08 => X"C000000000F80000000000008000000000F80000000000008000000000FC0000",
      INITP_09 => X"01F8001FF8000061C000000001F8000FF000003FC000000001F800030000003F",
      INITP_0A => X"660000EA0000000000FC003F740000AA0000000001F8001FFC0000AE00000000",
      INITP_0B => X"0000000000FF03FFF60000000000000000FE01FEFE00000C0000000000FC007F",
      INITP_0C => X"001FFFFB9800000000000000003FFFFFCC00000C00000000007FCFFE04000000",
      INITP_0D => X"00000000000000000007FFE00000000000000000001FFFF0F000000000000000",
      INITP_0E => X"0000000000000000000000000000000000007E0000000000000000000003FF80",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3837433838364244383838383842424243383838444438383836424238444242",
      INIT_01 => X"38383838383838384900D8C6B5B5B5B5D7213838383838383838383838363638",
      INIT_02 => X"453838383838383838383838383821D7D7D7D7D7D50049383838383838383838",
      INIT_03 => X"3842423838364242374238383842423542363842424242423844424238444242",
      INIT_04 => X"38383838383838383800D8D8D8D8D8D8D8213838383838383838383838363638",
      INIT_05 => X"423838383838383838383838382800B4D6E6D6B4B40049383838383838383838",
      INIT_06 => X"3742423838434242434236383843423842453842424442424438434238444242",
      INIT_07 => X"38383838383838382800D8D8D8D8D8D8D8213838383838383838383838364237",
      INIT_08 => X"423738383838383838383838382800D7B4B4B4D7D72138383838383838383838",
      INIT_09 => X"4242423838424342424242383837424242423842423645424238434238424245",
      INIT_0A => X"38383838383838383800D8D8D8D8D8D8D8213838383838383838383838364242",
      INIT_0B => X"4236383838383838383838383821D7D7D7D7D7D7D71138391110101138383838",
      INIT_0C => X"3842423738424338424242383838444242423838424338364238354236424238",
      INIT_0D => X"38383838383838383800B5D7D7D8D8D8C5213838383838383838383838364238",
      INIT_0E => X"4242383838383838383838383821D7D7D7D7D7D715113821B4B4D76800383838",
      INIT_0F => X"3842374237423638424244423838434235423738364243424238384242423638",
      INIT_10 => X"38383838383838384500D8B5B4B5B5B5C7213838383838383838424238364238",
      INIT_11 => X"3642383838383838383838383831D7D7D7D7D7C521384700D6C5B4D721383838",
      INIT_12 => X"4442384238443838454238423842424337423738384342423538384242423838",
      INIT_13 => X"383838383838383811D8D8D8D8D8D8D8D8213838383838383837444242424238",
      INIT_14 => X"3742423838383838383838383831C5D7D7D6B4B4711211D6D7D7B4B421383838",
      INIT_15 => X"4243383638383838383838363842443838424238383837363838383642443838",
      INIT_16 => X"3838383811235621C7D7D8D8D8D8D8D821383838383838383838383845433738",
      INIT_17 => X"3842423838383838383838383831B4B4B4B4B4D7D7B4C4B4C5D7D7B421383838",
      INIT_18 => X"3838383838383838383838383838383838434238383838383838383838383838",
      INIT_19 => X"3838380011D8B4D8D7B5D7D8D8D8D8D821383838383838383838383838383838",
      INIT_1A => X"3836423838383838383838383842D7D7D7D7D7D7D7B4D7D6B4D7D78459383838",
      INIT_1B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_1C => X"38383800C8C6C6D8D8B5B5D7D8D8D8B521383838383838383838383838383838",
      INIT_1D => X"3838383838383838383838383821D7D7D7D7D7D7D7B4D7D7B4D7D72138383838",
      INIT_1E => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_1F => X"38383800D8B5D7D8D8D8C6B5B5B4B42121383838383838383838383838383838",
      INIT_20 => X"383838383838383838383838380000D7D7D7D7D7B4B5D7D7B4C5210038383838",
      INIT_21 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_22 => X"38383800D8C6C6D8D8D8D8D8D8D8C71038383838383838387D5C69796C7D3838",
      INIT_23 => X"383838383838383838383838383821D7D7D7D6B4B4D7D7D7B4008A3838383838",
      INIT_24 => X"3838383838383838383838383838383837423738383838383838383838383838",
      INIT_25 => X"38383821D8D8B5D8D8D8D8D8D8B921283838383838383838EEEEEEEE6C793838",
      INIT_26 => X"3838383838383838383838383838382100B4B4B4D7D7C4A45189383838383838",
      INIT_27 => X"3838383838383838383838383838383836424238383838383838383842363838",
      INIT_28 => X"3838385621C8C6B5D8D8D8D8722138383838383838383838EE6D383838383838",
      INIT_29 => X"3838383838383838383838383838383800111010000021213938383838383838",
      INIT_2A => X"4242423638383842424338383838383844424238383838363738383842453838",
      INIT_2B => X"383838382921000000001121283838383838383838383838EE7D383838383838",
      INIT_2C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_2D => X"4237443638383842434244383838383842424238383838354338383842423838",
      INIT_2E => X"383838383838382838383838383838383838383838383838EE6D383838383642",
      INIT_2F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_30 => X"3838423838383842434542383838383842424238383838384238383836423838",
      INIT_31 => X"383838383838383838383838383838383838383838383838EE7D383838384242",
      INIT_32 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_33 => X"3838423838383842423542373742424242424236383838384242424235423838",
      INIT_34 => X"3838383838383838383838383838383838383838383838389D3C383838364237",
      INIT_35 => X"4938383838383838383838383838383838383838383838383838383838383838",
      INIT_36 => X"3837423838383838424242423838383842424242383838384243374442423838",
      INIT_37 => X"3838383838383838382821212111383838383838383838383838383838364238",
      INIT_38 => X"EE38383838383838383838383838383838383838383838383838383838383838",
      INIT_39 => X"3836423838383844424242423838383843424342383838384236383838423838",
      INIT_3A => X"3838383838383838390167676756213838383838383838383838383838364237",
      INIT_3B => X"EE38383838383838383838383838383811111138383838383838383838383838",
      INIT_3C => X"38374236383642424236424238383838364238423838383842363838384237DA",
      INIT_3D => X"3838383838383838213567676767003938383838383838383838383838384243",
      INIT_3E => X"EE383838383838383838383838282121FCECFC21213838383838383838383838",
      INIT_3F => X"38384243383743373838424238383838364238423838383642383838384237DA",
      INIT_40 => X"3838383838383800676767776767213938383838383838383838383838384342",
      INIT_41 => X"EE38383838383838383838383821DBBABAECECECDB2138383838383838383838",
      INIT_42 => X"43384242383838383838434238383838354338443838384536383838434238DA",
      INIT_43 => X"3838383838383821252525256721213838383838383838383838383838383642",
      INIT_44 => X"EE383838383838383838383839D9ECECECBAECECECEB21383838383838383838",
      INIT_45 => X"42424342383838383838444238383838383838383838383838383979474538CA",
      INIT_46 => X"3838383838383821466725352521383838383838383838383838383838381142",
      INIT_47 => X"EE8D3838383838383838383821ECECECECECBAECECEC22383838383838383838",
      INIT_48 => X"4242422111383838383838383838383838383838383838383811DDEEEEEEEEAC",
      INIT_49 => X"3838383838380087676767672521383838383838383838383838383822212567",
      INIT_4A => X"EECD3838383838383838383810FCECECECECBAECECEB00393838383838383838",
      INIT_4B => X"28286767112238383838383838383838383838383838383839648D9DADEEEEEE",
      INIT_4C => X"3838383838380087676767676721383838383838383838383838382105676767",
      INIT_4D => X"EE4A68383838383838383821CABABAECECECBAECECCAEC213838383838383838",
      INIT_4E => X"28676728082167383838383838383838383838383838383821EEEECBA9ECEC2C",
      INIT_4F => X"3838383838380077676767662521383838383838383838383838212556676728",
      INIT_50 => X"ECDB21393838383838383821ECECCABAECBABADBBADBDB213838383838383838",
      INIT_51 => X"EEEE67EEEEEE213838383838383838383838383838383821EE21EEDBDEEEEEEC",
      INIT_52 => X"38383838383800366725252525213838383838383838383838116225676767EE",
      INIT_53 => X"DBBAEC213838383838387721ECECFCBACB21EBECECECEB213838383838383838",
      INIT_54 => X"21DE67FF21EE213838383838383838383838383838383821EE21FFDBEE21EEEC",
      INIT_55 => X"38383838383869423535676767250038383838383838383821E52556676756EE",
      INIT_56 => X"ECDBCA3223383838383922EBECECECEC5410CAECECEC98213838383838383838",
      INIT_57 => X"21EE67F721DE460138383838383838383838383838383821EEFF5BECEE218CEC",
      INIT_58 => X"38383838383838212566676767672148383838383838362100672567676756EE",
      INIT_59 => X"ECECECCA213838383839C9BAECECECEC2100BAECECDB10383838383838383838",
      INIT_5A => X"DEEE67677756250138383838383838383838383838383821ECDBBACA08EEB8EC",
      INIT_5B => X"38383838383838212567676725255621483838383828212566676725676767F6",
      INIT_5C => X"ECECECBAEC2121291110FCDBCAECECCA21FCDBBABADB21383838383838383838",
      INIT_5D => X"67676767E525250138383838383838383838383838383822DBECEBEBECECBAEC",
      INIT_5E => X"3838383838383800266767562567676710213938211156256767672546676777",
      INIT_5F => X"ECECCBECECDBEC3287ECECECCBBAEC2121ECECECECDA22383838383838383838",
      INIT_60 => X"21212121212511253838383838383838383838383838383821CAEBECA72121EC",
      INIT_61 => X"3838383838383838216767255667676725255231466767256767676625676731",
      INIT_62 => X"ECDBBAECECDBDBECCABAECECECCBDB213921CADB212238383838383838383838",
      INIT_63 => X"E2F36121365611383838383838383838383838383838383849109821F3F3FCEC",
      INIT_64 => X"3838383838383838280056256667672556671525676767256767676725256767",
      INIT_65 => X"DBBACBECECBAECECECBAECECECECB83938381111113838383838383838383838",
      INIT_66 => X"671111677721383838383838383838383838383838383838384521CBECECECFC",
      INIT_67 => X"38383838383838383821D4466767672567672546676767352567676756113567",
      INIT_68 => X"CBECECECEBBAECECECEBBAECECFA223838383838383838383838383838383838",
      INIT_69 => X"155757472148383838383838383838383838383838383838383838222121CABA",
      INIT_6A => X"3838383838383838383821256767672567672567676767672556676721344321",
      INIT_6B => X"ECECECCBBAECECECECECBAEC2121383838383838383838383838383838383838",
      INIT_6C => X"0000000038383838383838383838383838383838383838383838383838387821",
      INIT_6D => X"383838383838383838383800E567672546673525676767676725157638383838",
      INIT_6E => X"21AABABAECECECECECDBBA212138383838383838383838383838383838383838",
      INIT_6F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_70 => X"3838383838383838383838382121672536676725676767676721223838383838",
      INIT_71 => X"38212121CBECECECEC2121213838383838383838383838383838383838383838",
      INIT_72 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_73 => X"3838383838383838383838383838211193676725255667212121383838383838",
      INIT_74 => X"3838383912222212222738383838383838383838383838383838383838383838",
      INIT_75 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_76 => X"3838383838383838383838383838383812121212121212283838383838383838",
      INIT_77 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_78 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_79 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7D => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7E => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_3_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_3_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"00000010005FFF08000000000000000080000000000000000000000080000000",
      INIT_03 => X"803981624DAFF800001D02FD81F9A766CD83E000000000F1C187AB08C0C00000",
      INIT_04 => X"67091C0000FF804CA0198362534BBC0000ED012C9119036609CF9C00007E018D",
      INIT_05 => X"01C7800000000000000FFC0001EC80301919831C000F3C0001EE80FC9959833E",
      INIT_06 => X"000000000002200000EE8000000000000007B80003FF8000000000000007B800",
      INIT_07 => X"0001F800001F000000080DC000003C00007F80000000000000038E0000758000",
      INIT_08 => X"003F803EFFFFFFFB0000E200003F80084CFFFFF90001FA00003080000C39FFE0",
      INIT_09 => X"FFFFFFFFC003F420001F80FFFFFFFFFFC003FC00003F80FFFFFFFFFF80011800",
      INIT_0A => X"E004186000FF00FFFFFFFFFFE001CDC0007F80FFFFFFFFFFE007E29000A081FF",
      INIT_0B => X"0BE0807FFFFFFFFFF003FB600F9E80FFFFFFFFFFF003FB6805BF00FFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFE000C000DF8007FFFFFFFFFFC01E7200FFE00FFFFFFFFFFF001F300",
      INIT_0D => X"FE0000000000003FFFFFFFFFFC0000000000007FFFFFFFFFFC00000006F0003F",
      INIT_0E => X"00040000FF1FF67DE000000000000001FE1FFEF9E00000000000003BFFFFFFFB",
      INIT_0F => X"000000000000E000004000001000403C00000000000000007A03C07C20000000",
      INIT_10 => X"0007DC0000B80000000000000007BC0000F00000000000000000700000000000",
      INIT_11 => X"0008001008000067A001DA0000000000040000574007DC000008000A28000010",
      INIT_12 => X"470000D2803F1F0001C40021540000A0202E3E000178003196000101900C8200",
      INIT_13 => X"DAF27E00008821180700014DE8A64000008C011103000083E02F1C0000800021",
      INIT_14 => X"003131820000004F1BBE38000011310CCC00000F9D382C000010F90905000039",
      INIT_15 => X"000000000F8000000001B06000000002E7D0000000312080D00000127BDA0000",
      INIT_16 => X"000000000000FE00000000000FC0000000001800000000000780000000019020",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"00000010005FFF08000000000000000080000000000000000000000080000000",
      INIT_1B => X"803981624DAFF800001D02FD81F9A766CD83E000000000F1C187AB08C0C00000",
      INIT_1C => X"67091C0000FF804CA0198362534BBC0000ED012C9119036609CF9C00007E018D",
      INIT_1D => X"01C7800000000000000FFC0001EC80301919831C000F3C0001EE80FC9959833E",
      INIT_1E => X"000000000802200000EE8000000000000047B80003FF8000000000000007B800",
      INIT_1F => X"0001F800001F001801F7180400003C00007F80000000000040038E0000758000",
      INIT_20 => X"003F803F7FFFFFFF0000E200003F803C1FFFFEFF0001FA000030803C01FFFCFE",
      INIT_21 => X"FFFFFFFFC003F420001F80FFFFFFFFFFC003FC00003F80FFFFFFFFFF80011800",
      INIT_22 => X"FC04186000FF00FFFFFFFFFFF801CDC0007F80FFFFFFFFFFE087E29000A080FF",
      INIT_23 => X"0BE0847FFFFFFFFFFE03FB600F9E807FFFFFFFFFFC03FB6805BF00FFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFF000C000DF8003FFFFFFFFFFF01E7200FFE023FFFFFFFFFFF01F300",
      INIT_25 => X"F800000000000807FFFFFFFFFC00000000000807FFFFFFFFFF00000006F0000F",
      INIT_26 => X"00040805FD9AFC607000000000000803FFFFFCF2F000000000000807FFFFFFF7",
      INIT_27 => X"000000000000E000004007F0000000002000000000000801E000000030000000",
      INIT_28 => X"0007DC0000B80000000000000007BC0000F00000000000000000700000000000",
      INIT_29 => X"0008001008000067A001DA0000000000040000574007DC000008000A28000010",
      INIT_2A => X"470000D2803F1F0001C40021540000A0202E3E000178003196000101900C8200",
      INIT_2B => X"DAF27E00008821180700014DE8A64000008C011103000083E02F1C0000800021",
      INIT_2C => X"003131820000004F1BBE38000011310CCC00000F9D382C000010F90905000039",
      INIT_2D => X"000000000F8000000001B06000000002E7D0000000312080D00000127BDA0000",
      INIT_2E => X"000000000000FE00000000000FC0000000001800000000000780000000019020",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"00000010005FFF08000000000000000080000000000000000000000080000000",
      INIT_33 => X"803981624DAFF800001D02FD81F9A766CD83E000000000F1C187AB08C0C00000",
      INIT_34 => X"67091C0000FF804CA0198362534BBC0000ED012C9119036609CF9C00007E018D",
      INIT_35 => X"01C7800000000000000FFC0001EC80301919831C000F3C0001EE80FC9959833E",
      INIT_36 => X"000000000002200000EE801C000000000007B80003FF8000000000000007B800",
      INIT_37 => X"0001F800001F00000007003300003C00007F80000002000300038E0000758000",
      INIT_38 => X"003F8003E3E6DF378000E200003F800063C69F778001FA000030800046078037",
      INIT_39 => X"FCD1679CC403F420001F800275E1C8968803FC00003F8003E7E7DFB7C4011800",
      INIT_3A => X"6404186000FF000E8006620CE401CDC0007F805ED0D6E39C4007E29000A080B2",
      INIT_3B => X"0BE08000000000003003FB600F9E8000000000002403FB6805BF000000006000",
      INIT_3C => X"0080600C00000C000DF800000000E0000001E7200FFE0000000000010001F300",
      INIT_3D => X"0000000000000001E1C0E08C0000000000000000E1C0E08C0000000006F00000",
      INIT_3E => X"0004000360F0F0BC000000000000000321FFF0F400000000000000032160E084",
      INIT_3F => X"353050860000E0000040000273F05086000000000000000321F0508400000000",
      INIT_40 => X"0007DC0000B80001F030000C0007BC0000F00001B030110C0000700000000001",
      INIT_41 => X"0008001008000067A001DA0000000000040000574007DC000008000AE8000010",
      INIT_42 => X"470000D2803F1F0001C40021540000A0202E3E000178003196000101900C8200",
      INIT_43 => X"DAF27E00008821180700014DE8A64000008C011103000083E02F1C0000800021",
      INIT_44 => X"003131820000004F1BBE38000011310CCC00000F9D382C000010F90905000039",
      INIT_45 => X"000000000F8000000001B06000000002E7D0000000312080D00000127BDA0000",
      INIT_46 => X"000000000000FE00000000000FC0000000001800000000000780000000019020",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"00000010005FFF08000000000000000080000000000000000000000080000000",
      INIT_4B => X"803981624DAFF800001D02FD81F9A766CD83E000000000F1C187AB08C0C00000",
      INIT_4C => X"67091C0000FF804CA0198362534BBC0000ED012C9119036609CF9C00007E018D",
      INIT_4D => X"01C7800000000000000FFC0001EC80301919831C000F3C0001EE80FC9959833E",
      INIT_4E => X"000000000002200000EE8000000000000007B80003FF8000000000000007B800",
      INIT_4F => X"0001F800001F00000007003300003C00007F80000002000300038E0000758000",
      INIT_50 => X"003F8003E3E6DF378000E200003F800063C69F778001FA000030800046078037",
      INIT_51 => X"FCD1679CC003F420001F800275E1C8968003FC00003F8003E7E7DFB7C0011800",
      INIT_52 => X"6004186000FF000E8006620CE001CDC0007F805ED0D6E39C4007E29000A08032",
      INIT_53 => X"0BE08000000000000003FB600F9E8000000000002003FB6805BF000000006000",
      INIT_54 => X"0080600C00000C000DF800040000E0000001E7200FFE00B4000000000001F300",
      INIT_55 => X"0000000000000041E1C0E08C0000000000000040E1C0E08C0000000006F00040",
      INIT_56 => X"0004000360F0F0BC000000000000008321FFF0F400000000000000432160E084",
      INIT_57 => X"353050860000E0000040000273F05086000000000000000321F0508400000000",
      INIT_58 => X"4007DC0000B80001F030001C0007BC0000F00001B030110C0000700000000001",
      INIT_59 => X"00080010080000662001DA0000000000040000400007DC000008000AE8000000",
      INIT_5A => X"470000D2803F1F0001C40021540000A0202E3E000178003196000101900C8200",
      INIT_5B => X"DAF27E00008821180700014DE8A64000008C011103000083E02F1C0000800021",
      INIT_5C => X"003131820000004F1BBE38000011310CCC00000F9D382C000010F90905000039",
      INIT_5D => X"000000000F8000000001B06000000002E7D0000000312080D00000127BDA0000",
      INIT_5E => X"000000000000FE00000000000FC0000000001800000000000780000000019020",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => addra(14),
      I1 => ena,
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFF003C03FC0C000000F00C03FC03FFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_06 => X"000007C5543FFFFFFFFFF00FFFFC404C53F1010000000000000003F402FFFFFF",
      INIT_07 => X"03C400000000000000000B85555FFFFFFFFFC402FFF0000003C0000000000000",
      INIT_08 => X"FFFC00053FF0080002C430000FC0000000000F2D7D5FFFFFFFFF0000FFF00000",
      INIT_09 => X"00003D8DCD53FFFFFFF10A8A8FF00000000430000FC0000000000DBDBD53FFFF",
      INIT_0A => X"000430000FC00003C0003DA5F953FFFFFFF008888FF00000000420000FC00000",
      INIT_0B => X"FFF006400FFFC03C0000303C0FC0300FC0C0FD555553FFFFFFF008884FFC0000",
      INIT_0C => X"FFFFFF140553FFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC154553FFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFC40553FFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFF00000FFFFFFFFFFFFFFFFFFFAFFFFFFFFFC55553FFFFFFFC00000FFFFFFF",
      INIT_0F => X"FFFFFFF15553FFFFFFFF00000FFFFFFFFFFFFE7F9B6A07FFFFFFFFF15553FFFF",
      INIT_10 => X"E5074000000000B5FFFFFFF1554FFFFFFFFFC0000FFFFFFFFF5FE41D000001FF",
      INIT_11 => X"FFFFC0000FFFD0030000000000000030FFFFFFF1554FFFFFFFFFC0000FFFFF9F",
      INIT_12 => X"2FFFFFC5554F00FFFFFFC0000FFF000000000000000000007FFFFFF1554FFFFF",
      INIT_13 => X"00000000000000000FFFFFC5554C563FFFFFC0000FFE00000000000000000000",
      INIT_14 => X"FFFF00000FFD0000000000000000000007FFFFC55538553FFFFF40000FFC0000",
      INIT_15 => X"01FFFFC55555553FFF1800003FFD0000000000000000000003FFFFC55501553F",
      INIT_16 => X"000000000000000000FFFFC5555555FFFC0000003FFE00000000000000000000",
      INIT_17 => X"FC0000003FFF40000000000000000000007FFFC5555554FFFC0000003FFF0000",
      INIT_18 => X"002FFFF155554FFFFC000000FFFF40000000000000000000007FFFC1555550FF",
      INIT_19 => X"0000000000000000000BFFFC15553FFFFC000013FFFFC0000000000000000000",
      INIT_1A => X"FFC000FFFFFFE0000000000000000000000BFFFF0000FFFFFE00000FFFFFD000",
      INIT_1B => X"0007FFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000BFFFFFFFFFFFF",
      INIT_1C => X"0001D4000001003C015FFFFFFFFFFFFFFFFFFFFFFFFFF0100002000000000030",
      INIT_1D => X"FFFFF00FFFFFFFFD0000FD000057C02E03FFFFFFFFFFFFFFFFFFFFFFFFFFFDB4",
      INIT_1E => X"FFFFFFFF03FFFFFFFFFFCFF3FFFFFFFF8052FFF00FFFE00FEBFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFF2FF3FFFFFFFFFAFFFFFEAFFFF82F",
      INIT_20 => X"FFFCAAC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFCFFF3FFFFFFFF",
      INIT_21 => X"FFFFFF000003FFFFFFFCBA8FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFC00003FFFF",
      INIT_22 => X"AF0FFFFFFFFFC0002FFFFF000003FFFFFFF3FF8FFFFFFF0BF03FFFFFFFFFC000",
      INIT_23 => X"FFF3FF8FFFFFF2FEBE4BFFFFFFFF28000BFFFC000000FFFFFFF3FFCFFFFFFCBF",
      INIT_24 => X"00FFF8000000FFFFFFF2EA8FFFFFC2FEBEE3FFFFFFFCCCFC03FFFC000000FFFF",
      INIT_25 => X"2D28FFFFFFFCB8C8007FF0000000FFFFFFFCAFE3FFFF2BFE2F23FFFFFFFC8CCC",
      INIT_26 => X"FFFCBFACFFF2FEFDFFF8FFFFFFFC0070003FF0000003FFFFFFFCBFF3FFF83BFE",
      INIT_27 => X"000000000003FFFFFFFCBFBF0F0EFEBFFFA8FFFFFFFC0000000300000003FFFF",
      INIT_28 => X"00A3FFFFFFFFC00000000000C00FFFFFFFFF3EFFA0BEFFBC0021FFFFFFFF0000",
      INIT_29 => X"FFFFC6FEFAFEBFCBC3CFFFFFFFFFD00000000003F03FFFFFFFFFCEFEFAFEFFAF",
      INIT_2A => X"0000000FFFFFFFFFFFFFF2FEFBFFBF14AE3FFFFFFFFFFC0000000013FFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFCBEBAFFEAFF00FFFFFFFFFFFFF8",
      INIT_2C => X"FFFFFFF07EBC0FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFF0EBEFFC3FF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFF003C03FC0C000000F00C03FC03FFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_36 => X"000007C5543FFFFFFFFFF00FFFFC404C53F1010000000000000003F402FFFFFF",
      INIT_37 => X"03C400000000000000000B85555FFFFFFFFFC402FFF0000003C0000000000000",
      INIT_38 => X"FFFC00053FF0080002C430000FC0000000000F2D7D5FFFFFFFFF0000FFF00000",
      INIT_39 => X"00003D8DCD53FFFFFFF10A8A8FF00000000430000FC0000000000DBDBD53FFFF",
      INIT_3A => X"000430000FC00003C0003DA5F953FFFFFFF008888FF00000000420000FC00000",
      INIT_3B => X"FFF006400FFFC03C0000303C0FC0300FC0C0FD555553FFFFFFF008884FFC0000",
      INIT_3C => X"FFFC0F140553FFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC154553FFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFF000FC40553FFFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFF00000FFFFFFFFFFFFFFFFFFFFFFFC0030FC55553FFFFFFFC00000FFFFFFF",
      INIT_3F => X"FFFF0FF15553FFFFFFFF00000FFFFEBFFFF80282F43FFF4FFFFF0FF15553FFFF",
      INIT_40 => X"F400000000010001FFFF0FF1554FFFFFFFFFC0000FFFF42FFEF4000000078003",
      INIT_41 => X"FFFFC0000FFFD0055000000000000000FFFF0FF1554FFFFFFFFFC0000FFFF00F",
      INIT_42 => X"0FFF0FC5554F00FFFFFFC0000FFF800000000000000000003FFF0FF1554FFFFF",
      INIT_43 => X"000000000000000007FF0FC5554C563FFFFFC0000FFF00000000000000000000",
      INIT_44 => X"FFFF00000FFF0000000000000000000002FF0FC55538553FFFFF40000FFF0000",
      INIT_45 => X"002FFFC55555553FFF1800003FFF0000000000000000000000BFFFC55501553F",
      INIT_46 => X"0000000000000000000FFFC5555555FFFC0000003FFF00000000000000000000",
      INIT_47 => X"FC0000003FEBD00000000000000000000003FFC5555554FFFC0000003FFF8000",
      INIT_48 => X"0000BFF155554FFFFC000000FFD3F00000000000000000000000FFC1555550FF",
      INIT_49 => X"00000000000000000000FFFC15553FFFFC000013FFCBF8000000000000000000",
      INIT_4A => X"FFC000FFFF8FFF4000000000000000000000FFFF0000FFFFFE00000FFFCFFE00",
      INIT_4B => X"01BFFFFFFFFFFFFFFFFFFFFFFF8FFFC00000000000000000000BFFFFFFFFFFFF",
      INIT_4C => X"00000000000540E100FFFFFFFFFFFFFFFFFFFFFFFF8FFFE00000000000000080",
      INIT_4D => X"FFFFF00FFF8FFFEC0004B413000FD3FF40BFFFFFFFFFFFFFFFFFFFFFFF8FFFF0",
      INIT_4E => X"F6FFFFFF03FFFFFFFFFFCFF3FF80000201FFFFFFFF6FFFFFD0BFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFF2FF3FFEAAA1FFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFCAAC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFCFFF3FFFFFFFF",
      INIT_51 => X"FFFFFF000003FFFFFFFCBA8FFFFFFFF00FFFFFFFFFFFFFFFFFFFFFC00003FFFF",
      INIT_52 => X"AF0FFFFFFFFFC0002FFFFF000003FFFFFFF3FF8FFFFFFF0BF03FFFFFFFFFC000",
      INIT_53 => X"FFF3FF8FFFFFF2FEBE4BFFFFFFFF28000BFFFC000000FFFFFFF3FFCFFFFFFCBF",
      INIT_54 => X"00FFF8000000FFFFFFF2EA8FFFFFC2FEBEE3FFFFFFFCCCFC03FFFC000000FFFF",
      INIT_55 => X"2D28FFFFFFFCB8C8007FF0000000FFFFFFFCAFE3FFFF2BFE2F23FFFFFFFC8CCC",
      INIT_56 => X"FFFCBFACFFF2FEFDFFF8FFFFFFFC0070003FF0000003FFFFFFFCBFF3FFF83BFE",
      INIT_57 => X"000000000003FFFFFFFCBFBF0F0EFEBFFFA8FFFFFFFC0000000300000003FFFF",
      INIT_58 => X"00A3FFFFFFFFC00000000000C00FFFFFFFFF3EFFA0BEFFBC0021FFFFFFFF0000",
      INIT_59 => X"FFFFC6FEFAFEBFCBC3CFFFFFFFFFD00000000003F03FFFFFFFFFCEFEFAFEFFAF",
      INIT_5A => X"0000000FFFFFFFFFFFFFF2FEFBFFBF14AE3FFFFFFFFFFC0000000013FFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFCBEBAFFEAFF00FFFFFFFFFFFFF8",
      INIT_5C => X"FFFFFFF07EBC0FFFFFFFFFFFFFFFFFFFC00000FFFFFFFFFFFFFFFF0EBEFFC3FF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFF002FFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFF003C03FC0C000000F00C03FC03FFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_66 => X"000007C5543FFFFFFFFFF00FFFFC404C53F1010000000000000003F402FFFFFF",
      INIT_67 => X"03C400000000000000000B85555FFFFFFFFFC402FFF0000003C0000000000000",
      INIT_68 => X"FFFC00053FF0080002C430000FC0000000000F2D7D5FFFFFFFFF0000FFF00000",
      INIT_69 => X"00003D8DCD53FFFFFFF10A8A8FF00000000430000FC0000000000DBDBD53FFFF",
      INIT_6A => X"000430000FC00003C0003DA5F953FFFFFFF008888FF00000000420000FC00000",
      INIT_6B => X"FFF006400FFFC03C0000303C0FC0300FC0C0FD555553FFFFFFF008884FFC0000",
      INIT_6C => X"FFFFFF140553FFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC154553FFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFC40553FFFFFFFC00000FF001AFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFF00000FF3FFFFFFFFFFFBFFFFFFF2FFFFFFC55553FFFFFFFC00000FD00002",
      INIT_6F => X"FFFFFFF15553FFFFFFFF00000FF3FFFFFFFFFFC0FFFFF0F0FFFFFFF15553FFFF",
      INIT_70 => X"C3E08FC22C00D0D07FFFFFF1554FFFFFFFFFC0000FF3FFEBE7E1FFC03F5FE0D0",
      INIT_71 => X"FFFFC0000FF2FFE283D00BC31C1070D03FFFFFF1554FFFFFFFFFC0000FF3FFEB",
      INIT_72 => X"2F8FFFC5554F00FFFFFFC0000FF0FFE003C003E00C2430C12FCFFFF1554FFFFF",
      INIT_73 => X"888B04F48B803C0B0F0FFFC5554C563FFFFFC0000FF8FFE3C2C603F40F1E3883",
      INIT_74 => X"FFFF00000FFC64034CDF4CC18BD07C0F8F1FFFC55538553FFFFF40000FFCB0E3",
      INIT_75 => X"C31FFFC55555553FFF1800003FFC3F4B1EFFFEC7C3FAFE1F831FFFC55501553F",
      INIT_76 => X"FFFFFFFFFFFFFFFEE30FFFC5555555FFFC0000003FFFFFFFFFFFFFFFC3FFFFFF",
      INIT_77 => X"FC0000003FFFFFFFFFFFFFFFFFFFFFFC0A0FFFC5555554FFFC0000003FFFFFFF",
      INIT_78 => X"FFFFFFF155554FFFFC000000FFFFFFFFFFFFFFFFFFFFFFFE000FFFC1555550FF",
      INIT_79 => X"FFFFBFFF83FFFF2FFFFFFFFC15553FFFFC000013FFFFFFFFFFFFFFFF8BFFFFFF",
      INIT_7A => X"FFC000FFFFFFFFFF02FC0FFF43FEBF1FFFFFFFFF0000FFFFFE00000FFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF826FC07FF03FE3F0FFFFFFFFFFFFFFFFF",
      INIT_7C => X"F3FC128002FF008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F3FC53FF03FF3F8F",
      INIT_7D => X"FFFFF00FFFFFFFE2E3FF00FF00FF190FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2",
      INIT_7E => X"FFFFFFFF03FFFFFFFFFFCFF3FFFFFFE2E3FD00FF44FF2FCFFFFFFFFFFFFFFFFF",
      INIT_7F => X"F0E6F0FF8CFE3FCBFFFFFFF0003FFFFFFFFF2FF3FFFFFFF1E2E020FF8CFF2FCB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \douta[4]\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFF4C8804484FFFFFFFFFFFFFFFFF033777783FFFFFFFFFFFFFFD4",
      INIT_01 => X"FFFFFFF82226384FFFFFFFFFFFFFFFA40FC8FFFFFF04FFFFA9FDFFF16FFF043F",
      INIT_02 => X"4044FFFFFF94FFFFFFFFFFFFFF3FA1BFFFFFFFFFFFFF34444804484FFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFF44444484444FFFFFFFFFFFFFFFF8236A28FFFFFFFFFFFFFFFF80",
      INIT_04 => X"FFFFFF0F3773A4FFFFFFFFFFFFFF04A34448CFFFFFFBFFFFFFFFFFFFF0484884",
      INIT_05 => X"AA7348FFFFFFFFFFFFFFFFFF7C04C0000EFFFFFFFFFFC44444844CC3FFFFFFFF",
      INIT_06 => X"442FFFFFFFF4C88444844C08FFFFFFFFFFFFFF0B377734FFFFFFFFFFFFF86333",
      INIT_07 => X"FFFFFF0B377F64FFFFFFFFFFFF4AF73AA33A982FFFFFFFFFFFFFFFFF4EE0C440",
      INIT_08 => X"AB3AFACFFFFFFFFFFFFFFFFCF8B4FFB40487FFFFFFF844C848848488FFFFFFFF",
      INIT_09 => X"C844FFFFFF68444808C044C8FFFFFFFFFFFFFF02726628FFFFFFFFFFF406373A",
      INIT_0A => X"FFFFFF70EE77360FFFFFFFFF462F77FA8A3F4A4FFFFFFFFFFFFFFFF4E8F4B8F4",
      INIT_0B => X"8E394A64FFFFFFFFFFFFFFF4EF20B8640C8C9FFFF348444488C4440CFFFFFFFF",
      INIT_0C => X"440C8FFFF308444088804C8FFFFFFFFFFFFFFFF86F37734BFFFFFF64076373BA",
      INIT_0D => X"FFFFFFF8677362B87FFFFF82F7323331BF333B64FFFFFFFFFFFFFFF844889B04",
      INIT_0E => X"37732A68FFFFFFFFFFFFFFF444CC444044484403CC44C0488448844FFFFFFFFF",
      INIT_0F => X"44004808044408444444400FFFFFFFFFFFFFFFF0E73B2737C47F48B67736277B",
      INIT_10 => X"FFFFFFFF8332B773664C2736373F633888888641FFFFFFFFFFFFFFFF8CC4C844",
      INIT_11 => X"C0442A4FFFFFFFFFFFFFFFFF380C00844C844C8488444044344848FFFFFFFFFF",
      INIT_12 => X"4844480448044043FF8C0FFFFFFFFFFFFFFFFFFFFCF2F336F726777237336637",
      INIT_13 => X"FFFFFFFFF49273723766777A6337B4E7348774FFFFFFFFFFFFFFFFFFF1404444",
      INIT_14 => X"E2324BFFFFFFFFFFFFFFFFFFFFFC48040044C8444C844DCFFFFFFFFFFFFFFFFF",
      INIT_15 => X"40404040408408FFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3332336337732F3781D8",
      INIT_16 => X"FFFFFFFFFFF8A77223E6337772AAFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFF64",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8084044448848FFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"F08804440440FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF487223327773340FFFFF",
      INIT_19 => X"FFFFFFFFFFFFFF44937A6B3848FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300404EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000BFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"840FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400C00FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"888FFFF8840FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFF08884FB4880FFFF888FC888888888888FF0488F8",
      INIT_2C => X"5D0FFF4DC089CC0CC0CC4CCC88080048CC8440800C0FFF18888EFFFFFFFFFFFF",
      INIT_2D => X"CC88008CC4DFF855555C8FFFFFFFFFFFFFFFFFFFFB0000FFFFFFFFF850CC98F0",
      INIT_2E => X"FFFFFFFFB494444EFFFFFF04CCCCC08CC00FF00CCCCCCCCCC0CCCCCC80CCCC48",
      INIT_2F => X"CC0FF01C08CCC88CC48480C08CC888C88C00C04004EFA495555551FFFFFFFFFF",
      INIT_30 => X"8C00C84CC4F34AB997B5597FFFFFFFFFFFFFFFFF40000008FFFFFF48C884CC8C",
      INIT_31 => X"FFFFFFF800C080518FFFFF8488A8CC8CC006F0DC438CC48CC0FF70C08C4880C8",
      INIT_32 => X"C8C08018038CC88CC4FFB0C08CC8800880CC048C04FD67B1E7B1554FFFFFFFFF",
      INIT_33 => X"8CC88CCC8FFD2831F031550FFFFFFFFFFFFFFF4D00AA60A6A8FFFF8C4088CC80",
      INIT_34 => X"FFFFFF440060A020A8FFFF48CCCCCC8CC4CCC4DC0ACC088CC4FFB0C040044CC4",
      INIT_35 => X"44CCC8DC078C088CC4FFF0CC484C048FF8C084404FFD26D5F7A15503FFFFFFFF",
      INIT_36 => X"F8883488FFFD55555555550FFFFFFFFFFFFFFF4000A0A0A058FFFFF408CC884C",
      INIT_37 => X"FFFFFF40009ED000C8FFFFFF344843F8480840884F488FF848FFF8880348883F",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CD5554D5550FFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFF45980855550FFFFFFFFFFFFFFF880000000004FFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFF40408CC0804FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30504495510BFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFF059595591CBFFFFFFFFFFFFFFF44000844008FFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFF8000000004FFFFFFFFFFFFFFFFFFFFFFFFFFF3A3FFFFFFFFFFBBFFCE",
      INIT_3E => X"FFFFFFBFFFFFF844FFFFFFFFFF88F344FFFFFFFFFFFFFF4555D5518FFFFFFFFF",
      INIT_3F => X"BFFFFFFFFFFFFF811155154FFFFFFFFFFFFFFFFF8088000808FFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFF7C000000C4FFFFFFFFFFFA6FF2DFFE41FFFFF4444FFF157FF244FD44",
      INIT_41 => X"F44FF244A4FFF44A4AF44444FD44F9441FFFFFFFFFFFFF095555D07FFFFFFFFF",
      INIT_42 => X"CFFFFFFFFFFFF7059D55D0BFFFFFFFFFFFFFFFFFF800000004FFFFFFFFFFFA2F",
      INIT_43 => X"FFFFFFFFFC00000004FFFFFFFFFFFA4A6443F94404EFF04F49F44D445F44F944",
      INIT_44 => X"4443F408444FF64444FC4E9C4F44F8414EFFFFFFFFFFF305515154FFFFFFFFFF",
      INIT_45 => X"42FFFFFFFFFFF4955555DCF78CC0FFFFFFFFFFFFFC00000008FFFFFFFFFFFA48",
      INIT_46 => X"FFFFFFFFFC04C00088FFFFFFFFFFFA4F344AF452444BFF5444FB49F64FE42447",
      INIT_47 => X"2424E42F4454FFD4E4AFA4044FF4446F44FFFFFFFFFFF85555555CF495120FFF",
      INIT_48 => X"247FFFFFFFFFFC5555554FA0D5554FFFFFFFFFFF5C00C00004FFFFFFF344FA4F",
      INIT_49 => X"FFFFFFFF8000000044FFFFFFFA18448FD8F8F1BF5474744D242FF9449FF4447F",
      INIT_4A => X"CDF2FFFFFFFA38DFB48FFF6AFFF649FFE44FFFFFFFFFF8955D59C08555558FFF",
      INIT_4B => X"F44FFFFFFFFFFC5555D115D155158FFFFFFF05E8880000008FFFFFFFFFFF90AF",
      INIT_4C => X"FFFC00C0C0C000008FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04FFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8FFFFFFFFFF05555555559555DFFFF",
      INIT_4E => X"FFFFFFFFFFFFF495555515515554FFFFFFF80C40000C0008CFFFFFFFFFFFFFFF",
      INIT_4F => X"FFF8048000400CC48FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF005555591551540FFFF",
      INIT_51 => X"FFFFFFFFFFFFFF8955555155503FFFFFFFF80C40000000C8FFFFFFFF0DAAD0FF",
      INIT_52 => X"FFF440000000418FFFFFFFFF8888DEFFFFFFFFFFFFFFFFFF64AFFFFFFFFFFFFF",
      INIT_53 => X"F77FFFF72FFFFFFF644FFFFFFFFF4EFFFFFFFFFFFFFFFFF8055511D5CBFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFF008CCC443FFFFFFFFFF28440000088FFFFFFFFFF80FFFFFF",
      INIT_55 => X"FFFF388CC884FFFFFFFFFFFF80FFFFFB4446FFF440FFFFFF944FFFFE6FFF49FF",
      INIT_56 => X"8A92FFF4041FFFFF444FFFFE0FFFC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFA4",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFF80FFFF84FF83FFF4994BFFFF444FFFF74FFF64FF",
      INIT_59 => X"FF43FFFC494AA444444EFFF74448E47FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF85FFFE4E",
      INIT_5B => X"FFFFFFFFFF888CFFFFFFFFFFFFFFFA42FE43FFFF4444FFFF4448FFF74D29843F",
      INIT_5C => X"FE43FFFD4444FFFF94D4FFFB46FF343F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"8FFFFFFFFFFFFFFF004FFFFFFFFFFFFFFFFFFFFF30377F8FFFFFFFFFFFFFFA4E",
      INIT_5E => X"FFFFFFFF8A733703FFFFFFFFFFFFFF49F24EF6444E44FFFFA4F4FFFF46FFB46E",
      INIT_5F => X"FF40F256FF44FFFF64F4FFFE4BFFF42E8FFFFFFFFFFFFF4440484FFFFFFFFFFF",
      INIT_60 => X"8FFFFFFFFFFFF4C8804484FFFFFFFFFFFFFFFFF033777783FFFFFFFFFFFFFFD4",
      INIT_61 => X"FFFFFFF82226384FFFFFFFFFFFFFFFA40FC8FFFFFF04FFFFA9FDFFF16FFF043E",
      INIT_62 => X"4044FFFFFF94FFFFFFFFFFFFFF3AE1BE8FFFFFFFFFFF34444804484FFFFFFFFF",
      INIT_63 => X"84FFFFFFFFFF44444484444FFFFFFFFFFFFFFFF8236A28FFFFFFFFFFFFFFFF80",
      INIT_64 => X"FFFFFF0F3773A4FFFFFFFFFFFFFF04A34448CFFFFFFBFFFFFFFFFFFFF0C88888",
      INIT_65 => X"AA7348FFFFFFFFFFFFFFFFFF7C8CC8888CFFFFFFFFFFC44444844CC3FFFFFFFF",
      INIT_66 => X"882FFFFFFFF4C88444844C08FFFFFFFFFFFFFF0B377734FFFFFFFFFFFFF86333",
      INIT_67 => X"FFFFFF0B377F64FFFFFFFFFFFF4AF73AA33A982FFFFFFFFFFFFFFFFF4EE0C44C",
      INIT_68 => X"AB3AFACFFFFFFFFFFFFFFFFCF8B4FFB40487FFFFFFF844C848848488FFFFFFFF",
      INIT_69 => X"C844FFFFFF68444808C044C8FFFFFFFFFFFFFF02726628FFFFFFFFFFF406373A",
      INIT_6A => X"FFFFFF70EE77360FFFFFFFFF462F77FA8A3F4A4FFFFFFFFFFFFFFFF4E8F4B8F4",
      INIT_6B => X"8E394A64FFFFFFFFFFFFFFF4EF20B8640C8C9FFFF348444488C4440CFFFFFFFF",
      INIT_6C => X"440C8FFFF308444088804C8FFFFFFFFFFFFFFFF86F37734BFFFFFF64076373BA",
      INIT_6D => X"FFFFFFF8677362B87FFFFF82F7323331BF333B64FFFFFFFFFFFFFFF844889B04",
      INIT_6E => X"37732A68FFFFFFFFFFFFFFF444CC444044484403CC44C0488448844FFFFFFFFF",
      INIT_6F => X"44004808044408444444400FFFFFFFFFFFFFFFF0E73B2737C47F48B67736277B",
      INIT_70 => X"FFFFFFFF8332B773664C2736373F633888888641FFFFFFFFFFFFFFFF8CC4C844",
      INIT_71 => X"C0442A4FFFFFFFFFFFFFFFFF380C00844C844C8488444044344848FFFFFFFFFF",
      INIT_72 => X"4844480448044043FF8C0FFFFFFFFFFFFFFFFFFFFCF2F336F726777237336637",
      INIT_73 => X"FFFFFFFFF49273723766777A6337B4E7348774FFFFFFFFFFFFFFFFFFF1404444",
      INIT_74 => X"E2324BFFFFFFFFFFFFFFFFFFFFFC48040044C8444C844DCFFFFFFFFFFFFFFFFF",
      INIT_75 => X"40404040408408FFFFFFFFFFFFFFFFFFFFFFFFFFFFCE3332336337732F3781D8",
      INIT_76 => X"FFFFFFFFFFF8A77223E6337772AAFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFF64",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8084044448848FFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"F08804440440FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF487223327773340FFFFF",
      INIT_79 => X"FFFFFFFFFFFFFF44937A6B3848FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300404EFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4000000BFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 2) => addra(12 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 4),
      DOADO(3 downto 0) => \douta[6]\(3 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF430FFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFF2A79A3FEAFAAAAAAF1AEABFE93FFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_06 => X"FA0BDFE557BFFFFFFFFFE00FFFFE4FAC73F7CAF3CF7FA206F94833F2ABFFFFFF",
      INIT_07 => X"F3C32FEBD98CBEAEB0C41F99554FFFFFFFFF9957FFF1FFCBC3C3FFFFCFFF8FF6",
      INIT_08 => X"FFFE0C84BFF9AAFBC1CF4BDBCF4CB68EB0E7DC6A9967FFFFFFFF4002FFF6E9FB",
      INIT_09 => X"BEBFBF20C053FFFFFFF70A49AFFB4AF8EC820BEBDF8CBE828F1B1F58D857FFFF",
      INIT_0A => X"5FEF1B2BDFCF671BEC947F1DD850FFFFFFF50480AFF6FFFBDFDF2F2BDF8C417D",
      INIT_0B => X"FFF40BC0EFFF164E624A76BE6FEA06A3EA1AFF555553FFFFFFF408886FFD2FA7",
      INIT_0C => X"FFFFFF5A2553FFFFFFFA00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF55D53FFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFF045942FFFFFFFD12F21FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFF80001FFFFFFFFFFFFFFFFFFFAFFFFFFFFFC6658EFFFFFFFD40942FFFFFFF",
      INIT_0F => X"FFFFFFF80517FFFFFFFF8A022FFFFFFFFFFFFCFFA3E25BFFFFFFFFF55D4BFFFF",
      INIT_10 => X"F05A155555555532FFFFFFF255C7FFFFFFFF7000DFFFFFFFFFFFED7F565555FF",
      INIT_11 => X"FFFFF0001FFFC5575555555555555575FFFFFFD1B5CBFFFFFFFFE0001FFFFF03",
      INIT_12 => X"4FFFFFD955FDBCFFFFFFF0002FFD55555554557D55555555FFFFFFC1445FFFFF",
      INIT_13 => X"F155D15A555754955BFFFFE5557D903FFFFFF1C0AFFF55555555755455555555",
      INIT_14 => X"FFFF80005FFC555775555D515CED555557FFFFF55578D57FFFFF70C01FFD5553",
      INIT_15 => X"54FFFFF55C1C51BFFF1EA000BFFE55556555555915D5D5D557FFFFE976C955BF",
      INIT_16 => X"5555555555555D5555FFFFC5555657FFFF0CCC00BFFC55555555555155555555",
      INIT_17 => X"FE18043DBFFF95555555555D5555565555BFFFD9551455FFFE340302FFFE5555",
      INIT_18 => X"554FFFFA554543FFFE34000EFFFF15555556554595D55DD555FFFFC1558514FF",
      INIT_19 => X"55555555555555355553FFFE150DEFFFFD40004BFFFFD555D55D555555055655",
      INIT_1A => X"FF2BE9FFFFFFC55555555555555555555553FFFF0BF53FFFFC9400AFFFFFC555",
      INIT_1B => X"5553FFFFFFFFFFFFFFFFFFFFFFFFF55555555555555555555557FFFFFFFFFFFF",
      INIT_1C => X"5557E9555555557556AFFFFFFFFFFFFFFFFFFFFFFFFFF5455554955555555575",
      INIT_1D => X"FFFFFABFFFFFFFFC5555FF5555D7954F57FFFFFFFFFFFFFFFFFFFFBFFFFFFE31",
      INIT_1E => X"FFFFFFFF07FFFFFFFFFF017BFFFFFFFF9597FFC55FFFC55FDFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFF5467FFFFFFFFFA410FFFFFFFFD8FFFFF87FFFF17F",
      INIT_20 => X"FFFE0127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE859FFFFFFFFC0558FFFFFFFF",
      INIT_21 => X"FFFFFF555957FFFFFFFE062FFFFFFFFA9FFFFFFFFFFFF3FFFFFFFF156167FFFF",
      INIT_22 => X"A46FFFFFFFFF71C03FFFFFD5597CFFFFFFF3149FFFFFFF180EFFFFFFFFFFC669",
      INIT_23 => X"FFF2175FFFFFF6D282A3FFFFFFFF7CD453FFFDE95972FFFFFFF2151FFFFFFE40",
      INIT_24 => X"E5FFF6562C5EFFFFFFF0452FFFFFD112A2EFFFFFFFFFE9F919FFFE5E699AFFFF",
      INIT_25 => X"B265FFFFFFFDF0A53BBFC655AD53FFFFFFF4F513FFFF535EA367FFFFFFFDEDAD",
      INIT_26 => X"FFFE544A7FF8D000B025FFFFFFFE5AA153BFC254A87BFFFFFFFE7146FFF5144A",
      INIT_27 => X"506215255543FFFFFFFCD211D76951161426FFFFFFFD5F545650F5C69697FFFF",
      INIT_28 => X"C527FFFFFFFF23097979A545166FFFFFFFFF809457111342AA94FFFFFFFFBDE5",
      INIT_29 => X"FFFFD8441556419D195FFFFFFFFFC45565616144FB3FFFFFFFFFFCC1D1541051",
      INIT_2A => X"4444492FFFFFFFFFFFFFFF000414318EC06FFFFFFFFFFF6105E5797FFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFF891569BFFFFFFFFFFFFFFE940D054AFF00FFFFFFFFFFFFF5",
      INIT_2C => X"FFFFFFF586626FFFFFFFFFFFFFFFFFFFCA1514FFFFFFFFFFFFFFFF64005413FF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFFC047FFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF430FFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFF2A79A3FEAFAAAAAAF1AEABFE93FFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_36 => X"FA0BDFE557BFFFFFFFFFE00FFFFE4FAC73F7CAF3CF7FA206F94833F2ABFFFFFF",
      INIT_37 => X"F3C32FEBD98CBEAEB0C41F99554FFFFFFFFF9957FFF1FFCBC3C3FFFFCFFF8FF6",
      INIT_38 => X"FFFE0C84BFF9AAFBC1CF4BDBCF4CB68EB0E7DC6A9967FFFFFFFF4002FFF6E9FB",
      INIT_39 => X"BEBFBF20C053FFFFFFF70A49AFFB4AF8EC820BEBDF8CBE828F1B1F58D857FFFF",
      INIT_3A => X"5FEF1B2BDFCF671BEC947F1DD850FFFFFFF50480AFF6FFFBDFDF2F2BDF8C417D",
      INIT_3B => X"FFF40BC0EFFF164E624A76BE6FEA06A3EA1AFF555553FFFFFFF408886FFD2FA7",
      INIT_3C => X"FFF37F5A2553FFFFFFFA00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF55D53FFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFEAAF045942FFFFFFFD12F21FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFF80001FFFFFFFFFFEEBEBFABFFFFFCAA9AFC6658EFFFFFFFD40942FFFFFFF",
      INIT_3F => X"FFFFAFF80517FFFFFFFF8A022FFFFEFFFFFD5AD7757FFFD7FFFFAFF55D4BFFFF",
      INIT_40 => X"FD55555555555555FFFFAFF255C7FFFFFFFF7000DFFFF94FFCC555555553D556",
      INIT_41 => X"FFFFF0001FFFF55C85745555555555553FFFAFD1B5CBFFFFFFFFE0001FFFE95F",
      INIT_42 => X"6FFFAFD955FDBCFFFFFFF0002FFF555555991555555555557FFFAFC1445FFFFF",
      INIT_43 => X"557455559195955D5BFFAFE5557D903FFFFFF1C0AFFE55005576555515595545",
      INIT_44 => X"FFFF80005FFF5451C55E65555555955555FF2FF55578D57FFFFF70C01FFF5565",
      INIT_45 => X"554FFFF55C1C51BFFF1EA000BFFF555F556555575515557455FFFFE976C955BF",
      INIT_46 => X"55445555A515565D5557FFC5555657FFFF0CCC00BFFF555F5555555565155524",
      INIT_47 => X"FE18043DBFEFD554555D5555151559955557FFD9551455FFFE340302FFFF955B",
      INIT_48 => X"5555FFFA554543FFFE34000EFFF3F55555955555551546555555FFC1558514FF",
      INIT_49 => X"5155555555C559555555FFFE150DEFFFFD40004BFFEFFD555755F55D15954644",
      INIT_4A => X"FF2BE9FFFFAFFF1555555555555556555556FFFF0BF53FFFFC9400AFFF2FFC55",
      INIT_4B => X"575FFFFFFFFFFFFFFFFFFFFFFFEFFFD55555555555555555555BFFFFFFFFFFFF",
      INIT_4C => X"55555555555496E756FFFFFFFFFFFFFFFFFFFFFFFFEFFFD55555555555555695",
      INIT_4D => X"FFFFFABFFFA3FF7D555A3E4BA55FFBFF157FFFFFFFFFFFFFFFFFFFBFFFEFFFF9",
      INIT_4E => X"F0FFFFFF07FFFFFFFFFF017BFFEAAAA495FFFFFFFD5FFFFFF5FFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFF5467FFFFFFFFFA410FFEFFC97FFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFE0127FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE859FFFFFFFFC0558FFFFFFFF",
      INIT_51 => X"FFFFFF555957FFFFFFFE062FFFFFFFFA9FFFFFFFFFFFF3FFFFFFFF156167FFFF",
      INIT_52 => X"A46FFFFFFFFF71C03FFFFFD5597CFFFFFFF3149FFFFFFF180EFFFFFFFFFFC669",
      INIT_53 => X"FFF2175FFFFFF6D282A3FFFFFFFF7CD453FFFDE95972FFFFFFF2151FFFFFFE40",
      INIT_54 => X"E5FFF6562C5EFFFFFFF0452FFFFFD112A2EFFFFFFFFFE9F919FFFE5E699AFFFF",
      INIT_55 => X"B265FFFFFFFDF0A53BBFC655AD53FFFFFFF4F513FFFF535EA367FFFFFFFDEDAD",
      INIT_56 => X"FFFE544A7FF8D000B025FFFFFFFE5AA153BFC254A87BFFFFFFFE7146FFF5144A",
      INIT_57 => X"506215255543FFFFFFFCD211D76951161426FFFFFFFD5F545650F5C69697FFFF",
      INIT_58 => X"C527FFFFFFFF23097979A545166FFFFFFFFF809457111342AA94FFFFFFFFBDE5",
      INIT_59 => X"FFFFD8441556419D195FFFFFFFFFC45565616144FB3FFFFFFFFFFCC1D1541051",
      INIT_5A => X"4444492FFFFFFFFFFFFFFF000414318EC06FFFFFFFFFFF6105E5797FFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFF891569BFFFFFFFFFFFFFFE940D054AFF00FFFFFFFFFFFFF5",
      INIT_5C => X"FFFFFFF586626FFFFFFFFFFFFFFFFFFFCA1514FFFFFFFFFFFFFFFF64005413FF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFF4002FFFFFFFFFFFFFFFFFFFFFC047FFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF430FFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFF2A79A3FEAFAAAAAAF1AEABFE93FFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_66 => X"FA0BDFE557BFFFFFFFFFE00FFFFE4FAC73F7CAF3CF7FA206F94833F2ABFFFFFF",
      INIT_67 => X"F3C32FEBD98CBEAEB0C41F99554FFFFFFFFF9957FFF1FFCBC3C3FFFFCFFF8FF6",
      INIT_68 => X"FFFE0C84BFF9AAFBC1CF4BDBCF4CB68EB0E7DC6A9967FFFFFFFF4002FFF6E9FB",
      INIT_69 => X"BEBFBF20C053FFFFFFF70A49AFFB4AF8EC820BEBDF8CBE828F1B1F58D857FFFF",
      INIT_6A => X"5FEF1B2BDFCF671BEC947F1DD850FFFFFFF50480AFF6FFFBDFDF2F2BDF8C417D",
      INIT_6B => X"FFF40BC0EFFF164E624A76BE6FEA06A3EA1AFF555553FFFFFFF408886FFD2FA7",
      INIT_6C => X"FFFFFF5A2553FFFFFFFA00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF55D53FFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFF045942FFFFFFFD12F21FDAA9F3FFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFF80001FFBFFFFFFFFFFC8FFFFFAFFFFFFFFC6658EFFFFFFFD40942FEAAAAA",
      INIT_6F => X"BFFFFFF80517FFFFFFFF8A022FFBFFFFFFFBFFE5FFFFFAC5FFFFFFF55D4BFFFF",
      INIT_70 => X"D7C59FD66D55F5E53FFFFFF255C7FFFFFFFF7000DFFBFFE7CFF4FFD57F17C5F5",
      INIT_71 => X"FFFFF0001FF9FFE654E51FC76D7575E5FFFFFFD1B5CBFFFFFFFFE0001FFBFFE3",
      INIT_72 => X"4FEFFFD955FDBCFFFFFFF0002FF1FFE654D257D55F7B75E47FCFFFC1445FFFFF",
      INIT_73 => X"11D355FDDB917D575FBFFFE5557D903FFFFFF1C0AFFEFFE716D456F55E6D7D15",
      INIT_74 => X"FFFF80005FFE225BEECB555713E5BD57178FFFF55578D57FFFFF70C01FFEC5E7",
      INIT_75 => X"D79FFFF55C1C51BFFF1EA000BFFDBF8BFCFFFE2F9BF6FD6FD79FFFE976C955BF",
      INIT_76 => X"FFFFFFFFFFFFFFFCEB8FFFC5555657FFFF0CCC00BFFFFFFFFFFFFFFFC7FFFFFF",
      INIT_77 => X"FE18043DBFFFFFFFFFFFFFFFFFFFFFFE80AFFFD9551455FFFE340302FFFFFFFF",
      INIT_78 => X"FFFFFFFA554543FFFE34000EFFFFFFFFFFFFFFFFFFFFFFFEAA9FFFC1558514FF",
      INIT_79 => X"D7FD3FFF57FFFF7FFFFFFFFE150DEFFFFD40004BFFFFFFFFFFFFFFFF5BFFFFFF",
      INIT_7A => X"FF2BE9FFFFFFFFFE55FD4FFF97FF7F6FFFFFFFFF0BF53FFFFC9400AFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A8FD13FF57FF3FDFFFFFFFFFFFFFFFFF",
      INIT_7C => X"F4FF669557FD56D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8FDA6FF57FD7F5F",
      INIT_7D => X"FFFFFABFFFFFFFE4F4FF55FF56FD7293FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFF7",
      INIT_7E => X"FFFFFFFF07FFFFFFFFFF017BFFFFFFE7F4FF55FF9DFE5F13FFFFFFFFFFFFFFFF",
      INIT_7F => X"F4C5F5FF5DFF6FD3FFFFFFF5467FFFFFFFFFA410FFFFFFF6C7D575FF9DFF5F97",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \douta[6]\(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"020000000003F800003C0000000000000003E00000000088C110000000000000",
      INITP_04 => X"000BBC0001FF800002000000000FFC0000EF0000020000000007FC00007E0000",
      INITP_05 => X"01FF800000000000000FFC0001EE800002000000000FFC0001EE800002000000",
      INITP_06 => X"0000000000023C0000E68000000000000007BC0001FF8000000000000007BC00",
      INITP_07 => X"0001FC00007F800000186AE00001FC00007F8000000000000003FC0000FD8000",
      INITP_08 => X"003F807EFFFFFFFB0001F800003F80043EFFFFF30001F800003F80000C3DFFF0",
      INITP_09 => X"FDB8C1F3C003F8F0003F81FFFC39FFE78003F800003F80FFFFFFFFFF8001F800",
      INITP_0A => X"F003FFF000FF01FF3C00FB73E003F1F0007F81FD5D3AFA7BE003F0F0003F81FF",
      INITP_0B => X"0FFE00FF7E9B7BCFF803FFE00FFF00FF7E1B7BE7F003FFF007FF01FF7E1A7BF3",
      INITP_0C => X"FFFFFFFFFC007F000FFC007FFFFFFFE1F801FF800FFE00FF7CFF7BEDF801FFC0",
      INITP_0D => X"FE0000000000003FFFFFFFFFFE0000000000003FFFFFFFFFFE00000007F0007F",
      INITP_0E => X"00000001FF1FFE78E00000000000001BFF7FFFF9FC0000000000003FFEFFFFFB",
      INITP_0F => X"0000000000000000007C00000001801800000000003C00007E03C03C40000000",
      INIT_00 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_01 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_02 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_03 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_04 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_05 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_06 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_07 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_08 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_09 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0D => X"2121003838383838383838383838383838383838383838383838383838383838",
      INIT_0E => X"3838383838383838383838383838383838383838383838383838383838383821",
      INIT_0F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_10 => X"ECDBDC0038383838383838383838383838383838383838383838383838383838",
      INIT_11 => X"3838383838383838383838383838383838383838383838383838383838382132",
      INIT_12 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_13 => X"EBDCDC0038383838383838383838383838383838383838383838383838383838",
      INIT_14 => X"38383838383838383838383838383838383838383838383838383838383821DB",
      INIT_15 => X"2121103838383821212100383838383838383838383838383838383838383838",
      INIT_16 => X"2121003838383821212128212121212121212121212121213838212121213821",
      INIT_17 => X"3838383838383838383838383838383838383838383838380021212121283821",
      INIT_18 => X"EBEB212143332121ECEA00383838232121212155383838383838383838383838",
      INIT_19 => X"4D2C00383838213CDBEC211CEBEBECEBEB32EBEBECDBEBEB212100DBEC002121",
      INIT_1A => X"3838383838383838383800000000383838383838383838211CECEBEB0C213864",
      INIT_1B => X"DAEB2121ECEC21EBEB213338382126D7D7D7D761213838383838383838383838",
      INIT_1C => X"EBDC0038380011EBEBDBEBEBDBDBEBEBEB32EBDBDBEBEBEB21ECEBEBEBEBCA21",
      INIT_1D => X"3838383838383838282198D8D8D811263838383838381221EBEBEBEBEBEC2153",
      INIT_1E => X"43EBEC00EBEC21ECEC21163857C3D7D7D7D7D7D7773438383838383838383838",
      INIT_1F => X"EBDB003838002DEB212186EBEB2121DBEB3221212100EBEC21EBEB2121CAEB21",
      INIT_20 => X"383838383838383811D8D8D8D8D8D83138383838383821DBDB212121EBEB2153",
      INIT_21 => X"21DBDC00EBDB43EBEB12383963EEFFD7C7FFEED7D75629383838383838383838",
      INIT_22 => X"EBDC005838001CEB212810DBEB2121DBDB3238384900DBEC21EBDB2121ECEB21",
      INIT_23 => X"3838383838383821C8D8B732B8D8B95A21383838383821DBCA212721DBEB2153",
      INIT_24 => X"21ECDBEBECBADBEB22123822DEFFDED7EEFFFFD7D7D721383838383838383838",
      INIT_25 => X"EBDB210021001DDB332810EBEB2121EBDB3238384800EBEC21EBDB2121ECEC21",
      INIT_26 => X"38383838383821A8D8D8DEEEDED8EEDECD213838383821CABAB92121EBDB2154",
      INIT_27 => X"21EBEBDB21EBEBDB21383822DE218CD7EE00EFE7D7D711383838383838383838",
      INIT_28 => X"DBDB31EBDB212CDB542710EBEC2121EBEB3238384800DBEC21BAECECECEBDB21",
      INIT_29 => X"38383838383821D8D8D8DE00EED8CE00EE21383838382121DBEBEBEBDBDB2153",
      INIT_2A => X"3821DBCB2111DBDB21383822EEBD39D7EEFFEED7D7E700393838383838383838",
      INIT_2B => X"DBCB31EBEB211CEB333800DBEC2121EBDB3238384800EBEB2121ECEBECEC2138",
      INIT_2C => X"38383838383821D8D8D8DE00DED88B00392138383838382100DBEBEBDB212143",
      INIT_2D => X"382121213921212138383822D7E7D7D7D7D7D7D7D7D700383838383838383838",
      INIT_2E => X"2121002121002121213821212138282121213838382121210039212121213938",
      INIT_2F => X"38383838383821D8D8D877DBA7D8D8B8D7213838383838384921212121393821",
      INIT_30 => X"38383838383838383838380010D6D7D7D721B7D7D7B400383838383838383838",
      INIT_31 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_32 => X"38383838383811E8D8D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_33 => X"38383838383838383838383821D70693D3B1D7D7D6B400383838383838383838",
      INIT_34 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_35 => X"3838383838383821D8D8D821A3C7D821D8213838383838383838383838383838",
      INIT_36 => X"3838383838383838383838384911D7111121D6B4B4C500383838383838383838",
      INIT_37 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_38 => X"3838383838383821A6D8D8D882D331D8D8213838383838383838383838383838",
      INIT_39 => X"383838383838383838383838380036E7E7B4B4B4D6D772383838383838383838",
      INIT_3A => X"383838383838383838383838383838383838383838383838F6F6383838383838",
      INIT_3B => X"383838383838383821D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_3C => X"383838383838383838383838383821B4B4B4D6D7D7D721383838383838383838",
      INIT_3D => X"38383838383838383838382635383838F694163835972697F3F3A43838383838",
      INIT_3E => X"383838383838383811B5B5D7D8D8D8D7B5213838383838383838383838383838",
      INIT_3F => X"383838383838383838383838383821D7D7D7D7D7D7B421383838383838383838",
      INIT_40 => X"383838387484383838F674F3F3D33874F3F3F3E3F3F3F3F3F3F3F3A438383838",
      INIT_41 => X"38383838383838384900D8C6B5B5B5B5D7213838383838383838383838383838",
      INIT_42 => X"383838383838383838383838383821D7D7D7D7D7D50049383838383838383838",
      INIT_43 => X"3887B4B4F3F3E34875F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B738B435",
      INIT_44 => X"38383838383838383800D8D8D8D8D8D8D8213838383838383838383888B46838",
      INIT_45 => X"383838383838383838383838382800B4D6E6D6B4B40049383838383838383838",
      INIT_46 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F348F3F3",
      INIT_47 => X"38383838383838382800D8D8D8D8D8D8D82138383838383838B4F3F3F3F3F338",
      INIT_48 => X"743838383838383838383838382800D7B4B4B4D7D72138383838383838383838",
      INIT_49 => X"F3F3F3F3F3F3E3B3D3F3F3F3F35212F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_4A => X"38383838383838383800D8D8D8D8D8D8D821383838383858F3F3F3F3F3F3F3F3",
      INIT_4B => X"F3C7383838383838383838383821D7D7D7D7D7D7D71138391110101138383838",
      INIT_4C => X"F3F3F3F3F3F3425242F2F3F3F34242B3F3F3F3F3F3F3F3F3F3F3F36242C3F3F3",
      INIT_4D => X"38383838383838383800B5D7D7D8D8D8C521383838383825F3F3F3F3F3F3F3F3",
      INIT_4E => X"F3F3483838383838383838383821D7D7D7D7D7D715113821B4B4D76800383838",
      INIT_4F => X"223273F3F3D362F30242A3F3F342C2B2F3F3424242424232F3F3F3939242F3F3",
      INIT_50 => X"38383838383838384500D8B5B4B5B5B5C7213838383838F3F3F3F3F3F3F36322",
      INIT_51 => X"F3F3653838383838383838383831D7D7D7D7D7C521384700D6C5B4D721383838",
      INIT_52 => X"421242C3F3F342F3724242F3F342C342D3F3525312A2525262F3F3F3D342F3F3",
      INIT_53 => X"383838383838383811D8D8D8D8D8D8D8D8213838383838C4F3F3F3F3F3F34242",
      INIT_54 => X"F3F3F33838383838383838383831C5D7D7D6B4B4711211D6D7D7B4B421383838",
      INIT_55 => X"42C2F3F3F3F34262524242424242A24293F3F3F33252F3F3F2F3F3F3F242F3F3",
      INIT_56 => X"3838383811235621C7D7D8D8D8D8D8D82138383838383894F3F3F3F3F3F3F3F3",
      INIT_57 => X"F3F3F3C438383838383838383831B4B4B4B4B4D7D7B4C4B4C5D7D7B421383838",
      INIT_58 => X"42E3F3F3F3F3F342424242F3E342C34252F3F3F3E342F3F3F3F3F3F35242F3F3",
      INIT_59 => X"3838380011D8B4D8D7B5D7D8D8D8D8D82138383838383816F3F3F3F3F3F3F3F3",
      INIT_5A => X"F3F3F3F338383838383838383842D7D7D7D7D7D7D7B4D7D6B4D7D78459383838",
      INIT_5B => X"42F3F3F3F3F3F342424242F3F342F3F342E3F3F3F342F3F3F3F3224252F3F3F3",
      INIT_5C => X"38383800C8C6C6D8D8B5B5D7D8D8D8B52138383838383848F3F3F3F3F3F3F3F3",
      INIT_5D => X"F3F3F3F394383838383838383821D7D7D7D7D7D7D7B4D7D7B4D7D72138383838",
      INIT_5E => X"42F3F3F3F3F3F342F36282F3F34212F352E3F3F3F342F3F3F3F342B2F3F3F3F3",
      INIT_5F => X"38383800D8B5D7D8D8D8C6B5B5B4B4212138383838383838E3F3F3F3F3F3F3F3",
      INIT_60 => X"F3F3F3F3E338383838383838380000D7D7D7D7D7B4B5D7D7B4C5210038383838",
      INIT_61 => X"42F3F3F3F3D342C2F3F3F3F3F373F3F3B2E3F3F34242F3F3F3F3324232F372F3",
      INIT_62 => X"38383800D8C6C6D8D8D8D8D8D8D8C710383838383838383865F3F3F3F3F3F3F3",
      INIT_63 => X"F3F3F3F3F3C7383838383838383821D7D7D7D6B4B4D7D7D7B4008A3838383838",
      INIT_64 => X"22F3F3F3F3D322F3F3F3F3F3F3F3F3F3F3F3F3F393A3F3F3F3F3F392424282F3",
      INIT_65 => X"38383821D8D8B5D8D8D8D8D8D8B92128383838383838383838F3F3F3F3F3F3F3",
      INIT_66 => X"F3F3F3F3F3F3C738383838383838382100B4B4B4D7D7C4A45189383838383838",
      INIT_67 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F37352F3F3",
      INIT_68 => X"3838385621C8C6B5D8D8D8D872213838383838383838383838C4F3F3F3F3F3F3",
      INIT_69 => X"F3F3F3F3F3F31638383838383838383800111010000021213938383838383838",
      INIT_6A => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_6B => X"3838383829210000000011212838383838383838383838383878F3F3F3F3F3F3",
      INIT_6C => X"F3F3F3F3F3F31638383838383838383838383838383838383838383838383838",
      INIT_6D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_6E => X"3838383838383828383838383838383838383838383838383838F3F3F3F3F3F3",
      INIT_6F => X"F3F3F3F3F3F36538383838383838383838383838383838383838383838383838",
      INIT_70 => X"F3F3F3F3F3F3F378E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F338F3F3",
      INIT_71 => X"3838383838383838383838383838383838383838383838383838F3F3F3C4F3F3",
      INIT_72 => X"F3F3F39494943838383838383838383838383838383838383838383838383838",
      INIT_73 => X"F3F3F3F3F3F3F3C3389494F3F3F3F3F3F3F3F3F3F3F3F3A4F3F3F3F3F33868F3",
      INIT_74 => X"383838383838383838383838383838383838383838383838383838941638C4F3",
      INIT_75 => X"F3F3F33838383838383838383838383838383838383838383838383838383838",
      INIT_76 => X"F3F3F3F3F3F3F3F338383835F3F3F3F3F3F3F3F3D355553858F3F3F3F3C73897",
      INIT_77 => X"38383838383838383828212121113838383838383838383838383838383838C4",
      INIT_78 => X"3806873838383838383838383838383838383838383838383838383838383838",
      INIT_79 => X"F6F3F3F345A4F3D6383838383868F3F3F3F33838383838383878F3F3F3F33838",
      INIT_7A => X"3838383838383838390167676756213838383838383838383838383838383838",
      INIT_7B => X"3838383838383838383838383838383811111138383838383838383838383838",
      INIT_7C => X"3868F6C73838383838383838383848160697383838383838383878F3F3873838",
      INIT_7D => X"3838383838383838213567676767003938383838383838383838383838383838",
      INIT_7E => X"38383838383838383838383838282121FCECFC21213838383838383838383838",
      INIT_7F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_23_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_23_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    p_19_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000F80000000000000000000000F80000000000000000000000FC0000",
      INITP_01 => X"01F8001FF80000600000000001F8000FF00000000000000001F80003C0000000",
      INITP_02 => X"660000EA0000000000FC003F740000AA0000000001F8001FFC0000AE00000000",
      INITP_03 => X"0000000000FF03FFF60000000000000000FE01FEFE00000C0000000000FC007F",
      INITP_04 => X"001FFFFB9800000000000000003FFFFFCC00000C00000000007FCFFE04000000",
      INITP_05 => X"00000000000000000007FFE00000000000000000001FFFF0F000000000000000",
      INITP_06 => X"0000000000000000000000000000000000007E0000000000000000000003FF80",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"020000000003F800003C0000000000000003E00000000088C110000000000000",
      INITP_0C => X"000BBC0001FF800002000000000FFC0000EF0000020000000007FC00007E0000",
      INITP_0D => X"01FF800000000000000FFC0001EE800002000000000FFC0001EE800002000000",
      INITP_0E => X"000000000FC23C0000E680000000000001C7BC0001FF8000000000000007BC00",
      INITP_0F => X"00C1FC00007F800003E6380C00C1FC00007F8000000000007EC3FC0000FD8000",
      INIT_00 => X"3838383838383800676767776767213938383838383838383838383838383838",
      INIT_01 => X"3838383838383838383838383821DBBABAECECECDB2138383838383838383838",
      INIT_02 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_03 => X"3838383838383821252525256721213838383838383838383838383838383838",
      INIT_04 => X"38383838383838383838383839D9ECECECBAECECECEB21383838383838383838",
      INIT_05 => X"2111383838383838383838383838383838383838383838383838393838383838",
      INIT_06 => X"3838383838383821466725352521383838383838383838383838383838381121",
      INIT_07 => X"38383838383838383838383821ECECECECECBAECECEC22383838383838383838",
      INIT_08 => X"6767312111383838383838383838383838383838383838383811216421112111",
      INIT_09 => X"3838383838380087676767672521383838383838383838383838383822212567",
      INIT_0A => X"00573838383838383838383810FCECECECECBAECECEB00393838383838383838",
      INIT_0B => X"2828676711223838383838383838383838383838383838383964CBECCAECECEC",
      INIT_0C => X"3838383838380087676767676721383838383838383838383838382105676767",
      INIT_0D => X"EC5468383838383838383821CABABAECECECBAECECCAEC213838383838383838",
      INIT_0E => X"28676728082167383838383838383838383838383838383821EEEECBA9ECECEC",
      INIT_0F => X"3838383838380077676767662521383838383838383838383838212556676728",
      INIT_10 => X"ECDB21393838383838383821ECECCABAECBABADBBADBDB213838383838383838",
      INIT_11 => X"EEEE67EEEEEE213838383838383838383838383838383821EE21EEDBDEEEEEEC",
      INIT_12 => X"38383838383800366725252525213838383838383838383838116225676767EE",
      INIT_13 => X"DBBAEC213838383838387721ECECFCBACB21EBECECECEB213838383838383838",
      INIT_14 => X"21DE67FF21EE213838383838383838383838383838383821EE21FFDBEE21EEEC",
      INIT_15 => X"38383838383869423535676767250038383838383838383821E52556676756EE",
      INIT_16 => X"ECDBCA3223383838383922EBECECECEC5410CAECECEC98213838383838383838",
      INIT_17 => X"21EE67F721DE460138383838383838383838383838383821EEFF5BECEE218CEC",
      INIT_18 => X"38383838383838212566676767672148383838383838362100672567676756EE",
      INIT_19 => X"ECECECCA213838383839C9BAECECECEC2100BAECECDB10383838383838383838",
      INIT_1A => X"DEEE67677756250138383838383838383838383838383821ECDBBACA08EEB8EC",
      INIT_1B => X"38383838383838212567676725255621483838383828212566676725676767F6",
      INIT_1C => X"ECECECBAEC2121291110FCDBCAECECCA21FCDBBABADB21383838383838383838",
      INIT_1D => X"67676767E525250138383838383838383838383838383822DBECEBEBECECBAEC",
      INIT_1E => X"3838383838383800266767562567676710213938211156256767672546676777",
      INIT_1F => X"ECECCBECECDBEC3287ECECECCBBAEC2121ECECECECDA22383838383838383838",
      INIT_20 => X"21212121212511253838383838383838383838383838383821CAEBECA72121EC",
      INIT_21 => X"3838383838383838216767255667676725255231466767256767676625676731",
      INIT_22 => X"ECDBBAECECDBDBECCABAECECECCBDB213921CADB212238383838383838383838",
      INIT_23 => X"E2F36121365611383838383838383838383838383838383849109821F3F3FCEC",
      INIT_24 => X"3838383838383838280056256667672556671525676767256767676725256767",
      INIT_25 => X"DBBACBECECBAECECECBAECECECECB83938381111113838383838383838383838",
      INIT_26 => X"671111677721383838383838383838383838383838383838384521CBECECECFC",
      INIT_27 => X"38383838383838383821D4466767672567672546676767352567676756113567",
      INIT_28 => X"CBECECECEBBAECECECEBBAECECFA223838383838383838383838383838383838",
      INIT_29 => X"155757472148383838383838383838383838383838383838383838222121CABA",
      INIT_2A => X"3838383838383838383821256767672567672567676767672556676721344321",
      INIT_2B => X"ECECECCBBAECECECECECBAEC2121383838383838383838383838383838383838",
      INIT_2C => X"0000000038383838383838383838383838383838383838383838383838387821",
      INIT_2D => X"383838383838383838383800E567672546673525676767676725157638383838",
      INIT_2E => X"21AABABAECECECECECDBBA212138383838383838383838383838383838383838",
      INIT_2F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_30 => X"3838383838383838383838382121672536676725676767676721223838383838",
      INIT_31 => X"38212121CBECECECEC2121213838383838383838383838383838383838383838",
      INIT_32 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_33 => X"3838383838383838383838383838211193676725255667212121383838383838",
      INIT_34 => X"3838383912222212222738383838383838383838383838383838383838383838",
      INIT_35 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_36 => X"3838383838383838383838383838383812121212121212283838383838383838",
      INIT_37 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_38 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_39 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3D => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3E => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_40 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_41 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_42 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_43 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_44 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_45 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_46 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_47 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_48 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_49 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_4D => X"2121003838383838383838383838383838383838383838383838383838383838",
      INIT_4E => X"3838383838383838383838383838383838383838383838383838383838383821",
      INIT_4F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_50 => X"ECDBDC0038383838383838383838383838383838383838383838383838383838",
      INIT_51 => X"3838383838383838383838383838383838383838383838383838383838382132",
      INIT_52 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_53 => X"EBDCDC0038383838383838383838383838383838383838383838383838383838",
      INIT_54 => X"38383838383838383838383838383838383838383838383838383838383821DB",
      INIT_55 => X"2121103838383821212100383838383838383838383838383838383838383838",
      INIT_56 => X"2121003838383821212128212121212121212121212121213838212121213821",
      INIT_57 => X"3838383838383838383838383838383838383838383838380021212121283821",
      INIT_58 => X"EBEB212143332121ECEA00383838232121212155383838383838383838383838",
      INIT_59 => X"4D2C00383838213CDBEC211CEBEBECEBEB32EBEBECDBEBEB212100DBEC002121",
      INIT_5A => X"3838383838383838383800000000383838383838383838211CECEBEB0C213864",
      INIT_5B => X"DAEB2121ECEC21EBEB213338382126D7D7D7D761213838383838383838383838",
      INIT_5C => X"EBDC0038380011EBEBDBEBEBDBDBEBEBEB32EBDBDBEBEBEB21ECEBEBEBEBCA21",
      INIT_5D => X"3838383838383838282198D8D8D811263838383838381221EBEBEBEBEBEC2153",
      INIT_5E => X"43EBEC00EBEC21ECEC21163857C3D7D7D7D7D7D7773438383838383838383838",
      INIT_5F => X"EBDB003838002DEB212186EBEB2121DBEB3221212100EBEC21EBEB2121CAEB21",
      INIT_60 => X"383838383838383811D8D8D8D8D8D83138383838383821DBDB212121EBEB2153",
      INIT_61 => X"21DBDC00EBDB43EBEB12383963EEFFD7C7FFEED7D75629383838383838383838",
      INIT_62 => X"EBDC005838001CEB212810DBEB2121DBDB3238384900DBEC21EBDB2121ECEB21",
      INIT_63 => X"3838383838383821C8D8B732B8D8B95A21383838383821DBCA212721DBEB2153",
      INIT_64 => X"21ECDBEBECBADBEB22123822DEFFDED7EEFFFFD7D7D721383838383838383838",
      INIT_65 => X"EBDB210021001DDB332810EBEB2121EBDB3238384800EBEC21EBDB2121ECEC21",
      INIT_66 => X"38383838383821A8D8D8DEEEDED8EEDECD213838383821CABAB92121EBDB2154",
      INIT_67 => X"21EBEBDB21EBEBDB21383822DE218CD7EE00EFE7D7D711383838383838383838",
      INIT_68 => X"DBDB31EBDB212CDB542710EBEC2121EBEB3238384800DBEC21BAECECECEBDB21",
      INIT_69 => X"38383838383821D8D8D8DE00EED8CE00EE21383838382121DBEBEBEBDBDB2153",
      INIT_6A => X"3821DBCB2111DBDB21383822EEBD39D7EEFFEED7D7E700393838383838383838",
      INIT_6B => X"DBCB31EBEB211CEB333800DBEC2121EBDB3238384800EBEB2121ECEBECEC2138",
      INIT_6C => X"38383838383821D8D8D8DE00DED88B00392138383838382100DBEBEBDB212143",
      INIT_6D => X"382121213921212138383822D7E7D7D7D7D7D7D7D7D700383838383838383838",
      INIT_6E => X"2121002121002121213821212138282121213838382121210039212121213938",
      INIT_6F => X"38383838383821D8D8D877DBA7D8D8B8D7213838383838384921212121393821",
      INIT_70 => X"38383838383838383838380010D6D7D7D721B7D7D7B400383838383838383838",
      INIT_71 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_72 => X"38383838383811E8D8D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_73 => X"38383838383849BDDEAD383821D70693D3B1D7D7D6B400383838383838383838",
      INIT_74 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_75 => X"3838383838383821D8D8D821A3C7D821D8213838383838383838383838383838",
      INIT_76 => X"38383838ADEEEEEEEEEE38384911D7111121D6B4B4C500383838383838383838",
      INIT_77 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_78 => X"3838383838383821A6D8D8D882D331D8D8213838383838383838383838383838",
      INIT_79 => X"387DEEEEEEEEEE59EEEE3838380036E7E7B4B4B4D6D772383838383838383838",
      INIT_7A => X"3838383838383848384848383848483838384848383838383838383838383838",
      INIT_7B => X"383838383838383821D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_7C => X"3838383838383838EEEE3838383821B4B4B4D6D7D7D721383838383838383838",
      INIT_7D => X"38383838383825F3F3F3F397E6F3F3876838A4F3F338383838383838D3F35838",
      INIT_7E => X"383838383838383811B5B5D7D8D8D8D7B5213838383838383838389797383838",
      INIT_7F => X"3838383838383838EEEE3838383821D7D7D7D7D7D7B421383838383838383838",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_19_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_19_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(13),
      I2 => ena,
      I3 => addra(12),
      O => ena_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"003F807FFDFFFFFF00C1F800003F803C3FFFFFFF00C1F800003F803803FFFE7E",
      INITP_01 => X"777C6063E0C3F8F0003F80FFF67CE1E7C0C3F800003F807FF0FCFFFF80C1F800",
      INITP_02 => X"F803FFF000FF00FFF8317BFDF003F1F0007F80FFF23D7B79F0C3F0F0003F80E0",
      INITP_03 => X"0FFE007DFB3DBBC7FE03FFE00FFF007DFD3D3BE3FC03FFF007FF00FFFC3C3BF9",
      INITP_04 => X"EFFFFFC0FF007F000FFC041DF7FFB3CDFF01FF800FFE063DF33DBBCFFF01FFC0",
      INITP_05 => X"F000000000000407FFFFFFFFFC0000000000040FFFFFFFE1FF00000007F0041F",
      INITP_06 => X"00000401FF3EFC60F800000000000403FFFFFFF3F000000000000403FFFFFFF7",
      INITP_07 => X"0000000000000000007C000C0000000030000000003C07FEF0000C0070000000",
      INITP_08 => X"0000000000F80000000000000000000000F80000000000000000000000FC0000",
      INITP_09 => X"01F8001FF80000600000000001F8000FF00000000000000001F80003C0000000",
      INITP_0A => X"660000EA0000000000FC003F740000AA0000000001F8001FFC0000AE00000000",
      INITP_0B => X"0000000000FF03FFF60000000000000000FE01FEFE00000C0000000000FC007F",
      INITP_0C => X"001FFFFB9800000000000000003FFFFFCC00000C00000000007FCFFE04000000",
      INITP_0D => X"00000000000000000007FFE00000000000000000001FFFF0F000000000000000",
      INITP_0E => X"0000000000000000000000000000000000007E0000000000000000000003FF80",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"383838D73868A4F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C43887F3F3F3F3F3F348",
      INIT_01 => X"38383838383838384900D8C6B5B5B5B5D721383838383838383835F3F3D73838",
      INIT_02 => X"3838383838383838EEEE3838383821D7D7D7D7D7D50049383838383838383838",
      INIT_03 => X"3838D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B4F3F3F3F3F3F3F355",
      INIT_04 => X"38383838383838383800D8D8D8D8D8D8D8213838383838383848F3F3F3F33838",
      INIT_05 => X"6838383838383838EEEE3838382800B4D6E6D6B4B40049383838383838383838",
      INIT_06 => X"9475F3F3F31242B3F3F3F3F3F3F3C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_07 => X"38383838383838382800D8D8D8D8D8D8D82138383838383838D3F3F3F3F33575",
      INIT_08 => X"F338383838383838EEEE3838382800D7B4B4B4D7D72138383838383838383838",
      INIT_09 => X"F3F3F3F3B242824283F3F3F3F3E34272F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_0A => X"38383838383838383800D8D8D8D8D8D8D821383838383838B7F3F3F3F3F3F3F3",
      INIT_0B => X"F3E3383838383838EEEE38383821D7D7D7D7D7D7D71138391110101138383838",
      INIT_0C => X"F3F3F3F34242F3D242E3F3F3F3E34242B3F3E3424242C2C3F3F3F3424293F3F3",
      INIT_0D => X"38383838383838383800B5D7D7D8D8D8C521383838383838F3F3F3F3A3A3A3B3",
      INIT_0E => X"F3F3A43838383838EEEE38383821D7D7D7D7D7D715113821B4B4D76800383838",
      INIT_0F => X"42F3F3F34252F37342D3F3F3F3E3624292F39362A2425242D2F3F342724232F3",
      INIT_10 => X"38383838383838384500D8B5B4B5B5B5C721383838383838F3F3F34262A27242",
      INIT_11 => X"F3F3F306383838387DEE38383831D7D7D7D7D7C521384700D6C5B4D721383838",
      INIT_12 => X"22A3F3F3824252824292F3F3F3E372C352F3F3F3F342F3F3C2F3F3F3F37242D3",
      INIT_13 => X"383838383838383811D8D8D8D8D8D8D8D821383838383838F3F3F353F3F3B3D3",
      INIT_14 => X"F3F3F3F387383838383838383831C5D7D7D6B4B4711211D6D7D7B4B421383838",
      INIT_15 => X"F3F3F3F3F3D242424242F3F34242525242F3F3F3B342F3F3F3F3F3F3F3524273",
      INIT_16 => X"3838383811235621C7D7D8D8D8D8D8D82138383838383838F3F3F3F3F3F31242",
      INIT_17 => X"F3F3F3F3F3783838383838383831B4B4B4B4B4D7D7B4C4B4C5D7D7B421383838",
      INIT_18 => X"F3F3F3F3F3F362424242F3F3F3E3527242A2F3F37342F3F3F3F3F3F3A3924283",
      INIT_19 => X"3838380011D8B4D8D7B5D7D8D8D8D8D82138383838383838F3F3F3F3F3F31242",
      INIT_1A => X"F3F3F3F3F3F35838383838383842D7D7D7D7D7D7D7B4D7D6B4D7D78459383838",
      INIT_1B => X"F3F3F3F3F36342734242F3F3F3E372F3C2A2F3F37342F3F3F3F3F3C2424222F3",
      INIT_1C => X"38383800C8C6C6D8D8B5B5D7D8D8D8B52138383838383838F6F3F3F3F3F3C242",
      INIT_1D => X"F3F3F3F3F3F3F338383838383821D7D7D7D7D7D7D7B4D7D7B4D7D72138383838",
      INIT_1E => X"F3F3F3F3F36202F34242F3F3F3E352F3B352F3F38342F3F3F3F3C242B2C3F3F3",
      INIT_1F => X"38383800D8B5D7D8D8D8C6B5B5B4B421213838383869CA383865F3F3F3F34263",
      INIT_20 => X"F3F3F3F3F3F3F3F338383838380000D7D7D7D7D7B4B5D7D7B4C5210038383838",
      INIT_21 => X"F3F3F3F3C242F3F36242F3F3F3E342F3B342F3F39342F3F3F36342D2F3F3F3F3",
      INIT_22 => X"38383800D8C6C6D8D8D8D8D8D8D8C71038383838386C7D383838F3F3F3F342F3",
      INIT_23 => X"F3F3F3F3F3F3F3F3D6383838383821D7D7D7D6B4B4D7D7D7B4008A3838383838",
      INIT_24 => X"F3F3F34242C3F3F34222F3F3F3F322F3B372F3F3F242F3F3F37342B2F37382B3",
      INIT_25 => X"38383821D8D8B5D8D8D8D8D8D8B921283838383838EEDA38383897F3F3D342F3",
      INIT_26 => X"F3F3F3F3F3F3F3F3383838383838382100B4B4B4D7D7C4A45189383838383838",
      INIT_27 => X"F3F3B352C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F34273F3F3F3F3C24242524242",
      INIT_28 => X"3838385621C8C6B5D8D8D8D8722138383838383849EE383838383816F3F3F3F3",
      INIT_29 => X"F3F3F3F3F3F3F3E3383838383838383800111010000021213938383838383838",
      INIT_2A => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2424252C3",
      INIT_2B => X"383838382921000000001121283838383838383879EE383838383838C4F3F3F3",
      INIT_2C => X"F3F3F3F3F3F3F638383838383838383838383838383838383838383838383838",
      INIT_2D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_2E => X"383838383838382838383838383838383838383879EE38383838383838F3F3F3",
      INIT_2F => X"F3F3F335B7583838383838383838383838383838383838383838383838383838",
      INIT_30 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E6F3F3F3",
      INIT_31 => X"383838383838383838383838383838383838383879EE38383838383838A7F3F3",
      INIT_32 => X"F3F3F3E338383838383838383838383838383838383838383838383838383838",
      INIT_33 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3A4B445F3F3E338E6F3D3",
      INIT_34 => X"383838383838383838383838383838383838383879EE3838383838383838E3F3",
      INIT_35 => X"B4F3F3F306383838383838383838383838383838383838383838383838383838",
      INIT_36 => X"F3F3F3F3F3F3A4F3B73884F3F3C4F348F3F3F3F3F3F338383884F33838383838",
      INIT_37 => X"383838383838383838282121211138383838383879EE493838383838598938F3",
      INIT_38 => X"38D3F3F3E6383838383838383838383838383838383838383838383838383838",
      INIT_39 => X"E3F3F3A438383838383838383838383838383868B40638383838383838383838",
      INIT_3A => X"383838383838383839016767675621383838383879EEEEEEEEEEEEEEEEEEDE78",
      INIT_3B => X"3838651638383838383838383838383811111138383838383838383838383838",
      INIT_3C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_3D => X"3838383838383838213567676767003938383838387979797979798AEE3C5938",
      INIT_3E => X"38383838383838383838383838282121FCECFC21213838383838383838383838",
      INIT_3F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_40 => X"3838383838383800676767776767213938383838383838383838383838383838",
      INIT_41 => X"3838383838383838383838383821DBBABAECECECDB2138383838383838383838",
      INIT_42 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_43 => X"3838383838383821252525256721213838383838383838383838383838383838",
      INIT_44 => X"38383838383838383838383839D9ECECECBAECECECEB21383838383838383838",
      INIT_45 => X"2111383838383838383838383838383838383838383838383838393838383838",
      INIT_46 => X"3838383838383821466725352521383838383838383838383838383838381121",
      INIT_47 => X"38383838383838383838383821ECECECECECBAECECEC22383838383838383838",
      INIT_48 => X"6767312111383838383838383838383838383838383838383811216421112111",
      INIT_49 => X"3838383838380087676767672521383838383838383838383838383822212567",
      INIT_4A => X"00573838383838383838383810FCECECECECBAECECEB00393838383838383838",
      INIT_4B => X"2828676711223838383838383838383838383838383838383964CBECCAECECEC",
      INIT_4C => X"3838383838380087676767676721383838383838383838383838382105676767",
      INIT_4D => X"EC5468383838383838383821CABABAECECECBAECECCAEC213838383838383838",
      INIT_4E => X"28676728082167383838383838383838383838383838383821EEEECBA9ECECEC",
      INIT_4F => X"3838383838380077676767662521383838383838383838383838212556676728",
      INIT_50 => X"ECDB21393838383838383821ECECCABAECBABADBBADBDB213838383838383838",
      INIT_51 => X"EEEE67EEEEEE213838383838383838383838383838383821EE21EEDBDEEEEEEC",
      INIT_52 => X"38383838383800366725252525213838383838383838383838116225676767EE",
      INIT_53 => X"DBBAEC213838383838387721ECECFCBACB21EBECECECEB213838383838383838",
      INIT_54 => X"21DE67FF21EE213838383838383838383838383838383821EE21FFDBEE21EEEC",
      INIT_55 => X"38383838383869423535676767250038383838383838383821E52556676756EE",
      INIT_56 => X"ECDBCA3223383838383922EBECECECEC5410CAECECEC98213838383838383838",
      INIT_57 => X"21EE67F721DE460138383838383838383838383838383821EEFF5BECEE218CEC",
      INIT_58 => X"38383838383838212566676767672148383838383838362100672567676756EE",
      INIT_59 => X"ECECECCA213838383839C9BAECECECEC2100BAECECDB10383838383838383838",
      INIT_5A => X"DEEE67677756250138383838383838383838383838383821ECDBBACA08EEB8EC",
      INIT_5B => X"38383838383838212567676725255621483838383828212566676725676767F6",
      INIT_5C => X"ECECECBAEC2121291110FCDBCAECECCA21FCDBBABADB21383838383838383838",
      INIT_5D => X"67676767E525250138383838383838383838383838383822DBECEBEBECECBAEC",
      INIT_5E => X"3838383838383800266767562567676710213938211156256767672546676777",
      INIT_5F => X"ECECCBECECDBEC3287ECECECCBBAEC2121ECECECECDA22383838383838383838",
      INIT_60 => X"21212121212511253838383838383838383838383838383821CAEBECA72121EC",
      INIT_61 => X"3838383838383838216767255667676725255231466767256767676625676731",
      INIT_62 => X"ECDBBAECECDBDBECCABAECECECCBDB213921CADB212238383838383838383838",
      INIT_63 => X"E2F36121365611383838383838383838383838383838383849109821F3F3FCEC",
      INIT_64 => X"3838383838383838280056256667672556671525676767256767676725256767",
      INIT_65 => X"DBBACBECECBAECECECBAECECECECB83938381111113838383838383838383838",
      INIT_66 => X"671111677721383838383838383838383838383838383838384521CBECECECFC",
      INIT_67 => X"38383838383838383821D4466767672567672546676767352567676756113567",
      INIT_68 => X"CBECECECEBBAECECECEBBAECECFA223838383838383838383838383838383838",
      INIT_69 => X"155757472148383838383838383838383838383838383838383838222121CABA",
      INIT_6A => X"3838383838383838383821256767672567672567676767672556676721344321",
      INIT_6B => X"ECECECCBBAECECECECECBAEC2121383838383838383838383838383838383838",
      INIT_6C => X"0000000038383838383838383838383838383838383838383838383838387821",
      INIT_6D => X"383838383838383838383800E567672546673525676767676725157638383838",
      INIT_6E => X"21AABABAECECECECECDBBA212138383838383838383838383838383838383838",
      INIT_6F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_70 => X"3838383838383838383838382121672536676725676767676721223838383838",
      INIT_71 => X"38212121CBECECECEC2121213838383838383838383838383838383838383838",
      INIT_72 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_73 => X"3838383838383838383838383838211193676725255667212121383838383838",
      INIT_74 => X"3838383912222212222738383838383838383838383838383838383838383838",
      INIT_75 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_76 => X"3838383838383838383838383838383812121212121212283838383838383838",
      INIT_77 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_78 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_79 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7D => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7E => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_7F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_15_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_15_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    p_11_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"020000000003F800003C0000000000000003E00000000088C110000000000000",
      INITP_04 => X"000BBC0001FF800002000000000FFC0000EF0000020000000007FC00007E0000",
      INITP_05 => X"01FF800000000000000FFC0001EE800002000000000FFC0001EE800002000000",
      INITP_06 => X"0000000000023C0000E683E0000000000007BC0001FF8000000000000007BC00",
      INITP_07 => X"0001FC00007F8200000000000001FC00007F8200000000000003FC0000FD87FE",
      INITP_08 => X"003F8200000000000001F800003F8200000000000001F800003F820000000000",
      INITP_09 => X"000000000C03F8F0003F8100000000000403F800003F8300000000000401F800",
      INITP_0A => X"0803FFF000FF0180000000000803F1F0007F8180000000000C03F0F0003F8100",
      INITP_0B => X"0FFE000000000001CC03FFE00FFF0000000000000C03FFF007FF000000000000",
      INITP_0C => X"0000000000007F000FFC0000000000000001FF800FFE000000000000FC01FFC0",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000007F00000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000007C00000000000000000000003C00000000000000000000",
      INIT_00 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_01 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_02 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_03 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_04 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_05 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_06 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_07 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_08 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_09 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0A => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0B => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_0D => X"2121003838383838383838383838383838383838383838383838383838383838",
      INIT_0E => X"3838383838383838383838383838383838383838383838383838383838383821",
      INIT_0F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_10 => X"ECDBDC0038383838383838383838383838383838383838383838383838383838",
      INIT_11 => X"3838383838383838383838383838383838383838383838383838383838382132",
      INIT_12 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_13 => X"EBDCDC0038383838383838383838383838383838383838383838383838383838",
      INIT_14 => X"38383838383838383838383838383838383838383838383838383838383821DB",
      INIT_15 => X"2121103838383821212100383838383838383838383838383838383838383838",
      INIT_16 => X"2121003838383821212128212121212121212121212121213838212121213821",
      INIT_17 => X"3838383838383838383838383838383838383838383838380021212121283821",
      INIT_18 => X"EBEB212143332121ECEA00383838232121212155383838383838383838383838",
      INIT_19 => X"4D2C00383838213CDBEC211CEBEBECEBEB32EBEBECDBEBEB212100DBEC002121",
      INIT_1A => X"3838383838383838383800000000383838383838383838211CECEBEB0C213864",
      INIT_1B => X"DAEB2121ECEC21EBEB213338382126D7D7D7D761213838383838383838383838",
      INIT_1C => X"EBDC0038380011EBEBDBEBEBDBDBEBEBEB32EBDBDBEBEBEB21ECEBEBEBEBCA21",
      INIT_1D => X"3838383838383838282198D8D8D811263838383838381221EBEBEBEBEBEC2153",
      INIT_1E => X"43EBEC00EBEC21ECEC21163857C3D7D7D7D7D7D7773438383838383838383838",
      INIT_1F => X"EBDB003838002DEB212186EBEB2121DBEB3221212100EBEC21EBEB2121CAEB21",
      INIT_20 => X"383838383838383811D8D8D8D8D8D83138383838383821DBDB212121EBEB2153",
      INIT_21 => X"21DBDC00EBDB43EBEB12383963EEFFD7C7FFEED7D75629383838383838383838",
      INIT_22 => X"EBDC005838001CEB212810DBEB2121DBDB3238384900DBEC21EBDB2121ECEB21",
      INIT_23 => X"3838383838383821C8D8B732B8D8B95A21383838383821DBCA212721DBEB2153",
      INIT_24 => X"21ECDBEBECBADBEB22123822DEFFDED7EEFFFFD7D7D721383838383838383838",
      INIT_25 => X"EBDB210021001DDB332810EBEB2121EBDB3238384800EBEC21EBDB2121ECEC21",
      INIT_26 => X"38383838383821A8D8D8DEEEDED8EEDECD213838383821CABAB92121EBDB2154",
      INIT_27 => X"21EBEBDB21EBEBDB21383822DE218CD7EE00EFE7D7D711383838383838383838",
      INIT_28 => X"DBDB31EBDB212CDB542710EBEC2121EBEB3238384800DBEC21BAECECECEBDB21",
      INIT_29 => X"38383838383821D8D8D8DE00EED8CE00EE21383838382121DBEBEBEBDBDB2153",
      INIT_2A => X"3821DBCB2111DBDB21383822EEBD39D7EEFFEED7D7E700393838383838383838",
      INIT_2B => X"DBCB31EBEB211CEB333800DBEC2121EBDB3238384800EBEB2121ECEBECEC2138",
      INIT_2C => X"38383838383821D8D8D8DE00DED88B00392138383838382100DBEBEBDB212143",
      INIT_2D => X"382121213921212138383822D7E7D7D7D7D7D7D7D7D700383838383838383838",
      INIT_2E => X"2121002121002121213821212138282121213838382121210039212121213938",
      INIT_2F => X"38383838383821D8D8D877DBA7D8D8B8D7213838383838384921212121393821",
      INIT_30 => X"38383838383838383838380010D6D7D7D721B7D7D7B400383838383838383838",
      INIT_31 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_32 => X"38383838383811E8D8D8D8D8D8D8D8D8D8213838383838383838383838383838",
      INIT_33 => X"38383838383838383838383821D70693D3B1D7D7D6B400383838383838383838",
      INIT_34 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_35 => X"3838383838383821D8D8D821A3C7D821D82138383859EEEEEEEEEEFB89894938",
      INIT_36 => X"3838383838383838383838384911D7111121D6B4B4C500383838383838383838",
      INIT_37 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_38 => X"3838383838383821A6D8D8D882D331D8D8213838384CEEEEEEEEEEEEEEEEEEBA",
      INIT_39 => X"383838383838383838383838380036E7E7B4B4B4D6D772383838383838383838",
      INIT_3A => X"3838383838383838383838383838373838383838383838383838383838384236",
      INIT_3B => X"383838383838383821D8D8D8D8D8D8D8D82138383838EE383838383838383838",
      INIT_3C => X"383838383838383838383838383821B4B4B4D6D7D7D721383838383838383838",
      INIT_3D => X"3838383838383838383838383842424238383838383838383838424238384242",
      INIT_3E => X"383838383838383811B5B5D7D8D8D8D7B52138383838EE383838383838383838",
      INIT_3F => X"383838383838383838383838383821D7D7D7D7D7D7B421383838383838383838",
      INIT_40 => X"3837433838364244383838383842424243383838444438383836424238444242",
      INIT_41 => X"38383838383838384900D8C6B5B5B5B5D72138383838EE383838383838363638",
      INIT_42 => X"453838383838383838383838383821D7D7D7D7D7D50049383838383838383838",
      INIT_43 => X"3842423838364242374238383842423542363842424242423844424238444242",
      INIT_44 => X"38383838383838383800D8D8D8D8D8D8D82138383838EE383838383838363638",
      INIT_45 => X"423838383838383838383838382800B4D6E6D6B4B40049383838383838383838",
      INIT_46 => X"3742423838434242434236383843423842453842424442424438434238444242",
      INIT_47 => X"38383838383838382800D8D8D8D8D8D8D82138383838EEAA3838383838364237",
      INIT_48 => X"42373838386D383838383838382800D7B4B4B4D7D72138383838383838383838",
      INIT_49 => X"4242423838424342424242383837424242423842423645424238434238424245",
      INIT_4A => X"38383838383838383800D8D8D8D8D8D8D82138383838CEDE3838383838364242",
      INIT_4B => X"4236383879EE3838383838383821D7D7D7D7D7D7D71138391110101138383838",
      INIT_4C => X"3842423738424338424242383838444242423838424338364238354236424238",
      INIT_4D => X"38383838383838383800B5D7D7D8D8D8C52138383838DAEE3838383838364238",
      INIT_4E => X"42423838EEAD3838383838383821D7D7D7D7D7D715113821B4B4D76800383838",
      INIT_4F => X"3842374237423638424244423838434235423738364243424238384242423638",
      INIT_50 => X"38383838383838384500D8B5B4B5B5B5C7213838383838EE7938424238364238",
      INIT_51 => X"36423838EE3C3838383838383831D7D7D7D7D7C521384700D6C5B4D721383838",
      INIT_52 => X"4442384238443838454238423842424337423738384342423538384242423838",
      INIT_53 => X"383838383838383811D8D8D8D8D8D8D8D8213838383838EE2C37444242424238",
      INIT_54 => X"37424238EEEB3838383838383831C5D7D7D6B4B4711211D6D7D7B4B421383838",
      INIT_55 => X"4243383638383838383838363842443838424238383837363838383642443838",
      INIT_56 => X"3838383811235621C7D7D8D8D8D8D8D821383838383838DEEE38383845433738",
      INIT_57 => X"38424238EEFB3838383838383831B4B4B4B4B4D7D7B4C4B4C5D7D7B421383838",
      INIT_58 => X"3838383838383838383838383838383838434238383838383838383838383838",
      INIT_59 => X"3838380011D8B4D8D7B5D7D8D8D8D8D821383838383838383838383838383838",
      INIT_5A => X"38364238EE7D3838383838383842D7D7D7D7D7D7D7B4D7D6B4D7D78459383838",
      INIT_5B => X"38383838383838383838383838383838383838383838383838383838383838DB",
      INIT_5C => X"38383800C8C6C6D8D8B5B5D7D8D8D8B521383838383838383838383838383838",
      INIT_5D => X"EECE9A9AEEEE3838383838383821D7D7D7D7D7D7D7B4D7D7B4D7D72138383838",
      INIT_5E => X"38383838383838383838383838383838383838383838383838383838383838EE",
      INIT_5F => X"38383800D8B5D7D8D8D8C6B5B5B4B42121383838383838383838383838383838",
      INIT_60 => X"EEEEEEEEEEDE383838383838380000D7D7D7D7D7B4B5D7D7B4C5210038383838",
      INIT_61 => X"3838383838383838383838383838383838383838383838383838383838383869",
      INIT_62 => X"38383800D8C6C6D8D8D8D8D8D8D8C71038383838383838383838383838383838",
      INIT_63 => X"383838383838383838383838383821D7D7D7D6B4B4D7D7D7B4008A3838383838",
      INIT_64 => X"3838383838383838383838383838383837423738383838383838383838383838",
      INIT_65 => X"38383821D8D8B5D8D8D8D8D8D8B9212838383838383838383838383838383838",
      INIT_66 => X"3838383838383838383838383838382100B4B4B4D7D7C4A45189383838383838",
      INIT_67 => X"3838383838383838383838383838383836424238383838383838383842363838",
      INIT_68 => X"3838385621C8C6B5D8D8D8D87221383838383838383838383838383838383838",
      INIT_69 => X"3838383838383838383838383838383800111010000021213938383838383838",
      INIT_6A => X"4242423638383842424338383838383844424238383838363738383842453838",
      INIT_6B => X"3838383829210000000011212838383838383838383838383838383838383838",
      INIT_6C => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_6D => X"4237443638383842434244383838383842424238383838354338383842423838",
      INIT_6E => X"3838383838383828383838383838383838383838383838383838383838383642",
      INIT_6F => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_70 => X"3838423838383842434542383838383842424238383838384238383836423838",
      INIT_71 => X"3838383838383838383838383838383838383838383838383838383838384242",
      INIT_72 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_73 => X"3838423838383842423542373742424242424236383838384242424235423838",
      INIT_74 => X"3838383838383838383838383838383838383838383838383838383838364237",
      INIT_75 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_76 => X"3837423838383838424242423838383842424242383838384243374442423838",
      INIT_77 => X"3838383838383838382821212111383838383838383838383838383838364238",
      INIT_78 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_79 => X"3836423838383844424242423838383843424342383838384236383838423838",
      INIT_7A => X"3838383838383838390167676756213838383838383838383838383838364237",
      INIT_7B => X"3838383838383838383838383838383811111138383838383838383838383838",
      INIT_7C => X"3837423638364242423642423838383836423842383838384236383838423738",
      INIT_7D => X"3838383838383838213567676767003938383838383838383838383838384243",
      INIT_7E => X"38383838383838383838383838282121FCECFC21213838383838383838383838",
      INIT_7F => X"3838424338374337383842423838383836423842383838364238383838423738",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => p_11_out(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => p_11_out(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[0]\(0) => \douta[0]\(0),
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\,
      DOADO(1 downto 0) => DOADO(1 downto 0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[1]\(0) => \douta[1]\(0),
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
  port (
    p_7_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
  port (
    p_3_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_3_out(8 downto 0) => p_3_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[4]\(1 downto 0) => \douta[4]\(1 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      \douta[6]\(3 downto 0) => \douta[6]\(3 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena_0 : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[6]\(1 downto 0) => \douta[6]\(1 downto 0),
      ena => ena,
      ena_0 => ena_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    p_23_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_23_out(8 downto 0) => p_23_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
  port (
    p_19_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena,
      p_19_out(8 downto 0) => p_19_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
  port (
    p_15_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
  port (
    p_11_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_11_out(8 downto 0) => p_11_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_15_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_19_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_douta : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(14 downto 12),
      ena => ena,
      ena_array(4 downto 1) => ena_array(5 downto 2),
      ena_array(0) => ena_array(0)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[6].ram.r_n_1\,
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      addra(2 downto 0) => addra(14 downto 12),
      clka => clka,
      douta(14 downto 2) => douta(15 downto 3),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      p_11_out(8 downto 0) => p_11_out(8 downto 0),
      p_15_out(8 downto 0) => p_15_out(8 downto 0),
      p_19_out(8 downto 0) => p_19_out(8 downto 0),
      p_23_out(8 downto 0) => p_23_out(8 downto 0),
      p_3_out(8 downto 0) => p_3_out(8 downto 0),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[0]\(0) => ram_douta,
      ena => ena,
      ena_0 => \ramloop[4].ram.r_n_2\
    );
\ramloop[10].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(3),
      p_11_out(8 downto 0) => p_11_out(8 downto 0)
    );
\ramloop[11].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(4),
      p_7_out(8 downto 0) => p_7_out(8 downto 0)
    );
\ramloop[12].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized11\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(5),
      p_3_out(8 downto 0) => p_3_out(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ => \ramloop[1].ram.r_n_2\,
      DOADO(1) => \ramloop[1].ram.r_n_0\,
      DOADO(0) => \ramloop[1].ram.r_n_1\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[1]\(0) => \ramloop[2].ram.r_n_0\,
      ena => ena,
      ena_0 => \ramloop[4].ram.r_n_2\
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(2),
      ena => ena
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[4].ram.r_n_2\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      \douta[4]\(1) => \ramloop[4].ram.r_n_0\,
      \douta[4]\(0) => \ramloop[4].ram.r_n_1\,
      ena => ena
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      \addra[13]\ => \ramloop[1].ram.r_n_2\,
      clka => clka,
      \douta[6]\(3) => \ramloop[5].ram.r_n_0\,
      \douta[6]\(2) => \ramloop[5].ram.r_n_1\,
      \douta[6]\(1) => \ramloop[5].ram.r_n_2\,
      \douta[6]\(0) => \ramloop[5].ram.r_n_3\,
      ena => ena
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[6]\(1) => \ramloop[6].ram.r_n_0\,
      \douta[6]\(0) => \ramloop[6].ram.r_n_1\,
      ena => ena,
      ena_0 => \ramloop[4].ram.r_n_2\
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(0),
      p_23_out(8 downto 0) => p_23_out(8 downto 0)
    );
\ramloop[8].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ena => ena,
      p_19_out(8 downto 0) => p_19_out(8 downto 0)
    );
\ramloop[9].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      ena => ena,
      ena_array(0) => ena_array(2),
      p_15_out(8 downto 0) => p_15_out(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     10.271133 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24576;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_1,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "10";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.271133 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_1.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_1.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 24576;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 24576;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 24576;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 24576;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => B"0000000000000000",
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
