// Seed: 1653843409
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    input supply1 id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12,
    output tri0 id_13
);
  wire id_15;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
macromodule module_2;
  for (id_1 = {1{id_1}}; 1; id_1 = id_1) begin : LABEL_0
    wire id_2;
  end
  wire id_3;
  wire id_4, id_5;
endmodule
