#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20adfb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20af2d0 .scope module, "tb" "tb" 3 36;
 .timescale -12 -12;
L_0x20bb900 .functor NOT 1, L_0x20ded50, C4<0>, C4<0>, C4<0>;
L_0x20ad4b0 .functor XOR 1, L_0x20de8b0, L_0x20de970, C4<0>, C4<0>;
L_0x20dec90 .functor XOR 1, L_0x20ad4b0, L_0x20deb30, C4<0>, C4<0>;
v0x20ddb40_0 .net *"_ivl_10", 0 0, L_0x20deb30;  1 drivers
v0x20ddc40_0 .net *"_ivl_12", 0 0, L_0x20dec90;  1 drivers
v0x20ddd20_0 .net *"_ivl_2", 0 0, L_0x20de7e0;  1 drivers
v0x20ddde0_0 .net *"_ivl_4", 0 0, L_0x20de8b0;  1 drivers
v0x20ddec0_0 .net *"_ivl_6", 0 0, L_0x20de970;  1 drivers
v0x20ddff0_0 .net *"_ivl_8", 0 0, L_0x20ad4b0;  1 drivers
v0x20de0d0_0 .net "ar", 0 0, v0x20dd010_0;  1 drivers
v0x20de170_0 .var "clk", 0 0;
v0x20de210_0 .net "d", 0 0, v0x20dd170_0;  1 drivers
v0x20de340_0 .net "q_dut", 0 0, v0x20dd820_0;  1 drivers
v0x20de3e0_0 .net "q_ref", 0 0, v0x20dcc90_0;  1 drivers
v0x20de480_0 .var/2u "stats1", 159 0;
v0x20de520_0 .var/2u "strobe", 0 0;
v0x20de5e0_0 .net "tb_match", 0 0, L_0x20ded50;  1 drivers
v0x20de6a0_0 .net "tb_mismatch", 0 0, L_0x20bb900;  1 drivers
L_0x20de7e0 .concat [ 1 0 0 0], v0x20dcc90_0;
L_0x20de8b0 .concat [ 1 0 0 0], v0x20dcc90_0;
L_0x20de970 .concat [ 1 0 0 0], v0x20dd820_0;
L_0x20deb30 .concat [ 1 0 0 0], v0x20dcc90_0;
L_0x20ded50 .cmp/eeq 1, L_0x20de7e0, L_0x20dec90;
S_0x20af460 .scope module, "good1" "reference_module" 3 77, 3 4 0, S_0x20af2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "ar";
    .port_info 3 /OUTPUT 1 "q";
v0x20ad6b0_0 .net "ar", 0 0, v0x20dd010_0;  alias, 1 drivers
v0x20ad750_0 .net "clk", 0 0, v0x20de170_0;  1 drivers
v0x20dcbf0_0 .net "d", 0 0, v0x20dd170_0;  alias, 1 drivers
v0x20dcc90_0 .var "q", 0 0;
E_0x20b7ff0 .event posedge, v0x20ad6b0_0, v0x20ad750_0;
S_0x20dcdd0 .scope module, "stim1" "stimulus_gen" 3 72, 3 21 0, S_0x20af2d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "ar";
v0x20dd010_0 .var "ar", 0 0;
v0x20dd0d0_0 .net "clk", 0 0, v0x20de170_0;  alias, 1 drivers
v0x20dd170_0 .var "d", 0 0;
E_0x20b8280/0 .event negedge, v0x20ad750_0;
E_0x20b8280/1 .event posedge, v0x20ad750_0;
E_0x20b8280 .event/or E_0x20b8280/0, E_0x20b8280/1;
S_0x20dd240 .scope module, "top_module1" "top_module" 3 83, 4 1 0, S_0x20af2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "ar";
    .port_info 3 /OUTPUT 1 "q";
v0x20dd530_0 .net "ar", 0 0, v0x20dd010_0;  alias, 1 drivers
v0x20dd620_0 .net "clk", 0 0, v0x20de170_0;  alias, 1 drivers
v0x20dd730_0 .net "d", 0 0, v0x20dd170_0;  alias, 1 drivers
v0x20dd820_0 .var "q", 0 0;
E_0x20b87a0/0 .event anyedge, v0x20ad6b0_0;
E_0x20b87a0/1 .event posedge, v0x20ad750_0;
E_0x20b87a0 .event/or E_0x20b87a0/0, E_0x20b87a0/1;
S_0x20dd920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 91, 3 91 0, S_0x20af2d0;
 .timescale -12 -12;
E_0x20a39f0 .event anyedge, v0x20de520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20de520_0;
    %nor/r;
    %assign/vec4 v0x20de520_0, 0;
    %wait E_0x20a39f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20dcdd0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b8280;
    %vpi_func 3 28 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x20dd010_0, 0;
    %assign/vec4 v0x20dd170_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x20af460;
T_2 ;
    %wait E_0x20b7ff0;
    %load/vec4 v0x20ad6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20dcc90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x20dcbf0_0;
    %assign/vec4 v0x20dcc90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x20dd240;
T_3 ;
    %wait E_0x20b87a0;
    %load/vec4 v0x20dd530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x20dd820_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x20dd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x20dd730_0;
    %assign/vec4 v0x20dd820_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x20af2d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20de170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20de520_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20af2d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20de170_0;
    %inv;
    %store/vec4 v0x20de170_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20af2d0;
T_6 ;
    %vpi_call/w 3 64 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 65 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20dd0d0_0, v0x20de6a0_0, v0x20de170_0, v0x20de210_0, v0x20de0d0_0, v0x20de3e0_0, v0x20de340_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20af2d0;
T_7 ;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 100 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 103 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 104 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20de480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 105 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20af2d0;
T_8 ;
    %wait E_0x20b8280;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20de480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20de480_0, 4, 32;
    %load/vec4 v0x20de5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 116 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20de480_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20de480_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20de480_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20de3e0_0;
    %load/vec4 v0x20de3e0_0;
    %load/vec4 v0x20de340_0;
    %xor;
    %load/vec4 v0x20de3e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 120 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20de480_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20de480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20de480_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/m2014_q4b/m2014_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/m2014_q4b/iter0/response2/top_module.sv";
