#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000087e6e0 .scope module, "sram_tb" "sram_tb" 2 9;
 .timescale -9 -9;
v00000000008deda0_0 .var "addr", 14 0;
v00000000008de8a0_0 .var "clock", 0 0;
v00000000008de940_0 .var "conf", 2 0;
v00000000008de9e0_0 .var "d_in", 31 0;
v00000000008dfcb0_0 .net "d_out", 31 0, L_00000000008e0ed0;  1 drivers
v00000000008e0250_0 .var "reg_out", 0 0;
v00000000008e0cf0_0 .var "ren", 0 0;
v00000000008df530_0 .var "wen", 0 0;
L_00000000008e04d0 .part v00000000008deda0_0, 0, 10;
S_000000000087e870 .scope module, "sram" "unit_sram_reduced" 2 20, 3 26 0, S_000000000087e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sram_clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "reg_out";
    .port_info 4 /INPUT 10 "addr";
    .port_info 5 /INPUT 32 "d_in";
    .port_info 6 /INPUT 3 "c";
    .port_info 7 /OUTPUT 32 "d_out";
v00000000008de760_0 .net *"_s1", 4 0, L_00000000008e0e30;  1 drivers
v00000000008de300_0 .net "addr", 9 0, L_00000000008e04d0;  1 drivers
v00000000008deee0_0 .net "c", 2 0, v00000000008de940_0;  1 drivers
v00000000008dea80_0 .net "d_in", 31 0, v00000000008de9e0_0;  1 drivers
v00000000008dec60_0 .net "d_out", 31 0, L_00000000008e0ed0;  alias, 1 drivers
v00000000008de800_0 .net "reg_out", 0 0, v00000000008e0250_0;  1 drivers
v00000000008ded00_0 .net "ren", 0 0, v00000000008e0cf0_0;  1 drivers
v00000000008de1c0_0 .net "sram_clk", 0 0, v00000000008de8a0_0;  1 drivers
v00000000008dee40_0 .net "wen", 0 0, v00000000008df530_0;  1 drivers
L_00000000008e0e30 .part v00000000008de9e0_0, 27, 5;
L_00000000008df990 .concat [ 10 5 0 0], L_00000000008e04d0, L_00000000008e0e30;
S_0000000000880dd0 .scope module, "sram" "unit_sram" 3 35, 4 23 0, S_000000000087e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sram_clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "reg_out";
    .port_info 4 /INPUT 15 "addr";
    .port_info 5 /INPUT 32 "d_in";
    .port_info 6 /INPUT 3 "c";
    .port_info 7 /OUTPUT 32 "d_out";
P_000000000086f0c0 .param/l "RAM_DEPTH" 0 4 32, +C4<00000000000000000000000000000001000000000000000>;
v000000000087fb10_0 .net *"_s0", 31 0, L_00000000008df5d0;  1 drivers
L_00000000008e1458 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001298900_0 .net *"_s3", 30 0, L_00000000008e1458;  1 drivers
L_00000000008e14a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000008810f0_0 .net/2u *"_s4", 31 0, L_00000000008e14a0;  1 drivers
v000000000087ea00_0 .net *"_s6", 0 0, L_00000000008e0110;  1 drivers
v000000000086e350_0 .net "addr", 14 0, L_00000000008df990;  1 drivers
v000000000086e3f0_0 .var "addr_reg", 14 0;
v0000000000873270_0 .net "c", 2 0, v00000000008de940_0;  alias, 1 drivers
v0000000000873310_0 .var "c_reg", 2 0;
v00000000008de620_0 .net "d_in", 31 0, v00000000008de9e0_0;  alias, 1 drivers
v00000000008de3a0_0 .var "d_in_reg", 31 0;
v00000000008de080_0 .net "d_out", 31 0, L_00000000008e0ed0;  alias, 1 drivers
v00000000008debc0_0 .var "d_out_reg", 31 0;
v00000000008deb20_0 .var "d_out_registered", 31 0;
v00000000008de440_0 .var "mem", 32767 0;
v00000000008de6c0_0 .net "reg_out", 0 0, v00000000008e0250_0;  alias, 1 drivers
v00000000008de120_0 .net "ren", 0 0, v00000000008e0cf0_0;  alias, 1 drivers
v00000000008de4e0_0 .var "ren_reg", 0 0;
v00000000008de260_0 .net "sram_clk", 0 0, v00000000008de8a0_0;  alias, 1 drivers
v00000000008de580_0 .net "wen", 0 0, v00000000008df530_0;  alias, 1 drivers
v00000000008def80_0 .var "wen_reg", 0 0;
E_000000000086f140 .event negedge, v00000000008de260_0;
E_000000000086ec40 .event posedge, v00000000008de260_0;
L_00000000008df5d0 .concat [ 1 31 0 0], v00000000008e0250_0, L_00000000008e1458;
L_00000000008e0110 .cmp/eq 32, L_00000000008df5d0, L_00000000008e14a0;
L_00000000008e0ed0 .functor MUXZ 32, v00000000008debc0_0, v00000000008deb20_0, L_00000000008e0110, C4<>;
S_0000000000880f60 .scope begin, "MEM_READ" "MEM_READ" 4 67, 4 67 0, S_0000000000880dd0;
 .timescale 0 0;
S_0000000000842b10 .scope begin, "MEM_WRITE" "MEM_WRITE" 4 53, 4 53 0, S_0000000000880dd0;
 .timescale 0 0;
    .scope S_0000000000880dd0;
T_0 ;
    %wait E_000000000086ec40;
    %load/vec4 v00000000008de580_0;
    %assign/vec4 v00000000008def80_0, 0;
    %load/vec4 v00000000008de120_0;
    %assign/vec4 v00000000008de4e0_0, 0;
    %load/vec4 v000000000086e350_0;
    %assign/vec4 v000000000086e3f0_0, 0;
    %load/vec4 v00000000008de620_0;
    %assign/vec4 v00000000008de3a0_0, 0;
    %load/vec4 v0000000000873270_0;
    %assign/vec4 v0000000000873310_0, 0;
    %load/vec4 v00000000008debc0_0;
    %assign/vec4 v00000000008deb20_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000880dd0;
T_1 ;
    %wait E_000000000086f140;
    %fork t_1, S_0000000000842b10;
    %jmp t_0;
    .scope S_0000000000842b10;
t_1 ;
    %load/vec4 v00000000008def80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000000873310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %load/vec4 v00000000008de3a0_0;
    %parti/s 1, 0, 2;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000000000086e3f0_0;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v00000000008de3a0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 10, 0, 2;
    %ix/load 6, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v00000000008de3a0_0;
    %parti/s 16, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 11, 0, 2;
    %ix/load 6, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v00000000008de3a0_0;
    %parti/s 8, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 12, 0, 2;
    %ix/load 6, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v00000000008de3a0_0;
    %parti/s 4, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 13, 0, 2;
    %ix/load 6, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v00000000008de3a0_0;
    %parti/s 2, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 14, 0, 2;
    %ix/load 6, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 6;
    %ix/vec4 4;
    %assign/vec4/off/d v00000000008de440_0, 4, 5;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.0 ;
    %end;
    .scope S_0000000000880dd0;
t_0 %join;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000880dd0;
T_2 ;
    %wait E_000000000086f140;
    %fork t_3, S_0000000000880f60;
    %jmp t_2;
    .scope S_0000000000880f60;
t_3 ;
    %load/vec4 v00000000008de4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000873270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %part/u 1;
    %pad/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 10, 0, 2;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 11, 0, 2;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 16;
    %pad/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 12, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 8;
    %pad/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 13, 0, 2;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 4;
    %pad/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v00000000008de440_0;
    %load/vec4 v000000000086e3f0_0;
    %parti/s 14, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %part/u 2;
    %pad/u 32;
    %assign/vec4 v00000000008debc0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.0 ;
    %end;
    .scope S_0000000000880dd0;
t_2 %join;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000087e6e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008de8a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000000000087e6e0;
T_4 ;
    %delay 4, 0;
    %load/vec4 v00000000008de8a0_0;
    %inv;
    %assign/vec4 v00000000008de8a0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000087e6e0;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "sram_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000087e6e0 {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0250_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 393131, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 393131, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 178, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 2, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 12, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008de940_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008de9e0_0, 0, 32;
    %pushi/vec4 1, 0, 15;
    %store/vec4 v00000000008deda0_0, 0, 15;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008e0cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008df530_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sram_tb.v";
    "./unit_sram_reduced.v";
    "./unit_sram.v";
