$date
  Mon Sep 12 13:54:13 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # f $end
$scope module t0 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & f $end
$var reg 1 ' synthesized_wire_0 $end
$var reg 1 ( synthesized_wire_1 $end
$var reg 1 ) synthesized_wire_2 $end
$var reg 1 * synthesized_wire_3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
1'
1(
1)
0*
#25000000
1"
0#
1%
0&
0(
0)
#50000000
0"
1#
0%
1&
1(
1)
#75000000
1!
0#
1$
0&
0'
0)
#100000000
0!
1#
0$
1&
1'
1)
#125000000
1"
0#
1%
0&
0(
0)
#150000000
1!
1#
1$
1&
0'
1*
#175000000
0!
0#
0$
0&
1'
0*
