--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0 (SLICE_X94Y105.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.BQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9
    SLICE_X95Y108.B2     net (fanout=2)        0.725   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<9>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.986ns logic, 2.032ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X95Y108.B1     net (fanout=3)        0.717   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.986ns logic, 2.024ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.CQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10
    SLICE_X95Y108.B4     net (fanout=3)        0.528   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_0
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.986ns logic, 1.835ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1 (SLICE_X94Y105.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.BQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9
    SLICE_X95Y108.B2     net (fanout=2)        0.725   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<9>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.986ns logic, 2.032ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X95Y108.B1     net (fanout=3)        0.717   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.986ns logic, 2.024ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.CQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10
    SLICE_X95Y108.B4     net (fanout=3)        0.528   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_1
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.986ns logic, 1.835ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2 (SLICE_X94Y105.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.BQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_9
    SLICE_X95Y108.B2     net (fanout=2)        0.725   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<9>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.986ns logic, 2.032ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.AQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_8
    SLICE_X95Y108.B1     net (fanout=3)        0.717   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<8>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.986ns logic, 2.024ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.720 - 0.781)
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 4.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y110.CQ     Tcko                  0.337   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr_10
    SLICE_X95Y108.B4     net (fanout=3)        0.528   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr<10>
    SLICE_X95Y108.B      Tilo                  0.068   system/mac_rx_data<2><7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o<10>_SW0
    SLICE_X94Y108.A2     net (fanout=2)        0.840   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/N01
    SLICE_X94Y108.A      Tilo                  0.068   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_data_reg<7>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv1
    SLICE_X94Y105.SR     net (fanout=4)        0.467   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_ctr[10]_GND_98_o_equal_1_o_inv
    SLICE_X94Y105.CLK    Tsrck                 0.513   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/testdone_f_2
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.986ns logic, 1.835ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X94Y107.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y107.AQ     Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X94Y107.A5     net (fanout=2)        0.080   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X94Y107.CLK    Tah         (-Th)     0.055   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X93Y113.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y113.BQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X93Y113.B4     net (fanout=2)        0.097   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X93Y113.CLK    Tah         (-Th)     0.057   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X36Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y103.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X36Y103.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X36Y103.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.499ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0 (SLICE_X67Y74.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.868 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y108.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y123.A1     net (fanout=138)      1.552   system/mac_rx_valid<2>
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (0.919ns logic, 6.457ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.868 - 1.021)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y124.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41
    SLICE_X80Y112.A3     net (fanout=2)        2.107   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (0.767ns logic, 5.390ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.868 - 1.026)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y123.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_0
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (0.835ns logic, 5.095ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1 (SLICE_X67Y74.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.868 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y108.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y123.A1     net (fanout=138)      1.552   system/mac_rx_valid<2>
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (0.919ns logic, 6.457ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.868 - 1.021)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y124.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41
    SLICE_X80Y112.A3     net (fanout=2)        2.107   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (0.767ns logic, 5.390ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.868 - 1.026)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y123.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_1
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (0.835ns logic, 5.095ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2 (SLICE_X67Y74.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.868 - 0.956)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y108.AMUX   Tshcko                0.465   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X92Y123.A1     net (fanout=138)      1.552   system/mac_rx_valid<2>
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (0.919ns logic, 6.457ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.157ns (Levels of Logic = 1)
  Clock Path Skew:      -0.153ns (0.868 - 1.021)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y124.DQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask_41
    SLICE_X80Y112.A3     net (fanout=2)        2.107   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_mask<41>
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      6.157ns (0.767ns logic, 5.390ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 2)
  Clock Path Skew:      -0.158ns (0.868 - 1.026)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y123.AQ     Tcko                  0.381   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A5     net (fanout=1)        0.190   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X92Y123.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X80Y112.A5     net (fanout=534)      1.622   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X80Y112.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv1
    SLICE_X67Y74.CE      net (fanout=18)       3.283   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/_n0383_inv
    SLICE_X67Y74.CLK     Tceck                 0.318   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<3>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data_2
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (0.835ns logic, 5.095ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.462 - 0.309)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X80Y135.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<7>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_6
    RAMB36_X5Y27.DIADI6     net (fanout=1)        0.261   system/phy_en.phy_ipb_ctrl/udp_if/dia<6>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.178ns (-0.083ns logic, 0.261ns route)
                                                          (-46.6% logic, 146.6% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAMB36_X5Y27.DIADI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.179ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.462 - 0.312)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2 to system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X82Y134.CQ        Tcko                  0.115   system/phy_en.phy_ipb_ctrl/udp_if/dia<3>
                                                          system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_mux/dia_2
    RAMB36_X5Y27.DIADI2     net (fanout=1)        0.262   system/phy_en.phy_ipb_ctrl/udp_if/dia<2>
    RAMB36_X5Y27.CLKARDCLKL Trckd_DIA   (-Th)     0.198   system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
                                                          system/phy_en.phy_ipb_ctrl/udp_if/internal_ram/Mram_ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.179ns (-0.083ns logic, 0.262ns route)
                                                          (-46.4% logic, 146.4% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y1.PHYEMACRXCHARISCOMMA), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/rxchariscomma_r (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.355 - 0.318)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/rxchariscomma_r to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    Location                        Delay type         Delay(ns)  Physical Resource
                                                                  Logical Resource(s)
    ------------------------------------------------------------  -------------------
    SLICE_X96Y98.BQ                 Tcko                  0.115   system/phy_en.phy_eth/sgmii/rxdisperr_r
                                                                  system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACRXCHARISCOMMA net (fanout=1)        0.237   system/phy_en.phy_eth/sgmii/rxchariscomma_r
    TEMAC_X0Y1.PHYEMACGTXCLK        Tmacckd_COMMA(-Th)     0.281   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
                                                                  system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/v6_emac
    ------------------------------------------------------------  ---------------------------
    Total                                                 0.071ns (-0.166ns logic, 0.237ns route)
                                                                  (-233.8% logic, 333.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13442 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.668ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (SLICE_X76Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y58.A2      net (fanout=136)      1.720   system/mac_rx_valid<0>
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.842ns logic, 5.628ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.138ns (0.865 - 1.003)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (0.801ns logic, 4.098ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y108.A3     net (fanout=136)      2.371   system/mac_rx_valid<0>
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.774ns logic, 2.981ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (SLICE_X76Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y58.A2      net (fanout=136)      1.720   system/mac_rx_valid<0>
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.842ns logic, 5.628ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.138ns (0.865 - 1.003)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (0.801ns logic, 4.098ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y108.A3     net (fanout=136)      2.371   system/mac_rx_valid<0>
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_11
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.774ns logic, 2.981ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (SLICE_X76Y110.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.470ns (Levels of Logic = 2)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X88Y58.A2      net (fanout=136)      1.720   system/mac_rx_valid<0>
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      6.470ns (0.842ns logic, 5.628ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.899ns (Levels of Logic = 2)
  Clock Path Skew:      -0.138ns (0.865 - 1.003)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A5      net (fanout=1)        0.190   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
    SLICE_X88Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset_buf.reset_latch
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X79Y108.A2     net (fanout=530)      3.298   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (0.801ns logic, 4.098ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Clock Path Skew:      -0.163ns (0.865 - 1.028)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y74.AMUX    Tshcko                0.422   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X79Y108.A3     net (fanout=136)      2.371   system/mac_rx_valid<0>
    SLICE_X79Y108.A      Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv1
    SLICE_X76Y110.CE     net (fanout=6)        0.610   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/_n0030_inv
    SLICE_X76Y110.CLK    Tceck                 0.284   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask<15>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/resend/resend_pkt_id_block.pkt_mask_13
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.774ns logic, 2.981ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.DMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_7
    GTXE1_X0Y9.TXDATA7   net (fanout=1)        0.935   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<7>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.445ns (-0.490ns logic, 0.935ns route)
                                                       (-110.1% logic, 210.1% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (GTXE1_X0Y9.TXDATA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 0)
  Clock Path Skew:      0.427ns (1.151 - 0.724)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6 to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y88.CMUX    Tshcko                0.375   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<3>
                                                       system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r_6
    GTXE1_X0Y9.TXDATA6   net (fanout=1)        0.942   system/amc_p0_en.amc_p0_eth/basex/mgt_tx_data_r<6>
    GTXE1_X0Y9.TXUSRCLK2 Tgtxckc_TXDATA(-Th)     0.865   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (-0.490ns logic, 0.942ns route)
                                                       (-108.4% logic, 208.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.int_data_int_0 (SLICE_X90Y79.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.int_data_int_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.502 - 0.399)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.int_data_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y81.BQ      Tcko                  0.115   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.payload_len<9>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.payload_len_8
    SLICE_X90Y79.A6      net (fanout=2)        0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.payload_len<8>
    SLICE_X90Y79.CLK     Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/int_data_payload<2>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/Mmux_GND_185_o_address[5]_mux_50_OUT11
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/payload/do_cksum.int_data_int_0
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.039ns logic, 0.098ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y61.D2      net (fanout=22)       2.228   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y61.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.300   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (0.723ns logic, 3.528ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y61.D4      net (fanout=23)       2.036   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y61.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.300   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.806ns logic, 3.336ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     21.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.152ns (1.603 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       3.164   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.454ns logic, 3.164ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X31Y61.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.481 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y61.D2      net (fanout=22)       2.228   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X31Y61.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y61.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y61.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.723ns logic, 2.490ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.030ns (1.481 - 1.451)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BMUX   Tshcko                0.420   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y61.D4      net (fanout=23)       2.036   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y61.D       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y61.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X31Y61.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      3.104ns (0.806ns logic, 2.298ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X29Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y103.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y103.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_10
    SLICE_X29Y103.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_14 (SLICE_X29Y104.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_14 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_14 to system/cdce_synch/cdce_control.timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y104.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/cdce_control.timer_14
    SLICE_X29Y104.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_14
    SLICE_X29Y104.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_15
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT61
                                                       system/cdce_synch/cdce_control.timer_14
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_0 (SLICE_X28Y100.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_0 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_0 to system/cdce_synch/cdce_control.timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y100.AQ     Tcko                  0.115   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_0
    SLICE_X28Y100.A5     net (fanout=3)        0.072   system/cdce_synch/cdce_control.timer_0
    SLICE_X28Y100.CLK    Tah         (-Th)     0.076   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT12
                                                       system/cdce_synch/cdce_control.timer_0
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y0.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3310 paths analyzed, 2040 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.634ns.
--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y1.ADDRBWRADDRL9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.500 - 1.510)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X36Y37.AMUX         Tshcko                0.465   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X4Y1.ADDRBWRADDRL9 net (fanout=10)       3.644   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X4Y1.CLKBWRCLKL    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           4.589ns (0.945ns logic, 3.644ns route)
                                                            (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y1.ADDRBWRADDRU9), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.589ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (1.500 - 1.510)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X36Y37.AMUX         Tshcko                0.465   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<7>
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR
    RAMB36_X4Y1.ADDRBWRADDRU9 net (fanout=10)       3.644   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<4>
    RAMB36_X4Y1.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           4.589ns (0.945ns logic, 3.644ns route)
                                                            (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X4Y1.ADDRBWRADDRU6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          6.250ns
  Data Path Delay:      4.505ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (1.500 - 1.512)
  Source Clock:         usr/fabric_clk rising at 0.000ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X39Y37.BQ           Tcko                  0.337   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<3>
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR
    RAMB36_X4Y1.ADDRBWRADDRU6 net (fanout=10)       3.688   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iCAP_WR_ADDR<1>
    RAMB36_X4Y1.CLKBWRCLKU    Trcck_ADDRB           0.480   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                            usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ------------------------------------------------------  ---------------------------
    Total                                           4.505ns (0.817ns logic, 3.688ns route)
                                                            (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ipb_vfat2_inst/rx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y1.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/gtx_rx_mux_inst/vfat2_data_o_19 (FF)
  Destination:          usr/ipb_vfat2_inst/rx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.167ns (Levels of Logic = 0)
  Clock Path Skew:      0.144ns (0.544 - 0.400)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/gtx_rx_mux_inst/vfat2_data_o_19 to usr/ipb_vfat2_inst/rx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y3.DQ      Tcko                  0.115   usr/vfat2_rx_data<19>
                                                       usr/gtx_rx_mux_inst/vfat2_data_o_19
    RAMB18_X5Y1.DIBDI3   net (fanout=2)        0.250   usr/vfat2_rx_data<19>
    RAMB18_X5Y1.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/ipb_vfat2_inst/rx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/ipb_vfat2_inst/rx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.167ns (-0.083ns logic, 0.250ns route)
                                                       (-49.7% logic, 149.7% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y1.DIBDI9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.565 - 0.422)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X32Y6.BMUX       Tshcko                0.148   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<83>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF
    RAMB36_X2Y1.DIBDI9     net (fanout=1)        0.219   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<81>
    RAMB36_X2Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.169ns (-0.050ns logic, 0.219ns route)
                                                         (-29.6% logic, 129.6% route)

--------------------------------------------------------------------------------

Paths for end point usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X1Y1.DIBDI16), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF (FF)
  Destination:          usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.150ns (0.548 - 0.398)
  Source Clock:         usr/fabric_clk rising at 6.250ns
  Destination Clock:    usr/fabric_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF to usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X22Y7.BMUX       Tshcko                0.148   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<145>
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF
    RAMB36_X1Y1.DIBDI16    net (fanout=1)        0.227   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/iDATA<143>
    RAMB36_X1Y1.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                         usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    ---------------------------------------------------  ---------------------------
    Total                                        0.177ns (-0.050ns logic, 0.227ns route)
                                                         (-28.2% logic, 128.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx1_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y1.TXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/high_speed_gtx0_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y0.RXUSRCLK2
  Clock network: usr/fabric_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X41Y61.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0531<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X25Y60.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.121ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (SLICE_X76Y28.SR), 508 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.174ns (Levels of Logic = 9)
  Clock Path Skew:      -1.742ns (1.517 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.D2       net (fanout=4)        3.910   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X92Y8.D        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X76Y28.SR      net (fanout=1)        1.747   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X76Y28.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     19.174ns (1.534ns logic, 17.640ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      19.090ns (Levels of Logic = 9)
  Clock Path Skew:      -1.742ns (1.517 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.D2       net (fanout=4)        3.910   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X92Y8.D        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X76Y28.SR      net (fanout=1)        1.747   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X76Y28.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     19.090ns (1.534ns logic, 17.556ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.972ns (Levels of Logic = 9)
  Clock Path Skew:      -1.742ns (1.517 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/glib_pll_clkout_31_25_c rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.D2       net (fanout=4)        3.910   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X92Y8.D        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                       system/sram2_if/sramInterfaceIoControl/_n00741
    SLICE_X76Y28.SR      net (fanout=1)        1.747   system/sram2_if/sramInterfaceIoControl/_n0074
    SLICE_X76Y28.CLK     Tsrck                 0.455   system/ipb_from_slaves[2]_ipb_ack
                                                       system/sram2_if/sramInterfaceIoControl/IPBUS_ACK_O
    -------------------------------------------------  ---------------------------
    Total                                     18.972ns (1.534ns logic, 17.438ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X51Y68.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.798ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.798ns (1.846ns logic, 16.952ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.714ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.714ns (1.846ns logic, 16.868ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.596ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     18.596ns (1.846ns logic, 16.750ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X51Y68.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.798ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.798ns (1.846ns logic, 16.952ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.714ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.714ns (1.846ns logic, 16.868ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      18.596ns (Levels of Logic = 11)
  Clock Path Skew:      -0.176ns (3.083 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.B3      net (fanout=39)       1.459   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X64Y52.BMUX    Tilo                  0.198   system/mac_addr<27>
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X61Y52.B2      net (fanout=1)        0.854   system/ipb_fabric/N36
    SLICE_X61Y52.B       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C5      net (fanout=33)       0.429   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X61Y52.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X43Y82.B3      net (fanout=4)        2.172   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X43Y82.BMUX    Tilo                  0.186   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X43Y82.A2      net (fanout=7)        0.604   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X43Y82.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1986_o11
    SLICE_X43Y84.B2      net (fanout=7)        0.726   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1986_o
    SLICE_X43Y84.B       Tilo                  0.068   system/sram2_if/sramInterface/control_process.counter<0>
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X51Y68.SR      net (fanout=15)       1.467   system/sram2_if/sramInterface/_n0147
    SLICE_X51Y68.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     18.596ns (1.846ns logic, 16.750ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_18 (SLICE_X60Y60.B3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.325ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.473 - 1.383)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X60Y60.A5      net (fanout=69)       0.140   system/ipb_arb/src<0>
    SLICE_X60Y60.A       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X60Y60.B3      net (fanout=8)        0.130   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.325ns (0.055ns logic, 0.270ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.473 - 1.383)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X60Y60.A4      net (fanout=68)       0.170   system/ipb_arb/src<1>
    SLICE_X60Y60.A       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X60Y60.B3      net (fanout=8)        0.130   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.055ns logic, 0.300ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.184ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (1.473 - 1.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_18 to system/sram2_if/sramInterface/ADDR_O_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y65.CQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_18
    SLICE_X60Y60.A1      net (fanout=2)        0.288   system/ipb_from_masters[2]_ipb_addr<18>
    SLICE_X60Y60.A       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr101
    SLICE_X60Y60.B3      net (fanout=8)        0.130   user_ipb_mosi[0]_ipb_addr<18>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O101
                                                       system/sram2_if/sramInterface/ADDR_O_18
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.055ns logic, 0.418ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/ADDR_O_19 (SLICE_X60Y60.D3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.058ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.084ns (1.473 - 1.389)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/trans/sm/addr_19 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y65.DQ      Tcko                  0.098   system/ipb_from_masters[2]_ipb_addr<19>
                                                       system/phy_en.phy_ipb_ctrl/trans/sm/addr_19
    SLICE_X60Y60.C6      net (fanout=2)        0.162   system/ipb_from_masters[2]_ipb_addr<19>
    SLICE_X60Y60.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X60Y60.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (0.055ns logic, 0.292ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.473 - 1.383)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X60Y60.C4      net (fanout=69)       0.169   system/ipb_arb/src<0>
    SLICE_X60Y60.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X60Y60.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.055ns logic, 0.299ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/ADDR_O_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 2)
  Clock Path Skew:      0.090ns (1.473 - 1.383)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/ADDR_O_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.CQ      Tcko                  0.098   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X60Y60.C2      net (fanout=68)       0.234   system/ipb_arb/src<1>
    SLICE_X60Y60.C       Tilo                  0.034   system/sram_w[2]_addr<19>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr111
    SLICE_X60Y60.D3      net (fanout=5)        0.130   user_ipb_mosi[0]_ipb_addr<19>
    SLICE_X60Y60.CLK     Tah         (-Th)     0.077   system/sram_w[2]_addr<19>
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_ADDR_O111
                                                       system/sram2_if/sramInterface/ADDR_O_19
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.055ns logic, 0.364ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/control_process.readCounter_0 (SLICE_X40Y83.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/sramInterface/control_process.readState_FSM_FFd2 (FF)
  Destination:          system/sram2_if/sramInterface/control_process.readCounter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/sramInterface/control_process.readState_FSM_FFd2 to system/sram2_if/sramInterface/control_process.readCounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y83.BQ      Tcko                  0.098   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
                                                       system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X40Y83.A6      net (fanout=8)        0.063   system/sram2_if/sramInterface/control_process.readState_FSM_FFd2
    SLICE_X40Y83.CLK     Tah         (-Th)     0.076   system/sram2_if/sramInterface/control_process.readCounter<1>
                                                       system/sram2_if/sramInterface/Mcount_control_process.readCounter_xor<0>11
                                                       system/sram2_if/sramInterface/control_process.readCounter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.022ns logic, 0.063ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X41Y61.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3555124 paths analyzed, 11911 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.794ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y13.WEAU0), 7328 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.740ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU0      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.740ns (1.980ns logic, 23.760ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.667ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X95Y9.C5          net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y39.A2         net (fanout=7)        2.930   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU0      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.667ns (1.980ns logic, 23.687ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.581ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.CMUX       Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack1
    SLICE_X73Y43.A5         net (fanout=13)       0.448   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU0      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.581ns (2.103ns logic, 23.478ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y13.WEAU1), 7328 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.740ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU1      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.740ns (1.980ns logic, 23.760ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.667ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X95Y9.C5          net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y39.A2         net (fanout=7)        2.930   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU1      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.667ns (1.980ns logic, 23.687ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.581ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.CMUX       Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack1
    SLICE_X73Y43.A5         net (fanout=13)       0.448   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU1      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.581ns (2.103ns logic, 23.478ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAMB36_X4Y13.WEAU2), 7328 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.740ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU2      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.740ns (1.980ns logic, 23.760ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.667ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X95Y9.C5          net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y39.A2         net (fanout=7)        2.930   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.C          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next11
    SLICE_X73Y43.A1         net (fanout=3)        0.730   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rx_next1
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU2      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.667ns (1.980ns logic, 23.687ns route)
                                                          (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      25.581ns (Levels of Logic = 13)
  Clock Path Skew:      0.031ns (0.983 - 0.952)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X62Y60.AQ         Tcko                  0.337   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X92Y9.C2          net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y39.A3         net (fanout=7)        2.957   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y39.A          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1_SW0
    SLICE_X67Y39.B3         net (fanout=1)        0.335   system/ipb_usr_fabric/N2
    SLICE_X67Y39.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o1
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B4         net (fanout=2)        0.545   system/ipb_usr_fabric/GND_364_o_INV_995_o1
    SLICE_X67Y44.B          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_962_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o21
    SLICE_X63Y45.D2         net (fanout=2)        0.976   system/ipb_usr_fabric/GND_364_o_INV_995_o2
    SLICE_X63Y45.D          Tilo                  0.068   system/ipb_usr_fabric/GND_364_o_INV_995_o
                                                          system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.A3         net (fanout=2)        0.730   system/ipb_usr_fabric/GND_364_o_INV_995_o
    SLICE_X67Y45.AMUX       Tilo                  0.182   system/ipb_from_slaves[5]_ipb_rdata<15>
                                                          system/ipb_usr_fabric/Mmux_n024112
    SLICE_X92Y8.A3          net (fanout=13)       3.570   system/ipb_usr_fabric/n0241<0>
    SLICE_X92Y8.A           Tilo                  0.068   usr/ipb_vfat2_inst/data_in<29>
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X92Y8.B3          net (fanout=5)        0.351   user_ipb_mosi[2]_ipb_strobe
    SLICE_X92Y8.BMUX        Tilo                  0.198   usr/ipb_vfat2_inst/data_in<29>
                                                          usr/ipb_vfat2_inst/ipb_miso_o_ipb_ack1
    SLICE_X62Y57.A5         net (fanout=1)        2.807   user_ipb_miso[2]_ipb_ack
    SLICE_X62Y57.A          Tilo                  0.068   system/ipb_sys_regs/mux15_9
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X71Y42.C5         net (fanout=11)       1.959   system/ipb_from_fabric_ipb_ack
    SLICE_X71Y42.CMUX       Tilo                  0.191   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/_n0272_inv
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack1
    SLICE_X73Y43.A5         net (fanout=13)       0.448   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/ack
    SLICE_X73Y43.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B2         net (fanout=1)        0.587   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we1
    SLICE_X73Y43.B          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_write
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/tx_we2
    SLICE_X90Y46.A2         net (fanout=7)        1.434   system/amc_p0_en.amc_p0_ipb_ctrl/trans/tx_we
    SLICE_X90Y46.A          Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y13.WEAU2      net (fanout=64)       1.929   system/amc_p0_en.amc_p0_ipb_ctrl/trans_out_we
    RAMB36_X4Y13.CLKARDCLKU Trcck_WEA             0.515   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
                                                          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram8
    ----------------------------------------------------  ---------------------------
    Total                                        25.581ns (2.103ns logic, 23.478ns route)
                                                          (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y3.DIBDI3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_vfat2_inst/data_in_19 (FF)
  Destination:          usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.168ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.543 - 0.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_vfat2_inst/data_in_19 to usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y8.DQ       Tcko                  0.098   usr/ipb_vfat2_inst/data_in<19>
                                                       usr/ipb_vfat2_inst/data_in_19
    RAMB18_X5Y3.DIBDI3   net (fanout=1)        0.268   usr/ipb_vfat2_inst/data_in<19>
    RAMB18_X5Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.168ns (-0.100ns logic, 0.268ns route)
                                                       (-59.5% logic, 159.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y3.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.024ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_vfat2_inst/data_in_17 (FF)
  Destination:          usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.543 - 0.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_vfat2_inst/data_in_17 to usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y8.BQ       Tcko                  0.098   usr/ipb_vfat2_inst/data_in<19>
                                                       usr/ipb_vfat2_inst/data_in_17
    RAMB18_X5Y3.DIBDI1   net (fanout=1)        0.269   usr/ipb_vfat2_inst/data_in<17>
    RAMB18_X5Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (-0.100ns logic, 0.269ns route)
                                                       (-59.2% logic, 159.2% route)

--------------------------------------------------------------------------------

Paths for end point usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X5Y3.DIBDI2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/ipb_vfat2_inst/data_in_18 (FF)
  Destination:          usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.145ns (0.543 - 0.398)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/ipb_vfat2_inst/data_in_18 to usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y8.CQ       Tcko                  0.098   usr/ipb_vfat2_inst/data_in<19>
                                                       usr/ipb_vfat2_inst/data_in_18
    RAMB18_X5Y3.DIBDI2   net (fanout=1)        0.270   usr/ipb_vfat2_inst/data_in<18>
    RAMB18_X5Y3.CLKBWRCLKTrckd_DIA   (-Th)     0.198   usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       usr/ipb_vfat2_inst/tx_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (-0.100ns logic, 0.270ns route)
                                                       (-58.8% logic, 158.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y26.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X4Y9.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X3Y25.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1639 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.116ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_4 (SLICE_X52Y59.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.725ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y59.B2      net (fanout=70)       2.070   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     17.725ns (1.205ns logic, 16.520ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.641ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y59.B2      net (fanout=70)       2.070   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     17.641ns (1.205ns logic, 16.436ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_4 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.523ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y59.B2      net (fanout=70)       2.070   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<5>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT311
                                                       system/sram1_if/sramInterface/data_i_r_4
    -------------------------------------------------  ---------------------------
    Total                                     17.523ns (1.205ns logic, 16.318ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_6 (SLICE_X53Y59.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.722ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y59.B2      net (fanout=70)       2.067   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<7>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram1_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     17.722ns (1.205ns logic, 16.517ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.971ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.638ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y59.B2      net (fanout=70)       2.067   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<7>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram1_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     17.638ns (1.205ns logic, 16.433ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_6 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.520ns (Levels of Logic = 11)
  Clock Path Skew:      -0.186ns (3.073 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X53Y59.B2      net (fanout=70)       2.067   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X53Y59.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<7>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT331
                                                       system/sram1_if/sramInterface/data_i_r_6
    -------------------------------------------------  ---------------------------
    Total                                     17.520ns (1.205ns logic, 16.315ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_0 (SLICE_X52Y58.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.597ns (Levels of Logic = 11)
  Clock Path Skew:      -0.184ns (3.075 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X92Y9.C2       net (fanout=69)       4.850   system/ipb_arb/src<0>
    SLICE_X92Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<26>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr21
    SLICE_X67Y38.B1      net (fanout=7)        2.843   user_ipb_mosi[0]_ipb_addr<10>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y58.B2      net (fanout=70)       1.942   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y58.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT11
                                                       system/sram1_if/sramInterface/data_i_r_0
    -------------------------------------------------  ---------------------------
    Total                                     17.597ns (1.205ns logic, 16.392ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.513ns (Levels of Logic = 11)
  Clock Path Skew:      -0.184ns (3.075 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.C5       net (fanout=69)       4.804   system/ipb_arb/src<0>
    SLICE_X95Y9.C        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr41
    SLICE_X67Y38.B2      net (fanout=7)        2.805   user_ipb_mosi[0]_ipb_addr<12>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y58.B2      net (fanout=70)       1.942   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y58.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT11
                                                       system/sram1_if/sramInterface/data_i_r_0
    -------------------------------------------------  ---------------------------
    Total                                     17.513ns (1.205ns logic, 16.308ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_0 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.395ns (Levels of Logic = 11)
  Clock Path Skew:      -0.184ns (3.075 - 3.259)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.AQ      Tcko                  0.337   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X95Y9.B5       net (fanout=69)       4.810   system/ipb_arb/src<0>
    SLICE_X95Y9.B        Tilo                  0.068   usr/ipb_vfat2_inst/data_in<28>
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr31
    SLICE_X67Y38.B5      net (fanout=7)        2.681   user_ipb_mosi[0]_ipb_addr<11>
    SLICE_X67Y38.B       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A6      net (fanout=2)        0.116   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
    SLICE_X67Y38.A       Tilo                  0.068   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o2
                                                       system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o5
    SLICE_X63Y47.A6      net (fanout=7)        0.986   system/ipb_fabric/GND_362_o_GND_362_o_OR_425_o
    SLICE_X63Y47.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X63Y47.D3      net (fanout=1)        0.446   system/ipb_fabric/N01
    SLICE_X63Y47.D       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>6
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A2      net (fanout=39)       1.963   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X62Y58.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/rmw_input<22>
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A3      net (fanout=33)       1.267   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X53Y46.A       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X53Y46.B3      net (fanout=4)        0.341   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X53Y46.BMUX    Tilo                  0.186   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X50Y38.B5      net (fanout=7)        0.626   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X50Y38.B       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1985_o11
    SLICE_X48Y47.A2      net (fanout=3)        1.012   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1985_o
    SLICE_X48Y47.A       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X52Y58.B2      net (fanout=70)       1.942   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X52Y58.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<1>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT11
                                                       system/sram1_if/sramInterface/data_i_r_0
    -------------------------------------------------  ---------------------------
    Total                                     17.395ns (1.205ns logic, 16.190ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_26 (SLICE_X48Y61.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.478 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X48Y61.B4      net (fanout=75)       0.257   system/regs_from_ipbus<8><0>
    SLICE_X48Y61.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<27>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT191
                                                       system/sram1_if/sramInterface/data_i_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.041ns logic, 0.257ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_31 (SLICE_X50Y62.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.480 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X50Y62.D6      net (fanout=75)       0.262   system/regs_from_ipbus<8><0>
    SLICE_X50Y62.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT251
                                                       system/sram1_if/sramInterface/data_i_r_31
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.041ns logic, 0.262ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_20 (SLICE_X48Y60.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.476 - 1.391)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.098   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X48Y60.B6      net (fanout=75)       0.270   system/regs_from_ipbus<8><0>
    SLICE_X48Y60.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<21>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT131
                                                       system/sram1_if/sramInterface/data_i_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.041ns logic, 0.270ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/n0531<0>/SR
  Logical resource: system/sram1_if/bist/ERRORCOUNTER_O_0/SR
  Location pin: SLICE_X25Y60.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.299ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y85.C6), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.196ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X60Y86.B2      net (fanout=1)        0.730   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.432   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y85.B6      net (fanout=1)        0.244   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y85.A2      net (fanout=2)        0.471   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.C6      net (fanout=1)        0.463   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (0.856ns logic, 2.340ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.129ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.909 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y82.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y86.C3      net (fanout=1)        0.740   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.461   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y85.A5      net (fanout=2)        0.433   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.C6      net (fanout=1)        0.463   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (0.682ns logic, 2.447ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.113ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y88.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y86.C1      net (fanout=4)        0.724   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.461   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y85.A5      net (fanout=2)        0.433   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y85.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.C6      net (fanout=1)        0.463   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.113ns (0.682ns logic, 2.431ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y85.C5), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.051ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y86.BQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X60Y86.B2      net (fanout=1)        0.730   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<9>
    SLICE_X60Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y86.C5      net (fanout=1)        0.432   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y86.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y85.B6      net (fanout=1)        0.244   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y85.D2      net (fanout=2)        0.483   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X61Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.856ns logic, 2.195ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.988ns (Levels of Logic = 5)
  Clock Path Skew:      -0.062ns (0.909 - 0.971)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y82.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_1
    SLICE_X61Y86.C3      net (fanout=1)        0.740   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<1>
    SLICE_X61Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.461   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y85.D5      net (fanout=2)        0.449   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X61Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.682ns logic, 2.306ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.972ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.909 - 0.968)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y88.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X61Y86.C1      net (fanout=4)        0.724   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X61Y86.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/iface/rxf<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X60Y86.C3      net (fanout=1)        0.461   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o1
    SLICE_X60Y86.C       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A3      net (fanout=1)        0.350   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
    SLICE_X60Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o12
    SLICE_X61Y85.D5      net (fanout=2)        0.449   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o2
    SLICE_X61Y85.D       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X61Y85.C5      net (fanout=1)        0.306   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.682ns logic, 2.290ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (SLICE_X64Y91.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.BQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_9
    SLICE_X65Y90.C6      net (fanout=1)        0.714   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<9>
    SLICE_X65Y90.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.D4      net (fanout=1)        0.643   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y90.DMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B6      net (fanout=1)        0.505   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y91.B6      net (fanout=2)        0.246   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y91.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X64Y91.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X64Y91.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.033ns (0.801ns logic, 2.232ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.879ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.891 - 0.950)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y91.CQ      Tcko                  0.337   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_10
    SLICE_X65Y90.C2      net (fanout=4)        0.604   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<10>
    SLICE_X65Y90.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.D4      net (fanout=1)        0.643   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y90.DMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B6      net (fanout=1)        0.505   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y91.B6      net (fanout=2)        0.246   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y91.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X64Y91.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X64Y91.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.757ns logic, 2.122ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.899ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.089 - 0.111)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y90.CQ      Tcko                  0.381   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X65Y90.C1      net (fanout=1)        0.580   system/gbt_phase_monitoring/fmc1_cdce_pm/n0027<10>
    SLICE_X65Y90.C       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X65Y90.D4      net (fanout=1)        0.643   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X65Y90.DMUX    Tilo                  0.186   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<27>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B6      net (fanout=1)        0.505   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X65Y91.B       Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/arp.pkt_data<31>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X64Y91.B6      net (fanout=2)        0.246   system/gbt_phase_monitoring/fmc1_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X64Y91.B       Tilo                  0.068   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o12
    SLICE_X64Y91.A6      net (fanout=1)        0.124   system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o11
    SLICE_X64Y91.CLK     Tas                   0.030   system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2561_o13
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      2.899ns (0.801ns logic, 2.098ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (SLICE_X64Y89.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.445 - 0.410)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y89.AQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_0
    SLICE_X64Y89.AI      net (fanout=2)        0.102   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<0>
    SLICE_X64Y89.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.011ns logic, 0.102ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1 (SLICE_X56Y85.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.454 - 0.419)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y85.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    SLICE_X56Y85.CX      net (fanout=1)        0.101   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    SLICE_X56Y85.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (SLICE_X64Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.146ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.445 - 0.410)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1 to system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y89.BQ      Tcko                  0.098   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats_1
    SLICE_X64Y89.AX      net (fanout=2)        0.101   system/gbt_phase_monitoring/fmc1_cdce_pm/monitoring_stats<1>
    SLICE_X64Y89.CLK     Tdh         (-Th)     0.053   system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.146ns (0.045ns logic, 0.101ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y84.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.372ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.628ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y43.C1      net (fanout=3)        2.635   user_mac_addr<3>
    SLICE_X42Y43.CMUX    Tilo                  0.191   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.489   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X49Y43.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (1.248ns logic, 3.124ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.044ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.956ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y43.C1      net (fanout=3)        2.635   user_mac_addr<3>
    SLICE_X42Y43.C       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.493   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.956ns (0.828ns logic, 3.128ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.958ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.958ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y43.C1      net (fanout=3)        1.251   user_mac_addr<3>
    SLICE_X42Y43.CMUX    Tilo                  0.073   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X49Y43.SR      net (fanout=2)        0.193   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X49Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.958ns (0.514ns logic, 1.444ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X49Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.851ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.851ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y43.C1      net (fanout=3)        1.251   user_mac_addr<3>
    SLICE_X42Y43.C       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X49Y43.CLK     net (fanout=2)        0.200   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.400ns logic, 1.451ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.176ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.824ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=3)        2.633   user_mac_addr<2>
    SLICE_X48Y44.AMUX    Tilo                  0.186   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.362   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X50Y44.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (1.181ns logic, 2.995ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.368ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.632ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=3)        2.633   user_mac_addr<2>
    SLICE_X48Y44.A       Tilo                  0.068   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.233   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.632ns (0.766ns logic, 2.866ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.883ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.883ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=3)        1.279   user_mac_addr<2>
    SLICE_X48Y44.AMUX    Tilo                  0.078   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X50Y44.SR      net (fanout=2)        0.139   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X50Y44.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.465ns logic, 1.418ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X50Y44.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.724ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.724ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X48Y44.A4      net (fanout=3)        1.279   user_mac_addr<2>
    SLICE_X48Y44.A       Tilo                  0.034   usr/chipscope_ila_inst/U0/I_NO_D.U_ILA/U_TRIG/trigCondOut
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X50Y44.CLK     net (fanout=2)        0.099   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.346ns logic, 1.378ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.403ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X48Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.597ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.403ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y45.A2      net (fanout=3)        2.726   user_mac_addr<1>
    SLICE_X42Y45.AMUX    Tilo                  0.194   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X48Y43.SR      net (fanout=2)        0.492   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X48Y43.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.403ns (1.185ns logic, 3.218ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X48Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.113ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.887ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y45.A2      net (fanout=3)        2.726   user_mac_addr<1>
    SLICE_X42Y45.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X48Y43.CLK     net (fanout=2)        0.399   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.887ns (0.762ns logic, 3.125ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X48Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.924ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.924ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y45.A2      net (fanout=3)        1.276   user_mac_addr<1>
    SLICE_X42Y45.AMUX    Tilo                  0.075   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X48Y43.SR      net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X48Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.924ns (0.459ns logic, 1.465ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X48Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.788ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.788ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y45.A2      net (fanout=3)        1.276   user_mac_addr<1>
    SLICE_X42Y45.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X48Y43.CLK     net (fanout=2)        0.169   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.343ns logic, 1.445ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.318ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X50Y43.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.682ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y45.A5      net (fanout=3)        2.596   user_mac_addr<0>
    SLICE_X44Y45.AMUX    Tilo                  0.193   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.491   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X50Y43.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.231ns logic, 3.087ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X50Y43.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.201ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.799ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y45.A5      net (fanout=3)        2.596   user_mac_addr<0>
    SLICE_X44Y45.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.394   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.799ns (0.809ns logic, 2.990ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X50Y43.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.943ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.943ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y45.A5      net (fanout=3)        1.253   user_mac_addr<0>
    SLICE_X44Y45.AMUX    Tilo                  0.078   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X50Y43.SR      net (fanout=2)        0.188   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X50Y43.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.502ns logic, 1.441ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X50Y43.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.800ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.800ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y45.A5      net (fanout=3)        1.253   user_mac_addr<0>
    SLICE_X44Y45.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X50Y43.CLK     net (fanout=2)        0.164   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.800ns (0.383ns logic, 1.417ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.132ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X22Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.B2      net (fanout=5)        1.061   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.BMUX    Tilo                  0.197   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X22Y52.SR      net (fanout=2)        0.239   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X22Y52.CLK     Trck                  0.254   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (0.832ns logic, 1.300ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X22Y52.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.255ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.745ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.AQ      Tcko                  0.381   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.B2      net (fanout=5)        1.061   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.B       Tilo                  0.068   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X22Y52.CLK     net (fanout=2)        0.235   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.745ns (0.449ns logic, 1.296ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X22Y52.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.768ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.B2      net (fanout=5)        0.434   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.BMUX    Tilo                  0.075   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X22Y52.SR      net (fanout=2)        0.090   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X22Y52.CLK     Tremck      (-Th)    -0.054   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.768ns (0.244ns logic, 0.524ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X22Y52.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.680ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.680ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y56.AQ      Tcko                  0.115   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X23Y52.B2      net (fanout=5)        0.434   system/regs_from_ipbus<11><12>
    SLICE_X23Y52.B       Tilo                  0.034   system/spi/shiftreg.sck_assertion_edge
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X22Y52.CLK     net (fanout=2)        0.097   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.149ns logic, 0.531ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.544ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.456ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y41.A2      net (fanout=3)        2.979   user_mac_addr<1>
    SLICE_X42Y41.AMUX    Tilo                  0.194   system/sram1_if/bist/addr_r<19>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X43Y41.SR      net (fanout=2)        0.380   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X43Y41.CLK     Trck                  0.297   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.185ns logic, 3.359ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.777ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.223ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y41.A2      net (fanout=3)        2.979   user_mac_addr<1>
    SLICE_X42Y41.A       Tilo                  0.068   system/sram1_if/bist/addr_r<19>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X43Y41.CLK     net (fanout=2)        0.482   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (0.762ns logic, 3.461ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.980ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.980ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y41.A2      net (fanout=3)        1.373   user_mac_addr<1>
    SLICE_X42Y41.AMUX    Tilo                  0.075   system/sram1_if/bist/addr_r<19>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X43Y41.SR      net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X43Y41.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.980ns (0.459ns logic, 1.521ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X43Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.913ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.913ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X42Y41.A2      net (fanout=3)        1.373   user_mac_addr<1>
    SLICE_X42Y41.A       Tilo                  0.034   system/sram1_if/bist/addr_r<19>
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X43Y41.CLK     net (fanout=2)        0.197   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.913ns (0.343ns logic, 1.570ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.235ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X42Y40.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.765ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y40.D3      net (fanout=3)        2.756   user_mac_addr<3>
    SLICE_X42Y40.DMUX    Tilo                  0.181   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X42Y40.SR      net (fanout=2)        0.241   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X42Y40.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.238ns logic, 2.997ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X42Y40.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.922ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y40.D3      net (fanout=3)        2.756   user_mac_addr<3>
    SLICE_X42Y40.D       Tilo                  0.068   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X42Y40.CLK     net (fanout=2)        0.494   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (0.828ns logic, 3.250ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X42Y40.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.915ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.915ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y40.D3      net (fanout=3)        1.304   user_mac_addr<3>
    SLICE_X42Y40.DMUX    Tilo                  0.078   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X42Y40.SR      net (fanout=2)        0.092   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X42Y40.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.915ns (0.519ns logic, 1.396ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X42Y40.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.902ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.902ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X42Y40.D3      net (fanout=3)        1.304   user_mac_addr<3>
    SLICE_X42Y40.D       Tilo                  0.034   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X42Y40.CLK     net (fanout=2)        0.198   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.400ns logic, 1.502ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.152ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X40Y41.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.848ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X45Y41.A5      net (fanout=3)        2.632   user_mac_addr<2>
    SLICE_X45Y41.AMUX    Tilo                  0.193   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X40Y41.SR      net (fanout=2)        0.375   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X40Y41.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.145ns logic, 3.007ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X40Y41.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.255ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X45Y41.A5      net (fanout=3)        2.632   user_mac_addr<2>
    SLICE_X45Y41.A       Tilo                  0.068   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X40Y41.CLK     net (fanout=2)        0.347   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (0.766ns logic, 2.979ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X40Y41.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.867ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.867ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X45Y41.A5      net (fanout=3)        1.278   user_mac_addr<2>
    SLICE_X45Y41.AMUX    Tilo                  0.078   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X40Y41.SR      net (fanout=2)        0.145   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X40Y41.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.444ns logic, 1.423ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X40Y41.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.767ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.767ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X45Y41.A5      net (fanout=3)        1.278   user_mac_addr<2>
    SLICE_X45Y41.A       Tilo                  0.034   system/i2c_s/regs_6_2_C_2
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X40Y41.CLK     net (fanout=2)        0.143   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.767ns (0.346ns logic, 1.421ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.485ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.515ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.485ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y39.A5      net (fanout=3)        2.871   user_mac_addr<0>
    SLICE_X44Y39.AMUX    Tilo                  0.193   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y39.SR      net (fanout=2)        0.383   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y39.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.485ns (1.231ns logic, 3.254ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.841ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.159ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y39.A5      net (fanout=3)        2.871   user_mac_addr<0>
    SLICE_X44Y39.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y39.CLK     net (fanout=2)        0.479   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (0.809ns logic, 3.350ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.014ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      2.014ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y39.A5      net (fanout=3)        1.361   user_mac_addr<0>
    SLICE_X44Y39.AMUX    Tilo                  0.078   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X44Y39.SR      net (fanout=2)        0.151   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X44Y39.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.502ns logic, 1.512ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X44Y39.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.938ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.938ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X44Y39.A5      net (fanout=3)        1.361   user_mac_addr<0>
    SLICE_X44Y39.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X44Y39.CLK     net (fanout=2)        0.194   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (0.383ns logic, 1.555ns route)
                                                       (19.8% logic, 80.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      6.449ns|            0|            0|            0|      3793444|
| TS_clk125_2_n                 |      8.000ns|      4.000ns|      6.449ns|            0|            0|         2456|      3790970|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     21.121ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     25.794ns|          N/A|            0|            0|      3555124|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.116ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.544ns|            0|            0|            0|           18|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      4.372ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.176ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      4.403ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.318ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.132ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      4.544ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      4.235ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      4.152ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      4.485ns|          N/A|            0|            0|            2|            0|
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     19.794ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     19.794ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.299ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.794|         |         |         |
clk125_2_p     |   25.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   25.794|         |         |         |
clk125_2_p     |   25.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    1.128|    1.128|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.141|    1.141|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.107|    1.107|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.048|    1.048|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.134|         |         |         |
xpoint1_clk1_p |    4.134|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    4.134|         |         |         |
xpoint1_clk1_p |    4.134|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3888392 paths, 0 nets, and 50362 connections

Design statistics:
   Minimum period:  25.794ns{1}   (Maximum frequency:  38.769MHz)
   Maximum path delay from/to any node:   4.544ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 25 15:18:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 732 MB



