// Seed: 439298819
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5
  );
  output wire id_6;
  inout wire id_5;
  inout wand id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final $clog2(93);
  ;
  parameter id_8 = 'd0;
  assign id_4 = 1 > 1;
endmodule
