
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf:     file format elf32-littlearm
/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000c101

Program Header:
0x70000001 off    0x000107c4 vaddr 0x000107c4 paddr 0x000107c4 align 2**2
         filesz 0x00000018 memsz 0x00000018 flags r--
    LOAD off    0x00000000 vaddr 0x00000000 paddr 0x00000000 align 2**16
         filesz 0x000107dc memsz 0x000107dc flags r-x
    LOAD off    0x00020100 vaddr 0x10000100 paddr 0x000107dc align 2**16
         filesz 0x0000003c memsz 0x00001a5c flags rw-
    LOAD off    0x00030000 vaddr 0x10000000 paddr 0x10000000 align 2**16
         filesz 0x00000000 memsz 0x00000100 flags rw-
private flags = 5000200: [Version5 EABI] [soft-float ABI]

Sections:
Idx Name               Size      VMA       LMA       File off  Algn  Flags
  0 .text              000047c4  0000c000  0000c000  0000c000  2**2  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.extab         00000000  000107c4  000107c4  0002013c  2**0  CONTENTS
  2 .ARM.exidx         00000018  000107c4  000107c4  000107c4  2**2  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .vector_relocation 00000100  10000000  10000000  00030000  2**0  ALLOC
  4 .data              0000003c  10000100  000107dc  00020100  2**2  CONTENTS, ALLOC, LOAD, DATA
  5 .bss               00001a20  1000013c  00010818  0002013c  2**2  ALLOC
  6 .stack_dummy       000001b0  10001b60  10001b60  00020140  2**3  CONTENTS, READONLY
  7 .ARM.attributes    0000002a  00000000  00000000  000202f0  2**0  CONTENTS, READONLY
  8 .comment           00000079  00000000  00000000  0002031a  2**0  CONTENTS, READONLY
  9 .svc_table         00000004  00000000  00000000  00020393  2**0  CONTENTS, READONLY
 10 .debug_line        00016209  00000000  00000000  00020397  2**0  CONTENTS, READONLY, DEBUGGING
 11 .debug_info        0003a86a  00000000  00000000  000365a0  2**0  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev      00007522  00000000  00000000  00070e0a  2**0  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges     00001110  00000000  00000000  00078330  2**3  CONTENTS, READONLY, DEBUGGING
 14 .debug_str         0000d1ff  00000000  00000000  00079440  2**0  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges      00001050  00000000  00000000  0008663f  2**0  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame       00002dbc  00000000  00000000  00087690  2**2  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc         000103de  00000000  00000000  0008a44c  2**0  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
0000c000 l    d  .text	00000000 .text
000107c4 l    d  .ARM.extab	00000000 .ARM.extab
000107c4 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .vector_relocation	00000000 .vector_relocation
10000100 l    d  .data	00000000 .data
1000013c l    d  .bss	00000000 .bss
10001b60 l    d  .stack_dummy	00000000 .stack_dummy
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .svc_table	00000000 .svc_table
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 gcc_startup_apollo3.o
000001b0 l       *ABS*	00000000 Stack_Size
00000000 l       *ABS*	00000000 Heap_Size
0000c0c0 l       .text	00000000 __ble_patch
0000c108 l       .text	00000000 .bss_zero_loop
00000000 l    df *ABS*	00000000 HAL_CM4.o
0000c1c0 l       .text	00000000 SVC_User
0000c1de l       .text	00000000 SVC_Done
00000000 l    df *ABS*	00000000 system_apollo3.c
00000000 l    df *ABS*	00000000 cmsis_nvic.c
00000000 l    df *ABS*	00000000 sbrk.c
1000013c l     O .bss	00000004 brk
10000140 l     O .bss	00000004 sbrk_base
10000144 l     O .bss	00000004 sbrk_limit
00000000 l    df *ABS*	00000000 hal_system.c
00000000 l    df *ABS*	00000000 start.c
00000000 l    df *ABS*	00000000 main.c
0000c3be l       .text	00000000 FIH_LABEL_FIH_CALL_START_72
0000c3c4 l       .text	00000000 FIH_LABEL_FIH_CALL_END_86
00000000 l    df *ABS*	00000000 hal_bsp.c
00000000 l    df *ABS*	00000000 hal_common.c
00000000 l    df *ABS*	00000000 apollo3_periph.c
0000c43c l     F .text	00000050 apollo3_periph_create_timers
0000c48c l     F .text	0000007c apollo3_periph_create_uart
10000148 l     O .bss	0000003c os_bsp_uart0
10000184 l     O .bss	0000003c os_bsp_uart1
00010308 l     O .text	00000004 os_bsp_uart0_cfg
0001030c l     O .text	00000004 os_bsp_uart1_cfg
00000000 l    df *ABS*	00000000 hal_flash.c
0000c514 l     F .text	0000000e apollo3_flash_sector_info
0000c522 l     F .text	00000004 apollo3_flash_init
0000c528 l     F .text	00000018 apollo3_flash_erase_sector
0000c540 l     F .text	0000004c apollo3_flash_write_odd
0000c58c l     F .text	000000ac apollo3_flash_write
0000c638 l     F .text	0000000e apollo3_flash_read
00010328 l     O .text	0000001c apollo3_flash_funcs
00000000 l    df *ABS*	00000000 hal_system_start.c
00000000 l    df *ABS*	00000000 hal_timer.c
0000c654 l     F .text	00000010 apollo3_timer_resolve
0000c664 l     F .text	00000040 apollo3_timer_tbl_find
0000c6a4 l     F .text	0000007c apollo3_timer_sdk_cfg
0000c720 l     F .text	00000014 apollo3_timer_isr_cfg
0000c734 l     F .text	0000000e apollo3_timer_cur_ticks
0000c742 l     F .text	00000060 apollo3_timer_set_ocmp
0000c7a2 l     F .text	00000042 apollo3_timer_set_ocmp_at
0000c7e4 l     F .text	0000002c apollo3_timer_clear_ocmp
0000c810 l     F .text	00000058 apollo3_timer_chk_queue
0000c868 l     F .text	00000024 apollo3_timer_isr
100001c0 l     O .bss	00000004 nvic_configured.21729
10000104 l     O .data	00000014 apollo3_timer_0
00010344 l     O .text	00000030 apollo3_timer_tbl_hfrc
00010374 l     O .text	00000028 apollo3_timer_tbl_lfrc
0001039c l     O .text	00000028 apollo3_timer_tbl_xt
00000000 l    df *ABS*	00000000 hal_watchdog.c
00000000 l    df *ABS*	00000000 am_hal_ctimer.c
0000c95c l     F .text	00000028 ctimer_clr
10000118 l     O .data	00000010 g_ui8ClkSrc
000103c4 l     O .text	00000020 g_ui32TMRAddrTbl
000103e4 l     O .text	00000020 g_ui8TmrClkSrcMask
00000000 l    df *ABS*	00000000 am_hal_flash.c
00000000 l    df *ABS*	00000000 am_hal_global.c
00000000 l    df *ABS*	00000000 am_hal_gpio.c
0000cd3c l     F .text	0000000e pincfg_equ
00010408 l     O .text	00000032 g_ui8Bit76Capabilities
0001043c l     O .text	00000032 g_ui8Inpen
00010470 l     O .text	000000c8 g_ui8NCEtable
00010538 l     O .text	00000032 g_ui8nCEpins
00000000 l    df *ABS*	00000000 am_hal_interrupt.c
00000000 l    df *ABS*	00000000 os_arch_arm.c
00000000 l    df *ABS*	00000000 os_fault.c
00000000 l    df *ABS*	00000000 os_cputime.c
00000000 l    df *ABS*	00000000 os_dev.c
0000d01c l     F .text	00000060 os_dev_add
0000d07c l     F .text	00000022 os_dev_initialize
0000d09e l     F .text	00000024 os_dev_init
100001cc l     O .bss	00000008 g_os_dev_list
00000000 l    df *ABS*	00000000 os_time.c
00000000 l    df *ABS*	00000000 memcmp.c
0000d130 l       .text	00000000 test1
0000d124 l       .text	00000000 loop1
0000d136 l       .text	00000000 res1
0000d152 l       .text	00000000 test2
0000d15a l       .text	00000000 done
0000d146 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memcpy.c
0000d166 l       .text	00000000 test1
0000d162 l       .text	00000000 loop1
0000d174 l       .text	00000000 test2
0000d170 l       .text	00000000 loop2
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 flash_map.c
0000d1c0 l     F .text	00000038 flash_area_find_idx
0000d1f8 l     F .text	00000058 flash_map_area_overlaps
0000d250 l     F .text	00000080 flash_map_add_new_dflt_areas
00000000 l    df *ABS*	00000000 sysinit.c
0000d450 l     F .text	00000006 sysinit_dflt_panic_cb
00000000 l    df *ABS*	00000000 loader.c
0000d458 l     F .text	00000040 boot_is_header_valid
0000d498 l     F .text	0000001a boot_write_sz
0000d4b2 l     F .text	000000a8 boot_read_image_size
0000d55a l     F .text	00000054 boot_check_header_erased
0000d5ae l     F .text	00000048 boot_initialize_area
0000d5f6 l     F .text	0000003a boot_read_sectors
0000d630 l     F .text	0000002c boot_image_check
0000d636 l       .text	00000000 FIH_LABEL_FIH_CALL_START_755
0000d650 l       .text	00000000 FIH_LABEL_FIH_CALL_END_782
0000d65c l     F .text	00000090 boot_validate_slot
0000d6ae l       .text	00000000 FIH_LABEL_FIH_CALL_START_938
0000d6bc l       .text	00000000 FIH_LABEL_FIH_CALL_END_957
0000d6ec l     F .text	00000040 boot_validated_swap_type
0000d70a l       .text	00000000 FIH_LABEL_FIH_CALL_START_1072
0000d714 l       .text	00000000 FIH_LABEL_FIH_CALL_END_1089
0000d72c l     F .text	00000036 boot_read_image_headers
0000d798 l     F .text	000000b4 boot_swap_image
0000d84c l     F .text	00000086 boot_complete_partial_swap
0000d8d2 l     F .text	00000060 boot_perform_update
0000d934 l     F .text	000000d8 boot_prepare_image_for_update
0000d98a l       .text	00000000 FIH_LABEL_FIH_CALL_START_2119
0000d994 l       .text	00000000 FIH_LABEL_FIH_CALL_END_2135
0000dc34 l       .text	00000000 FIH_LABEL_FIH_CALL_START_3366
0000dc3a l       .text	00000000 FIH_LABEL_FIH_CALL_END_3383
100001e8 l     O .bss	0000006c boot_data
10000254 l     O .bss	00000400 buf.18621
10000654 l     O .bss	00000600 primary_slot_sectors.18663
10000c54 l     O .bss	00000600 scratch_sectors.18665
10001254 l     O .bss	00000600 secondary_slot_sectors.18664
10001854 l     O .bss	00000100 tmpbuf.18550
00000000 l    df *ABS*	00000000 swap_misc.c
00000000 l    df *ABS*	00000000 swap_scratch.c
0000de60 l     F .text	0000002e boot_copy_sz
0000de8e l     F .text	000003f0 boot_swap_sectors
0001056c l     O .text	00000010 boot_status_tables
00000000 l    df *ABS*	00000000 bootutil_misc.c
0000e584 l     F .text	0000005c boot_find_status
00000000 l    df *ABS*	00000000 bootutil_public.c
0000e698 l     F .text	0000000a boot_flag_decode
0000e6a4 l     F .text	00000018 boot_magic_decode
0000e710 l     F .text	00000038 boot_read_flag
0001058c l     O .text	00000012 boot_swap_tables
00000000 l    df *ABS*	00000000 image_validate.c
0000e9a0 l     F .text	0000007e bootutil_img_hash
0000eaae l       .text	00000000 FIH_LABEL_FIH_CALL_START_396
0000eaba l       .text	00000000 FIH_LABEL_FIH_CALL_END_416
00000000 l    df *ABS*	00000000 tlv.c
00000000 l    df *ABS*	00000000 flash_map_extended.c
00000000 l    df *ABS*	00000000 sha256.c
000105e8 l     O .text	00000100 K
00000000 l    df *ABS*	00000000 platform_util.c
10000138 l     O .data	00000004 memset_func
00000000 l    df *ABS*	00000000 uart_hal.c
0000f050 l     F .text	00000022 uart_hal_blocking_tx
0000f072 l     F .text	00000022 uart_hal_start_rx
0000f094 l     F .text	00000022 uart_hal_start_tx
0000f0b6 l     F .text	0000002c uart_hal_resume
0000f0e2 l     F .text	0000002c uart_hal_suspend
0000f10e l     F .text	00000012 uart_hal_close
0000f120 l     F .text	00000086 uart_hal_open
00000000 l    df *ABS*	00000000 hal_flash.c
0000f210 l     F .text	0000001e hal_flash_check_addr
10001954 l     O .bss	00000001 protected_flash
00000000 l    df *ABS*	00000000 hal_uart.c
0000f41c l     F .text	000000cc apollo3_uart_irqh_x
0000f4e8 l     F .text	0000000a apollo3_uart_irqh_0
0000f4f2 l     F .text	0000000a apollo3_uart_irqh_1
0000f4fc l     F .text	00000030 apollo3_uart_irq_info
0000f52c l     F .text	0000003c apollo3_uart_set_nvic
10001a5c l     O .bss	00000030 uarts
00000000 l    df *ABS*	00000000 am_hal_pwrctrl.c
0000fd34 l     F .text	0000007c pwrctrl_periph_disable_msk_check
00000000 l    df *ABS*	00000000 am_hal_uart.c
0000feb4 l     F .text	000000b0 config_baudrate
0001001c l     F .text	00000084 buffer_configure
10001a8c l     O .bss	000000d0 g_am_hal_uart_states
00000000 l    df *ABS*	00000000 am_hal_queue.c
00000000 l    df *ABS*	00000000 my_blinky_boot-sysflash.c
00000000 l    df *ABS*	00000000 os_sched.c
00000000 l    df *ABS*	00000000 fault_injection_hardening.c
00000000 l    df *ABS*	00000000 SVC_Table.S
00000000 l       .svc_table	00000000 SVC_End
00000000 l    df *ABS*	00000000 os.c
00000000 l    df *ABS*	00000000 
1000013c l       .data	00000000 __init_array_end
1000013c l       .data	00000000 __preinit_array_end
1000013c l       .data	00000000 __init_array_start
1000013c l       .data	00000000 __preinit_array_start
0000c180  w    F .text	00000002 GPIO_IRQHandler
10001b60 g       .bss	00000000 __HeapBase
00000000 g       .svc_table	00000000 SVC_Count
0000c180  w    F .text	00000002 IOMASTER5_IRQHandler
0000c17a  w    F .text	00000002 DebugMon_Handler
0000e7f6 g     F .text	0000009a boot_read_swap_state
0000dc30 g     F .text	00000010 boot_go
0000cc60 g     F .text	00000034 am_hal_ctimer_int_status_get
10000100 g       .data	00000000 __data_start__
000102c0 g     F .text	00000024 am_hal_uart_control
0000c180  w    F .text	00000002 IOSLAVE_IOS_IRQHandler
0000ff64 g     F .text	00000058 am_hal_uart_initialize
0000ed34 g     F .text	0000013c mbedtls_internal_sha256_process
0000c16e  w    F .text	00000002 HardFault_Handler
0000c88c g     F .text	00000050 hal_timer_init
0000c646 g     F .text	0000000c hal_system_start
0000e8b0 g     F .text	00000054 boot_write_swap_info
0000c180  w    F .text	00000002 STIMER_CMPR4_IRQHandler
0000c180  w    F .text	00000002 STIMER_CMPR6_IRQHandler
0000f25a g     F .text	00000010 hal_flash_align
0000e6c2 g     F .text	0000001e boot_magic_compatible_check
0000c20e g     F .text	0000000c SysTick_Handler
0000fdb0 g     F .text	00000090 am_hal_pwrctrl_periph_enable
0000cfb0 g     F .text	00000008 am_hal_interrupt_master_disable
100001dc g     O .bss	00000004 flash_map
0000c1e4 g     F .text	0000002a PendSV_Handler
0000c16c  w    F .text	00000002 NMI_Handler
0000c180  w    F .text	00000002 IOMASTER1_IRQHandler
000107dc g       .ARM.exidx	00000000 __exidx_end
0000ec84 g     F .text	0000000c mbedtls_sha256_init
0000c000 g       .text	00000000 __isr_vector_start
0000c434 g     F .text	00000002 hal_bsp_deinit
0000f1a8 g     F .text	00000068 uart_hal_init
0000c300 g     F .text	0000002c hal_system_reset
0000c180  w    F .text	00000002 STIMER_IRQHandler
0000c180  w    F .text	00000002 UART1_IRQHandler
10000100 g       .data	00000000 __aeabi_unwind_cpp_pr0
000107dc g       .ARM.exidx	00000000 __etext
0000c180  w    F .text	00000002 STIMER_CMPR1_IRQHandler
0000d3a6 g     F .text	00000026 flash_area_write
0000c180  w    F .text	00000002 IOMASTER2_IRQHandler
0000c180  w    F .text	00000002 PDM_IRQHandler
0000dc40 g     F .text	0000008c swap_erase_trailer_sectors
0000dad0 g     F .text	00000160 context_boot_go
0000e38e g     F .text	000000d8 boot_slots_compatible
000101ac g     F .text	0000002c am_hal_uart_interrupt_clear
0000c180  w    F .text	00000002 UART0_IRQHandler
0000cfbe g     F .text	0000000a timer_handler
0000e500 g     F .text	00000084 swap_run
0000d160 g     F .text	0000001a memcpy
0000c956 g     F .text	00000004 hal_watchdog_init
0000d010 g     F .text	0000000c os_cputime_init
00010310 g     O .text	00000018 apollo3_flash_dev
0000de2c g     F .text	00000034 swap_set_image_ok
0000c180  w    F .text	00000002 WATCHDOG_IRQHandler
00000000 g       *ABS*	00000000 _imghdr_size
10000100 g     O .data	00000004 SystemCoreClock
0000c2ec g     F .text	00000002 hal_system_init
0000d380 g     F .text	00000026 flash_area_read
0000cfdc g     F .text	0000001c __assert_func
0000cd20 g     F .text	0000001c am_hal_triple_read
0000c174  w    F .text	00000002 UsageFault_Handler
0000cb3c g     F .text	00000094 am_hal_ctimer_period_set
0000cbd0 g     F .text	00000028 am_hal_ctimer_int_enable
0000cca0 g     F .text	00000058 am_hal_flash_program_main
1005fe48 g       *ABS*	00000000 __HeapLimit
1000013c g       .bss	00000000 __bss_start__
0000c2f0 g     F .text	00000010 hal_debugger_connected
0000f2cc g     F .text	00000070 hal_flash_write
0000e5fa g     F .text	0000001e boot_status_entries
0000e5e8 g     F .text	00000008 boot_status_sz
100001d4 g     O .bss	00000004 g_current_task
0000cfc8 g     F .text	0000000c os_arch_save_sr
0000e27e g     F .text	00000030 boot_read_image_header
0000fcb0 g     F .text	00000084 hal_uart_close
0000e748 g     F .text	0000001c boot_write_magic
0000e5e0 g     F .text	00000008 boot_fih_memequal
000101d8 g     F .text	000000e8 am_hal_uart_power_control
0000f6b4 g     F .text	0000002c hal_uart_blocking_tx
000107c4 g       .text	00000000 __exidx_start
0000da70 g     F .text	00000008 boot_erase_region
0000e468 g     F .text	00000098 swap_status_source
0000c184 g     F .text	00000014 os_set_env
0000c41c g     F .text	00000010 hal_bsp_flash_dev
0000ca04 g     F .text	00000054 am_hal_ctimer_start
0000c330 g     F .text	0000004c __libc_init_array
0000c180  w    F .text	00000002 CLKGEN_IRQHandler
0000d3f2 g     F .text	0000000a flash_area_align
0000cc94 g     F .text	0000000c am_hal_flash_page_erase
0000c32c  w    F .text	00000002 _init
0000cc20 g     F .text	00000020 am_hal_ctimer_int_clear
0000f33c g     F .text	000000e0 hal_flash_erase
0000e6bc g     F .text	00000006 boot_swap_info_off
0000e678 g     F .text	00000020 boot_write_swap_size
0000da0c g     F .text	00000064 boot_write_status
0000c180  w    F .text	00000002 RTC_IRQHandler
0000e764 g     F .text	00000062 boot_write_trailer
0000c508 g     F .text	0000000c apollo3_periph_create
0000e904 g     F .text	0000009c boot_swap_type_multi
0000c100 g     F .text	0000006c Reset_Handler
0000e642 g     F .text	00000028 boot_read_swap_size
0000de0e g     F .text	0000001e swap_set_copy_done
00010404 g     O .text	00000004 g_AM_HAL_GPIO_DISABLE
0000c21a g     F .text	0000001e os_default_irq_asm
0000dd7e g     F .text	00000090 swap_read_status
0000c2d0 g     F .text	0000001c _sbrkInit
0000d408 g     F .text	00000048 flash_map_init
10000000 g       .bss	00000000 _ram_start
10000000 g       .vector_relocation	00000000 __vector_tbl_reloc__
0000e2b0 g     F .text	000000c4 swap_read_status_bytes
0000ffbc g     F .text	00000030 am_hal_uart_interrupt_enable
0000c180  w    F .text	00000002 IOMASTER0_IRQHandler
1000013c g       .data	00000000 __data_end__
0000eef6 g     F .text	00000140 mbedtls_sha256_finish_ret
000100a0 g     F .text	0000010c am_hal_uart_configure
0000f038 g     F .text	00000018 mbedtls_platform_zeroize
100001d8 g     O .bss	00000004 g_os_time
0000cfb8 g     F .text	00000006 am_hal_interrupt_master_set
0000c176  w    F .text	00000002 SecureFault_Handler
0000f568 g     F .text	00000040 hal_uart_init_cbs
10001b5c g       .bss	00000000 __bss_end__
0000c180 g     F .text	00000002 Default_Handler
0000c37c g     F .text	00000012 _start
0000e66a g     F .text	0000000e boot_write_copy_done
0000e374 g     F .text	0000001a boot_status_internal_off
0000c198 g     F .text	00000006 os_arch_init_task_stack
0001057c g     O .text	00000010 boot_img_magic
0000c180  w    F .text	00000002 ADC_IRQHandler
0000cc40 g     F .text	00000020 am_hal_ctimer_int_set
10000130 g     O .data	00000004 sysinit_panic_cb
0000c180  w    F .text	00000002 IOMASTER4_IRQHandler
10001958 g     O .bss	00000002 g_pui8RxBuffer
0000f5a8 g     F .text	000000a4 hal_uart_start_tx
0000c180  w    F .text	00000002 CTIMER_IRQHandler
0000d776 g     F .text	00000022 boot_status_is_reset
0000cff8 g     F .text	00000018 os_default_irq
0000d3fc g     F .text	0000000a flash_area_erased_val
0000ca84 g     F .text	00000028 am_hal_ctimer_clear
0000dccc g     F .text	000000b2 swap_status_init
0000c180  w    F .text	00000002 IOSLAVE_ACC_IRQHandler
0000c180  w    F .text	00000002 SOFTWARE0_IRQHandler
0000d118 g     F .text	00000048 memcmp
0000c180  w    F .text	00000002 STIMER_CMPR3_IRQHandler
0000e6e0 g     F .text	00000030 bootutil_buffer_is_erased
0000c8dc g     F .text	0000007a hal_timer_config
0000ec72 g     F .text	00000012 flash_area_id_from_multi_image_slot
0000d762 g     F .text	00000014 boot_status_reset
0000da78 g     F .text	00000058 boot_copy_region
0000d2d0 g     F .text	00000034 flash_area_open
0000e890 g     F .text	00000020 boot_read_swap_state_by_id
0000d17a g     F .text	00000038 memset
0000c000 g       .text	00000100 __isr_vector
0000c394 g     F .text	00000088 main
0000c180  w    F .text	00000002 STIMER_CMPR2_IRQHandler
0000e7ea g     F .text	0000000c boot_read_image_ok
0000c19e g     F .text	00000046 SVC_Handler
0000f27a g     F .text	00000052 hal_flash_read
0000d3cc g     F .text	00000026 flash_area_erase
100001e0 g     O .bss	00000004 flash_map_entries
0000c180  w    F .text	00000002 SCARD_IRQHandler
00000000 g       .text	00000000 __text
0000e618 g     F .text	0000002a boot_status_off
0000c26c g     F .text	00000030 SystemInit
0000ffec g     F .text	00000030 am_hal_uart_interrupt_disable
0000f64c g     F .text	00000068 hal_uart_start_rx
0000f26a g     F .text	00000010 hal_flash_erased_val
0000ea20 g     F .text	000000d0 bootutil_img_validate
00000000 g       .svc_table	00000000 SVC_Table
000107dc g       *ABS*	00000000 _init_data
1005fff8 g       .bss	00000000 __StackTop
0000fe40 g     F .text	00000074 am_hal_pwrctrl_periph_disable
0000c984 g     F .text	00000080 am_hal_ctimer_config_single
0000c180  w    F .text	00000002 VCOMP_IRQHandler
0000d304 g     F .text	0000007c flash_area_to_sectors
0000caac g     F .text	00000090 am_hal_ctimer_read
000105a0 g     O .text	00000048 sysflash_map_dflt
0000c100 g       .text	00000000 __isr_vector_end
0000c180  w    F .text	00000002 MSPI_IRQHandler
0000fb7c g     F .text	00000134 hal_uart_config
0000cbf8 g     F .text	00000028 am_hal_ctimer_int_disable
0000ca58 g     F .text	0000002c am_hal_ctimer_stop
10000128 g     O .data	00000008 g_os_run_list
100001e4 g     O .bss	00000004 FIH_SUCCESS
0000c29c g     F .text	00000034 NVIC_Relocate
00010710 g     O .text	000000b4 am_hal_pwrctrl_peripheral_control
0000c180  w    F .text	00000002 IOMASTER3_IRQHandler
100001c4 g     O .bss	00000004 os_flags
0000cfd4 g     F .text	00000006 os_arch_restore_sr
0000c180  w    F .text	00000002 BLE_IRQHandler
000106e8 g     O .text	00000028 g_sUartConfig
1005fe48 g       *ABS*	000001b0 __StackLimit
100001c8 g     O .bss	00000004 g_os_started
0000ee70 g     F .text	00000086 mbedtls_sha256_update_ret
0000c180  w    F .text	00000002 STIMER_CMPR7_IRQHandler
0000c24c g     F .text	00000020 SystemCoreClockUpdate
0000d0fc g     F .text	0000000c os_time_get
0000ccf8 g     F .text	00000028 am_hal_flash_delay
0000eaf0 g     F .text	000000ca bootutil_tlv_iter_begin
0000c436 g     F .text	00000006 _exit
0000c180  w    F .text	00000002 STIMER_CMPR0_IRQHandler
0000c180  w    F .text	00000002 BROWNOUT_IRQHandler
0000c172  w    F .text	00000002 BusFault_Handler
0000d1b2 g     F .text	0000000e strlen
0000d0c4 g     F .text	00000038 os_dev_create
10000134 g     O .data	00000004 FIH_FAILURE
0000d108 g     F .text	00000010 os_time_advance
1000195c g     O .bss	00000100 g_pui8TxBuffer
0000f22e g     F .text	0000002c hal_flash_init
0000c170  w    F .text	00000002 MemoryManagement_Handler
000102e4 g     F .text	00000014 am_hal_queue_init
0000cd4c g     F .text	00000264 am_hal_gpio_pinconfig
0000e7c6 g     F .text	00000016 boot_write_trailer_flag
0000c42c g     F .text	00000008 hal_bsp_init
0000c180  w    F .text	00000002 STIMER_CMPR5_IRQHandler
0000c38e g     F .text	00000006 flash_device_base
0000f6e0 g     F .text	0000049a hal_uart_init
0000e5f0 g     F .text	0000000a boot_trailer_sz
0000ebba g     F .text	000000b8 bootutil_tlv_iter_next
0000e7dc g     F .text	0000000e boot_write_image_ok
0000ec90 g     F .text	000000a4 mbedtls_sha256_starts_ret



Disassembly of section .text:

0000c000 <__isr_vector>:
    c000:	1005fff8 	.word	0x1005fff8
    c004:	0000c101 	.word	0x0000c101
    c008:	0000c16d 	.word	0x0000c16d
    c00c:	0000c16f 	.word	0x0000c16f
    c010:	0000c171 	.word	0x0000c171
    c014:	0000c173 	.word	0x0000c173
    c018:	0000c175 	.word	0x0000c175
    c01c:	0000c177 	.word	0x0000c177
	...
    c02c:	0000c19f 	.word	0x0000c19f
    c030:	0000c17b 	.word	0x0000c17b
    c034:	00000000 	.word	0x00000000
    c038:	0000c1e5 	.word	0x0000c1e5
    c03c:	0000c20f 	.word	0x0000c20f
    c040:	0000c181 	.word	0x0000c181
    c044:	0000c181 	.word	0x0000c181
    c048:	0000c181 	.word	0x0000c181
    c04c:	0000c181 	.word	0x0000c181
    c050:	0000c181 	.word	0x0000c181
    c054:	0000c181 	.word	0x0000c181
    c058:	0000c181 	.word	0x0000c181
    c05c:	0000c181 	.word	0x0000c181
    c060:	0000c181 	.word	0x0000c181
    c064:	0000c181 	.word	0x0000c181
    c068:	0000c181 	.word	0x0000c181
    c06c:	0000c181 	.word	0x0000c181
    c070:	0000c181 	.word	0x0000c181
    c074:	0000c181 	.word	0x0000c181
    c078:	0000c181 	.word	0x0000c181
    c07c:	0000c181 	.word	0x0000c181
    c080:	0000c181 	.word	0x0000c181
    c084:	0000c181 	.word	0x0000c181
    c088:	0000c181 	.word	0x0000c181
    c08c:	0000c181 	.word	0x0000c181
    c090:	0000c181 	.word	0x0000c181
    c094:	0000c181 	.word	0x0000c181
    c098:	0000c181 	.word	0x0000c181
    c09c:	0000c181 	.word	0x0000c181
    c0a0:	0000c181 	.word	0x0000c181
    c0a4:	0000c181 	.word	0x0000c181
    c0a8:	0000c181 	.word	0x0000c181
    c0ac:	0000c181 	.word	0x0000c181
    c0b0:	0000c181 	.word	0x0000c181
    c0b4:	0000c181 	.word	0x0000c181
    c0b8:	0000c181 	.word	0x0000c181
    c0bc:	0000c181 	.word	0x0000c181

0000c0c0 <__ble_patch>:
	...

0000c100 <Reset_Handler>:
    .type    Reset_Handler, %function
Reset_Handler:
    .fnstart

    /* Clear BSS */
    mov     r0, #0
    c100:	f04f 0000 	mov.w	r0, #0
    ldr     r2, =__bss_start__
    c104:	4a0f      	ldr	r2, [pc, #60]	; (c144 <.bss_zero_loop+0x3c>)
    ldr     r3, =__bss_end__
    c106:	4b10      	ldr	r3, [pc, #64]	; (c148 <.bss_zero_loop+0x40>)

0000c108 <.bss_zero_loop>:
.bss_zero_loop:
    cmp     r2, r3
    c108:	429a      	cmp	r2, r3
    itt     lt
    c10a:	bfbc      	itt	lt
    strlt   r0, [r2], #4
    c10c:	f842 0b04 	strlt.w	r0, [r2], #4
    blt    .bss_zero_loop
    c110:	e7fa      	blt.n	c108 <.bss_zero_loop>
 *      linker script.
 *      __etext: End of code section, i.e., begin of data sections to copy from.
 *      __data_start__/__data_end__: RAM address range that data should be
 *      copied to. Both must be aligned to 4 bytes boundary.  */

    ldr    r1, =__etext
    c112:	490e      	ldr	r1, [pc, #56]	; (c14c <.bss_zero_loop+0x44>)
    ldr    r2, =__data_start__
    c114:	4a0e      	ldr	r2, [pc, #56]	; (c150 <.bss_zero_loop+0x48>)
    ldr    r3, =__data_end__
    c116:	4b0f      	ldr	r3, [pc, #60]	; (c154 <.bss_zero_loop+0x4c>)

    subs    r3, r2
    c118:	1a9b      	subs	r3, r3, r2
    ble     .LC0
    c11a:	dd03      	ble.n	c124 <.bss_zero_loop+0x1c>

.LC1:
    subs    r3, 4
    c11c:	3b04      	subs	r3, #4
    ldr    r0, [r1,r3]
    c11e:	58c8      	ldr	r0, [r1, r3]
    str    r0, [r2,r3]
    c120:	50d0      	str	r0, [r2, r3]
    bgt    .LC1
    c122:	dcfb      	bgt.n	c11c <.bss_zero_loop+0x14>

.LC0:

	ldr		r0, =__StackTop
    c124:	480c      	ldr	r0, [pc, #48]	; (c158 <.bss_zero_loop+0x50>)
	msr		psp, r0
    c126:	f380 8809 	msr	PSP, r0
	msr		msp, r0
    c12a:	f380 8808 	msr	MSP, r0

    LDR     R0, =__HeapBase
    c12e:	480b      	ldr	r0, [pc, #44]	; (c15c <.bss_zero_loop+0x54>)
    LDR     R1, =__HeapLimit
    c130:	490b      	ldr	r1, [pc, #44]	; (c160 <.bss_zero_loop+0x58>)
    BL      _sbrkInit
    c132:	f000 f8cd 	bl	c2d0 <_sbrkInit>

    LDR     R0, =SystemInit
    c136:	480b      	ldr	r0, [pc, #44]	; (c164 <.bss_zero_loop+0x5c>)
    BLX     R0
    c138:	4780      	blx	r0

    BL      hal_system_init
    c13a:	f000 f8d7 	bl	c2ec <hal_system_init>

    LDR     R0, =_start
    c13e:	480a      	ldr	r0, [pc, #40]	; (c168 <.bss_zero_loop+0x60>)
    BX      R0
    c140:	4700      	bx	r0
    c142:	0000      	.short	0x0000
    ldr     r2, =__bss_start__
    c144:	1000013c 	.word	0x1000013c
    ldr     r3, =__bss_end__
    c148:	10001b5c 	.word	0x10001b5c
    ldr    r1, =__etext
    c14c:	000107dc 	.word	0x000107dc
    ldr    r2, =__data_start__
    c150:	10000100 	.word	0x10000100
    ldr    r3, =__data_end__
    c154:	1000013c 	.word	0x1000013c
	ldr		r0, =__StackTop
    c158:	1005fff8 	.word	0x1005fff8
    LDR     R0, =__HeapBase
    c15c:	10001b60 	.word	0x10001b60
    LDR     R1, =__HeapLimit
    c160:	1005fe48 	.word	0x1005fe48
    LDR     R0, =SystemInit
    c164:	0000c26d 	.word	0x0000c26d
    LDR     R0, =_start
    c168:	0000c37d 	.word	0x0000c37d

0000c16c <NMI_Handler>:
/* Dummy Exception Handlers (infinite loops which can be modified) */

    .weak   NMI_Handler
    .type   NMI_Handler, %function
NMI_Handler:
    B       .
    c16c:	e7fe      	b.n	c16c <NMI_Handler>

0000c16e <HardFault_Handler>:


    .weak   HardFault_Handler
    .type   HardFault_Handler, %function
HardFault_Handler:
    B       .
    c16e:	e7fe      	b.n	c16e <HardFault_Handler>

0000c170 <MemoryManagement_Handler>:


    .weak   MemoryManagement_Handler
    .type   MemoryManagement_Handler, %function
MemoryManagement_Handler:
    B       .
    c170:	e7fe      	b.n	c170 <MemoryManagement_Handler>

0000c172 <BusFault_Handler>:


    .weak   BusFault_Handler
    .type   BusFault_Handler, %function
BusFault_Handler:
    B       .
    c172:	e7fe      	b.n	c172 <BusFault_Handler>

0000c174 <UsageFault_Handler>:


    .weak   UsageFault_Handler
    .type   UsageFault_Handler, %function
UsageFault_Handler:
    B       .
    c174:	e7fe      	b.n	c174 <UsageFault_Handler>

0000c176 <SecureFault_Handler>:


    .weak   SecureFault_Handler
    .type   SecureFault_Handler, %function
SecureFault_Handler:
    B       .
    c176:	e7fe      	b.n	c176 <SecureFault_Handler>


    .weak   SVC_Handler
    .type   SVC_Handler, %function
SVC_Handler:
    B       .
    c178:	e7fe      	b.n	c178 <SecureFault_Handler+0x2>

0000c17a <DebugMon_Handler>:


    .weak   DebugMon_Handler
    .type   DebugMon_Handler, %function
DebugMon_Handler:
    B       .
    c17a:	e7fe      	b.n	c17a <DebugMon_Handler>


    .weak   PendSV_Handler
    .type   PendSV_Handler, %function
PendSV_Handler:
    B       .
    c17c:	e7fe      	b.n	c17c <DebugMon_Handler+0x2>


    .weak   SysTick_Handler
    .type   SysTick_Handler, %function
SysTick_Handler:
    B       .
    c17e:	e7fe      	b.n	c17e <DebugMon_Handler+0x4>

0000c180 <Default_Handler>:
/* IRQ Handlers */

    .globl  Default_Handler
    .type   Default_Handler, %function
Default_Handler:
    B       .
    c180:	e7fe      	b.n	c180 <Default_Handler>
    c182:	bf00      	nop

0000c184 <os_set_env>:
        .global os_set_env
os_set_env:
        .fnstart
        .cantunwind

        MSR     PSP,R0
    c184:	f380 8809 	msr	PSP, r0
        LDR     R0,=os_flags
    c188:	482b      	ldr	r0, [pc, #172]	; (c238 <os_default_irq_asm+0x1e>)
        LDRB    R0,[R0]
    c18a:	7800      	ldrb	r0, [r0, #0]
        ADDS    R0, R0, #2
    c18c:	3002      	adds	r0, #2
        MSR     CONTROL,R0
    c18e:	f380 8814 	msr	CONTROL, r0
        ISB
    c192:	f3bf 8f6f 	isb	sy
        BX      LR
    c196:	4770      	bx	lr

0000c198 <os_arch_init_task_stack>:
        .type   os_arch_init_task_stack, %function
        .global os_arch_init_task_stack
os_arch_init_task_stack:
        .fnstart

        STMIA   R0,{R4-R11}
    c198:	e880 0ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp}
        BX      LR
    c19c:	4770      	bx	lr

0000c19e <SVC_Handler>:
        PUSH    {R4,LR}
        BL      os_trace_isr_enter
        POP     {R4,LR}
#endif

        MRS     R0,PSP                  /* Read PSP */
    c19e:	f3ef 8009 	mrs	r0, PSP
        LDR     R1,[R0,#24]             /* Read Saved PC from Stack */
    c1a2:	6981      	ldr	r1, [r0, #24]
        LDRB    R1,[R1,#-2]             /* Load SVC Number */
    c1a4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
        CBNZ    R1,SVC_User
    c1a8:	b951      	cbnz	r1, c1c0 <SVC_User>

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
    c1aa:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    c1ae:	b510      	push	{r4, lr}
        BLX     R12                     /* Call SVC Function */
    c1b0:	47e0      	blx	ip
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    c1b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

        MRS     R12,PSP                 /* Read PSP */
    c1b6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R2}             /* Store return values */
    c1ba:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR                      /* Return from interrupt */
    c1be:	4770      	bx	lr

0000c1c0 <SVC_User>:

        /*------------------- User SVC ------------------------------*/
SVC_User:
        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    c1c0:	b510      	push	{r4, lr}
        LDR     R2,=SVC_Count
    c1c2:	4a1e      	ldr	r2, [pc, #120]	; (c23c <os_default_irq_asm+0x22>)
        LDR     R2,[R2]
    c1c4:	6812      	ldr	r2, [r2, #0]
        CMP     R1,R2
    c1c6:	4291      	cmp	r1, r2
        BHI     SVC_Done                /* Overflow */
    c1c8:	d809      	bhi.n	c1de <SVC_Done>

        LDR     R4,=SVC_Table-4
    c1ca:	4c1d      	ldr	r4, [pc, #116]	; (c240 <os_default_irq_asm+0x26>)
        LDR     R4,[R4,R1,LSL #2]       /* Load SVC Function Address */
    c1cc:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]

        LDM     R0,{R0-R3,R12}          /* Read R0-R3,R12 from stack */
    c1d0:	e890 100f 	ldmia.w	r0, {r0, r1, r2, r3, ip}
        BLX     R4                      /* Call SVC Function */
    c1d4:	47a0      	blx	r4

        MRS     R12,PSP
    c1d6:	f3ef 8c09 	mrs	ip, PSP
        STM     R12,{R0-R3}             /* Function return values */
    c1da:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

0000c1de <SVC_Done>:
SVC_Done:
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    c1de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR                      /* Return from interrupt */
    c1e2:	4770      	bx	lr

0000c1e4 <PendSV_Handler>:
        .global PendSV_Handler
PendSV_Handler:
        .fnstart
        .cantunwind

        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
    c1e4:	4b17      	ldr	r3, [pc, #92]	; (c244 <os_default_irq_asm+0x2a>)
        LDR     R2,[R3]                 /* Store in R2 */
    c1e6:	681a      	ldr	r2, [r3, #0]
        LDR     R3,=g_current_task      /* Get current task */
    c1e8:	4b17      	ldr	r3, [pc, #92]	; (c248 <os_default_irq_asm+0x2e>)
        LDR     R1,[R3]                 /* Current task in R1 */
    c1ea:	6819      	ldr	r1, [r3, #0]
        CMP     R1,R2
    c1ec:	4291      	cmp	r1, r2
        IT      EQ
    c1ee:	bf08      	it	eq
        BXEQ    LR                      /* RETI, no task switch */
    c1f0:	4770      	bxeq	lr

        MRS     R12,PSP                 /* Read PSP */
    c1f2:	f3ef 8c09 	mrs	ip, PSP
        TST     LR,#0x10                /* is it extended frame? */
        IT      EQ
        VSTMDBEQ R12!,{S16-S31}         /* yes; push the regs */
        STMDB   R12!,{R4-R11,LR}        /* Save Old context */
#else
        STMDB   R12!,{R4-R11}           /* Save Old context */
    c1f6:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        STR     R12,[R1,#0]             /* Update stack pointer in current task */
    c1fa:	f8c1 c000 	str.w	ip, [r1]
        STR     R2,[R3]                 /* g_current_task = highest ready */
    c1fe:	601a      	str	r2, [r3, #0]

        LDR     R12,[R2,#0]             /* get stack pointer of task we will start */
    c200:	f8d2 c000 	ldr.w	ip, [r2]
        ITTE    EQ
        VLDMIAEQ R12!,{S16-S31}         /* yes; pull the regs */
        MVNEQ   LR,#~0xFFFFFFED         /* BX treats it as extended */
        MVNNE   LR,#~0xFFFFFFFD         /* BX treats is as basic frame */
#else
        LDMIA   R12!,{R4-R11}           /* Restore New Context */
    c204:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#endif
        MSR     PSP,R12                 /* Write PSP */
    c208:	f38c 8809 	msr	PSP, ip
        MOV     R0, R2
        BL      os_trace_task_start_exec
        POP     {R4,LR}
#endif

        BX      LR                      /* Return to Thread Mode */
    c20c:	4770      	bx	lr

0000c20e <SysTick_Handler>:
        .global SysTick_Handler
SysTick_Handler:
        .fnstart
        .cantunwind

        PUSH    {R4,LR}                 /* Save EXC_RETURN */
    c20e:	b510      	push	{r4, lr}
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_enter
#endif
        BL      timer_handler
    c210:	f000 fed5 	bl	cfbe <timer_handler>
#if MYNEWT_VAL(OS_SYSVIEW)
        BL      os_trace_isr_exit
#endif
        POP     {R4,LR}                 /* Restore EXC_RETURN */
    c214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        BX      LR
    c218:	4770      	bx	lr

0000c21a <os_default_irq_asm>:

        /*
         * LR = 0xfffffff9 if we were using MSP as SP
         * LR = 0xfffffffd if we were using PSP as SP
         */
        TST     LR,#4
    c21a:	f01e 0f04 	tst.w	lr, #4
        ITE     EQ
    c21e:	bf0c      	ite	eq
        MRSEQ   R3,MSP
    c220:	f3ef 8308 	mrseq	r3, MSP
        MRSNE   R3,PSP
    c224:	f3ef 8309 	mrsne	r3, PSP
        PUSH    {R3-R11,LR}
    c228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        MOV     R0, SP
    c22c:	4668      	mov	r0, sp
        BL      os_default_irq
    c22e:	f000 fee3 	bl	cff8 <os_default_irq>
        POP     {R3-R11,LR}                 /* Restore EXC_RETURN */
    c232:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        PUSH    {R4,LR}
        BL      os_trace_isr_exit
        POP     {R4,LR}
#endif

        BX      LR
    c236:	4770      	bx	lr
        LDR     R0,=os_flags
    c238:	100001c4 	.word	0x100001c4
        LDR     R2,=SVC_Count
    c23c:	00000000 	.word	0x00000000
        LDR     R4,=SVC_Table-4
    c240:	fffffffc 	.word	0xfffffffc
        LDR     R3,=g_os_run_list       /* Get highest priority task ready to run */
    c244:	10000128 	.word	0x10000128
        LDR     R3,=g_current_task      /* Get current task */
    c248:	100001d4 	.word	0x100001d4

0000c24c <SystemCoreClockUpdate>:
    //
    // Calculate the system frequency based upon the current register settings.
    // This function can be used to retrieve the system core clock frequeny
    // after user changed register sittings.
    //
    SystemCoreClock = __SYS_OSC_CLK / (CLKGEN->CCTRL_b.CORESEL + 1);
    c24c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    c250:	699b      	ldr	r3, [r3, #24]
    c252:	f003 0301 	and.w	r3, r3, #1
    c256:	3301      	adds	r3, #1
    c258:	4a02      	ldr	r2, [pc, #8]	; (c264 <SystemCoreClockUpdate+0x18>)
    c25a:	fb92 f3f3 	sdiv	r3, r2, r3
    c25e:	4a02      	ldr	r2, [pc, #8]	; (c268 <SystemCoreClockUpdate+0x1c>)
    c260:	6013      	str	r3, [r2, #0]
}
    c262:	4770      	bx	lr
    c264:	02dc6c00 	.word	0x02dc6c00
    c268:	10000100 	.word	0x10000100

0000c26c <SystemInit>:
//! @return None.
//
//*****************************************************************************
void
SystemInit(void)
{
    c26c:	b508      	push	{r3, lr}
    //
    // Initialize the system
    // Do not use global variables because this function is called before
    // reaching pre-main. RW section maybe overwritten afterwards.
    //
    SystemCoreClock = __SYSTEM_CLOCK;
    c26e:	4b09      	ldr	r3, [pc, #36]	; (c294 <SystemInit+0x28>)
    c270:	4a09      	ldr	r2, [pc, #36]	; (c298 <SystemInit+0x2c>)
    c272:	601a      	str	r2, [r3, #0]

    CLKGEN->CLKKEY = 0x47;              // Enable write to CCTRL
    c274:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    c278:	2247      	movs	r2, #71	; 0x47
    c27a:	615a      	str	r2, [r3, #20]
    CLKGEN->CCTRL_b.CORESEL = 0;        // Div by 1 for 48MHz
    c27c:	699a      	ldr	r2, [r3, #24]
    c27e:	f36f 0200 	bfc	r2, #0, #1
    c282:	619a      	str	r2, [r3, #24]
    CLKGEN->CLKKEY = 0;                 // Disable write to CCTRL
    c284:	2200      	movs	r2, #0
    c286:	615a      	str	r2, [r3, #20]

    SystemCoreClockUpdate();
    c288:	f7ff ffe0 	bl	c24c <SystemCoreClockUpdate>

    NVIC_Relocate();
    c28c:	f000 f806 	bl	c29c <NVIC_Relocate>
}
    c290:	bd08      	pop	{r3, pc}
    c292:	bf00      	nop
    c294:	10000100 	.word	0x10000100
    c298:	02dc6c00 	.word	0x02dc6c00

0000c29c <NVIC_Relocate>:
     * designated in the linker script.
     */
    current_location = (uint32_t *)&__isr_vector;
    new_location = (uint32_t *)&__vector_tbl_reloc__;

    if (new_location != current_location) {
    c29c:	4a09      	ldr	r2, [pc, #36]	; (c2c4 <NVIC_Relocate+0x28>)
    c29e:	4b0a      	ldr	r3, [pc, #40]	; (c2c8 <NVIC_Relocate+0x2c>)
    c2a0:	429a      	cmp	r2, r3
    c2a2:	d00a      	beq.n	c2ba <NVIC_Relocate+0x1e>
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
    c2a4:	2300      	movs	r3, #0
    c2a6:	2b29      	cmp	r3, #41	; 0x29
    c2a8:	dc07      	bgt.n	c2ba <NVIC_Relocate+0x1e>
            new_location[i] = current_location[i];
    c2aa:	4a07      	ldr	r2, [pc, #28]	; (c2c8 <NVIC_Relocate+0x2c>)
    c2ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    c2b0:	4a04      	ldr	r2, [pc, #16]	; (c2c4 <NVIC_Relocate+0x28>)
    c2b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (i = 0; i < NVIC_NUM_VECTORS; i++) {
    c2b6:	3301      	adds	r3, #1
    c2b8:	e7f5      	b.n	c2a6 <NVIC_Relocate+0xa>
    }

    /* Set VTOR except for M0 */
#if ((__CORTEX_M == 0) && (__VTOR_PRESENT == 0))
#else
    SCB->VTOR = (uint32_t)&__vector_tbl_reloc__;
    c2ba:	4a02      	ldr	r2, [pc, #8]	; (c2c4 <NVIC_Relocate+0x28>)
    c2bc:	4b03      	ldr	r3, [pc, #12]	; (c2cc <NVIC_Relocate+0x30>)
    c2be:	609a      	str	r2, [r3, #8]
#endif
}
    c2c0:	4770      	bx	lr
    c2c2:	bf00      	nop
    c2c4:	10000000 	.word	0x10000000
    c2c8:	0000c000 	.word	0x0000c000
    c2cc:	e000ed00 	.word	0xe000ed00

0000c2d0 <_sbrkInit>:
static char *brk;

void
_sbrkInit(char *base, char *limit)
{
    sbrk_base = base;
    c2d0:	4b03      	ldr	r3, [pc, #12]	; (c2e0 <_sbrkInit+0x10>)
    c2d2:	6018      	str	r0, [r3, #0]
    sbrk_limit = limit;
    c2d4:	4b03      	ldr	r3, [pc, #12]	; (c2e4 <_sbrkInit+0x14>)
    c2d6:	6019      	str	r1, [r3, #0]
    brk = base;
    c2d8:	4b03      	ldr	r3, [pc, #12]	; (c2e8 <_sbrkInit+0x18>)
    c2da:	6018      	str	r0, [r3, #0]
}
    c2dc:	4770      	bx	lr
    c2de:	bf00      	nop
    c2e0:	10000140 	.word	0x10000140
    c2e4:	10000144 	.word	0x10000144
    c2e8:	1000013c 	.word	0x1000013c

0000c2ec <hal_system_init>:
am_hal_mcuctrl_device_t adevinfo;

void
hal_system_init(void)
{
}
    c2ec:	4770      	bx	lr
	...

0000c2f0 <hal_debugger_connected>:
}

int
hal_debugger_connected(void)
{
    return CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk;
    c2f0:	4b02      	ldr	r3, [pc, #8]	; (c2fc <hal_debugger_connected+0xc>)
    c2f2:	6818      	ldr	r0, [r3, #0]
}
    c2f4:	f000 0001 	and.w	r0, r0, #1
    c2f8:	4770      	bx	lr
    c2fa:	bf00      	nop
    c2fc:	e000edf0 	.word	0xe000edf0

0000c300 <hal_system_reset>:
{
    c300:	b508      	push	{r3, lr}
        HAL_DEBUG_BREAK();
    c302:	f7ff fff5 	bl	c2f0 <hal_debugger_connected>
    c306:	b100      	cbz	r0, c30a <hal_system_reset+0xa>
#endif

static inline void
hal_debug_break(void)
{
    __BKPT(1);
    c308:	be01      	bkpt	0x0001
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    c30a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    c30e:	4905      	ldr	r1, [pc, #20]	; (c324 <hal_system_reset+0x24>)
    c310:	68ca      	ldr	r2, [r1, #12]
    c312:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    c316:	4b04      	ldr	r3, [pc, #16]	; (c328 <hal_system_reset+0x28>)
    c318:	4313      	orrs	r3, r2
    c31a:	60cb      	str	r3, [r1, #12]
    c31c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    c320:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    c322:	e7fd      	b.n	c320 <hal_system_reset+0x20>
    c324:	e000ed00 	.word	0xe000ed00
    c328:	05fa0004 	.word	0x05fa0004

0000c32c <_init>:
}

__attribute__((weak)) void
_init(void)
{
}
    c32c:	4770      	bx	lr
	...

0000c330 <__libc_init_array>:
extern void (*__init_array_start[])(void);
extern void (*__init_array_end[])(void);

void
__libc_init_array(void)
{
    c330:	b538      	push	{r3, r4, r5, lr}
    size_t count;
    size_t i;

    count = __preinit_array_end - __preinit_array_start;
    c332:	4d0e      	ldr	r5, [pc, #56]	; (c36c <__libc_init_array+0x3c>)
    c334:	4b0e      	ldr	r3, [pc, #56]	; (c370 <__libc_init_array+0x40>)
    c336:	1aed      	subs	r5, r5, r3
    c338:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
    c33a:	2400      	movs	r4, #0
    c33c:	42ac      	cmp	r4, r5
    c33e:	d205      	bcs.n	c34c <__libc_init_array+0x1c>
        __preinit_array_start[i]();
    c340:	4b0b      	ldr	r3, [pc, #44]	; (c370 <__libc_init_array+0x40>)
    c342:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    c346:	4798      	blx	r3
    for (i = 0; i < count; i++)
    c348:	3401      	adds	r4, #1
    c34a:	e7f7      	b.n	c33c <__libc_init_array+0xc>

    _init();
    c34c:	f7ff ffee 	bl	c32c <_init>

    count = __init_array_end - __init_array_start;
    c350:	4d08      	ldr	r5, [pc, #32]	; (c374 <__libc_init_array+0x44>)
    c352:	4b09      	ldr	r3, [pc, #36]	; (c378 <__libc_init_array+0x48>)
    c354:	1aed      	subs	r5, r5, r3
    c356:	10ad      	asrs	r5, r5, #2
    for (i = 0; i < count; i++)
    c358:	2400      	movs	r4, #0
    c35a:	e004      	b.n	c366 <__libc_init_array+0x36>
        __init_array_start[i]();
    c35c:	4b06      	ldr	r3, [pc, #24]	; (c378 <__libc_init_array+0x48>)
    c35e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
    c362:	4798      	blx	r3
    for (i = 0; i < count; i++)
    c364:	3401      	adds	r4, #1
    c366:	42ac      	cmp	r4, r5
    c368:	d3f8      	bcc.n	c35c <__libc_init_array+0x2c>
}
    c36a:	bd38      	pop	{r3, r4, r5, pc}
    c36c:	1000013c 	.word	0x1000013c
    c370:	1000013c 	.word	0x1000013c
    c374:	1000013c 	.word	0x1000013c
    c378:	1000013c 	.word	0x1000013c

0000c37c <_start>:
{
    c37c:	b508      	push	{r3, lr}
        __libc_init_array();
    c37e:	f7ff ffd7 	bl	c330 <__libc_init_array>
    rc = main(0, NULL);
    c382:	2100      	movs	r1, #0
    c384:	4608      	mov	r0, r1
    c386:	f000 f805 	bl	c394 <main>
#define EXIT_SUCCESS	0
#define EXIT_FAILURE	1
__extern void _exit(int s);
__extern_inline void exit(int err)
{
	_exit(err);
    c38a:	f000 f854 	bl	c436 <_exit>

0000c38e <flash_device_base>:
 * TODO: remove this when mynewt needs to support flash_device_base()
 * for devices with nonzero base addresses.
 */
int flash_device_base(uint8_t fd_id, uintptr_t *ret)
{
    *ret = 0;
    c38e:	2000      	movs	r0, #0
    c390:	6008      	str	r0, [r1, #0]
    return 0;
}
    c392:	4770      	bx	lr

0000c394 <main>:

int
main(void)
{
    c394:	b500      	push	{lr}
    c396:	b085      	sub	sp, #20
    struct boot_rsp rsp;
    uintptr_t flash_base;
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    hal_bsp_init();
    c398:	f000 f848 	bl	c42c <hal_bsp_init>

#if !MYNEWT_VAL(OS_SCHEDULING) && MYNEWT_VAL(WATCHDOG_INTERVAL)
    rc = hal_watchdog_init(MYNEWT_VAL(WATCHDOG_INTERVAL));
    c39c:	f247 5030 	movw	r0, #30000	; 0x7530
    c3a0:	f000 fad9 	bl	c956 <hal_watchdog_init>
    assert(rc == 0);
    c3a4:	b148      	cbz	r0, c3ba <main+0x26>
    c3a6:	f7ff ffa3 	bl	c2f0 <hal_debugger_connected>
    c3aa:	b100      	cbz	r0, c3ae <main+0x1a>
    c3ac:	be01      	bkpt	0x0001
    c3ae:	2300      	movs	r3, #0
    c3b0:	461a      	mov	r2, r3
    c3b2:	4619      	mov	r1, r3
    c3b4:	4618      	mov	r0, r3
    c3b6:	f000 fe11 	bl	cfdc <__assert_func>
#if defined(MCUBOOT_SERIAL)
    serial_boot_detect();
    hal_timer_deinit(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM));
#endif
#else
    flash_map_init();
    c3ba:	f001 f825 	bl	d408 <flash_map_init>

0000c3be <FIH_LABEL_FIH_CALL_START_72>:
#endif

    FIH_CALL(boot_go, fih_rc, &rsp);
    c3be:	a801      	add	r0, sp, #4
    c3c0:	f001 fc36 	bl	dc30 <boot_go>

0000c3c4 <FIH_LABEL_FIH_CALL_END_86>:
    if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    c3c4:	4a14      	ldr	r2, [pc, #80]	; (c418 <FIH_LABEL_FIH_CALL_END_86+0x54>)
    c3c6:	6812      	ldr	r2, [r2, #0]
    c3c8:	4282      	cmp	r2, r0
    c3ca:	d00b      	beq.n	c3e4 <FIH_LABEL_FIH_CALL_END_86+0x20>
        assert(fih_int_decode(fih_rc) == FIH_POSITIVE_VALUE);
    c3cc:	b900      	cbnz	r0, c3d0 <FIH_LABEL_FIH_CALL_END_86+0xc>
        FIH_PANIC;
    c3ce:	e7fe      	b.n	c3ce <FIH_LABEL_FIH_CALL_END_86+0xa>
        assert(fih_int_decode(fih_rc) == FIH_POSITIVE_VALUE);
    c3d0:	f7ff ff8e 	bl	c2f0 <hal_debugger_connected>
    c3d4:	b100      	cbz	r0, c3d8 <FIH_LABEL_FIH_CALL_END_86+0x14>
    c3d6:	be01      	bkpt	0x0001
    c3d8:	2300      	movs	r3, #0
    c3da:	461a      	mov	r2, r3
    c3dc:	4619      	mov	r1, r3
    c3de:	4618      	mov	r0, r3
    c3e0:	f000 fdfc 	bl	cfdc <__assert_func>
    }

    rc = flash_device_base(rsp.br_flash_dev_id, &flash_base);
    c3e4:	4669      	mov	r1, sp
    c3e6:	f89d 0008 	ldrb.w	r0, [sp, #8]
    c3ea:	f7ff ffd0 	bl	c38e <flash_device_base>
    assert(rc == 0);
    c3ee:	b148      	cbz	r0, c404 <FIH_LABEL_FIH_CALL_END_86+0x40>
    c3f0:	f7ff ff7e 	bl	c2f0 <hal_debugger_connected>
    c3f4:	b100      	cbz	r0, c3f8 <FIH_LABEL_FIH_CALL_END_86+0x34>
    c3f6:	be01      	bkpt	0x0001
    c3f8:	2300      	movs	r3, #0
    c3fa:	461a      	mov	r2, r3
    c3fc:	4619      	mov	r1, r3
    c3fe:	4618      	mov	r0, r3
    c400:	f000 fdec 	bl	cfdc <__assert_func>

#if MYNEWT_VAL(BOOT_CUSTOM_START)
    boot_custom_start(flash_base, &rsp);
#else
    hal_bsp_deinit();
    c404:	f000 f816 	bl	c434 <hal_bsp_deinit>
    hal_system_start((void *)(flash_base + rsp.br_image_off +
    c408:	9b03      	ldr	r3, [sp, #12]
    c40a:	9a00      	ldr	r2, [sp, #0]
    c40c:	4413      	add	r3, r2
                              rsp.br_hdr->ih_hdr_size));
    c40e:	9a01      	ldr	r2, [sp, #4]
    c410:	8910      	ldrh	r0, [r2, #8]
    hal_system_start((void *)(flash_base + rsp.br_image_off +
    c412:	4418      	add	r0, r3
    c414:	f000 f917 	bl	c646 <hal_system_start>
    c418:	100001e4 	.word	0x100001e4

0000c41c <hal_bsp_flash_dev>:
};

const struct hal_flash *
hal_bsp_flash_dev(uint8_t id)
{
    if (id != 0) {
    c41c:	b908      	cbnz	r0, c422 <hal_bsp_flash_dev+0x6>
        return (NULL);
    }
    return &apollo3_flash_dev;
    c41e:	4802      	ldr	r0, [pc, #8]	; (c428 <hal_bsp_flash_dev+0xc>)
    c420:	4770      	bx	lr
        return (NULL);
    c422:	2000      	movs	r0, #0
}
    c424:	4770      	bx	lr
    c426:	bf00      	nop
    c428:	00010310 	.word	0x00010310

0000c42c <hal_bsp_init>:
    return dump_cfg;
}

void
hal_bsp_init(void)
{
    c42c:	b508      	push	{r3, lr}
    /* Create all available Apollo3 peripherals */
    apollo3_periph_create();
    c42e:	f000 f86b 	bl	c508 <apollo3_periph_create>
}
    c432:	bd08      	pop	{r3, pc}

0000c434 <hal_bsp_deinit>:

void
hal_bsp_deinit(void)
{
}
    c434:	4770      	bx	lr

0000c436 <_exit>:

void _exit(int status);

void
_exit(int status)
{
    c436:	b508      	push	{r3, lr}
    hal_system_reset();
    c438:	f7ff ff62 	bl	c300 <hal_system_reset>

0000c43c <apollo3_periph_create_timers>:
#endif
#endif

static void
apollo3_periph_create_timers(void)
{
    c43c:	b500      	push	{lr}
    c43e:	b083      	sub	sp, #12

    (void) timer_cfg;
    (void) rc;

#if MYNEWT_VAL(TIMER_0)
    timer_cfg.source = MYNEWT_VAL(TIMER_0_SOURCE);
    c440:	2301      	movs	r3, #1
    c442:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = hal_timer_init(0, &timer_cfg);
    c446:	a901      	add	r1, sp, #4
    c448:	2000      	movs	r0, #0
    c44a:	f000 fa1f 	bl	c88c <hal_timer_init>
    assert(rc == 0);
    c44e:	b930      	cbnz	r0, c45e <apollo3_periph_create_timers+0x22>
    rc = hal_timer_init(1, &timer_cfg);
    assert(rc == 0);
#endif

#if MYNEWT_VAL(OS_CPUTIME_TIMER_NUM) >= 0
    rc = os_cputime_init(MYNEWT_VAL(OS_CPUTIME_FREQ));
    c450:	480d      	ldr	r0, [pc, #52]	; (c488 <apollo3_periph_create_timers+0x4c>)
    c452:	f000 fddd 	bl	d010 <os_cputime_init>
    assert(rc == 0);
    c456:	b960      	cbnz	r0, c472 <apollo3_periph_create_timers+0x36>
#endif
}
    c458:	b003      	add	sp, #12
    c45a:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
    c45e:	f7ff ff47 	bl	c2f0 <hal_debugger_connected>
    c462:	b100      	cbz	r0, c466 <apollo3_periph_create_timers+0x2a>
    c464:	be01      	bkpt	0x0001
    c466:	2300      	movs	r3, #0
    c468:	461a      	mov	r2, r3
    c46a:	4619      	mov	r1, r3
    c46c:	4618      	mov	r0, r3
    c46e:	f000 fdb5 	bl	cfdc <__assert_func>
    assert(rc == 0);
    c472:	f7ff ff3d 	bl	c2f0 <hal_debugger_connected>
    c476:	b100      	cbz	r0, c47a <apollo3_periph_create_timers+0x3e>
    c478:	be01      	bkpt	0x0001
    c47a:	2300      	movs	r3, #0
    c47c:	461a      	mov	r2, r3
    c47e:	4619      	mov	r1, r3
    c480:	4618      	mov	r0, r3
    c482:	f000 fdab 	bl	cfdc <__assert_func>
    c486:	bf00      	nop
    c488:	000f4240 	.word	0x000f4240

0000c48c <apollo3_periph_create_uart>:
#endif
}

static void
apollo3_periph_create_uart(void)
{
    c48c:	b500      	push	{lr}
    c48e:	b083      	sub	sp, #12
    int rc;

    (void)rc;

#if MYNEWT_VAL(UART_0)
    rc = os_dev_create(&os_bsp_uart0.ud_dev, "uart0",
    c490:	4b16      	ldr	r3, [pc, #88]	; (c4ec <apollo3_periph_create_uart+0x60>)
    c492:	9301      	str	r3, [sp, #4]
    c494:	4b16      	ldr	r3, [pc, #88]	; (c4f0 <apollo3_periph_create_uart+0x64>)
    c496:	9300      	str	r3, [sp, #0]
    c498:	2300      	movs	r3, #0
    c49a:	2201      	movs	r2, #1
    c49c:	4915      	ldr	r1, [pc, #84]	; (c4f4 <apollo3_periph_create_uart+0x68>)
    c49e:	4816      	ldr	r0, [pc, #88]	; (c4f8 <apollo3_periph_create_uart+0x6c>)
    c4a0:	f000 fe10 	bl	d0c4 <os_dev_create>
                       OS_DEV_INIT_PRIMARY, 0, uart_hal_init,
                       (void *)&os_bsp_uart0_cfg);
    assert(rc == 0);
    c4a4:	b968      	cbnz	r0, c4c2 <apollo3_periph_create_uart+0x36>
#endif
#if MYNEWT_VAL(UART_1)
    rc = os_dev_create(&os_bsp_uart1.ud_dev, "uart1",
    c4a6:	4b15      	ldr	r3, [pc, #84]	; (c4fc <apollo3_periph_create_uart+0x70>)
    c4a8:	9301      	str	r3, [sp, #4]
    c4aa:	4b11      	ldr	r3, [pc, #68]	; (c4f0 <apollo3_periph_create_uart+0x64>)
    c4ac:	9300      	str	r3, [sp, #0]
    c4ae:	2301      	movs	r3, #1
    c4b0:	461a      	mov	r2, r3
    c4b2:	4913      	ldr	r1, [pc, #76]	; (c500 <apollo3_periph_create_uart+0x74>)
    c4b4:	4813      	ldr	r0, [pc, #76]	; (c504 <apollo3_periph_create_uart+0x78>)
    c4b6:	f000 fe05 	bl	d0c4 <os_dev_create>
                       OS_DEV_INIT_PRIMARY, 1, uart_hal_init,
                       (void *)&os_bsp_uart1_cfg);
    assert(rc == 0);
    c4ba:	b960      	cbnz	r0, c4d6 <apollo3_periph_create_uart+0x4a>
#endif
}
    c4bc:	b003      	add	sp, #12
    c4be:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
    c4c2:	f7ff ff15 	bl	c2f0 <hal_debugger_connected>
    c4c6:	b100      	cbz	r0, c4ca <apollo3_periph_create_uart+0x3e>
    c4c8:	be01      	bkpt	0x0001
    c4ca:	2300      	movs	r3, #0
    c4cc:	461a      	mov	r2, r3
    c4ce:	4619      	mov	r1, r3
    c4d0:	4618      	mov	r0, r3
    c4d2:	f000 fd83 	bl	cfdc <__assert_func>
    assert(rc == 0);
    c4d6:	f7ff ff0b 	bl	c2f0 <hal_debugger_connected>
    c4da:	b100      	cbz	r0, c4de <apollo3_periph_create_uart+0x52>
    c4dc:	be01      	bkpt	0x0001
    c4de:	2300      	movs	r3, #0
    c4e0:	461a      	mov	r2, r3
    c4e2:	4619      	mov	r1, r3
    c4e4:	4618      	mov	r0, r3
    c4e6:	f000 fd79 	bl	cfdc <__assert_func>
    c4ea:	bf00      	nop
    c4ec:	00010308 	.word	0x00010308
    c4f0:	0000f1a9 	.word	0x0000f1a9
    c4f4:	000102f8 	.word	0x000102f8
    c4f8:	10000148 	.word	0x10000148
    c4fc:	0001030c 	.word	0x0001030c
    c500:	00010300 	.word	0x00010300
    c504:	10000184 	.word	0x10000184

0000c508 <apollo3_periph_create>:
#endif
}

void
apollo3_periph_create(void)
{
    c508:	b508      	push	{r3, lr}
    apollo3_periph_create_timers();
    c50a:	f7ff ff97 	bl	c43c <apollo3_periph_create_timers>
    apollo3_periph_create_adc();
    apollo3_periph_create_uart();
    c50e:	f7ff ffbd 	bl	c48c <apollo3_periph_create_uart>
    apollo3_periph_create_i2c();
    apollo3_periph_create_spi();
}
    c512:	bd08      	pop	{r3, pc}

0000c514 <apollo3_flash_sector_info>:

static int
apollo3_flash_sector_info(const struct hal_flash *dev, int idx, uint32_t *addr,
    uint32_t *sz)
{
    *addr = idx * AM_HAL_FLASH_PAGE_SIZE;
    c514:	0349      	lsls	r1, r1, #13
    c516:	6011      	str	r1, [r2, #0]
    *sz = AM_HAL_FLASH_PAGE_SIZE;
    c518:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    c51c:	601a      	str	r2, [r3, #0]

    return (0);
}
    c51e:	2000      	movs	r0, #0
    c520:	4770      	bx	lr

0000c522 <apollo3_flash_init>:

static int
apollo3_flash_init(const struct hal_flash *dev)
{
    return (0);
}
    c522:	2000      	movs	r0, #0
    c524:	4770      	bx	lr
	...

0000c528 <apollo3_flash_erase_sector>:
{
    c528:	b508      	push	{r3, lr}
    rc = am_hal_flash_page_erase(AM_HAL_FLASH_PROGRAM_KEY, inst, page);
    c52a:	f3c1 3245 	ubfx	r2, r1, #13, #6
    c52e:	f3c1 41c0 	ubfx	r1, r1, #19, #1
    c532:	4802      	ldr	r0, [pc, #8]	; (c53c <apollo3_flash_erase_sector+0x14>)
    c534:	f000 fbae 	bl	cc94 <am_hal_flash_page_erase>
}
    c538:	bd08      	pop	{r3, pc}
    c53a:	bf00      	nop
    c53c:	12344321 	.word	0x12344321

0000c540 <apollo3_flash_write_odd>:
{
    c540:	b510      	push	{r4, lr}
    c542:	b082      	sub	sp, #8
    c544:	460c      	mov	r4, r1
    c546:	4611      	mov	r1, r2
    c548:	461a      	mov	r2, r3
    offset = address % 4;
    c54a:	f004 0003 	and.w	r0, r4, #3
    assert(offset + num_bytes <= 4);
    c54e:	18c3      	adds	r3, r0, r3
    c550:	2b04      	cmp	r3, #4
    c552:	d80e      	bhi.n	c572 <apollo3_flash_write_odd+0x32>
    base = (uint32_t *)(address - offset);
    c554:	1a24      	subs	r4, r4, r0
    word = *base;
    c556:	6823      	ldr	r3, [r4, #0]
    c558:	9301      	str	r3, [sp, #4]
    memcpy(u8p, src, num_bytes);
    c55a:	ab01      	add	r3, sp, #4
    c55c:	4418      	add	r0, r3
    c55e:	f000 fdff 	bl	d160 <memcpy>
    rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY, &word,
    c562:	2301      	movs	r3, #1
    c564:	4622      	mov	r2, r4
    c566:	a901      	add	r1, sp, #4
    c568:	4807      	ldr	r0, [pc, #28]	; (c588 <apollo3_flash_write_odd+0x48>)
    c56a:	f000 fb99 	bl	cca0 <am_hal_flash_program_main>
}
    c56e:	b002      	add	sp, #8
    c570:	bd10      	pop	{r4, pc}
    assert(offset + num_bytes <= 4);
    c572:	f7ff febd 	bl	c2f0 <hal_debugger_connected>
    c576:	b100      	cbz	r0, c57a <apollo3_flash_write_odd+0x3a>
    c578:	be01      	bkpt	0x0001
    c57a:	2300      	movs	r3, #0
    c57c:	461a      	mov	r2, r3
    c57e:	4619      	mov	r1, r3
    c580:	4618      	mov	r0, r3
    c582:	f000 fd2b 	bl	cfdc <__assert_func>
    c586:	bf00      	nop
    c588:	12344321 	.word	0x12344321

0000c58c <apollo3_flash_write>:
{
    c58c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c590:	4607      	mov	r7, r0
    c592:	460d      	mov	r5, r1
    c594:	4616      	mov	r6, r2
    c596:	4698      	mov	r8, r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    c598:	f3ef 8a10 	mrs	sl, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
    c59c:	b672      	cpsid	i
    if (lead_off != 0) {
    c59e:	f011 0403 	ands.w	r4, r1, #3
    c5a2:	d010      	beq.n	c5c6 <apollo3_flash_write+0x3a>
        lead_size = 4 - lead_off;
    c5a4:	f1c4 0404 	rsb	r4, r4, #4
        if (lead_size > num_bytes) {
    c5a8:	429c      	cmp	r4, r3
    c5aa:	d900      	bls.n	c5ae <apollo3_flash_write+0x22>
            lead_size = num_bytes;
    c5ac:	461c      	mov	r4, r3
        rc = apollo3_flash_write_odd(dev, address, u8p, lead_size);
    c5ae:	4623      	mov	r3, r4
    c5b0:	4632      	mov	r2, r6
    c5b2:	4629      	mov	r1, r5
    c5b4:	4638      	mov	r0, r7
    c5b6:	f7ff ffc3 	bl	c540 <apollo3_flash_write_odd>
        if (rc != 0) {
    c5ba:	4603      	mov	r3, r0
    c5bc:	bb98      	cbnz	r0, c626 <apollo3_flash_write+0x9a>
        u8p += lead_size;
    c5be:	4426      	add	r6, r4
        num_bytes -= lead_size;
    c5c0:	eba8 0804 	sub.w	r8, r8, r4
        address += lead_size;
    c5c4:	4425      	add	r5, r4
    if (num_bytes == 0) {
    c5c6:	f1b8 0f00 	cmp.w	r8, #0
    c5ca:	d02b      	beq.n	c624 <apollo3_flash_write+0x98>
    words = num_bytes / 4;
    c5cc:	ea4f 0b98 	mov.w	fp, r8, lsr #2
    c5d0:	46d9      	mov	r9, fp
    if ((uint32_t)u8p % 4 == 0) {
    c5d2:	f016 0f03 	tst.w	r6, #3
    c5d6:	d00e      	beq.n	c5f6 <apollo3_flash_write+0x6a>
        for (i = 0; i < words; i++) {
    c5d8:	2400      	movs	r4, #0
    c5da:	454c      	cmp	r4, r9
    c5dc:	da13      	bge.n	c606 <apollo3_flash_write+0x7a>
            rc = apollo3_flash_write_odd(dev, address + i * 4, u8p + i * 4, 4);
    c5de:	2304      	movs	r3, #4
    c5e0:	eb06 0284 	add.w	r2, r6, r4, lsl #2
    c5e4:	eb05 0184 	add.w	r1, r5, r4, lsl #2
    c5e8:	4638      	mov	r0, r7
    c5ea:	f7ff ffa9 	bl	c540 <apollo3_flash_write_odd>
            if (rc != 0) {
    c5ee:	4603      	mov	r3, r0
    c5f0:	b9c8      	cbnz	r0, c626 <apollo3_flash_write+0x9a>
        for (i = 0; i < words; i++) {
    c5f2:	3401      	adds	r4, #1
    c5f4:	e7f1      	b.n	c5da <apollo3_flash_write+0x4e>
        rc = am_hal_flash_program_main(AM_HAL_FLASH_PROGRAM_KEY,
    c5f6:	465b      	mov	r3, fp
    c5f8:	462a      	mov	r2, r5
    c5fa:	4631      	mov	r1, r6
    c5fc:	480d      	ldr	r0, [pc, #52]	; (c634 <apollo3_flash_write+0xa8>)
    c5fe:	f000 fb4f 	bl	cca0 <am_hal_flash_program_main>
        if (rc != 0) {
    c602:	4603      	mov	r3, r0
    c604:	b978      	cbnz	r0, c626 <apollo3_flash_write+0x9a>
    remainder = num_bytes - (words * 4);
    c606:	ea4f 018b 	mov.w	r1, fp, lsl #2
    c60a:	eba8 038b 	sub.w	r3, r8, fp, lsl #2
    if (remainder > 0) {
    c60e:	2b00      	cmp	r3, #0
    c610:	dc01      	bgt.n	c616 <apollo3_flash_write+0x8a>
    rc = 0;
    c612:	2300      	movs	r3, #0
    c614:	e007      	b.n	c626 <apollo3_flash_write+0x9a>
        rc = apollo3_flash_write_odd(dev,
    c616:	1872      	adds	r2, r6, r1
    c618:	4429      	add	r1, r5
    c61a:	4638      	mov	r0, r7
    c61c:	f7ff ff90 	bl	c540 <apollo3_flash_write_odd>
    c620:	4603      	mov	r3, r0
        if (rc != 0) {
    c622:	e000      	b.n	c626 <apollo3_flash_write+0x9a>
        rc = 0;
    c624:	2300      	movs	r3, #0
    __HAL_ENABLE_INTERRUPTS(sr);
    c626:	f1ba 0f00 	cmp.w	sl, #0
    c62a:	d100      	bne.n	c62e <apollo3_flash_write+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
    c62c:	b662      	cpsie	i
}
    c62e:	4618      	mov	r0, r3
    c630:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    c634:	12344321 	.word	0x12344321

0000c638 <apollo3_flash_read>:
{
    c638:	b508      	push	{r3, lr}
    c63a:	4610      	mov	r0, r2
    memcpy(dst, (void *) address, num_bytes);
    c63c:	461a      	mov	r2, r3
    c63e:	f000 fd8f 	bl	d160 <memcpy>
}
    c642:	2000      	movs	r0, #0
    c644:	bd08      	pop	{r3, pc}

0000c646 <hal_system_start>:
 *
 * @param hdr                   The header for the image to boot.
 */
void
hal_system_start(void *img_start)
{
    c646:	b508      	push	{r3, lr}
    uint32_t base0entry;
    uint32_t jump_addr;
    __attribute__((noreturn)) void (*fn)(void);

    /* First word contains initial MSP value. */
    __set_MSP(*(uint32_t *)img_start);
    c648:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    c64a:	f383 8808 	msr	MSP, r3

    /* Second word contains address of entry point (Reset_Handler). */
    base0entry = *(uint32_t *)(img_start + 4);
    c64e:	6843      	ldr	r3, [r0, #4]
    jump_addr = base0entry;
    fn = (void *)jump_addr;

    /* Jump to image. */
    fn();
    c650:	4798      	blx	r3
	...

0000c654 <apollo3_timer_resolve>:
#endif

static struct apollo3_timer *
apollo3_timer_resolve(int timer_num)
{
    switch (timer_num) {
    c654:	b908      	cbnz	r0, c65a <apollo3_timer_resolve+0x6>
#if MYNEWT_VAL(TIMER_0)
        case 0:     return &apollo3_timer_0;
    c656:	4802      	ldr	r0, [pc, #8]	; (c660 <apollo3_timer_resolve+0xc>)
    c658:	4770      	bx	lr
        case 1:     return &apollo3_timer_1;
#endif
#if MYNEWT_VAL(ADC_0)
        case 3:     return &apollo3_timer_adc;
#endif
        default:    return NULL;
    c65a:	2000      	movs	r0, #0
    }
}
    c65c:	4770      	bx	lr
    c65e:	bf00      	nop
    c660:	10000104 	.word	0x10000104

0000c664 <apollo3_timer_tbl_find>:
 * matches the one specified.
 */
static const struct apollo3_timer_freq_entry *
apollo3_timer_tbl_find(const struct apollo3_timer_freq_entry *table,
                       uint32_t freq)
{
    c664:	b430      	push	{r4, r5}
    c666:	4604      	mov	r4, r0
    int i;

    /* If the requested value is less than all entries in the table, return the
     * smallest one.
     */
    if (table[0].freq >= freq) {
    c668:	6803      	ldr	r3, [r0, #0]
    c66a:	428b      	cmp	r3, r1
    c66c:	d218      	bcs.n	c6a0 <apollo3_timer_tbl_find+0x3c>

    /* Find the first entry with a frequency value that is greater than the one
     * being requested.  Then determine which of it or its predecessor is
     * closer to the specified value.
     */
    for (i = 1; table[i].freq != 0; i++) {
    c66e:	2301      	movs	r3, #1
    c670:	eb04 00c3 	add.w	r0, r4, r3, lsl #3
    c674:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
    c678:	b16a      	cbz	r2, c696 <apollo3_timer_tbl_find+0x32>
        cur = &table[i];
        if (cur->freq >= freq) {
    c67a:	428a      	cmp	r2, r1
    c67c:	d201      	bcs.n	c682 <apollo3_timer_tbl_find+0x1e>
    for (i = 1; table[i].freq != 0; i++) {
    c67e:	3301      	adds	r3, #1
    c680:	e7f6      	b.n	c670 <apollo3_timer_tbl_find+0xc>
            prev = cur - 1;
    c682:	f1a0 0408 	sub.w	r4, r0, #8
            delta1 = freq - prev->freq;
    c686:	f850 3c08 	ldr.w	r3, [r0, #-8]
    c68a:	1acb      	subs	r3, r1, r3
            delta2 = cur->freq - freq;
    c68c:	1a52      	subs	r2, r2, r1

            if (delta1 <= delta2) {
    c68e:	4293      	cmp	r3, r2
    c690:	d806      	bhi.n	c6a0 <apollo3_timer_tbl_find+0x3c>
                return prev;
    c692:	4620      	mov	r0, r4
    c694:	e004      	b.n	c6a0 <apollo3_timer_tbl_find+0x3c>
    }

    /* Requested value is greater than all entries in the table; return the
     * largest.
     */
    return table + i - 1;
    c696:	f103 5000 	add.w	r0, r3, #536870912	; 0x20000000
    c69a:	3801      	subs	r0, #1
    c69c:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
}
    c6a0:	bc30      	pop	{r4, r5}
    c6a2:	4770      	bx	lr

0000c6a4 <apollo3_timer_sdk_cfg>:
 * ORed in, depending on the MCU timer being configured.
 */
static int
apollo3_timer_sdk_cfg(const struct apollo3_timer_cfg *cfg, uint32_t freq_hz,
                      uint32_t *out_actual_hz, uint32_t *out_cfg)
{
    c6a4:	b538      	push	{r3, r4, r5, lr}
    c6a6:	4615      	mov	r5, r2
    c6a8:	461c      	mov	r4, r3
    const struct apollo3_timer_freq_entry *entry;

    switch (cfg->source) {
    c6aa:	7800      	ldrb	r0, [r0, #0]
    c6ac:	3801      	subs	r0, #1
    c6ae:	2804      	cmp	r0, #4
    c6b0:	d82b      	bhi.n	c70a <apollo3_timer_sdk_cfg+0x66>
    c6b2:	e8df f000 	tbb	[pc, r0]
    c6b6:	0c03      	.short	0x0c03
    c6b8:	1e15      	.short	0x1e15
    c6ba:	24          	.byte	0x24
    c6bb:	00          	.byte	0x00
    case APOLLO3_TIMER_SOURCE_HFRC:
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_hfrc, freq_hz);
    c6bc:	4814      	ldr	r0, [pc, #80]	; (c710 <apollo3_timer_sdk_cfg+0x6c>)
    c6be:	f7ff ffd1 	bl	c664 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
    c6c2:	6803      	ldr	r3, [r0, #0]
    c6c4:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
    c6c6:	6843      	ldr	r3, [r0, #4]
    c6c8:	6023      	str	r3, [r4, #0]
        return 0;
    c6ca:	2000      	movs	r0, #0
        return 0;

    default:
        return SYS_EINVAL;
    }
}
    c6cc:	bd38      	pop	{r3, r4, r5, pc}
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_xt, freq_hz);
    c6ce:	4811      	ldr	r0, [pc, #68]	; (c714 <apollo3_timer_sdk_cfg+0x70>)
    c6d0:	f7ff ffc8 	bl	c664 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
    c6d4:	6803      	ldr	r3, [r0, #0]
    c6d6:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
    c6d8:	6843      	ldr	r3, [r0, #4]
    c6da:	6023      	str	r3, [r4, #0]
        return 0;
    c6dc:	2000      	movs	r0, #0
    c6de:	e7f5      	b.n	c6cc <apollo3_timer_sdk_cfg+0x28>
        entry = apollo3_timer_tbl_find(apollo3_timer_tbl_lfrc, freq_hz);
    c6e0:	480d      	ldr	r0, [pc, #52]	; (c718 <apollo3_timer_sdk_cfg+0x74>)
    c6e2:	f7ff ffbf 	bl	c664 <apollo3_timer_tbl_find>
        *out_actual_hz = entry->freq;
    c6e6:	6803      	ldr	r3, [r0, #0]
    c6e8:	602b      	str	r3, [r5, #0]
        *out_cfg = entry->cfg;
    c6ea:	6843      	ldr	r3, [r0, #4]
    c6ec:	6023      	str	r3, [r4, #0]
        return 0;
    c6ee:	2000      	movs	r0, #0
    c6f0:	e7ec      	b.n	c6cc <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 100;
    c6f2:	2364      	movs	r3, #100	; 0x64
    c6f4:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_RTC_100HZ;
    c6f6:	231c      	movs	r3, #28
    c6f8:	6023      	str	r3, [r4, #0]
        return 0;
    c6fa:	2000      	movs	r0, #0
    c6fc:	e7e6      	b.n	c6cc <apollo3_timer_sdk_cfg+0x28>
        *out_actual_hz = 48000000;
    c6fe:	4b07      	ldr	r3, [pc, #28]	; (c71c <apollo3_timer_sdk_cfg+0x78>)
    c700:	6013      	str	r3, [r2, #0]
        *out_cfg = AM_HAL_CTIMER_HCLK_DIV4;
    c702:	231e      	movs	r3, #30
    c704:	6023      	str	r3, [r4, #0]
        return 0;
    c706:	2000      	movs	r0, #0
    c708:	e7e0      	b.n	c6cc <apollo3_timer_sdk_cfg+0x28>
    switch (cfg->source) {
    c70a:	f06f 0001 	mvn.w	r0, #1
    c70e:	e7dd      	b.n	c6cc <apollo3_timer_sdk_cfg+0x28>
    c710:	00010344 	.word	0x00010344
    c714:	0001039c 	.word	0x0001039c
    c718:	00010374 	.word	0x00010374
    c71c:	02dc6c00 	.word	0x02dc6c00

0000c720 <apollo3_timer_isr_cfg>:
 */ 
static int
apollo3_timer_isr_cfg(const struct apollo3_timer *bsp_timer,
                      uint32_t *out_isr_cfg)
{
    switch (bsp_timer->once_timer_idx) {
    c720:	7c43      	ldrb	r3, [r0, #17]
    c722:	2b01      	cmp	r3, #1
    c724:	d103      	bne.n	c72e <apollo3_timer_isr_cfg+0xe>
#if MYNEWT_VAL(TIMER_0)
    case 1:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA1C0;
    c726:	2304      	movs	r3, #4
    c728:	600b      	str	r3, [r1, #0]
        return 0;
    c72a:	2000      	movs	r0, #0
    c72c:	4770      	bx	lr
    case 3:
        *out_isr_cfg = AM_HAL_CTIMER_INT_TIMERA3C0;
        return 0;
#endif
    default:
        return SYS_EINVAL;
    c72e:	f06f 0001 	mvn.w	r0, #1
    }
}
    c732:	4770      	bx	lr

0000c734 <apollo3_timer_cur_ticks>:
/**
 * Retrieves the current time from the specified timer.
 */
static uint32_t
apollo3_timer_cur_ticks(const struct apollo3_timer *bsp_timer)
{
    c734:	b508      	push	{r3, lr}
    return am_hal_ctimer_read(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
    c736:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c73a:	7c00      	ldrb	r0, [r0, #16]
    c73c:	f000 f9b6 	bl	caac <am_hal_ctimer_read>
}
    c740:	bd08      	pop	{r3, pc}

0000c742 <apollo3_timer_set_ocmp>:
 * time.
 */
static void
apollo3_timer_set_ocmp(const struct apollo3_timer *bsp_timer,
                       uint32_t ticks_from_now)
{
    c742:	b530      	push	{r4, r5, lr}
    c744:	b083      	sub	sp, #12
    c746:	4604      	mov	r4, r0
    c748:	460d      	mov	r5, r1
    uint32_t isr_cfg;
    int rc;

    /* Calculate the ISR flags for the "once" timer. */
    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
    c74a:	a901      	add	r1, sp, #4
    c74c:	f7ff ffe8 	bl	c720 <apollo3_timer_isr_cfg>
    assert(rc == 0);
    c750:	b9e8      	cbnz	r0, c78e <apollo3_timer_set_ocmp+0x4c>

    /* Clear any pending interrupt for this timer. */
    am_hal_ctimer_int_clear(isr_cfg);
    c752:	9801      	ldr	r0, [sp, #4]
    c754:	f000 fa64 	bl	cc20 <am_hal_ctimer_int_clear>

    /* Stop and clear the "once" timer. */
    am_hal_ctimer_stop(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
    c758:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c75c:	7c60      	ldrb	r0, [r4, #17]
    c75e:	f000 f97b 	bl	ca58 <am_hal_ctimer_stop>
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
    c762:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c766:	7c60      	ldrb	r0, [r4, #17]
    c768:	f000 f98c 	bl	ca84 <am_hal_ctimer_clear>

    /* Schedule an interrupt at the requested relative time. */
    am_hal_ctimer_period_set(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
    c76c:	2300      	movs	r3, #0
    c76e:	462a      	mov	r2, r5
    c770:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c774:	7c60      	ldrb	r0, [r4, #17]
    c776:	f000 f9e1 	bl	cb3c <am_hal_ctimer_period_set>
                             ticks_from_now, 0);

    /* Enable interrupts for this timer, in case they haven't been enabled
     * yet.
     */
    am_hal_ctimer_int_enable(isr_cfg);
    c77a:	9801      	ldr	r0, [sp, #4]
    c77c:	f000 fa28 	bl	cbd0 <am_hal_ctimer_int_enable>

    /* Restart the timer. */
    am_hal_ctimer_start(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
    c780:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c784:	7c60      	ldrb	r0, [r4, #17]
    c786:	f000 f93d 	bl	ca04 <am_hal_ctimer_start>
}
    c78a:	b003      	add	sp, #12
    c78c:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
    c78e:	f7ff fdaf 	bl	c2f0 <hal_debugger_connected>
    c792:	b100      	cbz	r0, c796 <apollo3_timer_set_ocmp+0x54>
    c794:	be01      	bkpt	0x0001
    c796:	2300      	movs	r3, #0
    c798:	461a      	mov	r2, r3
    c79a:	4619      	mov	r1, r3
    c79c:	4618      	mov	r0, r3
    c79e:	f000 fc1d 	bl	cfdc <__assert_func>

0000c7a2 <apollo3_timer_set_ocmp_at>:
 * Configures a BSP timer to generate an interrupt at the specified absolute
 * time.
 */
static void
apollo3_timer_set_ocmp_at(const struct apollo3_timer *bsp_timer, uint32_t at)
{
    c7a2:	b530      	push	{r4, r5, lr}
    c7a4:	b083      	sub	sp, #12
    c7a6:	4605      	mov	r5, r0
    c7a8:	460c      	mov	r4, r1
    uint32_t isr_cfg;
    uint32_t now;
    int32_t ticks_from_now;
    int rc;

    now = apollo3_timer_cur_ticks(bsp_timer);
    c7aa:	f7ff ffc3 	bl	c734 <apollo3_timer_cur_ticks>
    ticks_from_now = at - now;
    c7ae:	1a21      	subs	r1, r4, r0
    if (ticks_from_now <= 0) {
    c7b0:	2900      	cmp	r1, #0
    c7b2:	dd04      	ble.n	c7be <apollo3_timer_set_ocmp_at+0x1c>
        /* Event already occurred. */
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
        assert(rc == 0);
        am_hal_ctimer_int_set(isr_cfg);
    } else {
        apollo3_timer_set_ocmp(bsp_timer, ticks_from_now);
    c7b4:	4628      	mov	r0, r5
    c7b6:	f7ff ffc4 	bl	c742 <apollo3_timer_set_ocmp>
    }
}
    c7ba:	b003      	add	sp, #12
    c7bc:	bd30      	pop	{r4, r5, pc}
        rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
    c7be:	a901      	add	r1, sp, #4
    c7c0:	4628      	mov	r0, r5
    c7c2:	f7ff ffad 	bl	c720 <apollo3_timer_isr_cfg>
        assert(rc == 0);
    c7c6:	b918      	cbnz	r0, c7d0 <apollo3_timer_set_ocmp_at+0x2e>
        am_hal_ctimer_int_set(isr_cfg);
    c7c8:	9801      	ldr	r0, [sp, #4]
    c7ca:	f000 fa39 	bl	cc40 <am_hal_ctimer_int_set>
    c7ce:	e7f4      	b.n	c7ba <apollo3_timer_set_ocmp_at+0x18>
        assert(rc == 0);
    c7d0:	f7ff fd8e 	bl	c2f0 <hal_debugger_connected>
    c7d4:	b100      	cbz	r0, c7d8 <apollo3_timer_set_ocmp_at+0x36>
    c7d6:	be01      	bkpt	0x0001
    c7d8:	2300      	movs	r3, #0
    c7da:	461a      	mov	r2, r3
    c7dc:	4619      	mov	r1, r3
    c7de:	4618      	mov	r0, r3
    c7e0:	f000 fbfc 	bl	cfdc <__assert_func>

0000c7e4 <apollo3_timer_clear_ocmp>:
/**
 * Unsets a scheduled interrupt for the specified BSP timer.
 */
static void
apollo3_timer_clear_ocmp(const struct apollo3_timer *bsp_timer)
{
    c7e4:	b500      	push	{lr}
    c7e6:	b083      	sub	sp, #12
    uint32_t isr_cfg;
    int rc;

    rc = apollo3_timer_isr_cfg(bsp_timer, &isr_cfg);
    c7e8:	a901      	add	r1, sp, #4
    c7ea:	f7ff ff99 	bl	c720 <apollo3_timer_isr_cfg>
    assert(rc == 0);
    c7ee:	b928      	cbnz	r0, c7fc <apollo3_timer_clear_ocmp+0x18>

    am_hal_ctimer_int_disable(isr_cfg);
    c7f0:	9801      	ldr	r0, [sp, #4]
    c7f2:	f000 fa01 	bl	cbf8 <am_hal_ctimer_int_disable>
}
    c7f6:	b003      	add	sp, #12
    c7f8:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
    c7fc:	f7ff fd78 	bl	c2f0 <hal_debugger_connected>
    c800:	b100      	cbz	r0, c804 <apollo3_timer_clear_ocmp+0x20>
    c802:	be01      	bkpt	0x0001
    c804:	2300      	movs	r3, #0
    c806:	461a      	mov	r2, r3
    c808:	4619      	mov	r1, r3
    c80a:	4618      	mov	r0, r3
    c80c:	f000 fbe6 	bl	cfdc <__assert_func>

0000c810 <apollo3_timer_chk_queue>:
 * Executes callbacks for all expired timers in a BSP timer's queue.  This
 * function is called when a timer interrupt is handled.
 */
static void
apollo3_timer_chk_queue(struct apollo3_timer *bsp_timer)
{
    c810:	b570      	push	{r4, r5, r6, lr}
    c812:	4605      	mov	r5, r0
    struct hal_timer *timer;
    uint32_t ticks;
    os_sr_t sr;

    OS_ENTER_CRITICAL(sr);
    c814:	f000 fbd8 	bl	cfc8 <os_arch_save_sr>
    c818:	4606      	mov	r6, r0

    /* Remove and process each expired timer in the sorted queue. */
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
    c81a:	e009      	b.n	c830 <apollo3_timer_chk_queue+0x20>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
        if ((int32_t)(ticks - timer->expiry) >= 0) {
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
    c81c:	6963      	ldr	r3, [r4, #20]
    c81e:	606b      	str	r3, [r5, #4]
    c820:	6963      	ldr	r3, [r4, #20]
    c822:	6922      	ldr	r2, [r4, #16]
    c824:	601a      	str	r2, [r3, #0]
            timer->link.tqe_prev = NULL;
    c826:	2300      	movs	r3, #0
    c828:	6163      	str	r3, [r4, #20]
            timer->cb_func(timer->cb_arg);
    c82a:	6863      	ldr	r3, [r4, #4]
    c82c:	68a0      	ldr	r0, [r4, #8]
    c82e:	4798      	blx	r3
    while ((timer = TAILQ_FIRST(&bsp_timer->hal_timer_q)) != NULL) {
    c830:	682c      	ldr	r4, [r5, #0]
    c832:	b164      	cbz	r4, c84e <apollo3_timer_chk_queue+0x3e>
        ticks = apollo3_timer_cur_ticks(bsp_timer);
    c834:	4628      	mov	r0, r5
    c836:	f7ff ff7d 	bl	c734 <apollo3_timer_cur_ticks>
        if ((int32_t)(ticks - timer->expiry) >= 0) {
    c83a:	68e3      	ldr	r3, [r4, #12]
    c83c:	1ac0      	subs	r0, r0, r3
    c83e:	2800      	cmp	r0, #0
    c840:	db05      	blt.n	c84e <apollo3_timer_chk_queue+0x3e>
            TAILQ_REMOVE(&bsp_timer->hal_timer_q, timer, link);
    c842:	6923      	ldr	r3, [r4, #16]
    c844:	2b00      	cmp	r3, #0
    c846:	d0e9      	beq.n	c81c <apollo3_timer_chk_queue+0xc>
    c848:	6962      	ldr	r2, [r4, #20]
    c84a:	615a      	str	r2, [r3, #20]
    c84c:	e7e8      	b.n	c820 <apollo3_timer_chk_queue+0x10>
    }

    /* If any timers remain, schedule an interrupt for the timer that expires
     * next.
     */
    if (timer != NULL) {
    c84e:	b13c      	cbz	r4, c860 <apollo3_timer_chk_queue+0x50>
        apollo3_timer_set_ocmp_at(bsp_timer, timer->expiry);
    c850:	68e1      	ldr	r1, [r4, #12]
    c852:	4628      	mov	r0, r5
    c854:	f7ff ffa5 	bl	c7a2 <apollo3_timer_set_ocmp_at>
    } else {
        apollo3_timer_clear_ocmp(bsp_timer);
    }

    OS_EXIT_CRITICAL(sr);
    c858:	4630      	mov	r0, r6
    c85a:	f000 fbbb 	bl	cfd4 <os_arch_restore_sr>
}
    c85e:	bd70      	pop	{r4, r5, r6, pc}
        apollo3_timer_clear_ocmp(bsp_timer);
    c860:	4628      	mov	r0, r5
    c862:	f7ff ffbf 	bl	c7e4 <apollo3_timer_clear_ocmp>
    c866:	e7f7      	b.n	c858 <apollo3_timer_chk_queue+0x48>

0000c868 <apollo3_timer_isr>:
/**
 * Handles a ctimer interrupt.
 */
static void
apollo3_timer_isr(void)
{
    c868:	b510      	push	{r4, lr}
    uint32_t status;

    /* Read the ctimer status to determine which timers generated the
     * interrupt.
     */
    status = am_hal_ctimer_int_status_get(true);
    c86a:	2001      	movs	r0, #1
    c86c:	f000 f9f8 	bl	cc60 <am_hal_ctimer_int_status_get>
    c870:	4604      	mov	r4, r0
    am_hal_ctimer_int_clear(status);
    c872:	f000 f9d5 	bl	cc20 <am_hal_ctimer_int_clear>

    /* Service the appropriate timers. */
#if MYNEWT_VAL(TIMER_0)
    if (status & (AM_HAL_CTIMER_INT_TIMERA1C0 | AM_HAL_CTIMER_INT_TIMERA1C1)) {
    c876:	f014 1f04 	tst.w	r4, #262148	; 0x40004
    c87a:	d100      	bne.n	c87e <apollo3_timer_isr+0x16>
#if MYNEWT_VAL(ADC_0)
    if (status & AM_HAL_CTIMER_INT_TIMERA3C0) {
        apollo3_timer_chk_queue(&apollo3_timer_adc);
    }
#endif
}
    c87c:	bd10      	pop	{r4, pc}
        apollo3_timer_chk_queue(&apollo3_timer_0);
    c87e:	4802      	ldr	r0, [pc, #8]	; (c888 <apollo3_timer_isr+0x20>)
    c880:	f7ff ffc6 	bl	c810 <apollo3_timer_chk_queue>
}
    c884:	e7fa      	b.n	c87c <apollo3_timer_isr+0x14>
    c886:	bf00      	nop
    c888:	10000104 	.word	0x10000104

0000c88c <hal_timer_init>:
 *
 * @return int          0: success; error code otherwise
 */
int
hal_timer_init(int timer_num, void *vcfg)
{
    c88c:	b510      	push	{r4, lr}
    c88e:	460c      	mov	r4, r1
    static int nvic_configured;

    const struct apollo3_timer_cfg *bsp_cfg;
    struct apollo3_timer *bsp_timer;

    bsp_timer = apollo3_timer_resolve(timer_num);
    c890:	f7ff fee0 	bl	c654 <apollo3_timer_resolve>
    if (bsp_timer == NULL) {
    c894:	b1b8      	cbz	r0, c8c6 <hal_timer_init+0x3a>
    c896:	4603      	mov	r3, r0
        return SYS_EINVAL;
    }

    if (!nvic_configured) {
    c898:	4a0c      	ldr	r2, [pc, #48]	; (c8cc <hal_timer_init+0x40>)
    c89a:	6812      	ldr	r2, [r2, #0]
    c89c:	b97a      	cbnz	r2, c8be <hal_timer_init+0x32>
        nvic_configured = 1;
    c89e:	4a0b      	ldr	r2, [pc, #44]	; (c8cc <hal_timer_init+0x40>)
    c8a0:	2101      	movs	r1, #1
    c8a2:	6011      	str	r1, [r2, #0]
  uint32_t vectors = (uint32_t )SCB->VTOR;
    c8a4:	4a0a      	ldr	r2, [pc, #40]	; (c8d0 <hal_timer_init+0x44>)
    c8a6:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
    c8a8:	490a      	ldr	r1, [pc, #40]	; (c8d4 <hal_timer_init+0x48>)
    c8aa:	6791      	str	r1, [r2, #120]	; 0x78
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    c8ac:	4a0a      	ldr	r2, [pc, #40]	; (c8d8 <hal_timer_init+0x4c>)
    c8ae:	21e0      	movs	r1, #224	; 0xe0
    c8b0:	f882 130e 	strb.w	r1, [r2, #782]	; 0x30e
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c8b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    c8b8:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c8bc:	6011      	str	r1, [r2, #0]
        NVIC_ClearPendingIRQ(CTIMER_IRQn);
        NVIC_EnableIRQ(CTIMER_IRQn);
    }

    bsp_cfg = vcfg;
    bsp_timer->cfg = *bsp_cfg;
    c8be:	7822      	ldrb	r2, [r4, #0]
    c8c0:	721a      	strb	r2, [r3, #8]

    return 0;
    c8c2:	2000      	movs	r0, #0
}
    c8c4:	bd10      	pop	{r4, pc}
        return SYS_EINVAL;
    c8c6:	f06f 0001 	mvn.w	r0, #1
    c8ca:	e7fb      	b.n	c8c4 <hal_timer_init+0x38>
    c8cc:	100001c0 	.word	0x100001c0
    c8d0:	e000ed00 	.word	0xe000ed00
    c8d4:	0000c869 	.word	0x0000c869
    c8d8:	e000e100 	.word	0xe000e100

0000c8dc <hal_timer_config>:
 *
 * @return int
 */
int
hal_timer_config(int timer_num, uint32_t freq_hz)
{
    c8dc:	b570      	push	{r4, r5, r6, lr}
    c8de:	b082      	sub	sp, #8
    c8e0:	460d      	mov	r5, r1
    uint32_t cont_cfg;
    uint32_t once_cfg;
    uint32_t sdk_cfg;
    int rc;

    bsp_timer = apollo3_timer_resolve(timer_num);
    c8e2:	f7ff feb7 	bl	c654 <apollo3_timer_resolve>
    if (bsp_timer == NULL || bsp_timer->is_adc_clk) {
    c8e6:	b380      	cbz	r0, c94a <hal_timer_config+0x6e>
    c8e8:	4604      	mov	r4, r0
    c8ea:	7c83      	ldrb	r3, [r0, #18]
    c8ec:	bb83      	cbnz	r3, c950 <hal_timer_config+0x74>
        return SYS_EINVAL;
    }

    rc = apollo3_timer_sdk_cfg(&bsp_timer->cfg, freq_hz, &bsp_timer->freq_hz,
    c8ee:	ab01      	add	r3, sp, #4
    c8f0:	f100 020c 	add.w	r2, r0, #12
    c8f4:	4629      	mov	r1, r5
    c8f6:	3008      	adds	r0, #8
    c8f8:	f7ff fed4 	bl	c6a4 <apollo3_timer_sdk_cfg>
                               &sdk_cfg);
    if (rc != 0) {
    c8fc:	4605      	mov	r5, r0
    c8fe:	b110      	cbz	r0, c906 <hal_timer_config+0x2a>

    /* Start the continuous timer. */
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);

    return 0;
}
    c900:	4628      	mov	r0, r5
    c902:	b002      	add	sp, #8
    c904:	bd70      	pop	{r4, r5, r6, pc}
    cont_cfg = sdk_cfg | AM_HAL_CTIMER_FN_CONTINUOUS;
    c906:	9e01      	ldr	r6, [sp, #4]
    c908:	f446 76c0 	orr.w	r6, r6, #384	; 0x180
    am_hal_ctimer_clear(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
    c90c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c910:	7c20      	ldrb	r0, [r4, #16]
    c912:	f000 f8b7 	bl	ca84 <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH,
    c916:	4632      	mov	r2, r6
    c918:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c91c:	7c20      	ldrb	r0, [r4, #16]
    c91e:	f000 f831 	bl	c984 <am_hal_ctimer_config_single>
    once_cfg = sdk_cfg | AM_HAL_CTIMER_FN_ONCE | AM_HAL_CTIMER_INT_ENABLE;
    c922:	9e01      	ldr	r6, [sp, #4]
    c924:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    am_hal_ctimer_clear(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH);
    c928:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c92c:	7c60      	ldrb	r0, [r4, #17]
    c92e:	f000 f8a9 	bl	ca84 <am_hal_ctimer_clear>
    am_hal_ctimer_config_single(bsp_timer->once_timer_idx, AM_HAL_CTIMER_BOTH,
    c932:	4632      	mov	r2, r6
    c934:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c938:	7c60      	ldrb	r0, [r4, #17]
    c93a:	f000 f823 	bl	c984 <am_hal_ctimer_config_single>
    am_hal_ctimer_start(bsp_timer->cont_timer_idx, AM_HAL_CTIMER_BOTH);
    c93e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    c942:	7c20      	ldrb	r0, [r4, #16]
    c944:	f000 f85e 	bl	ca04 <am_hal_ctimer_start>
    return 0;
    c948:	e7da      	b.n	c900 <hal_timer_config+0x24>
        return SYS_EINVAL;
    c94a:	f06f 0501 	mvn.w	r5, #1
    c94e:	e7d7      	b.n	c900 <hal_timer_config+0x24>
    c950:	f06f 0501 	mvn.w	r5, #1
    c954:	e7d4      	b.n	c900 <hal_timer_config+0x24>

0000c956 <hal_watchdog_init>:
int
hal_watchdog_init(uint32_t expire_msecs)
{
    /* XXX: Unimplemented. */
    return 0;
}
    c956:	2000      	movs	r0, #0
    c958:	4770      	bx	lr
	...

0000c95c <ctimer_clr>:
// the CLR bit at that time.
//
//*****************************************************************************
static void
ctimer_clr(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    c95c:	b570      	push	{r4, r5, r6, lr}
    c95e:	b082      	sub	sp, #8
    c960:	460c      	mov	r4, r1
    //
    // Find the address of the correct control register and set the CLR bit
    // for the timer segment in that control register.
    //
    volatile uint32_t *pui32ConfigReg =
        (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    c962:	0145      	lsls	r5, r0, #5
    c964:	4e06      	ldr	r6, [pc, #24]	; (c980 <ctimer_clr+0x24>)

    AM_CRITICAL_BEGIN
    c966:	f000 fb23 	bl	cfb0 <am_hal_interrupt_master_disable>
    c96a:	9001      	str	r0, [sp, #4]
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    c96c:	59a9      	ldr	r1, [r5, r6]
    c96e:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
    c972:	430c      	orrs	r4, r1
    c974:	51ac      	str	r4, [r5, r6]
                                  (CTIMER_CTRL0_TMRA0CLR_Msk |
                                   CTIMER_CTRL0_TMRB0CLR_Msk));
    AM_CRITICAL_END
    c976:	9801      	ldr	r0, [sp, #4]
    c978:	f000 fb1e 	bl	cfb8 <am_hal_interrupt_master_set>

} // ctimer_clr()
    c97c:	b002      	add	sp, #8
    c97e:	bd70      	pop	{r4, r5, r6, pc}
    c980:	4000800c 	.word	0x4000800c

0000c984 <am_hal_ctimer_config_single>:
//*****************************************************************************
void
am_hal_ctimer_config_single(uint32_t ui32TimerNumber,
                            uint32_t ui32TimerSegment,
                            uint32_t ui32ConfigVal)
{
    c984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c988:	b082      	sub	sp, #8
    c98a:	4606      	mov	r6, r0
    c98c:	460c      	mov	r4, r1
    c98e:	4615      	mov	r5, r2

    //
    // Make sure the timer is completely initialized on configuration by
    // setting the CLR bit.
    //
    ctimer_clr(ui32TimerNumber, ui32TimerSegment);
    c990:	f7ff ffe4 	bl	c95c <ctimer_clr>

    //
    // Find the correct register to write based on the timer number.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    c994:	ea4f 1846 	mov.w	r8, r6, lsl #5
    c998:	4f18      	ldr	r7, [pc, #96]	; (c9fc <am_hal_ctimer_config_single+0x78>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    c99a:	f000 fb09 	bl	cfb0 <am_hal_interrupt_master_disable>
    c99e:	9001      	str	r0, [sp, #4]
    uint32_t ui32WriteVal;

    //
    // Save the value that's already in the register.
    //
    ui32WriteVal = AM_REGVAL(pui32ConfigReg);
    c9a0:	f858 3007 	ldr.w	r3, [r8, r7]

    //
    // If we're working with TIMERB, we need to shift our configuration value
    // up by 16 bits.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    c9a4:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    c9a8:	d017      	beq.n	c9da <am_hal_ctimer_config_single+0x56>

    //
    // Replace part of the saved register value with the configuration value
    // from the caller.
    //
    ui32WriteVal = (ui32WriteVal & ~(ui32TimerSegment)) | ui32ConfigVal;
    c9aa:	ea23 0304 	bic.w	r3, r3, r4
    c9ae:	432b      	orrs	r3, r5

    //
    // If we're configuring both timers, we need to set the "link" bit.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_BOTH )
    c9b0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    c9b4:	d013      	beq.n	c9de <am_hal_ctimer_config_single+0x5a>
    }

    //
    // Write our completed configuration value.
    //
    AM_REGVAL(pui32ConfigReg) = ui32WriteVal;
    c9b6:	f848 3007 	str.w	r3, [r8, r7]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    c9ba:	9801      	ldr	r0, [sp, #4]
    c9bc:	f000 fafc 	bl	cfb8 <am_hal_interrupt_master_set>

    //
    // Save the clock source for this timer.
    //
    switch ( ui32TimerSegment )
    c9c0:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    c9c4:	d010      	beq.n	c9e8 <am_hal_ctimer_config_single+0x64>
    c9c6:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    c9ca:	d015      	beq.n	c9f8 <am_hal_ctimer_config_single+0x74>
    c9cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
    c9d0:	429c      	cmp	r4, r3
    c9d2:	d007      	beq.n	c9e4 <am_hal_ctimer_config_single+0x60>
    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;

} // am_hal_ctimer_config_single()
    c9d4:	b002      	add	sp, #8
    c9d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ui32ConfigVal = ((ui32ConfigVal & 0xFFFF) << 16);
    c9da:	042d      	lsls	r5, r5, #16
    c9dc:	e7e5      	b.n	c9aa <am_hal_ctimer_config_single+0x26>
        ui32WriteVal |= AM_HAL_CTIMER_LINK;
    c9de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    c9e2:	e7e8      	b.n	c9b6 <am_hal_ctimer_config_single+0x32>
    switch ( ui32TimerSegment )
    c9e4:	2300      	movs	r3, #0
    c9e6:	e000      	b.n	c9ea <am_hal_ctimer_config_single+0x66>
            ui32Seg = 1;
    c9e8:	2301      	movs	r3, #1
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = (uint8_t)ui32ClkSrc;
    c9ea:	f3c5 0544 	ubfx	r5, r5, #1, #5
    c9ee:	4804      	ldr	r0, [pc, #16]	; (ca00 <am_hal_ctimer_config_single+0x7c>)
    c9f0:	eb00 0646 	add.w	r6, r0, r6, lsl #1
    c9f4:	54f5      	strb	r5, [r6, r3]
    c9f6:	e7ed      	b.n	c9d4 <am_hal_ctimer_config_single+0x50>
    switch ( ui32TimerSegment )
    c9f8:	2300      	movs	r3, #0
    c9fa:	e7f6      	b.n	c9ea <am_hal_ctimer_config_single+0x66>
    c9fc:	4000800c 	.word	0x4000800c
    ca00:	10000118 	.word	0x10000118

0000ca04 <am_hal_ctimer_start>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_start(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    ca04:	b5f0      	push	{r4, r5, r6, r7, lr}
    ca06:	b083      	sub	sp, #12
    ca08:	4605      	mov	r5, r0
    ca0a:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    ca0c:	0147      	lsls	r7, r0, #5
    ca0e:	4e10      	ldr	r6, [pc, #64]	; (ca50 <am_hal_ctimer_start+0x4c>)

    //
    // Begin critical section while config registers are read and modified.
    //
    AM_CRITICAL_BEGIN
    ca10:	f000 face 	bl	cfb0 <am_hal_interrupt_master_disable>
    ca14:	9001      	str	r0, [sp, #4]

    //
    // Read the current value.
    //
    uint32_t ui32ConfigVal = *pui32ConfigReg;
    ca16:	59bb      	ldr	r3, [r7, r6]

    //
    // Clear out the "clear" bit.
    //
    ui32ConfigVal &= ~(ui32TimerSegment & (CTIMER_CTRL0_TMRA0CLR_Msk |
    ca18:	f004 2208 	and.w	r2, r4, #134219776	; 0x8000800
    ca1c:	ea23 0202 	bic.w	r2, r3, r2
                                           CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Set the "enable bit"
    //
    ui32ConfigVal |= (ui32TimerSegment & (CTIMER_CTRL0_TMRA0EN_Msk |
    ca20:	f004 1301 	and.w	r3, r4, #65537	; 0x10001
    ca24:	4313      	orrs	r3, r2
                                          CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // While we already have the CTRL reg, get and save the CLKSRC.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    ca26:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    ca2a:	d00c      	beq.n	ca46 <am_hal_ctimer_start+0x42>
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    }
    else
    {
        ui32Seg = 0;
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32ConfigVal);
    ca2c:	f3c3 0144 	ubfx	r1, r3, #1, #5
        ui32Seg = 0;
    ca30:	2200      	movs	r2, #0
    }

    //
    // Save the clock source for this timer/segment.
    //
    g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui32ClkSrc;
    ca32:	4808      	ldr	r0, [pc, #32]	; (ca54 <am_hal_ctimer_start+0x50>)
    ca34:	eb00 0545 	add.w	r5, r0, r5, lsl #1
    ca38:	54a9      	strb	r1, [r5, r2]

    //
    // Write the configuration to start the timer.
    //
    AM_REGVAL(pui32ConfigReg) = ui32ConfigVal;
    ca3a:	51bb      	str	r3, [r7, r6]

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    ca3c:	9801      	ldr	r0, [sp, #4]
    ca3e:	f000 fabb 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_start()
    ca42:	b003      	add	sp, #12
    ca44:	bdf0      	pop	{r4, r5, r6, r7, pc}
        ui32ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32ConfigVal);
    ca46:	f3c3 4144 	ubfx	r1, r3, #17, #5
        ui32Seg = 1;
    ca4a:	2201      	movs	r2, #1
    ca4c:	e7f1      	b.n	ca32 <am_hal_ctimer_start+0x2e>
    ca4e:	bf00      	nop
    ca50:	4000800c 	.word	0x4000800c
    ca54:	10000118 	.word	0x10000118

0000ca58 <am_hal_ctimer_stop>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_stop(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    ca58:	b570      	push	{r4, r5, r6, lr}
    ca5a:	b082      	sub	sp, #8
    ca5c:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    ca5e:	0145      	lsls	r5, r0, #5
    ca60:	4e07      	ldr	r6, [pc, #28]	; (ca80 <am_hal_ctimer_stop+0x28>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    ca62:	f000 faa5 	bl	cfb0 <am_hal_interrupt_master_disable>
    ca66:	9001      	str	r0, [sp, #4]

    //
    // Clear the "enable" bit
    //
    AM_REGVAL(pui32ConfigReg) &= ~(ui32TimerSegment &
    ca68:	59a9      	ldr	r1, [r5, r6]
    ca6a:	f004 1401 	and.w	r4, r4, #65537	; 0x10001
    ca6e:	ea21 0404 	bic.w	r4, r1, r4
    ca72:	51ac      	str	r4, [r5, r6]
                                    CTIMER_CTRL0_TMRB0EN_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    ca74:	9801      	ldr	r0, [sp, #4]
    ca76:	f000 fa9f 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_stop()
    ca7a:	b002      	add	sp, #8
    ca7c:	bd70      	pop	{r4, r5, r6, pc}
    ca7e:	bf00      	nop
    ca80:	4000800c 	.word	0x4000800c

0000ca84 <am_hal_ctimer_clear>:
//!
//
//*****************************************************************************
void
am_hal_ctimer_clear(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    ca84:	b570      	push	{r4, r5, r6, lr}
    ca86:	b082      	sub	sp, #8
    ca88:	460c      	mov	r4, r1
    volatile uint32_t *pui32ConfigReg;

    //
    // Find the correct control register.
    //
    pui32ConfigReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    ca8a:	0145      	lsls	r5, r0, #5
    ca8c:	4e06      	ldr	r6, [pc, #24]	; (caa8 <am_hal_ctimer_clear+0x24>)

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    ca8e:	f000 fa8f 	bl	cfb0 <am_hal_interrupt_master_disable>
    ca92:	9001      	str	r0, [sp, #4]

    //
    // Set the "clear" bit
    //
    AM_REGVAL(pui32ConfigReg) |= (ui32TimerSegment &
    ca94:	59a9      	ldr	r1, [r5, r6]
    ca96:	f004 2408 	and.w	r4, r4, #134219776	; 0x8000800
    ca9a:	430c      	orrs	r4, r1
    ca9c:	51ac      	str	r4, [r5, r6]
                                   CTIMER_CTRL0_TMRB0CLR_Msk));

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    ca9e:	9801      	ldr	r0, [sp, #4]
    caa0:	f000 fa8a 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_clear()
    caa4:	b002      	add	sp, #8
    caa6:	bd70      	pop	{r4, r5, r6, pc}
    caa8:	4000800c 	.word	0x4000800c

0000caac <am_hal_ctimer_read>:
//! @return Current timer value.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_read(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment)
{
    caac:	b530      	push	{r4, r5, lr}
    caae:	b085      	sub	sp, #20
    cab0:	4602      	mov	r2, r0
    cab2:	460c      	mov	r4, r1
    uint32_t ui32Values[3];

    //
    // Determine the timer segment.
    //
    ui32Seg = ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB ) ? 1 : 0;
    cab4:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
    cab8:	bf14      	ite	ne
    caba:	2100      	movne	r1, #0
    cabc:	2101      	moveq	r1, #1

    //
    // Get the address of the register for this timer.
    //
    ui32TmrAddr = g_ui32TMRAddrTbl[ui32TimerNumber];
    cabe:	4b1c      	ldr	r3, [pc, #112]	; (cb30 <am_hal_ctimer_read+0x84>)
    cac0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

    //
    // Get the clock source for this timer.
    //
    ui8ClkSrc = g_ui8ClkSrc[ui32TimerNumber][ui32Seg];
    cac4:	4b1b      	ldr	r3, [pc, #108]	; (cb34 <am_hal_ctimer_read+0x88>)
    cac6:	eb03 0342 	add.w	r3, r3, r2, lsl #1
    caca:	5c5b      	ldrb	r3, [r3, r1]

    if ( ui8ClkSrc == 0xFF )
    cacc:	2bff      	cmp	r3, #255	; 0xff
    cace:	d018      	beq.n	cb02 <am_hal_ctimer_read+0x56>
    }

    //
    // Based on the source clock, mask off bits not needed for the comparison.
    //
    ui32ClkMsk = g_ui8TmrClkSrcMask[ui8ClkSrc & _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, 0xFFFFFFFF)];
    cad0:	f003 031f 	and.w	r3, r3, #31
    cad4:	4a18      	ldr	r2, [pc, #96]	; (cb38 <am_hal_ctimer_read+0x8c>)
    cad6:	5cd3      	ldrb	r3, [r2, r3]

    if ( ui32ClkMsk != 0 )
    cad8:	b30b      	cbz	r3, cb1e <am_hal_ctimer_read+0x72>
    {
        if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
    cada:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
    cade:	6b52      	ldr	r2, [r2, #52]	; 0x34
    cae0:	f012 0f04 	tst.w	r2, #4
    cae4:	d002      	beq.n	caec <am_hal_ctimer_read+0x40>
        {
            //
            // In burst mode, extend the mask by 1 bit.
            //
            ui32ClkMsk <<= 1;
    cae6:	005b      	lsls	r3, r3, #1
            ui32ClkMsk |= 0x1;
    cae8:	f043 0301 	orr.w	r3, r3, #1
        }

        //
        // Invert the mask so that the unneeded bits can be masked off.
        //
        ui32ClkMsk = ~ui32ClkMsk;
    caec:	43dd      	mvns	r5, r3

        //
        // Read the register into ui32Values[].
        //
        am_hal_triple_read(ui32TmrAddr, ui32Values);
    caee:	a901      	add	r1, sp, #4
    caf0:	f000 f916 	bl	cd20 <am_hal_triple_read>
        //
        // Now determine which of the three values is the correct value.
        // If the first 2 match, then the values are both correct and we're done.
        // Otherwise, the third value is taken to be the correct value.
        //
        if ( (ui32Values[0] & ui32ClkMsk)  == (ui32Values[1] & ui32ClkMsk) )
    caf4:	9802      	ldr	r0, [sp, #8]
    caf6:	9b01      	ldr	r3, [sp, #4]
    caf8:	4043      	eors	r3, r0
    cafa:	422b      	tst	r3, r5
    cafc:	d010      	beq.n	cb20 <am_hal_ctimer_read+0x74>
            //
            ui32RetVal = ui32Values[1];
        }
        else
        {
            ui32RetVal = ui32Values[2];
    cafe:	9803      	ldr	r0, [sp, #12]
    cb00:	e00e      	b.n	cb20 <am_hal_ctimer_read+0x74>
        ui32Ctrl = AM_REGVAL(ui32TmrAddr + 0xC);
    cb02:	68c3      	ldr	r3, [r0, #12]
        if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    cb04:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    cb08:	d006      	beq.n	cb18 <am_hal_ctimer_read+0x6c>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRA0CLK, ui32Ctrl);
    cb0a:	f3c3 0344 	ubfx	r3, r3, #1, #5
        g_ui8ClkSrc[ui32TimerNumber][ui32Seg] = ui8ClkSrc;
    cb0e:	4d09      	ldr	r5, [pc, #36]	; (cb34 <am_hal_ctimer_read+0x88>)
    cb10:	eb05 0242 	add.w	r2, r5, r2, lsl #1
    cb14:	5453      	strb	r3, [r2, r1]
    cb16:	e7db      	b.n	cad0 <am_hal_ctimer_read+0x24>
            ui8ClkSrc = _FLD2VAL(CTIMER_CTRL0_TMRB0CLK, ui32Ctrl);
    cb18:	f3c3 4344 	ubfx	r3, r3, #17, #5
    cb1c:	e7f7      	b.n	cb0e <am_hal_ctimer_read+0x62>
    else
    {
        //
        // No need for the workaround.  Just read and return the register.
        //
        ui32RetVal = AM_REGVAL(ui32TmrAddr);
    cb1e:	6800      	ldr	r0, [r0, #0]
    }

    //
    // Get the correct return value
    //
    ui32RetVal &= ui32TimerSegment;
    cb20:	4020      	ands	r0, r4

    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    cb22:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
    cb26:	d001      	beq.n	cb2c <am_hal_ctimer_read+0x80>
        ui32RetVal >>= 16;
    }

    return ui32RetVal;

} // am_hal_ctimer_read()
    cb28:	b005      	add	sp, #20
    cb2a:	bd30      	pop	{r4, r5, pc}
        ui32RetVal >>= 16;
    cb2c:	0c00      	lsrs	r0, r0, #16
    return ui32RetVal;
    cb2e:	e7fb      	b.n	cb28 <am_hal_ctimer_read+0x7c>
    cb30:	000103c4 	.word	0x000103c4
    cb34:	10000118 	.word	0x10000118
    cb38:	000103e4 	.word	0x000103e4

0000cb3c <am_hal_ctimer_period_set>:
//
//*****************************************************************************
void
am_hal_ctimer_period_set(uint32_t ui32TimerNumber, uint32_t ui32TimerSegment,
                         uint32_t ui32Period, uint32_t ui32OnTime)
{
    cb3c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    cb40:	b083      	sub	sp, #12
    cb42:	460d      	mov	r5, r1
    cb44:	4614      	mov	r4, r2
    cb46:	461f      	mov	r7, r3

    //
    // Find the correct control register to pull the function select field
    // from.
    //
    pui32ControlReg = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CTRL0);
    cb48:	0146      	lsls	r6, r0, #5

    //
    // Find the correct compare registers to write.
    //
    pui32CompareRegA = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRA0);
    cb4a:	f8df 807c 	ldr.w	r8, [pc, #124]	; cbc8 <am_hal_ctimer_period_set+0x8c>

    pui32CompareRegB = (uint32_t*)CTIMERADDRn(CTIMER, ui32TimerNumber, CMPRB0);
    cb4e:	f8df 907c 	ldr.w	r9, [pc, #124]	; cbcc <am_hal_ctimer_period_set+0x90>

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cb52:	f000 fa2d 	bl	cfb0 <am_hal_interrupt_master_disable>
    cb56:	9001      	str	r0, [sp, #4]

    //
    // Extract the timer mode from the register based on the ui32TimerSegment
    // selected by the user.
    //
    ui32Mode = *pui32ControlReg;
    cb58:	4b1a      	ldr	r3, [pc, #104]	; (cbc4 <am_hal_ctimer_period_set+0x88>)
    cb5a:	58f2      	ldr	r2, [r6, r3]
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    cb5c:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    cb60:	d007      	beq.n	cb72 <am_hal_ctimer_period_set+0x36>
    }

    //
    // Mask to get to the bits we're interested in.
    //
    ui32Mode = ui32Mode & CTIMER_CTRL0_TMRA0FN_Msk;
    cb62:	f402 72e0 	and.w	r2, r2, #448	; 0x1c0

    //
    // If the mode is a PWM mode, we'll need to calculate the correct CMPR0 and
    // CMPR1 values here.
    //
    if (ui32Mode == AM_HAL_CTIMER_FN_PWM_ONCE   ||
    cb66:	2a80      	cmp	r2, #128	; 0x80
    cb68:	d005      	beq.n	cb76 <am_hal_ctimer_period_set+0x3a>
    cb6a:	2ac0      	cmp	r2, #192	; 0xc0
    cb6c:	d003      	beq.n	cb76 <am_hal_ctimer_period_set+0x3a>
        ui32Comp1 = ui32Period;
    }
    else
    {
        ui32Comp0 = ui32Period;
        ui32Comp1 = 0;
    cb6e:	2300      	movs	r3, #0
    cb70:	e003      	b.n	cb7a <am_hal_ctimer_period_set+0x3e>
        ui32Mode = ui32Mode >> 16;
    cb72:	0c12      	lsrs	r2, r2, #16
    cb74:	e7f5      	b.n	cb62 <am_hal_ctimer_period_set+0x26>
        ui32Comp1 = ui32Period;
    cb76:	4623      	mov	r3, r4
        ui32Comp0 = ui32Period - ui32OnTime;
    cb78:	1be4      	subs	r4, r4, r7

    //
    // Based on the timer segment argument, write the calculated Compare 0 and
    // Compare 1 values to the correct halves of the correct registers.
    //
    if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERA )
    cb7a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    cb7e:	4295      	cmp	r5, r2
    cb80:	d013      	beq.n	cbaa <am_hal_ctimer_period_set+0x6e>
        // For timer A, write the values to the TIMERA compare register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));
    }
    else if ( ui32TimerSegment == AM_HAL_CTIMER_TIMERB )
    cb82:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
    cb86:	d016      	beq.n	cbb6 <am_hal_ctimer_period_set+0x7a>
        //
        // For the linked case, write the lower halves of the values to the
        // TIMERA compare register, and the upper halves to the TIMERB compare
        // register.
        //
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    cb88:	b2a2      	uxth	r2, r4
    cb8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
    cb8e:	f846 2008 	str.w	r2, [r6, r8]
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1));

        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
                             _VAL2FLD(CTIMER_CMPRA0_CMPR1A0, ui32Comp1 >> 16));
    cb92:	0c1b      	lsrs	r3, r3, #16
    cb94:	041b      	lsls	r3, r3, #16
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0 >> 16) |
    cb96:	ea43 4314 	orr.w	r3, r3, r4, lsr #16
    cb9a:	f846 3009 	str.w	r3, [r6, r9]
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cb9e:	9801      	ldr	r0, [sp, #4]
    cba0:	f000 fa0a 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_period_set()
    cba4:	b003      	add	sp, #12
    cba6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pui32CompareRegA = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    cbaa:	b2a4      	uxth	r4, r4
    cbac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    cbb0:	f846 3008 	str.w	r3, [r6, r8]
    cbb4:	e7f3      	b.n	cb9e <am_hal_ctimer_period_set+0x62>
        *pui32CompareRegB = (_VAL2FLD(CTIMER_CMPRA0_CMPR0A0, ui32Comp0) |
    cbb6:	b2a4      	uxth	r4, r4
    cbb8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
    cbbc:	f846 3009 	str.w	r3, [r6, r9]
    cbc0:	e7ed      	b.n	cb9e <am_hal_ctimer_period_set+0x62>
    cbc2:	bf00      	nop
    cbc4:	4000800c 	.word	0x4000800c
    cbc8:	40008004 	.word	0x40008004
    cbcc:	40008008 	.word	0x40008008

0000cbd0 <am_hal_ctimer_int_enable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_enable(uint32_t ui32Interrupt)
{
    cbd0:	b510      	push	{r4, lr}
    cbd2:	b082      	sub	sp, #8
    cbd4:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cbd6:	f000 f9eb 	bl	cfb0 <am_hal_interrupt_master_disable>
    cbda:	9001      	str	r0, [sp, #4]

    //
    // Enable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN |= ui32Interrupt;
    cbdc:	4a05      	ldr	r2, [pc, #20]	; (cbf4 <am_hal_ctimer_int_enable+0x24>)
    cbde:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    cbe2:	4323      	orrs	r3, r4
    cbe4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cbe8:	9801      	ldr	r0, [sp, #4]
    cbea:	f000 f9e5 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_enable()
    cbee:	b002      	add	sp, #8
    cbf0:	bd10      	pop	{r4, pc}
    cbf2:	bf00      	nop
    cbf4:	40008000 	.word	0x40008000

0000cbf8 <am_hal_ctimer_int_disable>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_disable(uint32_t ui32Interrupt)
{
    cbf8:	b510      	push	{r4, lr}
    cbfa:	b082      	sub	sp, #8
    cbfc:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cbfe:	f000 f9d7 	bl	cfb0 <am_hal_interrupt_master_disable>
    cc02:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTEN &= ~ui32Interrupt;
    cc04:	4a05      	ldr	r2, [pc, #20]	; (cc1c <am_hal_ctimer_int_disable+0x24>)
    cc06:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
    cc0a:	ea23 0304 	bic.w	r3, r3, r4
    cc0e:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cc12:	9801      	ldr	r0, [sp, #4]
    cc14:	f000 f9d0 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_disable()
    cc18:	b002      	add	sp, #8
    cc1a:	bd10      	pop	{r4, pc}
    cc1c:	40008000 	.word	0x40008000

0000cc20 <am_hal_ctimer_int_clear>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_clear(uint32_t ui32Interrupt)
{
    cc20:	b510      	push	{r4, lr}
    cc22:	b082      	sub	sp, #8
    cc24:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cc26:	f000 f9c3 	bl	cfb0 <am_hal_interrupt_master_disable>
    cc2a:	9001      	str	r0, [sp, #4]

    //
    // Disable the interrupt at the module level.
    //
    CTIMERn(0)->INTCLR = ui32Interrupt;
    cc2c:	4b03      	ldr	r3, [pc, #12]	; (cc3c <am_hal_ctimer_int_clear+0x1c>)
    cc2e:	f8c3 4208 	str.w	r4, [r3, #520]	; 0x208

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cc32:	9801      	ldr	r0, [sp, #4]
    cc34:	f000 f9c0 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_clear()
    cc38:	b002      	add	sp, #8
    cc3a:	bd10      	pop	{r4, pc}
    cc3c:	40008000 	.word	0x40008000

0000cc40 <am_hal_ctimer_int_set>:
//! @return None.
//
//*****************************************************************************
void
am_hal_ctimer_int_set(uint32_t ui32Interrupt)
{
    cc40:	b510      	push	{r4, lr}
    cc42:	b082      	sub	sp, #8
    cc44:	4604      	mov	r4, r0
    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cc46:	f000 f9b3 	bl	cfb0 <am_hal_interrupt_master_disable>
    cc4a:	9001      	str	r0, [sp, #4]

    //
    // Set the interrupts.
    //
    CTIMERn(0)->INTSET = ui32Interrupt;
    cc4c:	4b03      	ldr	r3, [pc, #12]	; (cc5c <am_hal_ctimer_int_set+0x1c>)
    cc4e:	f8c3 420c 	str.w	r4, [r3, #524]	; 0x20c

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cc52:	9801      	ldr	r0, [sp, #4]
    cc54:	f000 f9b0 	bl	cfb8 <am_hal_interrupt_master_set>

} // am_hal_ctimer_int_set()
    cc58:	b002      	add	sp, #8
    cc5a:	bd10      	pop	{r4, pc}
    cc5c:	40008000 	.word	0x40008000

0000cc60 <am_hal_ctimer_int_status_get>:
//! @return ui32RetVal either the timer interrupt status, or interrupt enabled.
//
//*****************************************************************************
uint32_t
am_hal_ctimer_int_status_get(bool bEnabledOnly)
{
    cc60:	b510      	push	{r4, lr}
    cc62:	b082      	sub	sp, #8
    cc64:	4604      	mov	r4, r0
    uint32_t ui32RetVal = 0;

    //
    // Begin critical section.
    //
    AM_CRITICAL_BEGIN
    cc66:	f000 f9a3 	bl	cfb0 <am_hal_interrupt_master_disable>
    cc6a:	9001      	str	r0, [sp, #4]

    //
    // Return the desired status.
    //

    if ( bEnabledOnly )
    cc6c:	b15c      	cbz	r4, cc86 <am_hal_ctimer_int_status_get+0x26>
    {
        ui32RetVal  = CTIMERn(0)->INTSTAT;
    cc6e:	4b08      	ldr	r3, [pc, #32]	; (cc90 <am_hal_ctimer_int_status_get+0x30>)
    cc70:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
        ui32RetVal &= CTIMERn(0)->INTEN;
    cc74:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    cc78:	401c      	ands	r4, r3
    }

    //
    // Done with critical section.
    //
    AM_CRITICAL_END
    cc7a:	9801      	ldr	r0, [sp, #4]
    cc7c:	f000 f99c 	bl	cfb8 <am_hal_interrupt_master_set>

    return ui32RetVal;

} // am_hal_ctimer_int_status_get()
    cc80:	4620      	mov	r0, r4
    cc82:	b002      	add	sp, #8
    cc84:	bd10      	pop	{r4, pc}
        ui32RetVal = CTIMERn(0)->INTSTAT;
    cc86:	4b02      	ldr	r3, [pc, #8]	; (cc90 <am_hal_ctimer_int_status_get+0x30>)
    cc88:	f8d3 4204 	ldr.w	r4, [r3, #516]	; 0x204
    cc8c:	e7f5      	b.n	cc7a <am_hal_ctimer_int_status_get+0x1a>
    cc8e:	bf00      	nop
    cc90:	40008000 	.word	0x40008000

0000cc94 <am_hal_flash_page_erase>:
//
//*****************************************************************************
int
am_hal_flash_page_erase(uint32_t ui32ProgramKey, uint32_t ui32FlashInst,
                        uint32_t ui32PageNum)
{
    cc94:	b508      	push	{r3, lr}
    return g_am_hal_flash.flash_page_erase(ui32ProgramKey,
    cc96:	4b01      	ldr	r3, [pc, #4]	; (cc9c <am_hal_flash_page_erase+0x8>)
    cc98:	4798      	blx	r3
                                           ui32FlashInst,
                                           ui32PageNum);
} // am_hal_flash_page_erase()
    cc9a:	bd08      	pop	{r3, pc}
    cc9c:	08000051 	.word	0x08000051

0000cca0 <am_hal_flash_program_main>:
//
//*****************************************************************************
int
am_hal_flash_program_main(uint32_t ui32ProgramKey, uint32_t *pui32Src,
                          uint32_t *pui32Dst, uint32_t ui32NumWords)
{
    cca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cca4:	b082      	sub	sp, #8
    cca6:	4605      	mov	r5, r0
    cca8:	4616      	mov	r6, r2
    ccaa:	461c      	mov	r4, r3
    uint32_t ui32MaxSrcAddr = (uint32_t)pui32Src + (ui32NumWords << 2);
    ccac:	eb01 0783 	add.w	r7, r1, r3, lsl #2

    //
    // Workaround, the last word of SRAM cannot be the source
    // of programming by BootRom, check to see if it is the last
    //
    if ( ui32MaxSrcAddr == ui32SramMaxAddr )
    ccb0:	4b0f      	ldr	r3, [pc, #60]	; (ccf0 <am_hal_flash_program_main+0x50>)
    ccb2:	429f      	cmp	r7, r3
    ccb4:	d005      	beq.n	ccc2 <am_hal_flash_program_main+0x22>
                        &ui32Temp,
                        pui32Dst + ui32NumWords - 1,
                        1);
    }

    return g_am_hal_flash.flash_program_main(ui32ProgramKey, pui32Src,
    ccb6:	4623      	mov	r3, r4
    ccb8:	4c0e      	ldr	r4, [pc, #56]	; (ccf4 <am_hal_flash_program_main+0x54>)
    ccba:	47a0      	blx	r4
                                             pui32Dst, ui32NumWords);
} // am_hal_flash_program_main()
    ccbc:	b002      	add	sp, #8
    ccbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if ( ui32NumWords > 1 )
    ccc2:	2c01      	cmp	r4, #1
    ccc4:	d905      	bls.n	ccd2 <am_hal_flash_program_main+0x32>
            iRetVal = g_am_hal_flash.flash_program_main(
    ccc6:	1e63      	subs	r3, r4, #1
    ccc8:	f8df 8028 	ldr.w	r8, [pc, #40]	; ccf4 <am_hal_flash_program_main+0x54>
    cccc:	47c0      	blx	r8
            if ( iRetVal != 0 )
    ccce:	2800      	cmp	r0, #0
    ccd0:	d1f4      	bne.n	ccbc <am_hal_flash_program_main+0x1c>
        ui32Temp = *(uint32_t *)(ui32MaxSrcAddr - 4);
    ccd2:	f857 3c04 	ldr.w	r3, [r7, #-4]
    ccd6:	9301      	str	r3, [sp, #4]
                        pui32Dst + ui32NumWords - 1,
    ccd8:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
    ccdc:	3a01      	subs	r2, #1
        return g_am_hal_flash.flash_program_main(
    ccde:	2301      	movs	r3, #1
    cce0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
    cce4:	a901      	add	r1, sp, #4
    cce6:	4628      	mov	r0, r5
    cce8:	4c02      	ldr	r4, [pc, #8]	; (ccf4 <am_hal_flash_program_main+0x54>)
    ccea:	47a0      	blx	r4
    ccec:	e7e6      	b.n	ccbc <am_hal_flash_program_main+0x1c>
    ccee:	bf00      	nop
    ccf0:	10060000 	.word	0x10060000
    ccf4:	08000055 	.word	0x08000055

0000ccf8 <am_hal_flash_delay>:
//! @return None.
//
//*****************************************************************************
void
am_hal_flash_delay(uint32_t ui32Iterations)
{
    ccf8:	b508      	push	{r3, lr}
    // as computing the cycle count adjustment itself.
    // Let's account for these delays as much as possible.
    //
    register uint32_t ui32CycleCntAdj;

    if ( am_hal_burst_mode_status() == AM_HAL_BURST_MODE )
    ccfa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
    ccfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    cd00:	f013 0f04 	tst.w	r3, #4
    cd04:	d007      	beq.n	cd16 <am_hal_flash_delay+0x1e>
    {
        ui32Iterations <<= 1;
    cd06:	0040      	lsls	r0, r0, #1

        //
        // There's an additional shift to account for.
        //
        ui32CycleCntAdj = ((13 * 2) + 16) / 3;
    cd08:	230e      	movs	r3, #14

    //
    // Allow for the overhead of the burst-mode check and these comparisons
    // by eliminating an appropriate number of iterations.
    //
    if ( ui32Iterations > ui32CycleCntAdj )
    cd0a:	4298      	cmp	r0, r3
    cd0c:	d902      	bls.n	cd14 <am_hal_flash_delay+0x1c>
    {
        ui32Iterations -= ui32CycleCntAdj;

        g_am_hal_flash.bootrom_delay_cycles(ui32Iterations);
    cd0e:	1ac0      	subs	r0, r0, r3
    cd10:	4b02      	ldr	r3, [pc, #8]	; (cd1c <am_hal_flash_delay+0x24>)
    cd12:	4798      	blx	r3
    }

} // am_hal_flash_delay()
    cd14:	bd08      	pop	{r3, pc}
        ui32CycleCntAdj = ((13 * 1) + 20) / 3;
    cd16:	230b      	movs	r3, #11
    cd18:	e7f7      	b.n	cd0a <am_hal_flash_delay+0x12>
    cd1a:	bf00      	nop
    cd1c:	0800009d 	.word	0x0800009d

0000cd20 <am_hal_triple_read>:
#elif defined(__GNUC_STDC_INLINE__)
__attribute__((naked))
void
am_hal_triple_read(uint32_t ui32TimerAddr, uint32_t ui32Data[])
{
    __asm
    cd20:	b412      	push	{r1, r4}
    cd22:	f3ef 8410 	mrs	r4, PRIMASK
    cd26:	b672      	cpsid	i
    cd28:	6801      	ldr	r1, [r0, #0]
    cd2a:	6802      	ldr	r2, [r0, #0]
    cd2c:	6803      	ldr	r3, [r0, #0]
    cd2e:	f384 8810 	msr	PRIMASK, r4
    cd32:	bc11      	pop	{r0, r4}
    cd34:	6001      	str	r1, [r0, #0]
    cd36:	6042      	str	r2, [r0, #4]
    cd38:	6083      	str	r3, [r0, #8]
    cd3a:	4770      	bx	lr

0000cd3c <pincfg_equ>:

    //
    // We're assuming that am_hal_gpio_pincfg_t boils down to a uint32_t,
    // which is its intent.
    //
    ui32A = *((uint32_t*)cfg1);
    cd3c:	6800      	ldr	r0, [r0, #0]
    ui32B = *((uint32_t*)cfg2);
    cd3e:	680b      	ldr	r3, [r1, #0]

    return ui32A == ui32B ? true : false;

} // pincfg_equ()
    cd40:	4298      	cmp	r0, r3
    cd42:	bf14      	ite	ne
    cd44:	2000      	movne	r0, #0
    cd46:	2001      	moveq	r0, #1
    cd48:	4770      	bx	lr
	...

0000cd4c <am_hal_gpio_pinconfig>:
//
//*****************************************************************************
uint32_t
am_hal_gpio_pinconfig(uint32_t ui32Pin, am_hal_gpio_pincfg_t bfGpioCfg)

{
    cd4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cd50:	b087      	sub	sp, #28
    cd52:	9103      	str	r1, [sp, #12]
    uint32_t ui32Padreg, ui32AltPadCfg, ui32GPCfg;
    uint32_t ui32Funcsel, ui32PowerSw;
    bool bClearEnable = false;

#ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( ui32Pin >= AM_HAL_GPIO_MAX_PADS )
    cd54:	2831      	cmp	r0, #49	; 0x31
    cd56:	f200 8102 	bhi.w	cf5e <am_hal_gpio_pinconfig+0x212>
    cd5a:	4604      	mov	r4, r0
    ui32GPCfg = ui32Padreg = ui32AltPadCfg = 0;

    //
    // Get the requested function and/or power switch.
    //
    ui32Funcsel = bfGpioCfg.uFuncSel;
    cd5c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    cd60:	f003 0107 	and.w	r1, r3, #7
    ui32PowerSw = bfGpioCfg.ePowerSw;
    cd64:	f3c3 05c1 	ubfx	r5, r3, #3, #2

    ui32Padreg |= ui32Funcsel << PADREG_FLD_FNSEL_S;
    cd68:	00ca      	lsls	r2, r1, #3

    //
    // Check for invalid configuration requests.
    //
    if ( bfGpioCfg.ePullup != AM_HAL_GPIO_PIN_PULLUP_NONE )
    cd6a:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    cd6e:	d013      	beq.n	cd98 <am_hal_gpio_pinconfig+0x4c>
    {
        //
        // This setting is needed for all pullup settings including
        // AM_HAL_GPIO_PIN_PULLUP_WEAK and AM_HAL_GPIO_PIN_PULLDOWN.
        //
        ui32Padreg |= (0x1 << PADREG_FLD_PULLUP_S);
    cd70:	f042 0201 	orr.w	r2, r2, #1

        //
        // Check for specific pullup or pulldown settings.
        //
        if ( (bfGpioCfg.ePullup >= AM_HAL_GPIO_PIN_PULLUP_1_5K) &&
    cd74:	f89d 000c 	ldrb.w	r0, [sp, #12]
    cd78:	0940      	lsrs	r0, r0, #5
    cd7a:	1d86      	adds	r6, r0, #6
    cd7c:	f006 0607 	and.w	r6, r6, #7
    cd80:	2e03      	cmp	r6, #3
    cd82:	f200 80a2 	bhi.w	ceca <am_hal_gpio_pinconfig+0x17e>
             (bfGpioCfg.ePullup <= AM_HAL_GPIO_PIN_PULLUP_24K) )
        {
            ui32Padreg |= ((bfGpioCfg.ePullup - AM_HAL_GPIO_PIN_PULLUP_1_5K) <<
    cd86:	3802      	subs	r0, #2
    cd88:	ea42 1280 	orr.w	r2, r2, r0, lsl #6
                           PADREG_FLD_76_S);
#ifndef AM_HAL_DISABLE_API_VALIDATION
            if ( !(g_ui8Bit76Capabilities[ui32Pin] & CAP_PUP) )
    cd8c:	4b7a      	ldr	r3, [pc, #488]	; (cf78 <am_hal_gpio_pinconfig+0x22c>)
    cd8e:	5d1b      	ldrb	r3, [r3, r4]
    cd90:	f013 0f01 	tst.w	r3, #1
    cd94:	f000 80e5 	beq.w	cf62 <am_hal_gpio_pinconfig+0x216>
    }

    //
    // Check if requesting a power switch pin
    //
    if ( ui32PowerSw != AM_HAL_GPIO_PIN_POWERSW_NONE )
    cd98:	b16d      	cbz	r5, cdb6 <am_hal_gpio_pinconfig+0x6a>
    {
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    cd9a:	2d01      	cmp	r5, #1
    cd9c:	f000 80a4 	beq.w	cee8 <am_hal_gpio_pinconfig+0x19c>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
        {
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
        }
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    cda0:	2d02      	cmp	r5, #2
    cda2:	f040 80e0 	bne.w	cf66 <am_hal_gpio_pinconfig+0x21a>
                  (g_ui8Bit76Capabilities[ui32Pin] & CAP_VSS) )
    cda6:	4b74      	ldr	r3, [pc, #464]	; (cf78 <am_hal_gpio_pinconfig+0x22c>)
    cda8:	5d1b      	ldrb	r3, [r3, r4]
        else if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VSS)  &&
    cdaa:	f013 0f04 	tst.w	r3, #4
    cdae:	f000 80dc 	beq.w	cf6a <am_hal_gpio_pinconfig+0x21e>
        {
            ui32Padreg |= 0x2 << PADREG_FLD_76_S;
    cdb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    }

    //
    // Depending on the selected pin and FNSEL, determine if INPEN needs to be set.
    //
    ui32Padreg |= (g_ui8Inpen[ui32Pin] & (1 << ui32Funcsel)) ? (1 << PADREG_FLD_INPEN_S) : 0;
    cdb6:	4b71      	ldr	r3, [pc, #452]	; (cf7c <am_hal_gpio_pinconfig+0x230>)
    cdb8:	5d1d      	ldrb	r5, [r3, r4]
    cdba:	410d      	asrs	r5, r1
    cdbc:	006d      	lsls	r5, r5, #1
    cdbe:	f005 0502 	and.w	r5, r5, #2
    cdc2:	4315      	orrs	r5, r2

    //
    // Configure ui32GpCfg based on whether nCE requested.
    //
    if ( g_ui8nCEpins[ui32Pin] == ui32Funcsel )
    cdc4:	4b6e      	ldr	r3, [pc, #440]	; (cf80 <am_hal_gpio_pinconfig+0x234>)
    cdc6:	5d1b      	ldrb	r3, [r3, r4]
    cdc8:	428b      	cmp	r3, r1
    cdca:	f000 8096 	beq.w	cefa <am_hal_gpio_pinconfig+0x1ae>
    {
        //
        // It's not nCE, it's one of the other funcsels.
        // Start by setting the value of the requested GPIO input.
        //
        ui32Padreg |= (bfGpioCfg.eGPInput << PADREG_FLD_INPEN_S);
    cdce:	f89d 700d 	ldrb.w	r7, [sp, #13]
    cdd2:	f3c7 1300 	ubfx	r3, r7, #4, #1
    cdd6:	ea45 0543 	orr.w	r5, r5, r3, lsl #1
        //  GPIOCFG register field, which is a 4-bit field:
        //  [INTD(1):OUTCFG(2):INCFG(1)].
        // Bit0 of eIntDir maps to GPIOCFG.INTD  (b3).
        // Bit1 of eIntDir maps to GPIOCFG.INCFG (b0).
        //
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    cdda:	f3c7 0281 	ubfx	r2, r7, #2, #2
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    cdde:	f3c7 1341 	ubfx	r3, r7, #5, #2
    cde2:	00de      	lsls	r6, r3, #3
    cde4:	f006 0608 	and.w	r6, r6, #8
        ui32GPCfg |= (bfGpioCfg.eGPOutcfg << GPIOCFG_FLD_OUTCFG_S)              |
    cde8:	ea46 0642 	orr.w	r6, r6, r2, lsl #1
                     (((bfGpioCfg.eIntDir >> 0) & 0x1) << GPIOCFG_FLD_INTD_S)   |
    cdec:	ea46 0653 	orr.w	r6, r6, r3, lsr #1
                     (((bfGpioCfg.eIntDir >> 1) & 0x1) << GPIOCFG_FLD_INCFG_S);

        if ( (bfGpioCfg.eGPOutcfg == AM_HAL_GPIO_PIN_OUTCFG_PUSHPULL) ||
    cdf0:	f007 030c 	and.w	r3, r7, #12
    cdf4:	2b04      	cmp	r3, #4
    cdf6:	f000 80a5 	beq.w	cf44 <am_hal_gpio_pinconfig+0x1f8>
             pincfg_equ(&bfGpioCfg, (void*)&g_AM_HAL_GPIO_DISABLE) )
    cdfa:	4962      	ldr	r1, [pc, #392]	; (cf84 <am_hal_gpio_pinconfig+0x238>)
    cdfc:	a803      	add	r0, sp, #12
    cdfe:	f7ff ff9d 	bl	cd3c <pincfg_equ>
    ce02:	9002      	str	r0, [sp, #8]
        //  use when GPIO interrupts are not in use and can be used when no
        //  eIntDir setting is provided.
        // If eIntDir is provided, eGPRdZero is ignored and can only be
        //  achieved via the AM_HAL_GPIO_PIN_INTDIR_NONE setting.
        //
        if ( bfGpioCfg.eIntDir == 0 )
    ce04:	f017 0f60 	tst.w	r7, #96	; 0x60
    ce08:	d104      	bne.n	ce14 <am_hal_gpio_pinconfig+0xc8>
        {
            ui32GPCfg &= ~(1 << GPIOCFG_FLD_INCFG_S);
            ui32GPCfg |= (bfGpioCfg.eGPRdZero << GPIOCFG_FLD_INCFG_S);
    ce0a:	f89d 300d 	ldrb.w	r3, [sp, #13]
    ce0e:	09db      	lsrs	r3, r3, #7
    ce10:	f363 0600 	bfi	r6, r3, #0, #1
        }
    }

    switch ( bfGpioCfg.eDriveStrength )
    ce14:	f89d 300d 	ldrb.w	r3, [sp, #13]
    ce18:	f003 0303 	and.w	r3, r3, #3
    ce1c:	2b02      	cmp	r3, #2
    ce1e:	f000 809c 	beq.w	cf5a <am_hal_gpio_pinconfig+0x20e>
    ce22:	2b03      	cmp	r3, #3
    ce24:	f000 8095 	beq.w	cf52 <am_hal_gpio_pinconfig+0x206>
    ce28:	2b01      	cmp	r3, #1
    ce2a:	f000 808e 	beq.w	cf4a <am_hal_gpio_pinconfig+0x1fe>
    ce2e:	2000      	movs	r0, #0
    //
    uint32_t ui32GPCfgAddr, ui32PadregAddr, ui32AltpadAddr;
    uint32_t ui32GPCfgClearMask, ui32PadClearMask;
    uint32_t ui32GPCfgShft, ui32PadShft;

    ui32GPCfgAddr       = AM_REGADDR(GPIO, CFGA)       + ((ui32Pin >> 1) & ~0x3);
    ce30:	ea4f 0854 	mov.w	r8, r4, lsr #1
    ce34:	f028 0803 	bic.w	r8, r8, #3
    ce38:	f8df b170 	ldr.w	fp, [pc, #368]	; cfac <am_hal_gpio_pinconfig+0x260>
    ui32PadregAddr      = AM_REGADDR(GPIO, PADREGA)    + (ui32Pin & ~0x3);
    ce3c:	f024 0a03 	bic.w	sl, r4, #3
    ce40:	f10a 4980 	add.w	r9, sl, #1073741824	; 0x40000000
    ce44:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
    ui32AltpadAddr      = AM_REGADDR(GPIO, ALTPADCFGA) + (ui32Pin & ~0x3);

    ui32GPCfgShft       = ((ui32Pin & 0x7) << 2);
    ce48:	00a2      	lsls	r2, r4, #2
    ce4a:	f002 021c 	and.w	r2, r2, #28
    ui32PadShft         = ((ui32Pin & 0x3) << 3);
    ce4e:	00e3      	lsls	r3, r4, #3
    ce50:	f003 0318 	and.w	r3, r3, #24
    ui32GPCfgClearMask  = ~((uint32_t)0xF  << ui32GPCfgShft);
    ce54:	210f      	movs	r1, #15
    ce56:	4091      	lsls	r1, r2
    ce58:	43c9      	mvns	r1, r1
    ce5a:	9100      	str	r1, [sp, #0]
    ui32PadClearMask    = ~((uint32_t)0xFF << ui32PadShft);
    ce5c:	27ff      	movs	r7, #255	; 0xff
    ce5e:	409f      	lsls	r7, r3
    ce60:	43ff      	mvns	r7, r7

    //
    // Get the new values into their rightful bit positions.
    //
    ui32Padreg    <<= ui32PadShft;
    ce62:	409d      	lsls	r5, r3
    ui32AltPadCfg <<= ui32PadShft;
    ce64:	fa00 f303 	lsl.w	r3, r0, r3
    ce68:	9301      	str	r3, [sp, #4]
    ui32GPCfg     <<= ui32GPCfgShft;
    ce6a:	4096      	lsls	r6, r2

    AM_CRITICAL_BEGIN
    ce6c:	f000 f8a0 	bl	cfb0 <am_hal_interrupt_master_disable>
    ce70:	9005      	str	r0, [sp, #20]

    if ( bClearEnable )
    ce72:	9b02      	ldr	r3, [sp, #8]
    ce74:	b143      	cbz	r3, ce88 <am_hal_gpio_pinconfig+0x13c>
    {
        //
        // We're configuring a mode that requires clearing the Enable bit.
        //
        am_hal_gpio_output_tristate_disable(ui32Pin);
    ce76:	f004 021f 	and.w	r2, r4, #31
    ce7a:	08e4      	lsrs	r4, r4, #3
    ce7c:	f004 0404 	and.w	r4, r4, #4
    ce80:	2301      	movs	r3, #1
    ce82:	4093      	lsls	r3, r2
    ce84:	4a40      	ldr	r2, [pc, #256]	; (cf88 <am_hal_gpio_pinconfig+0x23c>)
    ce86:	50a3      	str	r3, [r4, r2]
    }

    GPIO->PADKEY = GPIO_PADKEY_PADKEY_Key;
    ce88:	4a40      	ldr	r2, [pc, #256]	; (cf8c <am_hal_gpio_pinconfig+0x240>)
    ce8a:	2373      	movs	r3, #115	; 0x73
    ce8c:	6613      	str	r3, [r2, #96]	; 0x60

    AM_REGVAL(ui32PadregAddr)  = (AM_REGVAL(ui32PadregAddr) & ui32PadClearMask)   | ui32Padreg;
    ce8e:	f8d9 3000 	ldr.w	r3, [r9]
    ce92:	403b      	ands	r3, r7
    ce94:	431d      	orrs	r5, r3
    ce96:	f8c9 5000 	str.w	r5, [r9]
    AM_REGVAL(ui32GPCfgAddr)   = (AM_REGVAL(ui32GPCfgAddr)  & ui32GPCfgClearMask) | ui32GPCfg;
    ce9a:	f858 300b 	ldr.w	r3, [r8, fp]
    ce9e:	9900      	ldr	r1, [sp, #0]
    cea0:	400b      	ands	r3, r1
    cea2:	431e      	orrs	r6, r3
    cea4:	f848 600b 	str.w	r6, [r8, fp]
    AM_REGVAL(ui32AltpadAddr)  = (AM_REGVAL(ui32AltpadAddr) & ui32PadClearMask)   | ui32AltPadCfg;
    cea8:	4939      	ldr	r1, [pc, #228]	; (cf90 <am_hal_gpio_pinconfig+0x244>)
    ceaa:	f85a 3001 	ldr.w	r3, [sl, r1]
    ceae:	401f      	ands	r7, r3
    ceb0:	9b01      	ldr	r3, [sp, #4]
    ceb2:	431f      	orrs	r7, r3
    ceb4:	f84a 7001 	str.w	r7, [sl, r1]

    GPIO->PADKEY = 0;
    ceb8:	2400      	movs	r4, #0
    ceba:	6614      	str	r4, [r2, #96]	; 0x60

    AM_CRITICAL_END
    cebc:	9805      	ldr	r0, [sp, #20]
    cebe:	f000 f87b 	bl	cfb8 <am_hal_interrupt_master_set>

    return AM_HAL_STATUS_SUCCESS;
    cec2:	4620      	mov	r0, r4

} // am_hal_gpio_pinconfig()
    cec4:	b007      	add	sp, #28
    cec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLDOWN )
    ceca:	2bc0      	cmp	r3, #192	; 0xc0
    cecc:	d007      	beq.n	cede <am_hal_gpio_pinconfig+0x192>
        else if ( bfGpioCfg.ePullup == AM_HAL_GPIO_PIN_PULLUP_WEAK )
    cece:	2b20      	cmp	r3, #32
    ced0:	f47f af62 	bne.w	cd98 <am_hal_gpio_pinconfig+0x4c>
            if ( ui32Pin == 20 )
    ced4:	2c14      	cmp	r4, #20
    ced6:	f47f af5f 	bne.w	cd98 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLUP;
    ceda:	482e      	ldr	r0, [pc, #184]	; (cf94 <am_hal_gpio_pinconfig+0x248>)
    cedc:	e7f2      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
            if ( ui32Pin != 20 )
    cede:	2c14      	cmp	r4, #20
    cee0:	f43f af5a 	beq.w	cd98 <am_hal_gpio_pinconfig+0x4c>
                return AM_HAL_GPIO_ERR_PULLDOWN;
    cee4:	482c      	ldr	r0, [pc, #176]	; (cf98 <am_hal_gpio_pinconfig+0x24c>)
    cee6:	e7ed      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
             (g_ui8Bit76Capabilities[ui32Pin] & CAP_VDD) )
    cee8:	4b23      	ldr	r3, [pc, #140]	; (cf78 <am_hal_gpio_pinconfig+0x22c>)
    ceea:	5d1b      	ldrb	r3, [r3, r4]
        if ( (ui32PowerSw == AM_HAL_GPIO_PIN_POWERSW_VDD)  &&
    ceec:	f013 0f02 	tst.w	r3, #2
    cef0:	f43f af56 	beq.w	cda0 <am_hal_gpio_pinconfig+0x54>
            ui32Padreg |= 0x1 << PADREG_FLD_76_S;
    cef4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    cef8:	e75d      	b.n	cdb6 <am_hal_gpio_pinconfig+0x6a>
        if ( bfGpioCfg.uIOMnum > IOMNUM_MAX )
    cefa:	f89d 300e 	ldrb.w	r3, [sp, #14]
    cefe:	f003 0307 	and.w	r3, r3, #7
    cf02:	2b07      	cmp	r3, #7
    cf04:	d033      	beq.n	cf6e <am_hal_gpio_pinconfig+0x222>
        ui8CEtbl = (bfGpioCfg.uIOMnum << 4) | bfGpioCfg.uNCE;
    cf06:	f89d 300e 	ldrb.w	r3, [sp, #14]
    cf0a:	f003 0107 	and.w	r1, r3, #7
    cf0e:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    cf12:	ea43 1101 	orr.w	r1, r3, r1, lsl #4
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    cf16:	2300      	movs	r3, #0
    cf18:	2b03      	cmp	r3, #3
    cf1a:	d807      	bhi.n	cf2c <am_hal_gpio_pinconfig+0x1e0>
            if ( g_ui8NCEtable[ui32Pin][ui32Outcfg] == ui8CEtbl )
    cf1c:	4a1f      	ldr	r2, [pc, #124]	; (cf9c <am_hal_gpio_pinconfig+0x250>)
    cf1e:	eb02 0284 	add.w	r2, r2, r4, lsl #2
    cf22:	5cd2      	ldrb	r2, [r2, r3]
    cf24:	428a      	cmp	r2, r1
    cf26:	d001      	beq.n	cf2c <am_hal_gpio_pinconfig+0x1e0>
        for ( ui32Outcfg = 0; ui32Outcfg < 4; ui32Outcfg++ )
    cf28:	3301      	adds	r3, #1
    cf2a:	e7f5      	b.n	cf18 <am_hal_gpio_pinconfig+0x1cc>
        if ( ui32Outcfg >= 4 )
    cf2c:	2b03      	cmp	r3, #3
    cf2e:	d820      	bhi.n	cf72 <am_hal_gpio_pinconfig+0x226>
                     (bfGpioCfg.eCEpol << GPIOCFG_FLD_INTD_S)   |
    cf30:	f89d 600e 	ldrb.w	r6, [sp, #14]
    cf34:	f3c6 1640 	ubfx	r6, r6, #5, #1
    cf38:	00f6      	lsls	r6, r6, #3
    cf3a:	ea46 0643 	orr.w	r6, r6, r3, lsl #1
    bool bClearEnable = false;
    cf3e:	2300      	movs	r3, #0
    cf40:	9302      	str	r3, [sp, #8]
    cf42:	e767      	b.n	ce14 <am_hal_gpio_pinconfig+0xc8>
            bClearEnable = true;
    cf44:	2301      	movs	r3, #1
    cf46:	9302      	str	r3, [sp, #8]
    cf48:	e75c      	b.n	ce04 <am_hal_gpio_pinconfig+0xb8>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    cf4a:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (0 << 0);
    cf4e:	2000      	movs	r0, #0
            break;
    cf50:	e76e      	b.n	ce30 <am_hal_gpio_pinconfig+0xe4>
            ui32Padreg    |= (1 << PADREG_FLD_DRVSTR_S);
    cf52:	f045 0504 	orr.w	r5, r5, #4
            ui32AltPadCfg |= (1 << 0);
    cf56:	2001      	movs	r0, #1
            break;
    cf58:	e76a      	b.n	ce30 <am_hal_gpio_pinconfig+0xe4>
            ui32AltPadCfg |= (1 << 0);
    cf5a:	2001      	movs	r0, #1
    cf5c:	e768      	b.n	ce30 <am_hal_gpio_pinconfig+0xe4>
        return AM_HAL_STATUS_INVALID_ARG;
    cf5e:	2006      	movs	r0, #6
    cf60:	e7b0      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
                return AM_HAL_GPIO_ERR_PULLUP;
    cf62:	480c      	ldr	r0, [pc, #48]	; (cf94 <am_hal_gpio_pinconfig+0x248>)
    cf64:	e7ae      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_PWRSW;
    cf66:	480e      	ldr	r0, [pc, #56]	; (cfa0 <am_hal_gpio_pinconfig+0x254>)
    cf68:	e7ac      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
    cf6a:	480d      	ldr	r0, [pc, #52]	; (cfa0 <am_hal_gpio_pinconfig+0x254>)
    cf6c:	e7aa      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCE;   // Invalid CE specified
    cf6e:	480d      	ldr	r0, [pc, #52]	; (cfa4 <am_hal_gpio_pinconfig+0x258>)
    cf70:	e7a8      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
            return AM_HAL_GPIO_ERR_INVCEPIN;
    cf72:	480d      	ldr	r0, [pc, #52]	; (cfa8 <am_hal_gpio_pinconfig+0x25c>)
    cf74:	e7a6      	b.n	cec4 <am_hal_gpio_pinconfig+0x178>
    cf76:	bf00      	nop
    cf78:	00010408 	.word	0x00010408
    cf7c:	0001043c 	.word	0x0001043c
    cf80:	00010538 	.word	0x00010538
    cf84:	00010404 	.word	0x00010404
    cf88:	400100b4 	.word	0x400100b4
    cf8c:	40010000 	.word	0x40010000
    cf90:	400100e0 	.word	0x400100e0
    cf94:	08000100 	.word	0x08000100
    cf98:	08000101 	.word	0x08000101
    cf9c:	00010470 	.word	0x00010470
    cfa0:	08000102 	.word	0x08000102
    cfa4:	08000103 	.word	0x08000103
    cfa8:	08000104 	.word	0x08000104
    cfac:	40010040 	.word	0x40010040

0000cfb0 <am_hal_interrupt_master_disable>:
}
#elif defined(__GNUC_STDC_INLINE__)
uint32_t __attribute__((naked))
am_hal_interrupt_master_disable(void)
{
    __asm("    mrs     r0, PRIMASK");
    cfb0:	f3ef 8010 	mrs	r0, PRIMASK
    __asm("    cpsid i");
    cfb4:	b672      	cpsid	i
    __asm("    bx lr");
    cfb6:	4770      	bx	lr

0000cfb8 <am_hal_interrupt_master_set>:
}
#elif defined(__GNUC_STDC_INLINE__)
void __attribute__((naked))
am_hal_interrupt_master_set(uint32_t ui32InterruptState)
{
    __asm("    msr     PRIMASK, r0");
    cfb8:	f380 8810 	msr	PRIMASK, r0
    __asm("    bx lr");
    cfbc:	4770      	bx	lr

0000cfbe <timer_handler>:
/* XXX: determine how we will deal with running un-privileged */
uint32_t os_flags = OS_RUN_PRIV;

void
timer_handler(void)
{
    cfbe:	b508      	push	{r3, lr}
    os_time_advance(1);
    cfc0:	2001      	movs	r0, #1
    cfc2:	f000 f8a1 	bl	d108 <os_time_advance>
}
    cfc6:	bd08      	pop	{r3, pc}

0000cfc8 <os_arch_save_sr>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    cfc8:	f3ef 8010 	mrs	r0, PRIMASK

#if MCU_CRITICAL_BASEPRI
    isr_ctx = __get_BASEPRI();
    __set_BASEPRI((MCU_CRITICAL_BASEPRI) << (8 - __NVIC_PRIO_BITS));
#else
    isr_ctx = __get_PRIMASK() & 1;
    cfcc:	f000 0001 	and.w	r0, r0, #1
  __ASM volatile ("cpsid i" : : : "memory");
    cfd0:	b672      	cpsid	i
    __disable_irq();
#endif

    return isr_ctx;
}
    cfd2:	4770      	bx	lr

0000cfd4 <os_arch_restore_sr>:
os_arch_restore_sr(os_sr_t isr_ctx)
{
#if MCU_CRITICAL_BASEPRI
    __set_BASEPRI(isr_ctx);
#else
    if (!isr_ctx) {
    cfd4:	b900      	cbnz	r0, cfd8 <os_arch_restore_sr+0x4>
  __ASM volatile ("cpsie i" : : : "memory");
    cfd6:	b662      	cpsie	i
        __enable_irq();
    }
#endif
}
    cfd8:	4770      	bx	lr
	...

0000cfdc <__assert_func>:
}
#endif

void
__assert_func(const char *file, int line, const char *func, const char *e)
{
    cfdc:	b508      	push	{r3, lr}
#if MYNEWT_VAL(OS_CRASH_LOG)
    struct log_reboot_info lri;
#endif
    int sr;

    OS_ENTER_CRITICAL(sr);
    cfde:	f7ff fff3 	bl	cfc8 <os_arch_save_sr>

#if MYNEWT_VAL(OS_ASSERT_CB)
    os_assert_cb();
#endif

    SCB->ICSR = SCB_ICSR_NMIPENDSET_Msk;
    cfe2:	4b04      	ldr	r3, [pc, #16]	; (cff4 <__assert_func+0x18>)
    cfe4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    cfe8:	605a      	str	r2, [r3, #4]
    asm("isb");
    cfea:	f3bf 8f6f 	isb	sy
    hal_system_reset();
    cfee:	f7ff f987 	bl	c300 <hal_system_reset>
    cff2:	bf00      	nop
    cff4:	e000ed00 	.word	0xe000ed00

0000cff8 <os_default_irq>:
}

void
os_default_irq(struct trap_frame *tf)
{
    cff8:	b508      	push	{r3, lr}
    uint32_t orig_sp;
#endif

    console_blocking_mode();
    console_printf("Unhandled interrupt (%ld), exception sp 0x%08lx\n",
      SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk, (uint32_t)tf->ef);
    cffa:	4b04      	ldr	r3, [pc, #16]	; (d00c <os_default_irq+0x14>)
    cffc:	685a      	ldr	r2, [r3, #4]
      tf->r4, tf->r5, tf->r6, tf->r7);
    console_printf(" r8:0x%08lx  r9:0x%08lx r10:0x%08lx r11:0x%08lx\n",
      tf->r8, tf->r9, tf->r10, tf->r11);
    console_printf("r12:0x%08lx  lr:0x%08lx  pc:0x%08lx psr:0x%08lx\n",
      tf->ef->r12, tf->ef->lr, tf->ef->pc, tf->ef->psr);
    console_printf("ICSR:0x%08lx HFSR:0x%08lx CFSR:0x%08lx\n",
    cffe:	685a      	ldr	r2, [r3, #4]
    d000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    d002:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      SCB->ICSR, SCB->HFSR, SCB->CFSR);
    console_printf("BFAR:0x%08lx MMFAR:0x%08lx\n", SCB->BFAR, SCB->MMFAR);
    d004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    d006:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            : "r0"
        );
    }
#endif

    hal_system_reset();
    d008:	f7ff f97a 	bl	c300 <hal_system_reset>
    d00c:	e000ed00 	.word	0xe000ed00

0000d010 <os_cputime_init>:
struct os_cputime_data g_os_cputime;
#endif

int
os_cputime_init(uint32_t clock_freq)
{
    d010:	b508      	push	{r3, lr}
    d012:	4601      	mov	r1, r0

    /* Set the ticks per microsecond. */
#if defined(OS_CPUTIME_FREQ_HIGH)
    g_os_cputime.ticks_per_usec = clock_freq / 1000000U;
#endif
    rc = hal_timer_config(MYNEWT_VAL(OS_CPUTIME_TIMER_NUM), clock_freq);
    d014:	2000      	movs	r0, #0
    d016:	f7ff fc61 	bl	c8dc <hal_timer_config>
    return rc;
}
    d01a:	bd08      	pop	{r3, pc}

0000d01c <os_dev_add>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_add(struct os_dev *dev)
{
    d01c:	b430      	push	{r4, r5}
    struct os_dev *cur_dev;
    struct os_dev *prev_dev;

    /* If no devices present, insert into head */
    if (STAILQ_FIRST(&g_os_dev_list) == NULL) {
    d01e:	4b16      	ldr	r3, [pc, #88]	; (d078 <os_dev_add+0x5c>)
    d020:	681d      	ldr	r5, [r3, #0]
    d022:	b115      	cbz	r5, d02a <os_dev_add+0xe>
    /* Add devices to the list, sorted first by stage, then by
     * priority.  Keep sorted in this order for initialization
     * stage.
     */
    prev_dev = NULL;
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
    d024:	462b      	mov	r3, r5
    prev_dev = NULL;
    d026:	2400      	movs	r4, #0
    d028:	e008      	b.n	d03c <os_dev_add+0x20>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    d02a:	4603      	mov	r3, r0
    d02c:	f843 5f20 	str.w	r5, [r3, #32]!
    d030:	4a11      	ldr	r2, [pc, #68]	; (d078 <os_dev_add+0x5c>)
    d032:	6053      	str	r3, [r2, #4]
    d034:	6010      	str	r0, [r2, #0]
        return (0);
    d036:	e012      	b.n	d05e <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
                   ((dev->od_stage == cur_dev->od_stage) &&
                    (dev->od_priority < cur_dev->od_priority))) {
            break;
        }
        prev_dev = cur_dev;
    d038:	461c      	mov	r4, r3
    STAILQ_FOREACH(cur_dev, &g_os_dev_list, od_next) {
    d03a:	6a1b      	ldr	r3, [r3, #32]
    d03c:	b153      	cbz	r3, d054 <os_dev_add+0x38>
        if (dev == cur_dev) {
    d03e:	4283      	cmp	r3, r0
    d040:	d00d      	beq.n	d05e <os_dev_add+0x42>
        } else if (dev->od_stage < cur_dev->od_stage ||
    d042:	7e01      	ldrb	r1, [r0, #24]
    d044:	7e1a      	ldrb	r2, [r3, #24]
    d046:	4291      	cmp	r1, r2
    d048:	d304      	bcc.n	d054 <os_dev_add+0x38>
    d04a:	d1f5      	bne.n	d038 <os_dev_add+0x1c>
                    (dev->od_priority < cur_dev->od_priority))) {
    d04c:	7e41      	ldrb	r1, [r0, #25]
    d04e:	7e5a      	ldrb	r2, [r3, #25]
                   ((dev->od_stage == cur_dev->od_stage) &&
    d050:	4291      	cmp	r1, r2
    d052:	d2f1      	bcs.n	d038 <os_dev_add+0x1c>
    }

    if (prev_dev) {
    d054:	b15c      	cbz	r4, d06e <os_dev_add+0x52>
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
    d056:	6a23      	ldr	r3, [r4, #32]
    d058:	6203      	str	r3, [r0, #32]
    d05a:	b11b      	cbz	r3, d064 <os_dev_add+0x48>
    d05c:	6220      	str	r0, [r4, #32]
    } else {
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    }

    return (0);
}
    d05e:	2000      	movs	r0, #0
    d060:	bc30      	pop	{r4, r5}
    d062:	4770      	bx	lr
        STAILQ_INSERT_AFTER(&g_os_dev_list, prev_dev, dev, od_next);
    d064:	f100 0320 	add.w	r3, r0, #32
    d068:	4a03      	ldr	r2, [pc, #12]	; (d078 <os_dev_add+0x5c>)
    d06a:	6053      	str	r3, [r2, #4]
    d06c:	e7f6      	b.n	d05c <os_dev_add+0x40>
        STAILQ_INSERT_HEAD(&g_os_dev_list, dev, od_next);
    d06e:	6205      	str	r5, [r0, #32]
    d070:	4b01      	ldr	r3, [pc, #4]	; (d078 <os_dev_add+0x5c>)
    d072:	6018      	str	r0, [r3, #0]
    d074:	e7f3      	b.n	d05e <os_dev_add+0x42>
    d076:	bf00      	nop
    d078:	100001cc 	.word	0x100001cc

0000d07c <os_dev_initialize>:
 *
 * @return 0 on success, non-zero on failure.
 */
static int
os_dev_initialize(struct os_dev *dev)
{
    d07c:	b510      	push	{r4, lr}
    d07e:	4604      	mov	r4, r0
    int rc;

    rc = dev->od_init(dev, dev->od_init_arg);
    d080:	6903      	ldr	r3, [r0, #16]
    d082:	6941      	ldr	r1, [r0, #20]
    d084:	4798      	blx	r3
    if (rc != 0) {
    d086:	b128      	cbz	r0, d094 <os_dev_initialize+0x18>
        if (dev->od_flags & OS_DEV_F_INIT_CRITICAL) {
    d088:	7ee3      	ldrb	r3, [r4, #27]
    d08a:	f013 0f08 	tst.w	r3, #8
    d08e:	d105      	bne.n	d09c <os_dev_initialize+0x20>
            goto err;
        }
    } else {
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    }
    return 0;
    d090:	2000      	movs	r0, #0
    d092:	e003      	b.n	d09c <os_dev_initialize+0x20>
        dev->od_flags |= OS_DEV_F_STATUS_READY;
    d094:	7ee3      	ldrb	r3, [r4, #27]
    d096:	f043 0301 	orr.w	r3, r3, #1
    d09a:	76e3      	strb	r3, [r4, #27]
err:
    return rc;
}
    d09c:	bd10      	pop	{r4, pc}

0000d09e <os_dev_init>:
{
    d09e:	b410      	push	{r4}
    d0a0:	4604      	mov	r4, r0
    dev->od_name = name;
    d0a2:	61c1      	str	r1, [r0, #28]
    dev->od_stage = stage;
    d0a4:	7602      	strb	r2, [r0, #24]
    dev->od_priority = priority;
    d0a6:	7643      	strb	r3, [r0, #25]
    dev->od_flags = 0;
    d0a8:	2000      	movs	r0, #0
    d0aa:	76e0      	strb	r0, [r4, #27]
    dev->od_open_ref = 0;
    d0ac:	76a0      	strb	r0, [r4, #26]
    dev->od_init = od_init;
    d0ae:	9b01      	ldr	r3, [sp, #4]
    d0b0:	6123      	str	r3, [r4, #16]
    dev->od_init_arg = arg;
    d0b2:	9b02      	ldr	r3, [sp, #8]
    d0b4:	6163      	str	r3, [r4, #20]
    memset(&dev->od_handlers, 0, sizeof(dev->od_handlers));
    d0b6:	6020      	str	r0, [r4, #0]
    d0b8:	6060      	str	r0, [r4, #4]
    d0ba:	60a0      	str	r0, [r4, #8]
    d0bc:	60e0      	str	r0, [r4, #12]
}
    d0be:	bc10      	pop	{r4}
    d0c0:	4770      	bx	lr
	...

0000d0c4 <os_dev_create>:

int
os_dev_create(struct os_dev *dev, const char *name, uint8_t stage,
        uint8_t priority, os_dev_init_func_t od_init, void *arg)
{
    d0c4:	b530      	push	{r4, r5, lr}
    d0c6:	b083      	sub	sp, #12
    d0c8:	4604      	mov	r4, r0
    int rc;

    rc = os_dev_init(dev, name, stage, priority, od_init, arg);
    d0ca:	9d07      	ldr	r5, [sp, #28]
    d0cc:	9501      	str	r5, [sp, #4]
    d0ce:	9d06      	ldr	r5, [sp, #24]
    d0d0:	9500      	str	r5, [sp, #0]
    d0d2:	f7ff ffe4 	bl	d09e <os_dev_init>
    if (rc != 0) {
    d0d6:	b108      	cbz	r0, d0dc <os_dev_create+0x18>
    if (g_os_started) {
        rc = os_dev_initialize(dev);
    }
err:
    return (rc);
}
    d0d8:	b003      	add	sp, #12
    d0da:	bd30      	pop	{r4, r5, pc}
    rc = os_dev_add(dev);
    d0dc:	4620      	mov	r0, r4
    d0de:	f7ff ff9d 	bl	d01c <os_dev_add>
    if (rc != 0) {
    d0e2:	2800      	cmp	r0, #0
    d0e4:	d1f8      	bne.n	d0d8 <os_dev_create+0x14>
    if (g_os_started) {
    d0e6:	4b04      	ldr	r3, [pc, #16]	; (d0f8 <os_dev_create+0x34>)
    d0e8:	681b      	ldr	r3, [r3, #0]
    d0ea:	2b00      	cmp	r3, #0
    d0ec:	d0f4      	beq.n	d0d8 <os_dev_create+0x14>
        rc = os_dev_initialize(dev);
    d0ee:	4620      	mov	r0, r4
    d0f0:	f7ff ffc4 	bl	d07c <os_dev_initialize>
    return (rc);
    d0f4:	e7f0      	b.n	d0d8 <os_dev_create+0x14>
    d0f6:	bf00      	nop
    d0f8:	100001c8 	.word	0x100001c8

0000d0fc <os_time_get>:

os_time_t
os_time_get(void)
{
    return (g_os_time);
}
    d0fc:	4b01      	ldr	r3, [pc, #4]	; (d104 <os_time_get+0x8>)
    d0fe:	6818      	ldr	r0, [r3, #0]
    d100:	4770      	bx	lr
    d102:	bf00      	nop
    d104:	100001d8 	.word	0x100001d8

0000d108 <os_time_advance>:
#else

void
os_time_advance(int ticks)
{
    g_os_time += ticks;
    d108:	4a02      	ldr	r2, [pc, #8]	; (d114 <os_time_advance+0xc>)
    d10a:	6813      	ldr	r3, [r2, #0]
    d10c:	4403      	add	r3, r0
    d10e:	6013      	str	r3, [r2, #0]
}
    d110:	4770      	bx	lr
    d112:	bf00      	nop
    d114:	100001d8 	.word	0x100001d8

0000d118 <memcmp>:
int memcmp(const void *s1, const void *s2, size_t n)
{
    int d = 0;

#if defined(ARCH_cortex_m3) || defined(ARCH_cortex_m4) || defined(ARCH_cortex_m7) || defined(ARCH_cortex_m33)
    asm (".syntax unified                   \n"
    d118:	b470      	push	{r4, r5, r6}
    d11a:	f04f 0500 	mov.w	r5, #0
    d11e:	f022 0603 	bic.w	r6, r2, #3
    d122:	e005      	b.n	d130 <test1>

0000d124 <loop1>:
    d124:	5943      	ldr	r3, [r0, r5]
    d126:	594c      	ldr	r4, [r1, r5]
    d128:	42a3      	cmp	r3, r4
    d12a:	d104      	bne.n	d136 <res1>
    d12c:	f105 0504 	add.w	r5, r5, #4

0000d130 <test1>:
    d130:	42b5      	cmp	r5, r6
    d132:	d1f7      	bne.n	d124 <loop1>
    d134:	e00d      	b.n	d152 <test2>

0000d136 <res1>:
    d136:	ba1b      	rev	r3, r3
    d138:	ba24      	rev	r4, r4
    d13a:	1b1b      	subs	r3, r3, r4
    d13c:	bf8c      	ite	hi
    d13e:	2301      	movhi	r3, #1
    d140:	f04f 33ff 	movls.w	r3, #4294967295	; 0xffffffff
    d144:	e009      	b.n	d15a <done>

0000d146 <loop2>:
    d146:	5d43      	ldrb	r3, [r0, r5]
    d148:	5d4c      	ldrb	r4, [r1, r5]
    d14a:	1b1b      	subs	r3, r3, r4
    d14c:	d105      	bne.n	d15a <done>
    d14e:	f105 0501 	add.w	r5, r5, #1

0000d152 <test2>:
    d152:	4295      	cmp	r5, r2
    d154:	d1f7      	bne.n	d146 <loop2>
    d156:	f04f 0300 	mov.w	r3, #0

0000d15a <done>:
    d15a:	4618      	mov	r0, r3
    d15c:	bc70      	pop	{r4, r5, r6}
			break;
	}
#endif

	return d;
}
    d15e:	4770      	bx	lr

0000d160 <memcpy>:
#if defined(__ARM_FEATURE_UNALIGNED)
        /*
         * We can speed up a bit by moving 32-bit words if unaligned access is
         * supported (e.g. Cortex-M3/4/7/33).
         */
        asm (".syntax unified           \n"
    d160:	e001      	b.n	d166 <test1>

0000d162 <loop1>:
    d162:	588b      	ldr	r3, [r1, r2]
    d164:	5083      	str	r3, [r0, r2]

0000d166 <test1>:
    d166:	3a04      	subs	r2, #4
    d168:	d5fb      	bpl.n	d162 <loop1>
    d16a:	f102 0204 	add.w	r2, r2, #4
             "       bpl  loop1         \n"
             "       add  r2, #4        \n"
            );
#endif

        asm (".syntax unified           \n"
    d16e:	e001      	b.n	d174 <test2>

0000d170 <loop2>:
    d170:	5c8b      	ldrb	r3, [r1, r2]
    d172:	5483      	strb	r3, [r0, r2]

0000d174 <test2>:
    d174:	3a01      	subs	r2, #1
    d176:	d5fb      	bpl.n	d170 <loop2>
		*q++ = *p++;
	}
#endif

	return dst;
}
    d178:	4770      	bx	lr

0000d17a <memset>:
#if defined(__arm__)
#include <mcu/cmsis_nvic.h>
#endif

void *memset(void *dst, int c, size_t n)
{
    d17a:	b430      	push	{r4, r5}
	asm volatile ("cld ; rep ; stosq ; movl %3,%%ecx ; rep ; stosb"
		      :"+c" (nq), "+D" (q)
		      : "a" ((unsigned char)c * 0x0101010101010101U),
			"r" ((uint32_t) n & 7));
#elif defined(__arm__)
    asm volatile (".syntax unified                          \n"
    d17c:	4605      	mov	r5, r0
    d17e:	b2c9      	uxtb	r1, r1
    d180:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    d184:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    d188:	18ab      	adds	r3, r5, r2
    d18a:	2403      	movs	r4, #3
    d18c:	4023      	ands	r3, r4
    d18e:	1ad3      	subs	r3, r2, r3
    d190:	d40b      	bmi.n	d1aa <memset+0x30>
    d192:	e001      	b.n	d198 <memset+0x1e>
    d194:	3a01      	subs	r2, #1
    d196:	54a9      	strb	r1, [r5, r2]
    d198:	429a      	cmp	r2, r3
    d19a:	d1fb      	bne.n	d194 <memset+0x1a>
    d19c:	e000      	b.n	d1a0 <memset+0x26>
    d19e:	50a9      	str	r1, [r5, r2]
    d1a0:	3a04      	subs	r2, #4
    d1a2:	d5fc      	bpl.n	d19e <memset+0x24>
    d1a4:	3204      	adds	r2, #4
    d1a6:	e000      	b.n	d1aa <memset+0x30>
    d1a8:	54a9      	strb	r1, [r5, r2]
    d1aa:	3a01      	subs	r2, #1
    d1ac:	d5fc      	bpl.n	d1a8 <memset+0x2e>
		*q++ = c;
	}
#endif

	return dst;
}
    d1ae:	bc30      	pop	{r4, r5}
    d1b0:	4770      	bx	lr

0000d1b2 <strlen>:

#include <string.h>

size_t strlen(const char *s)
{
	const char *ss = s;
    d1b2:	4603      	mov	r3, r0
	while (*ss)
    d1b4:	781a      	ldrb	r2, [r3, #0]
    d1b6:	b10a      	cbz	r2, d1bc <strlen+0xa>
		ss++;
    d1b8:	3301      	adds	r3, #1
    d1ba:	e7fb      	b.n	d1b4 <strlen+0x2>
	return ss - s;
}
    d1bc:	1a18      	subs	r0, r3, r0
    d1be:	4770      	bx	lr

0000d1c0 <flash_area_find_idx>:
const struct flash_area *flash_map;
int flash_map_entries;

static int
flash_area_find_idx(uint8_t id)
{
    d1c0:	4602      	mov	r2, r0
    int i;

    if (flash_map == NULL) {
    d1c2:	4b0b      	ldr	r3, [pc, #44]	; (d1f0 <flash_area_find_idx+0x30>)
    d1c4:	6819      	ldr	r1, [r3, #0]
    d1c6:	b179      	cbz	r1, d1e8 <flash_area_find_idx+0x28>
        return -1;
    }

    for (i = 0; i < flash_map_entries; i++) {
    d1c8:	2000      	movs	r0, #0
    d1ca:	4b0a      	ldr	r3, [pc, #40]	; (d1f4 <flash_area_find_idx+0x34>)
    d1cc:	681b      	ldr	r3, [r3, #0]
    d1ce:	4283      	cmp	r3, r0
    d1d0:	dd07      	ble.n	d1e2 <flash_area_find_idx+0x22>
        if (flash_map[i].fa_id == id) {
    d1d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    d1d6:	f811 3023 	ldrb.w	r3, [r1, r3, lsl #2]
    d1da:	4293      	cmp	r3, r2
    d1dc:	d006      	beq.n	d1ec <flash_area_find_idx+0x2c>
    for (i = 0; i < flash_map_entries; i++) {
    d1de:	3001      	adds	r0, #1
    d1e0:	e7f3      	b.n	d1ca <flash_area_find_idx+0xa>
            return i;
        }
    }

    return -1;
    d1e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d1e6:	4770      	bx	lr
        return -1;
    d1e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    d1ec:	4770      	bx	lr
    d1ee:	bf00      	nop
    d1f0:	100001dc 	.word	0x100001dc
    d1f4:	100001e0 	.word	0x100001e0

0000d1f8 <flash_map_area_overlaps>:
    const struct flash_area *area2;
    uint32_t end1;
    uint32_t end2;
    int i;

    for (i = 0; i < flash_map_entries; i++) {
    d1f8:	2300      	movs	r3, #0
    d1fa:	4a13      	ldr	r2, [pc, #76]	; (d248 <flash_map_area_overlaps+0x50>)
    d1fc:	6812      	ldr	r2, [r2, #0]
    d1fe:	429a      	cmp	r2, r3
    d200:	dd1f      	ble.n	d242 <flash_map_area_overlaps+0x4a>
{
    d202:	b430      	push	{r4, r5}
    d204:	e004      	b.n	d210 <flash_map_area_overlaps+0x18>
    for (i = 0; i < flash_map_entries; i++) {
    d206:	3301      	adds	r3, #1
    d208:	4a0f      	ldr	r2, [pc, #60]	; (d248 <flash_map_area_overlaps+0x50>)
    d20a:	6812      	ldr	r2, [r2, #0]
    d20c:	429a      	cmp	r2, r3
    d20e:	dd15      	ble.n	d23c <flash_map_area_overlaps+0x44>
        area2 = &flash_map[i];
    d210:	4a0e      	ldr	r2, [pc, #56]	; (d24c <flash_map_area_overlaps+0x54>)
    d212:	6812      	ldr	r2, [r2, #0]
    d214:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    d218:	eb02 0281 	add.w	r2, r2, r1, lsl #2

        if (area1->fa_device_id == area2->fa_device_id) {
    d21c:	7844      	ldrb	r4, [r0, #1]
    d21e:	7851      	ldrb	r1, [r2, #1]
    d220:	428c      	cmp	r4, r1
    d222:	d1f0      	bne.n	d206 <flash_map_area_overlaps+0xe>
            end1 = area1->fa_off + area1->fa_size;
    d224:	6845      	ldr	r5, [r0, #4]
    d226:	6881      	ldr	r1, [r0, #8]
    d228:	4429      	add	r1, r5
            end2 = area2->fa_off + area2->fa_size;
    d22a:	6854      	ldr	r4, [r2, #4]
    d22c:	6892      	ldr	r2, [r2, #8]
    d22e:	4422      	add	r2, r4

            if (end1 > area2->fa_off && area1->fa_off < end2) {
    d230:	428c      	cmp	r4, r1
    d232:	d2e8      	bcs.n	d206 <flash_map_area_overlaps+0xe>
    d234:	4295      	cmp	r5, r2
    d236:	d2e6      	bcs.n	d206 <flash_map_area_overlaps+0xe>
                return true;
    d238:	2001      	movs	r0, #1
    d23a:	e000      	b.n	d23e <flash_map_area_overlaps+0x46>
            }
        }
    }

    return false;
    d23c:	2000      	movs	r0, #0
}
    d23e:	bc30      	pop	{r4, r5}
    d240:	4770      	bx	lr
    return false;
    d242:	2000      	movs	r0, #0
}
    d244:	4770      	bx	lr
    d246:	bf00      	nop
    d248:	100001e0 	.word	0x100001e0
    d24c:	100001dc 	.word	0x100001dc

0000d250 <flash_map_add_new_dflt_areas>:
 * Adds areas from the hardcoded flash map that aren't present in, and don't
 * overlap with, the manufacturing flash map.
 */
static void
flash_map_add_new_dflt_areas(void)
{
    d250:	b570      	push	{r4, r5, r6, lr}

    const struct flash_area *dflt_area;
    struct flash_area *dst_area;
    int i;
    
    for (i = 0; i < num_dflt_entries; i++) {
    d252:	2400      	movs	r4, #0
    d254:	e00a      	b.n	d26c <flash_map_add_new_dflt_areas+0x1c>
            /* Default flash map contains a new entry. */
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "no room: id=%d",
                               dflt_area->fa_id);
                DEBUG_PANIC();
    d256:	f7ff f84b 	bl	c2f0 <hal_debugger_connected>
    d25a:	b100      	cbz	r0, d25e <flash_map_add_new_dflt_areas+0xe>
    d25c:	be01      	bkpt	0x0001
    d25e:	2300      	movs	r3, #0
    d260:	461a      	mov	r2, r3
    d262:	4619      	mov	r1, r3
    d264:	4618      	mov	r0, r3
    d266:	f7ff feb9 	bl	cfdc <__assert_func>
    for (i = 0; i < num_dflt_entries; i++) {
    d26a:	3401      	adds	r4, #1
    d26c:	2c05      	cmp	r4, #5
    d26e:	dc28      	bgt.n	d2c2 <flash_map_add_new_dflt_areas+0x72>
        dflt_area = &sysflash_map_dflt[i];
    d270:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    d274:	4a13      	ldr	r2, [pc, #76]	; (d2c4 <flash_map_add_new_dflt_areas+0x74>)
    d276:	eb02 0683 	add.w	r6, r2, r3, lsl #2
        if (flash_area_find_idx(dflt_area->fa_id) == -1) {
    d27a:	f812 0023 	ldrb.w	r0, [r2, r3, lsl #2]
    d27e:	f7ff ff9f 	bl	d1c0 <flash_area_find_idx>
    d282:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    d286:	d1f0      	bne.n	d26a <flash_map_add_new_dflt_areas+0x1a>
            if (flash_map_entries >= MYNEWT_VAL(FLASH_MAP_MAX_AREAS)) {
    d288:	4b0f      	ldr	r3, [pc, #60]	; (d2c8 <flash_map_add_new_dflt_areas+0x78>)
    d28a:	681d      	ldr	r5, [r3, #0]
    d28c:	2d09      	cmp	r5, #9
    d28e:	dce2      	bgt.n	d256 <flash_map_add_new_dflt_areas+0x6>
                return;
            } 

            /* Add the default entry if it doesn't cause any overlaps. */
            if (flash_map_area_overlaps(dflt_area)) {
    d290:	4630      	mov	r0, r6
    d292:	f7ff ffb1 	bl	d1f8 <flash_map_area_overlaps>
    d296:	2800      	cmp	r0, #0
    d298:	d1e7      	bne.n	d26a <flash_map_add_new_dflt_areas+0x1a>
                DFLT_LOG_DEBUG("failed to add default flash area: "
                               "overlap: id=%d",
                               dflt_area->fa_id);
            } else {
                /* Cast away const. */
                dst_area = (struct flash_area *) &flash_map[flash_map_entries];
    d29a:	4b0c      	ldr	r3, [pc, #48]	; (d2cc <flash_map_add_new_dflt_areas+0x7c>)
    d29c:	681b      	ldr	r3, [r3, #0]
    d29e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    d2a2:	eb03 0585 	add.w	r5, r3, r5, lsl #2

                *dst_area = *dflt_area;
    d2a6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    d2aa:	4a06      	ldr	r2, [pc, #24]	; (d2c4 <flash_map_add_new_dflt_areas+0x74>)
    d2ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    d2b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    d2b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
                flash_map_entries++;
    d2b8:	4a03      	ldr	r2, [pc, #12]	; (d2c8 <flash_map_add_new_dflt_areas+0x78>)
    d2ba:	6813      	ldr	r3, [r2, #0]
    d2bc:	3301      	adds	r3, #1
    d2be:	6013      	str	r3, [r2, #0]
    d2c0:	e7d3      	b.n	d26a <flash_map_add_new_dflt_areas+0x1a>
            }
        }
    }
}
    d2c2:	bd70      	pop	{r4, r5, r6, pc}
    d2c4:	000105a0 	.word	0x000105a0
    d2c8:	100001e0 	.word	0x100001e0
    d2cc:	100001dc 	.word	0x100001dc

0000d2d0 <flash_area_open>:
{
    d2d0:	b538      	push	{r3, r4, r5, lr}
    if (flash_map == NULL) {
    d2d2:	4b0b      	ldr	r3, [pc, #44]	; (d300 <flash_area_open+0x30>)
    d2d4:	681c      	ldr	r4, [r3, #0]
    d2d6:	b164      	cbz	r4, d2f2 <flash_area_open+0x22>
    d2d8:	460d      	mov	r5, r1
    idx = flash_area_find_idx(id);
    d2da:	f7ff ff71 	bl	d1c0 <flash_area_find_idx>
    if (idx == -1) {
    d2de:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    d2e2:	d009      	beq.n	d2f8 <flash_area_open+0x28>
    *fap = &flash_map[idx];
    d2e4:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    d2e8:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    d2ec:	6028      	str	r0, [r5, #0]
    return 0;
    d2ee:	2000      	movs	r0, #0
}
    d2f0:	bd38      	pop	{r3, r4, r5, pc}
        return SYS_EACCES;
    d2f2:	f06f 0006 	mvn.w	r0, #6
    d2f6:	e7fb      	b.n	d2f0 <flash_area_open+0x20>
        return SYS_ENOENT;
    d2f8:	f06f 0003 	mvn.w	r0, #3
    d2fc:	e7f8      	b.n	d2f0 <flash_area_open+0x20>
    d2fe:	bf00      	nop
    d300:	100001dc 	.word	0x100001dc

0000d304 <flash_area_to_sectors>:
{
    d304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    d308:	b084      	sub	sp, #16
    d30a:	460f      	mov	r7, r1
    d30c:	4616      	mov	r6, r2
    rc = flash_area_open(id, &fa);
    d30e:	fa5f f880 	uxtb.w	r8, r0
    d312:	a903      	add	r1, sp, #12
    d314:	4640      	mov	r0, r8
    d316:	f7ff ffdb 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    d31a:	4681      	mov	r9, r0
    d31c:	b118      	cbz	r0, d326 <flash_area_to_sectors+0x22>
}
    d31e:	4648      	mov	r0, r9
    d320:	b004      	add	sp, #16
    d322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    *cnt = 0;
    d326:	2300      	movs	r3, #0
    d328:	603b      	str	r3, [r7, #0]
    hf = hal_bsp_flash_dev(fa->fa_device_id);
    d32a:	9b03      	ldr	r3, [sp, #12]
    d32c:	7858      	ldrb	r0, [r3, #1]
    d32e:	f7ff f875 	bl	c41c <hal_bsp_flash_dev>
    d332:	4605      	mov	r5, r0
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    d334:	464c      	mov	r4, r9
    d336:	e003      	b.n	d340 <flash_area_to_sectors+0x3c>
            (*cnt)++;
    d338:	683b      	ldr	r3, [r7, #0]
    d33a:	3301      	adds	r3, #1
    d33c:	603b      	str	r3, [r7, #0]
    for (i = 0; i < hf->hf_sector_cnt; i++) {
    d33e:	3401      	adds	r4, #1
    d340:	68eb      	ldr	r3, [r5, #12]
    d342:	42a3      	cmp	r3, r4
    d344:	ddeb      	ble.n	d31e <flash_area_to_sectors+0x1a>
        hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    d346:	682b      	ldr	r3, [r5, #0]
    d348:	f8d3 a00c 	ldr.w	sl, [r3, #12]
    d34c:	ab01      	add	r3, sp, #4
    d34e:	aa02      	add	r2, sp, #8
    d350:	4621      	mov	r1, r4
    d352:	4628      	mov	r0, r5
    d354:	47d0      	blx	sl
        if (start >= fa->fa_off && start < fa->fa_off + fa->fa_size) {
    d356:	9903      	ldr	r1, [sp, #12]
    d358:	684b      	ldr	r3, [r1, #4]
    d35a:	9a02      	ldr	r2, [sp, #8]
    d35c:	4293      	cmp	r3, r2
    d35e:	d8ee      	bhi.n	d33e <flash_area_to_sectors+0x3a>
    d360:	6889      	ldr	r1, [r1, #8]
    d362:	440b      	add	r3, r1
    d364:	429a      	cmp	r2, r3
    d366:	d2ea      	bcs.n	d33e <flash_area_to_sectors+0x3a>
            if (ret) {
    d368:	2e00      	cmp	r6, #0
    d36a:	d0e5      	beq.n	d338 <flash_area_to_sectors+0x34>
                ret->fa_id = id;
    d36c:	f886 8000 	strb.w	r8, [r6]
                ret->fa_device_id = fa->fa_device_id;
    d370:	9b03      	ldr	r3, [sp, #12]
    d372:	785b      	ldrb	r3, [r3, #1]
    d374:	7073      	strb	r3, [r6, #1]
                ret->fa_off = start;
    d376:	6072      	str	r2, [r6, #4]
                ret->fa_size = size;
    d378:	9b01      	ldr	r3, [sp, #4]
    d37a:	60b3      	str	r3, [r6, #8]
                ret++;
    d37c:	360c      	adds	r6, #12
    d37e:	e7db      	b.n	d338 <flash_area_to_sectors+0x34>

0000d380 <flash_area_read>:
{
    d380:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    d382:	6884      	ldr	r4, [r0, #8]
    d384:	428c      	cmp	r4, r1
    d386:	d308      	bcc.n	d39a <flash_area_read+0x1a>
    d388:	18cd      	adds	r5, r1, r3
    d38a:	42ac      	cmp	r4, r5
    d38c:	d308      	bcc.n	d3a0 <flash_area_read+0x20>
    return hal_flash_read(fa->fa_device_id, fa->fa_off + off, dst, len);
    d38e:	6844      	ldr	r4, [r0, #4]
    d390:	4421      	add	r1, r4
    d392:	7840      	ldrb	r0, [r0, #1]
    d394:	f001 ff71 	bl	f27a <hal_flash_read>
}
    d398:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    d39a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d39e:	e7fb      	b.n	d398 <flash_area_read+0x18>
    d3a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d3a4:	e7f8      	b.n	d398 <flash_area_read+0x18>

0000d3a6 <flash_area_write>:
{
    d3a6:	b538      	push	{r3, r4, r5, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    d3a8:	6884      	ldr	r4, [r0, #8]
    d3aa:	428c      	cmp	r4, r1
    d3ac:	d308      	bcc.n	d3c0 <flash_area_write+0x1a>
    d3ae:	18cd      	adds	r5, r1, r3
    d3b0:	42ac      	cmp	r4, r5
    d3b2:	d308      	bcc.n	d3c6 <flash_area_write+0x20>
    return hal_flash_write(fa->fa_device_id, fa->fa_off + off,
    d3b4:	6844      	ldr	r4, [r0, #4]
    d3b6:	4421      	add	r1, r4
    d3b8:	7840      	ldrb	r0, [r0, #1]
    d3ba:	f001 ff87 	bl	f2cc <hal_flash_write>
}
    d3be:	bd38      	pop	{r3, r4, r5, pc}
        return -1;
    d3c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d3c4:	e7fb      	b.n	d3be <flash_area_write+0x18>
    d3c6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d3ca:	e7f8      	b.n	d3be <flash_area_write+0x18>

0000d3cc <flash_area_erase>:
    if (off > fa->fa_size || off + len > fa->fa_size) {
    d3cc:	6883      	ldr	r3, [r0, #8]
    d3ce:	428b      	cmp	r3, r1
    d3d0:	d309      	bcc.n	d3e6 <flash_area_erase+0x1a>
{
    d3d2:	b510      	push	{r4, lr}
    if (off > fa->fa_size || off + len > fa->fa_size) {
    d3d4:	188c      	adds	r4, r1, r2
    d3d6:	42a3      	cmp	r3, r4
    d3d8:	d308      	bcc.n	d3ec <flash_area_erase+0x20>
    return hal_flash_erase(fa->fa_device_id, fa->fa_off + off, len);
    d3da:	6843      	ldr	r3, [r0, #4]
    d3dc:	4419      	add	r1, r3
    d3de:	7840      	ldrb	r0, [r0, #1]
    d3e0:	f001 ffac 	bl	f33c <hal_flash_erase>
}
    d3e4:	bd10      	pop	{r4, pc}
        return -1;
    d3e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    d3ea:	4770      	bx	lr
        return -1;
    d3ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d3f0:	e7f8      	b.n	d3e4 <flash_area_erase+0x18>

0000d3f2 <flash_area_align>:
{
    d3f2:	b508      	push	{r3, lr}
    return hal_flash_align(fa->fa_device_id);
    d3f4:	7840      	ldrb	r0, [r0, #1]
    d3f6:	f001 ff30 	bl	f25a <hal_flash_align>
}
    d3fa:	bd08      	pop	{r3, pc}

0000d3fc <flash_area_erased_val>:
{
    d3fc:	b508      	push	{r3, lr}
    return hal_flash_erased_val(fa->fa_device_id);
    d3fe:	7840      	ldrb	r0, [r0, #1]
    d400:	f001 ff33 	bl	f26a <hal_flash_erased_val>
}
    d404:	bd08      	pop	{r3, pc}
	...

0000d408 <flash_map_init>:

void
flash_map_init(void)
{
    d408:	b510      	push	{r4, lr}
    d40a:	b082      	sub	sp, #8
    int rc;

    /* Ensure this function only gets called by sysinit. */
    SYSINIT_ASSERT_ACTIVE();

    rc = hal_flash_init();
    d40c:	f001 ff0f 	bl	f22e <hal_flash_init>
    SYSINIT_PANIC_ASSERT(rc == 0);
    d410:	b948      	cbnz	r0, d426 <flash_map_init+0x1e>
     *    In particular, a FLASH_AREA_BOOTLOADER entry is required for the boot
     *    MMR, as well as an entry for each extended MMR.
     * 2. If we fail to read the flash map from the MMRs, the system continues
     *    to use the default flash map.
     */
    flash_map = sysflash_map_dflt;
    d412:	4b0b      	ldr	r3, [pc, #44]	; (d440 <flash_map_init+0x38>)
    d414:	4a0b      	ldr	r2, [pc, #44]	; (d444 <flash_map_init+0x3c>)
    d416:	601a      	str	r2, [r3, #0]
    flash_map_entries = sizeof sysflash_map_dflt / sizeof sysflash_map_dflt[0];
    d418:	4b0b      	ldr	r3, [pc, #44]	; (d448 <flash_map_init+0x40>)
    d41a:	2206      	movs	r2, #6
    d41c:	601a      	str	r2, [r3, #0]

    /* The hardcoded flash map may contain new areas that aren't present in the
     * manufacturing flash map.  Try including them if they don't overlap with
     * any mfg areas.
     */
    flash_map_add_new_dflt_areas();
    d41e:	f7ff ff17 	bl	d250 <flash_map_add_new_dflt_areas>
}
    d422:	b002      	add	sp, #8
    d424:	bd10      	pop	{r4, pc}
    SYSINIT_PANIC_ASSERT(rc == 0);
    d426:	f7fe ff63 	bl	c2f0 <hal_debugger_connected>
    d42a:	b100      	cbz	r0, d42e <flash_map_init+0x26>
    d42c:	be01      	bkpt	0x0001
    d42e:	2000      	movs	r0, #0
    d430:	9000      	str	r0, [sp, #0]
    d432:	4b06      	ldr	r3, [pc, #24]	; (d44c <flash_map_init+0x44>)
    d434:	681c      	ldr	r4, [r3, #0]
    d436:	4603      	mov	r3, r0
    d438:	4602      	mov	r2, r0
    d43a:	4601      	mov	r1, r0
    d43c:	47a0      	blx	r4
    d43e:	e7e8      	b.n	d412 <flash_map_init+0xa>
    d440:	100001dc 	.word	0x100001dc
    d444:	000105a0 	.word	0x000105a0
    d448:	100001e0 	.word	0x100001e0
    d44c:	10000130 	.word	0x10000130

0000d450 <sysinit_dflt_panic_cb>:
#include "os/mynewt.h"

static void
sysinit_dflt_panic_cb(const char *file, int line, const char *func,
                      const char *expr, const char *msg)
{
    d450:	b508      	push	{r3, lr}
    if (msg != NULL) {
        fprintf(stderr, "sysinit failure: %s\n", msg);
    }
#endif

    __assert_func(file, line, func, expr);
    d452:	f7ff fdc3 	bl	cfdc <__assert_func>
	...

0000d458 <boot_is_header_valid>:
static bool
boot_is_header_valid(const struct image_header *hdr, const struct flash_area *fap)
{
    uint32_t size;

    if (hdr->ih_magic != IMAGE_MAGIC) {
    d458:	6802      	ldr	r2, [r0, #0]
    d45a:	4b0e      	ldr	r3, [pc, #56]	; (d494 <boot_is_header_valid+0x3c>)
    d45c:	429a      	cmp	r2, r3
    d45e:	d10d      	bne.n	d47c <boot_is_header_valid+0x24>
        return false;
    }

    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    d460:	68c2      	ldr	r2, [r0, #12]
    d462:	8903      	ldrh	r3, [r0, #8]
{
    /*
     * "a + b <= UINT32_MAX", subtract 'b' from both sides to avoid
     * the overflow.
     */
    if (a > UINT32_MAX - b) {
    d464:	43d8      	mvns	r0, r3
    d466:	4282      	cmp	r2, r0
    d468:	d80c      	bhi.n	d484 <boot_is_header_valid+0x2c>
{
    d46a:	b410      	push	{r4}
        return false;
    } else {
        *dest = a + b;
    d46c:	18d4      	adds	r4, r2, r3
        return true;
    d46e:	2001      	movs	r0, #1
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    d470:	b110      	cbz	r0, d478 <boot_is_header_valid+0x20>
        return false;
    }

    if (size >= fap->fa_size) {
    d472:	688b      	ldr	r3, [r1, #8]
    d474:	42a3      	cmp	r3, r4
    d476:	d903      	bls.n	d480 <boot_is_header_valid+0x28>
        return false;
    }

    return true;
}
    d478:	bc10      	pop	{r4}
    d47a:	4770      	bx	lr
        return false;
    d47c:	2000      	movs	r0, #0
    d47e:	4770      	bx	lr
        return false;
    d480:	2000      	movs	r0, #0
    d482:	e7f9      	b.n	d478 <boot_is_header_valid+0x20>
        return false;
    d484:	2000      	movs	r0, #0
    if (!boot_u32_safe_add(&size, hdr->ih_img_size, hdr->ih_hdr_size)) {
    d486:	b110      	cbz	r0, d48e <boot_is_header_valid+0x36>
    if (size >= fap->fa_size) {
    d488:	688b      	ldr	r3, [r1, #8]
    d48a:	42a3      	cmp	r3, r4
    d48c:	d900      	bls.n	d490 <boot_is_header_valid+0x38>
}
    d48e:	4770      	bx	lr
        return false;
    d490:	2000      	movs	r0, #0
    d492:	4770      	bx	lr
    d494:	96f3b83d 	.word	0x96f3b83d

0000d498 <boot_write_sz>:
{
    d498:	b538      	push	{r3, r4, r5, lr}
    d49a:	4604      	mov	r4, r0
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    d49c:	6a00      	ldr	r0, [r0, #32]
    d49e:	f7ff ffa8 	bl	d3f2 <flash_area_align>
    d4a2:	4605      	mov	r5, r0
    align = flash_area_align(BOOT_SCRATCH_AREA(state));
    d4a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d4a6:	f7ff ffa4 	bl	d3f2 <flash_area_align>
    if (align > elem_sz) {
    d4aa:	4285      	cmp	r5, r0
    d4ac:	d300      	bcc.n	d4b0 <boot_write_sz+0x18>
    elem_sz = flash_area_align(BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT));
    d4ae:	4628      	mov	r0, r5
}
    d4b0:	bd38      	pop	{r3, r4, r5, pc}

0000d4b2 <boot_read_image_size>:
{
    d4b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d4b6:	b082      	sub	sp, #8
    d4b8:	4606      	mov	r6, r0
    d4ba:	460c      	mov	r4, r1
    d4bc:	4617      	mov	r7, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    d4be:	2000      	movs	r0, #0
    d4c0:	f001 fbd7 	bl	ec72 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    d4c4:	a901      	add	r1, sp, #4
    d4c6:	b2c0      	uxtb	r0, r0
    d4c8:	f7ff ff02 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    d4cc:	b128      	cbz	r0, d4da <boot_read_image_size+0x28>
        rc = BOOT_EFLASH;
    d4ce:	f04f 0801 	mov.w	r8, #1
}
    d4d2:	4640      	mov	r0, r8
    d4d4:	b002      	add	sp, #8
    d4d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    off = BOOT_TLV_OFF(boot_img_hdr(state, slot));
    d4da:	232c      	movs	r3, #44	; 0x2c
    d4dc:	fb03 6304 	mla	r3, r3, r4, r6
    d4e0:	891d      	ldrh	r5, [r3, #8]
    d4e2:	68db      	ldr	r3, [r3, #12]
    d4e4:	441d      	add	r5, r3
    if (flash_area_read(fap, off, &info, sizeof(info))) {
    d4e6:	2304      	movs	r3, #4
    d4e8:	466a      	mov	r2, sp
    d4ea:	4629      	mov	r1, r5
    d4ec:	9801      	ldr	r0, [sp, #4]
    d4ee:	f7ff ff47 	bl	d380 <flash_area_read>
    d4f2:	4680      	mov	r8, r0
    d4f4:	bb40      	cbnz	r0, d548 <boot_read_image_size+0x96>
    protect_tlv_size = boot_img_hdr(state, slot)->ih_protect_tlv_size;
    d4f6:	212c      	movs	r1, #44	; 0x2c
    d4f8:	fb01 6404 	mla	r4, r1, r4, r6
    d4fc:	8964      	ldrh	r4, [r4, #10]
    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    d4fe:	f8bd 2000 	ldrh.w	r2, [sp]
    d502:	f646 1308 	movw	r3, #26888	; 0x6908
    d506:	429a      	cmp	r2, r3
    d508:	d00c      	beq.n	d524 <boot_read_image_size+0x72>
    } else if (protect_tlv_size != 0) {
    d50a:	bb04      	cbnz	r4, d54e <boot_read_image_size+0x9c>
    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    d50c:	f8bd 2000 	ldrh.w	r2, [sp]
    d510:	f646 1307 	movw	r3, #26887	; 0x6907
    d514:	429a      	cmp	r2, r3
    d516:	d11d      	bne.n	d554 <boot_read_image_size+0xa2>
    *size = off + protect_tlv_size + info.it_tlv_tot;
    d518:	4425      	add	r5, r4
    d51a:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    d51e:	441d      	add	r5, r3
    d520:	603d      	str	r5, [r7, #0]
    rc = 0;
    d522:	e7d6      	b.n	d4d2 <boot_read_image_size+0x20>
        if (protect_tlv_size != info.it_tlv_tot) {
    d524:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    d528:	428c      	cmp	r4, r1
    d52a:	d002      	beq.n	d532 <boot_read_image_size+0x80>
            rc = BOOT_EBADIMAGE;
    d52c:	f04f 0803 	mov.w	r8, #3
    d530:	e7cf      	b.n	d4d2 <boot_read_image_size+0x20>
        if (flash_area_read(fap, off + info.it_tlv_tot, &info, sizeof(info))) {
    d532:	2304      	movs	r3, #4
    d534:	466a      	mov	r2, sp
    d536:	4429      	add	r1, r5
    d538:	9801      	ldr	r0, [sp, #4]
    d53a:	f7ff ff21 	bl	d380 <flash_area_read>
    d53e:	2800      	cmp	r0, #0
    d540:	d0e4      	beq.n	d50c <boot_read_image_size+0x5a>
            rc = BOOT_EFLASH;
    d542:	f04f 0801 	mov.w	r8, #1
    d546:	e7c4      	b.n	d4d2 <boot_read_image_size+0x20>
        rc = BOOT_EFLASH;
    d548:	f04f 0801 	mov.w	r8, #1
    d54c:	e7c1      	b.n	d4d2 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    d54e:	f04f 0803 	mov.w	r8, #3
    d552:	e7be      	b.n	d4d2 <boot_read_image_size+0x20>
        rc = BOOT_EBADIMAGE;
    d554:	f04f 0803 	mov.w	r8, #3
    return rc;
    d558:	e7bb      	b.n	d4d2 <boot_read_image_size+0x20>

0000d55a <boot_check_header_erased>:
    return true;
}

static int
boot_check_header_erased(struct boot_loader_state *state, int slot)
{
    d55a:	b5f0      	push	{r4, r5, r6, r7, lr}
    d55c:	b083      	sub	sp, #12
    d55e:	4607      	mov	r7, r0
    d560:	460c      	mov	r4, r1
    struct image_header *hdr;
    uint8_t erased_val;
    int area_id;
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    d562:	2000      	movs	r0, #0
    d564:	f001 fb85 	bl	ec72 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    d568:	a901      	add	r1, sp, #4
    d56a:	b2c0      	uxtb	r0, r0
    d56c:	f7ff feb0 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    d570:	b9b8      	cbnz	r0, d5a2 <boot_check_header_erased+0x48>
    d572:	4606      	mov	r6, r0
        return -1;
    }

    erased_val = flash_area_erased_val(fap);
    d574:	9801      	ldr	r0, [sp, #4]
    d576:	f7ff ff41 	bl	d3fc <flash_area_erased_val>
    d57a:	b2c5      	uxtb	r5, r0
    flash_area_close(fap);

    hdr = boot_img_hdr(state, slot);
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    d57c:	212c      	movs	r1, #44	; 0x2c
    d57e:	fb01 7104 	mla	r1, r1, r4, r7
    for (i = 0; i < len; i++) {
    d582:	2300      	movs	r3, #0
    d584:	2b03      	cmp	r3, #3
    d586:	d805      	bhi.n	d594 <boot_check_header_erased+0x3a>
        if (val != p[i]) {
    d588:	5cca      	ldrb	r2, [r1, r3]
    d58a:	4295      	cmp	r5, r2
    d58c:	d107      	bne.n	d59e <boot_check_header_erased+0x44>
    for (i = 0; i < len; i++) {
    d58e:	3301      	adds	r3, #1
    d590:	b2db      	uxtb	r3, r3
    d592:	e7f7      	b.n	d584 <boot_check_header_erased+0x2a>
    return true;
    d594:	2301      	movs	r3, #1
    if (!boot_data_is_set_to(erased_val, &hdr->ih_magic, sizeof(hdr->ih_magic))) {
    d596:	b13b      	cbz	r3, d5a8 <boot_check_header_erased+0x4e>
        return -1;
    }

    return 0;
}
    d598:	4630      	mov	r0, r6
    d59a:	b003      	add	sp, #12
    d59c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            return false;
    d59e:	2300      	movs	r3, #0
    d5a0:	e7f9      	b.n	d596 <boot_check_header_erased+0x3c>
        return -1;
    d5a2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    d5a6:	e7f7      	b.n	d598 <boot_check_header_erased+0x3e>
        return -1;
    d5a8:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    d5ac:	e7f4      	b.n	d598 <boot_check_header_erased+0x3e>

0000d5ae <boot_initialize_area>:
{
    d5ae:	b510      	push	{r4, lr}
    d5b0:	b082      	sub	sp, #8
    d5b2:	4604      	mov	r4, r0
    d5b4:	4608      	mov	r0, r1
    int num_sectors = BOOT_MAX_IMG_SECTORS;
    d5b6:	2380      	movs	r3, #128	; 0x80
    d5b8:	9301      	str	r3, [sp, #4]
    if (flash_area == FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state))) {
    d5ba:	2901      	cmp	r1, #1
    d5bc:	d006      	beq.n	d5cc <boot_initialize_area+0x1e>
    } else if (flash_area == FLASH_AREA_IMAGE_SECONDARY(BOOT_CURR_IMG(state))) {
    d5be:	2902      	cmp	r1, #2
    d5c0:	d00b      	beq.n	d5da <boot_initialize_area+0x2c>
    } else if (flash_area == FLASH_AREA_IMAGE_SCRATCH) {
    d5c2:	2903      	cmp	r1, #3
    d5c4:	d010      	beq.n	d5e8 <boot_initialize_area+0x3a>
        return BOOT_EFLASH;
    d5c6:	2001      	movs	r0, #1
}
    d5c8:	b002      	add	sp, #8
    d5ca:	bd10      	pop	{r4, pc}
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    d5cc:	6a62      	ldr	r2, [r4, #36]	; 0x24
    d5ce:	a901      	add	r1, sp, #4
    d5d0:	f7ff fe98 	bl	d304 <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_PRIMARY_SLOT).num_sectors = (size_t)num_sectors;
    d5d4:	9b01      	ldr	r3, [sp, #4]
    d5d6:	62a3      	str	r3, [r4, #40]	; 0x28
    d5d8:	e7f6      	b.n	d5c8 <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    d5da:	6d22      	ldr	r2, [r4, #80]	; 0x50
    d5dc:	a901      	add	r1, sp, #4
    d5de:	f7ff fe91 	bl	d304 <flash_area_to_sectors>
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).num_sectors = (size_t)num_sectors;
    d5e2:	9b01      	ldr	r3, [sp, #4]
    d5e4:	6563      	str	r3, [r4, #84]	; 0x54
    d5e6:	e7ef      	b.n	d5c8 <boot_initialize_area+0x1a>
        rc = flash_area_to_sectors(flash_area, &num_sectors,
    d5e8:	6de2      	ldr	r2, [r4, #92]	; 0x5c
    d5ea:	a901      	add	r1, sp, #4
    d5ec:	f7ff fe8a 	bl	d304 <flash_area_to_sectors>
        state->scratch.num_sectors = (size_t)num_sectors;
    d5f0:	9b01      	ldr	r3, [sp, #4]
    d5f2:	6623      	str	r3, [r4, #96]	; 0x60
    d5f4:	e7e8      	b.n	d5c8 <boot_initialize_area+0x1a>

0000d5f6 <boot_read_sectors>:
{
    d5f6:	b538      	push	{r3, r4, r5, lr}
    d5f8:	4604      	mov	r4, r0
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_PRIMARY(image_index));
    d5fa:	2101      	movs	r1, #1
    d5fc:	f7ff ffd7 	bl	d5ae <boot_initialize_area>
    if (rc != 0) {
    d600:	b110      	cbz	r0, d608 <boot_read_sectors+0x12>
        return BOOT_EFLASH;
    d602:	2501      	movs	r5, #1
}
    d604:	4628      	mov	r0, r5
    d606:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SECONDARY(image_index));
    d608:	2102      	movs	r1, #2
    d60a:	4620      	mov	r0, r4
    d60c:	f7ff ffcf 	bl	d5ae <boot_initialize_area>
    if (rc != 0) {
    d610:	b108      	cbz	r0, d616 <boot_read_sectors+0x20>
        return BOOT_EFLASH;
    d612:	2501      	movs	r5, #1
    d614:	e7f6      	b.n	d604 <boot_read_sectors+0xe>
    rc = boot_initialize_area(state, FLASH_AREA_IMAGE_SCRATCH);
    d616:	2103      	movs	r1, #3
    d618:	4620      	mov	r0, r4
    d61a:	f7ff ffc8 	bl	d5ae <boot_initialize_area>
    if (rc != 0) {
    d61e:	4605      	mov	r5, r0
    d620:	b108      	cbz	r0, d626 <boot_read_sectors+0x30>
        return BOOT_EFLASH;
    d622:	2501      	movs	r5, #1
    d624:	e7ee      	b.n	d604 <boot_read_sectors+0xe>
    BOOT_WRITE_SZ(state) = boot_write_sz(state);
    d626:	4620      	mov	r0, r4
    d628:	f7ff ff36 	bl	d498 <boot_write_sz>
    d62c:	66a0      	str	r0, [r4, #104]	; 0x68
    return 0;
    d62e:	e7e9      	b.n	d604 <boot_read_sectors+0xe>

0000d630 <boot_image_check>:
{
    d630:	b500      	push	{lr}
    d632:	b087      	sub	sp, #28
    d634:	4613      	mov	r3, r2

0000d636 <FIH_LABEL_FIH_CALL_START_755>:
    FIH_CALL(bootutil_img_validate, fih_rc, BOOT_CURR_ENC(state), image_index,
    d636:	2000      	movs	r0, #0
    d638:	9004      	str	r0, [sp, #16]
    d63a:	9003      	str	r0, [sp, #12]
    d63c:	9002      	str	r0, [sp, #8]
    d63e:	f44f 7280 	mov.w	r2, #256	; 0x100
    d642:	9201      	str	r2, [sp, #4]
    d644:	4a04      	ldr	r2, [pc, #16]	; (d658 <FIH_LABEL_FIH_CALL_END_782+0x8>)
    d646:	9200      	str	r2, [sp, #0]
    d648:	460a      	mov	r2, r1
    d64a:	4601      	mov	r1, r0
    d64c:	f001 f9e8 	bl	ea20 <bootutil_img_validate>

0000d650 <FIH_LABEL_FIH_CALL_END_782>:
}
    d650:	b007      	add	sp, #28
    d652:	f85d fb04 	ldr.w	pc, [sp], #4
    d656:	bf00      	nop
    d658:	10001854 	.word	0x10001854

0000d65c <boot_validate_slot>:
 *         FIH_FAILURE                      on any errors
 */
static fih_int
boot_validate_slot(struct boot_loader_state *state, int slot,
                   struct boot_status *bs)
{
    d65c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d660:	b082      	sub	sp, #8
    d662:	4605      	mov	r5, r0
    d664:	460c      	mov	r4, r1
    d666:	4617      	mov	r7, r2
    const struct flash_area *fap;
    struct image_header *hdr;
    int area_id;
    fih_int fih_rc = FIH_FAILURE;
    d668:	4b1e      	ldr	r3, [pc, #120]	; (d6e4 <FIH_LABEL_FIH_CALL_END_957+0x28>)
    d66a:	681e      	ldr	r6, [r3, #0]
    int rc;

    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    d66c:	2000      	movs	r0, #0
    d66e:	f001 fb00 	bl	ec72 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    d672:	a901      	add	r1, sp, #4
    d674:	b2c0      	uxtb	r0, r0
    d676:	f7ff fe2b 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    d67a:	b118      	cbz	r0, d684 <boot_validate_slot+0x28>

out:
    flash_area_close(fap);

    FIH_RET(fih_rc);
}
    d67c:	4630      	mov	r0, r6
    d67e:	b002      	add	sp, #8
    d680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     ((swap_type) == BOOT_SWAP_TYPE_PERM))

static inline struct image_header*
boot_img_hdr(struct boot_loader_state *state, size_t slot)
{
    return &BOOT_IMG(state, slot).hdr;
    d684:	202c      	movs	r0, #44	; 0x2c
    d686:	fb00 5804 	mla	r8, r0, r4, r5
    if (boot_check_header_erased(state, slot) == 0 ||
    d68a:	4621      	mov	r1, r4
    d68c:	4628      	mov	r0, r5
    d68e:	f7ff ff64 	bl	d55a <boot_check_header_erased>
    d692:	b120      	cbz	r0, d69e <boot_validate_slot+0x42>
        (hdr->ih_flags & IMAGE_F_NON_BOOTABLE)) {
    d694:	f8d8 3010 	ldr.w	r3, [r8, #16]
    if (boot_check_header_erased(state, slot) == 0 ||
    d698:	f013 0f10 	tst.w	r3, #16
    d69c:	d007      	beq.n	d6ae <FIH_LABEL_FIH_CALL_START_938>
        if (slot != BOOT_PRIMARY_SLOT) {
    d69e:	b90c      	cbnz	r4, d6a4 <boot_validate_slot+0x48>
        fih_rc = fih_int_encode(1);
    d6a0:	2601      	movs	r6, #1
        goto out;
    d6a2:	e7eb      	b.n	d67c <boot_validate_slot+0x20>
            swap_erase_trailer_sectors(state, fap);
    d6a4:	9901      	ldr	r1, [sp, #4]
    d6a6:	4628      	mov	r0, r5
    d6a8:	f000 faca 	bl	dc40 <swap_erase_trailer_sectors>
    d6ac:	e7f8      	b.n	d6a0 <boot_validate_slot+0x44>

0000d6ae <FIH_LABEL_FIH_CALL_START_938>:
    FIH_CALL(boot_image_check, fih_rc, state, hdr, fap, bs);
    d6ae:	463b      	mov	r3, r7
    d6b0:	9a01      	ldr	r2, [sp, #4]
    d6b2:	4641      	mov	r1, r8
    d6b4:	4628      	mov	r0, r5
    d6b6:	f7ff ffbb 	bl	d630 <boot_image_check>
    d6ba:	4606      	mov	r6, r0

0000d6bc <FIH_LABEL_FIH_CALL_END_957>:
    if (!boot_is_header_valid(hdr, fap) || fih_not_eq(fih_rc, FIH_SUCCESS)) {
    d6bc:	9d01      	ldr	r5, [sp, #4]
    d6be:	4629      	mov	r1, r5
    d6c0:	4640      	mov	r0, r8
    d6c2:	f7ff fec9 	bl	d458 <boot_is_header_valid>
    d6c6:	b118      	cbz	r0, d6d0 <FIH_LABEL_FIH_CALL_END_957+0x14>
    d6c8:	4b07      	ldr	r3, [pc, #28]	; (d6e8 <FIH_LABEL_FIH_CALL_END_957+0x2c>)
    d6ca:	681b      	ldr	r3, [r3, #0]
    d6cc:	42b3      	cmp	r3, r6
    d6ce:	d0d5      	beq.n	d67c <boot_validate_slot+0x20>
        if ((slot != BOOT_PRIMARY_SLOT) || ARE_SLOTS_EQUIVALENT()) {
    d6d0:	b90c      	cbnz	r4, d6d6 <FIH_LABEL_FIH_CALL_END_957+0x1a>
        fih_rc = fih_int_encode(1);
    d6d2:	2601      	movs	r6, #1
        goto out;
    d6d4:	e7d2      	b.n	d67c <boot_validate_slot+0x20>
            flash_area_erase(fap, 0, fap->fa_size);
    d6d6:	68aa      	ldr	r2, [r5, #8]
    d6d8:	2100      	movs	r1, #0
    d6da:	4628      	mov	r0, r5
    d6dc:	f7ff fe76 	bl	d3cc <flash_area_erase>
    d6e0:	e7f7      	b.n	d6d2 <FIH_LABEL_FIH_CALL_END_957+0x16>
    d6e2:	bf00      	nop
    d6e4:	10000134 	.word	0x10000134
    d6e8:	100001e4 	.word	0x100001e4

0000d6ec <boot_validated_swap_type>:
 * @return                      The type of swap to perform (BOOT_SWAP_TYPE...)
 */
static int
boot_validated_swap_type(struct boot_loader_state *state,
                         struct boot_status *bs)
{
    d6ec:	b570      	push	{r4, r5, r6, lr}
    d6ee:	4605      	mov	r5, r0
    d6f0:	460e      	mov	r6, r1
    int swap_type;
    fih_int fih_rc = FIH_FAILURE;

    swap_type = boot_swap_type_multi(BOOT_CURR_IMG(state));
    d6f2:	2000      	movs	r0, #0
    d6f4:	f001 f906 	bl	e904 <boot_swap_type_multi>
    d6f8:	4604      	mov	r4, r0
    if (BOOT_IS_UPGRADE(swap_type)) {
    d6fa:	2802      	cmp	r0, #2
    d6fc:	d005      	beq.n	d70a <FIH_LABEL_FIH_CALL_START_1072>
    d6fe:	2804      	cmp	r0, #4
    d700:	d003      	beq.n	d70a <FIH_LABEL_FIH_CALL_START_1072>
    d702:	2803      	cmp	r0, #3
    d704:	d001      	beq.n	d70a <FIH_LABEL_FIH_CALL_START_1072>
            }
        }
    }

    return swap_type;
}
    d706:	4620      	mov	r0, r4
    d708:	bd70      	pop	{r4, r5, r6, pc}

0000d70a <FIH_LABEL_FIH_CALL_START_1072>:
        FIH_CALL(boot_validate_slot, fih_rc, state, BOOT_SECONDARY_SLOT, bs);
    d70a:	4632      	mov	r2, r6
    d70c:	2101      	movs	r1, #1
    d70e:	4628      	mov	r0, r5
    d710:	f7ff ffa4 	bl	d65c <boot_validate_slot>

0000d714 <FIH_LABEL_FIH_CALL_END_1089>:
        if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    d714:	4b04      	ldr	r3, [pc, #16]	; (d728 <FIH_LABEL_FIH_CALL_END_1089+0x14>)
    d716:	681b      	ldr	r3, [r3, #0]
    d718:	4283      	cmp	r3, r0
    d71a:	d0f4      	beq.n	d706 <boot_validated_swap_type+0x1a>
            if (fih_eq(fih_rc, fih_int_encode(1))) {
    d71c:	2801      	cmp	r0, #1
    d71e:	d001      	beq.n	d724 <FIH_LABEL_FIH_CALL_END_1089+0x10>
                swap_type = BOOT_SWAP_TYPE_FAIL;
    d720:	2405      	movs	r4, #5
    return swap_type;
    d722:	e7f0      	b.n	d706 <boot_validated_swap_type+0x1a>
                swap_type = BOOT_SWAP_TYPE_NONE;
    d724:	4604      	mov	r4, r0
    d726:	e7ee      	b.n	d706 <boot_validated_swap_type+0x1a>
    d728:	100001e4 	.word	0x100001e4

0000d72c <boot_read_image_headers>:
{
    d72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d72e:	4605      	mov	r5, r0
    d730:	460f      	mov	r7, r1
    d732:	4616      	mov	r6, r2
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    d734:	2400      	movs	r4, #0
    d736:	2c01      	cmp	r4, #1
    d738:	dc10      	bgt.n	d75c <boot_read_image_headers+0x30>
        rc = boot_read_image_header(state, i, boot_img_hdr(state, i), bs);
    d73a:	4633      	mov	r3, r6
    d73c:	222c      	movs	r2, #44	; 0x2c
    d73e:	fb02 5204 	mla	r2, r2, r4, r5
    d742:	4621      	mov	r1, r4
    d744:	4628      	mov	r0, r5
    d746:	f000 fd9a 	bl	e27e <boot_read_image_header>
        if (rc != 0) {
    d74a:	4603      	mov	r3, r0
    d74c:	b908      	cbnz	r0, d752 <boot_read_image_headers+0x26>
    for (i = 0; i < BOOT_NUM_SLOTS; i++) {
    d74e:	3401      	adds	r4, #1
    d750:	e7f1      	b.n	d736 <boot_read_image_headers+0xa>
            if (i > 0 && !require_all) {
    d752:	2c00      	cmp	r4, #0
    d754:	dd03      	ble.n	d75e <boot_read_image_headers+0x32>
    d756:	b917      	cbnz	r7, d75e <boot_read_image_headers+0x32>
                return 0;
    d758:	2300      	movs	r3, #0
    d75a:	e000      	b.n	d75e <boot_read_image_headers+0x32>
    return 0;
    d75c:	2300      	movs	r3, #0
}
    d75e:	4618      	mov	r0, r3
    d760:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000d762 <boot_status_reset>:
    bs->use_scratch = 0;
    d762:	2300      	movs	r3, #0
    d764:	7183      	strb	r3, [r0, #6]
    bs->swap_size = 0;
    d766:	6083      	str	r3, [r0, #8]
    bs->source = 0;
    d768:	60c3      	str	r3, [r0, #12]
    bs->op = BOOT_STATUS_OP_MOVE;
    d76a:	2301      	movs	r3, #1
    d76c:	7143      	strb	r3, [r0, #5]
    bs->idx = BOOT_STATUS_IDX_0;
    d76e:	6003      	str	r3, [r0, #0]
    bs->state = BOOT_STATUS_STATE_0;
    d770:	7103      	strb	r3, [r0, #4]
    bs->swap_type = BOOT_SWAP_TYPE_NONE;
    d772:	71c3      	strb	r3, [r0, #7]
}
    d774:	4770      	bx	lr

0000d776 <boot_status_is_reset>:
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    d776:	7943      	ldrb	r3, [r0, #5]
            bs->idx == BOOT_STATUS_IDX_0 &&
    d778:	2b01      	cmp	r3, #1
    d77a:	d001      	beq.n	d780 <boot_status_is_reset+0xa>
    d77c:	2000      	movs	r0, #0
    d77e:	4770      	bx	lr
    d780:	6803      	ldr	r3, [r0, #0]
    return (bs->op == BOOT_STATUS_OP_MOVE &&
    d782:	2b01      	cmp	r3, #1
    d784:	d001      	beq.n	d78a <boot_status_is_reset+0x14>
            bs->idx == BOOT_STATUS_IDX_0 &&
    d786:	2000      	movs	r0, #0
    d788:	4770      	bx	lr
            bs->state == BOOT_STATUS_STATE_0);
    d78a:	7903      	ldrb	r3, [r0, #4]
            bs->idx == BOOT_STATUS_IDX_0 &&
    d78c:	2b01      	cmp	r3, #1
    d78e:	d001      	beq.n	d794 <boot_status_is_reset+0x1e>
    d790:	2000      	movs	r0, #0
    d792:	4770      	bx	lr
    d794:	2001      	movs	r0, #1
}
    d796:	4770      	bx	lr

0000d798 <boot_swap_image>:
 *
 * @return                      0 on success; nonzero on failure.
 */
static int
boot_swap_image(struct boot_loader_state *state, struct boot_status *bs)
{
    d798:	b530      	push	{r4, r5, lr}
    d79a:	b083      	sub	sp, #12
    d79c:	4605      	mov	r5, r0
    d79e:	460c      	mov	r4, r1
    uint8_t image_index;
    int rc;

    /* FIXME: just do this if asked by user? */

    size = copy_size = 0;
    d7a0:	2300      	movs	r3, #0
    d7a2:	9300      	str	r3, [sp, #0]
    d7a4:	9301      	str	r3, [sp, #4]
    image_index = BOOT_CURR_IMG(state);

    if (boot_status_is_reset(bs)) {
    d7a6:	4608      	mov	r0, r1
    d7a8:	f7ff ffe5 	bl	d776 <boot_status_is_reset>
    d7ac:	2800      	cmp	r0, #0
    d7ae:	d038      	beq.n	d822 <boot_swap_image+0x8a>
        /*
         * No swap ever happened, so need to find the largest image which
         * will be used to determine the amount of sectors to swap.
         */
        hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    d7b0:	682a      	ldr	r2, [r5, #0]
    d7b2:	4b25      	ldr	r3, [pc, #148]	; (d848 <boot_swap_image+0xb0>)
    d7b4:	429a      	cmp	r2, r3
    d7b6:	d012      	beq.n	d7de <boot_swap_image+0x46>
            memset(bs->enckey[0], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        hdr = boot_img_hdr(state, BOOT_SECONDARY_SLOT);
        if (hdr->ih_magic == IMAGE_MAGIC) {
    d7b8:	6aea      	ldr	r2, [r5, #44]	; 0x2c
    d7ba:	4b23      	ldr	r3, [pc, #140]	; (d848 <boot_swap_image+0xb0>)
    d7bc:	429a      	cmp	r2, r3
    d7be:	d01f      	beq.n	d800 <boot_swap_image+0x68>
        } else {
            memset(bs->enckey[1], 0xff, BOOT_ENC_KEY_SIZE);
        }
#endif

        if (size > copy_size) {
    d7c0:	9b01      	ldr	r3, [sp, #4]
    d7c2:	9a00      	ldr	r2, [sp, #0]
    d7c4:	4293      	cmp	r3, r2
    d7c6:	d900      	bls.n	d7ca <boot_swap_image+0x32>
            copy_size = size;
    d7c8:	9300      	str	r3, [sp, #0]
        }

        bs->swap_size = copy_size;
    d7ca:	9b00      	ldr	r3, [sp, #0]
    d7cc:	60a3      	str	r3, [r4, #8]
            }
        }
#endif
    }

    swap_run(state, bs, copy_size);
    d7ce:	9a00      	ldr	r2, [sp, #0]
    d7d0:	4621      	mov	r1, r4
    d7d2:	4628      	mov	r0, r5
    d7d4:	f000 fe94 	bl	e500 <swap_run>
                     boot_status_fails);
    }
#endif

    return 0;
}
    d7d8:	2000      	movs	r0, #0
    d7da:	b003      	add	sp, #12
    d7dc:	bd30      	pop	{r4, r5, pc}
            rc = boot_read_image_size(state, BOOT_PRIMARY_SLOT, &copy_size);
    d7de:	466a      	mov	r2, sp
    d7e0:	2100      	movs	r1, #0
    d7e2:	4628      	mov	r0, r5
    d7e4:	f7ff fe65 	bl	d4b2 <boot_read_image_size>
            assert(rc == 0);
    d7e8:	2800      	cmp	r0, #0
    d7ea:	d0e5      	beq.n	d7b8 <boot_swap_image+0x20>
    d7ec:	f7fe fd80 	bl	c2f0 <hal_debugger_connected>
    d7f0:	b100      	cbz	r0, d7f4 <boot_swap_image+0x5c>
    d7f2:	be01      	bkpt	0x0001
    d7f4:	2300      	movs	r3, #0
    d7f6:	461a      	mov	r2, r3
    d7f8:	4619      	mov	r1, r3
    d7fa:	4618      	mov	r0, r3
    d7fc:	f7ff fbee 	bl	cfdc <__assert_func>
            rc = boot_read_image_size(state, BOOT_SECONDARY_SLOT, &size);
    d800:	aa01      	add	r2, sp, #4
    d802:	2101      	movs	r1, #1
    d804:	4628      	mov	r0, r5
    d806:	f7ff fe54 	bl	d4b2 <boot_read_image_size>
            assert(rc == 0);
    d80a:	2800      	cmp	r0, #0
    d80c:	d0d8      	beq.n	d7c0 <boot_swap_image+0x28>
    d80e:	f7fe fd6f 	bl	c2f0 <hal_debugger_connected>
    d812:	b100      	cbz	r0, d816 <boot_swap_image+0x7e>
    d814:	be01      	bkpt	0x0001
    d816:	2300      	movs	r3, #0
    d818:	461a      	mov	r2, r3
    d81a:	4619      	mov	r1, r3
    d81c:	4618      	mov	r0, r3
    d81e:	f7ff fbdd 	bl	cfdc <__assert_func>
        rc = boot_read_swap_size(image_index, &bs->swap_size);
    d822:	f104 0108 	add.w	r1, r4, #8
    d826:	2000      	movs	r0, #0
    d828:	f000 ff0b 	bl	e642 <boot_read_swap_size>
        assert(rc == 0);
    d82c:	b910      	cbnz	r0, d834 <boot_swap_image+0x9c>
        copy_size = bs->swap_size;
    d82e:	68a3      	ldr	r3, [r4, #8]
    d830:	9300      	str	r3, [sp, #0]
    d832:	e7cc      	b.n	d7ce <boot_swap_image+0x36>
        assert(rc == 0);
    d834:	f7fe fd5c 	bl	c2f0 <hal_debugger_connected>
    d838:	b100      	cbz	r0, d83c <boot_swap_image+0xa4>
    d83a:	be01      	bkpt	0x0001
    d83c:	2300      	movs	r3, #0
    d83e:	461a      	mov	r2, r3
    d840:	4619      	mov	r1, r3
    d842:	4618      	mov	r0, r3
    d844:	f7ff fbca 	bl	cfdc <__assert_func>
    d848:	96f3b83d 	.word	0x96f3b83d

0000d84c <boot_complete_partial_swap>:
 */
#if !defined(MCUBOOT_OVERWRITE_ONLY)
static int
boot_complete_partial_swap(struct boot_loader_state *state,
        struct boot_status *bs)
{
    d84c:	b538      	push	{r3, r4, r5, lr}
    d84e:	4604      	mov	r4, r0
    d850:	460d      	mov	r5, r1
    int rc;

    /* Determine the type of swap operation being resumed from the
     * `swap-type` trailer field.
     */
    rc = boot_swap_image(state, bs);
    d852:	f7ff ffa1 	bl	d798 <boot_swap_image>
    assert(rc == 0);
    d856:	b9a0      	cbnz	r0, d882 <boot_complete_partial_swap+0x36>
    d858:	4602      	mov	r2, r0

    BOOT_SWAP_TYPE(state) = bs->swap_type;
    d85a:	79eb      	ldrb	r3, [r5, #7]
    d85c:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64

    /* The following states need image_ok be explicitly set after the
     * swap was finished to avoid a new revert.
     */
    if (bs->swap_type == BOOT_SWAP_TYPE_REVERT ||
    d860:	3b03      	subs	r3, #3
    d862:	b2db      	uxtb	r3, r3
    d864:	2b01      	cmp	r3, #1
    d866:	d916      	bls.n	d896 <boot_complete_partial_swap+0x4a>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_IS_UPGRADE(bs->swap_type)) {
    d868:	79eb      	ldrb	r3, [r5, #7]
    d86a:	2b02      	cmp	r3, #2
    d86c:	d01d      	beq.n	d8aa <boot_complete_partial_swap+0x5e>
    d86e:	2b04      	cmp	r3, #4
    d870:	d01b      	beq.n	d8aa <boot_complete_partial_swap+0x5e>
    d872:	2b03      	cmp	r3, #3
    d874:	d019      	beq.n	d8aa <boot_complete_partial_swap+0x5e>
        if (rc != 0) {
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }
    }

    if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    d876:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    d87a:	2bff      	cmp	r3, #255	; 0xff
    d87c:	d01f      	beq.n	d8be <boot_complete_partial_swap+0x72>
        /* Loop forever... */
        while (1) {}
    }

    return rc;
}
    d87e:	4610      	mov	r0, r2
    d880:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    d882:	f7fe fd35 	bl	c2f0 <hal_debugger_connected>
    d886:	b100      	cbz	r0, d88a <boot_complete_partial_swap+0x3e>
    d888:	be01      	bkpt	0x0001
    d88a:	2300      	movs	r3, #0
    d88c:	461a      	mov	r2, r3
    d88e:	4619      	mov	r1, r3
    d890:	4618      	mov	r0, r3
    d892:	f7ff fba3 	bl	cfdc <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    d896:	2000      	movs	r0, #0
    d898:	f000 fac8 	bl	de2c <swap_set_image_ok>
        if (rc != 0) {
    d89c:	4602      	mov	r2, r0
    d89e:	2800      	cmp	r0, #0
    d8a0:	d0e2      	beq.n	d868 <boot_complete_partial_swap+0x1c>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    d8a2:	23ff      	movs	r3, #255	; 0xff
    d8a4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    d8a8:	e7de      	b.n	d868 <boot_complete_partial_swap+0x1c>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    d8aa:	2000      	movs	r0, #0
    d8ac:	f000 faaf 	bl	de0e <swap_set_copy_done>
        if (rc != 0) {
    d8b0:	4602      	mov	r2, r0
    d8b2:	2800      	cmp	r0, #0
    d8b4:	d0df      	beq.n	d876 <boot_complete_partial_swap+0x2a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    d8b6:	23ff      	movs	r3, #255	; 0xff
    d8b8:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    d8bc:	e7db      	b.n	d876 <boot_complete_partial_swap+0x2a>
        assert(0);
    d8be:	f7fe fd17 	bl	c2f0 <hal_debugger_connected>
    d8c2:	b100      	cbz	r0, d8c6 <boot_complete_partial_swap+0x7a>
    d8c4:	be01      	bkpt	0x0001
    d8c6:	2300      	movs	r3, #0
    d8c8:	461a      	mov	r2, r3
    d8ca:	4619      	mov	r1, r3
    d8cc:	4618      	mov	r0, r3
    d8ce:	f7ff fb85 	bl	cfdc <__assert_func>

0000d8d2 <boot_perform_update>:
{
    d8d2:	b538      	push	{r3, r4, r5, lr}
    d8d4:	4605      	mov	r5, r0
        rc = boot_swap_image(state, bs);
    d8d6:	f7ff ff5f 	bl	d798 <boot_swap_image>
    assert(rc == 0);
    d8da:	b9b0      	cbnz	r0, d90a <boot_perform_update+0x38>
    d8dc:	4602      	mov	r2, r0
    swap_type = BOOT_SWAP_TYPE(state);
    d8de:	f895 4064 	ldrb.w	r4, [r5, #100]	; 0x64
    if (swap_type == BOOT_SWAP_TYPE_REVERT ||
    d8e2:	1ee3      	subs	r3, r4, #3
    d8e4:	b2db      	uxtb	r3, r3
    d8e6:	2b01      	cmp	r3, #1
    d8e8:	d919      	bls.n	d91e <boot_perform_update+0x4c>
    if (BOOT_IS_UPGRADE(swap_type)) {
    d8ea:	2c02      	cmp	r4, #2
    d8ec:	d003      	beq.n	d8f6 <boot_perform_update+0x24>
    d8ee:	2c04      	cmp	r4, #4
    d8f0:	d001      	beq.n	d8f6 <boot_perform_update+0x24>
    d8f2:	2c03      	cmp	r4, #3
    d8f4:	d107      	bne.n	d906 <boot_perform_update+0x34>
        rc = swap_set_copy_done(BOOT_CURR_IMG(state));
    d8f6:	2000      	movs	r0, #0
    d8f8:	f000 fa89 	bl	de0e <swap_set_copy_done>
        if (rc != 0) {
    d8fc:	4602      	mov	r2, r0
    d8fe:	b110      	cbz	r0, d906 <boot_perform_update+0x34>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    d900:	23ff      	movs	r3, #255	; 0xff
    d902:	f885 3064 	strb.w	r3, [r5, #100]	; 0x64
}
    d906:	4610      	mov	r0, r2
    d908:	bd38      	pop	{r3, r4, r5, pc}
    assert(rc == 0);
    d90a:	f7fe fcf1 	bl	c2f0 <hal_debugger_connected>
    d90e:	b100      	cbz	r0, d912 <boot_perform_update+0x40>
    d910:	be01      	bkpt	0x0001
    d912:	2300      	movs	r3, #0
    d914:	461a      	mov	r2, r3
    d916:	4619      	mov	r1, r3
    d918:	4618      	mov	r0, r3
    d91a:	f7ff fb5f 	bl	cfdc <__assert_func>
        rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    d91e:	2000      	movs	r0, #0
    d920:	f000 fa84 	bl	de2c <swap_set_image_ok>
        if (rc != 0) {
    d924:	4602      	mov	r2, r0
    d926:	2800      	cmp	r0, #0
    d928:	d0df      	beq.n	d8ea <boot_perform_update+0x18>
            BOOT_SWAP_TYPE(state) = swap_type = BOOT_SWAP_TYPE_PANIC;
    d92a:	24ff      	movs	r4, #255	; 0xff
    d92c:	f885 4064 	strb.w	r4, [r5, #100]	; 0x64
    if (BOOT_IS_UPGRADE(swap_type)) {
    d930:	e7dd      	b.n	d8ee <boot_perform_update+0x1c>
	...

0000d934 <boot_prepare_image_for_update>:
 *                              boot status can be written to.
 */
static void
boot_prepare_image_for_update(struct boot_loader_state *state,
                              struct boot_status *bs)
{
    d934:	b538      	push	{r3, r4, r5, lr}
    d936:	4604      	mov	r4, r0
    d938:	460d      	mov	r5, r1
    int rc;
    fih_int fih_rc = FIH_FAILURE;

    /* Determine the sector layout of the image slots and scratch area. */
    rc = boot_read_sectors(state);
    d93a:	f7ff fe5c 	bl	d5f6 <boot_read_sectors>
    if (rc != 0) {
    d93e:	b118      	cbz	r0, d948 <boot_prepare_image_for_update+0x14>
        BOOT_LOG_WRN("Failed reading sectors; BOOT_MAX_IMG_SECTORS=%d"
                     " - too small?", BOOT_MAX_IMG_SECTORS);
        /* Unable to determine sector layout, continue with next image
         * if there is one.
         */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    d940:	2301      	movs	r3, #1
    d942:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        }
    } else {
        /* In that case if slots are not compatible. */
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    }
}
    d946:	bd38      	pop	{r3, r4, r5, pc}
    rc = boot_read_image_headers(state, false, NULL);
    d948:	2200      	movs	r2, #0
    d94a:	4611      	mov	r1, r2
    d94c:	4620      	mov	r0, r4
    d94e:	f7ff feed 	bl	d72c <boot_read_image_headers>
    if (rc != 0) {
    d952:	b118      	cbz	r0, d95c <boot_prepare_image_for_update+0x28>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    d954:	2301      	movs	r3, #1
    d956:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        return;
    d95a:	e7f4      	b.n	d946 <boot_prepare_image_for_update+0x12>
    if (boot_slots_compatible(state)) {
    d95c:	4620      	mov	r0, r4
    d95e:	f000 fd16 	bl	e38e <boot_slots_compatible>
    d962:	b918      	cbnz	r0, d96c <boot_prepare_image_for_update+0x38>
        BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    d964:	2301      	movs	r3, #1
    d966:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    d96a:	e7ec      	b.n	d946 <boot_prepare_image_for_update+0x12>
        boot_status_reset(bs);
    d96c:	4628      	mov	r0, r5
    d96e:	f7ff fef8 	bl	d762 <boot_status_reset>
        rc = swap_read_status(state, bs);
    d972:	4629      	mov	r1, r5
    d974:	4620      	mov	r0, r4
    d976:	f000 fa02 	bl	dd7e <swap_read_status>
        if (rc != 0) {
    d97a:	b998      	cbnz	r0, d9a4 <FIH_LABEL_FIH_CALL_END_2135+0x10>
        if (!boot_status_is_reset(bs)) {
    d97c:	4628      	mov	r0, r5
    d97e:	f7ff fefa 	bl	d776 <boot_status_is_reset>
    d982:	b198      	cbz	r0, d9ac <FIH_LABEL_FIH_CALL_END_2135+0x18>
            if (bs->swap_type == BOOT_SWAP_TYPE_NONE) {
    d984:	79eb      	ldrb	r3, [r5, #7]
    d986:	2b01      	cmp	r3, #1
    d988:	d033      	beq.n	d9f2 <FIH_LABEL_FIH_CALL_END_2135+0x5e>

0000d98a <FIH_LABEL_FIH_CALL_START_2119>:
                FIH_CALL(boot_validate_slot, fih_rc,
    d98a:	462a      	mov	r2, r5
    d98c:	2101      	movs	r1, #1
    d98e:	4620      	mov	r0, r4
    d990:	f7ff fe64 	bl	d65c <boot_validate_slot>

0000d994 <FIH_LABEL_FIH_CALL_END_2135>:
                if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    d994:	4b1c      	ldr	r3, [pc, #112]	; (da08 <FIH_LABEL_FIH_CALL_END_2135+0x74>)
    d996:	681b      	ldr	r3, [r3, #0]
    d998:	4283      	cmp	r3, r0
    d99a:	d031      	beq.n	da00 <FIH_LABEL_FIH_CALL_END_2135+0x6c>
                    BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_FAIL;
    d99c:	2305      	movs	r3, #5
    d99e:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    d9a2:	e7d0      	b.n	d946 <boot_prepare_image_for_update+0x12>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    d9a4:	2301      	movs	r3, #1
    d9a6:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
            return;
    d9aa:	e7cc      	b.n	d946 <boot_prepare_image_for_update+0x12>
            rc = boot_complete_partial_swap(state, bs);
    d9ac:	4629      	mov	r1, r5
    d9ae:	4620      	mov	r0, r4
    d9b0:	f7ff ff4c 	bl	d84c <boot_complete_partial_swap>
            assert(rc == 0);
    d9b4:	b948      	cbnz	r0, d9ca <FIH_LABEL_FIH_CALL_END_2135+0x36>
            rc = boot_read_image_headers(state, false, bs);
    d9b6:	462a      	mov	r2, r5
    d9b8:	2100      	movs	r1, #0
    d9ba:	4620      	mov	r0, r4
    d9bc:	f7ff feb6 	bl	d72c <boot_read_image_headers>
            assert(rc == 0);
    d9c0:	b968      	cbnz	r0, d9de <FIH_LABEL_FIH_CALL_END_2135+0x4a>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_NONE;
    d9c2:	2301      	movs	r3, #1
    d9c4:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    d9c8:	e7bd      	b.n	d946 <boot_prepare_image_for_update+0x12>
            assert(rc == 0);
    d9ca:	f7fe fc91 	bl	c2f0 <hal_debugger_connected>
    d9ce:	b100      	cbz	r0, d9d2 <FIH_LABEL_FIH_CALL_END_2135+0x3e>
    d9d0:	be01      	bkpt	0x0001
    d9d2:	2300      	movs	r3, #0
    d9d4:	461a      	mov	r2, r3
    d9d6:	4619      	mov	r1, r3
    d9d8:	4618      	mov	r0, r3
    d9da:	f7ff faff 	bl	cfdc <__assert_func>
            assert(rc == 0);
    d9de:	f7fe fc87 	bl	c2f0 <hal_debugger_connected>
    d9e2:	b100      	cbz	r0, d9e6 <FIH_LABEL_FIH_CALL_END_2135+0x52>
    d9e4:	be01      	bkpt	0x0001
    d9e6:	2300      	movs	r3, #0
    d9e8:	461a      	mov	r2, r3
    d9ea:	4619      	mov	r1, r3
    d9ec:	4618      	mov	r0, r3
    d9ee:	f7ff faf5 	bl	cfdc <__assert_func>
                BOOT_SWAP_TYPE(state) = boot_validated_swap_type(state, bs);
    d9f2:	4629      	mov	r1, r5
    d9f4:	4620      	mov	r0, r4
    d9f6:	f7ff fe79 	bl	d6ec <boot_validated_swap_type>
    d9fa:	f884 0064 	strb.w	r0, [r4, #100]	; 0x64
    d9fe:	e7a2      	b.n	d946 <boot_prepare_image_for_update+0x12>
                    BOOT_SWAP_TYPE(state) = bs->swap_type;
    da00:	79eb      	ldrb	r3, [r5, #7]
    da02:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    da06:	e79e      	b.n	d946 <boot_prepare_image_for_update+0x12>
    da08:	100001e4 	.word	0x100001e4

0000da0c <boot_write_status>:
{
    da0c:	b570      	push	{r4, r5, r6, lr}
    da0e:	b084      	sub	sp, #16
    da10:	4605      	mov	r5, r0
    da12:	460c      	mov	r4, r1
    if (bs->use_scratch) {
    da14:	798b      	ldrb	r3, [r1, #6]
    da16:	b13b      	cbz	r3, da28 <boot_write_status+0x1c>
        area_id = FLASH_AREA_IMAGE_SCRATCH;
    da18:	2003      	movs	r0, #3
    rc = flash_area_open(area_id, &fap);
    da1a:	a903      	add	r1, sp, #12
    da1c:	f7ff fc58 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    da20:	b120      	cbz	r0, da2c <boot_write_status+0x20>
        rc = BOOT_EFLASH;
    da22:	2001      	movs	r0, #1
}
    da24:	b004      	add	sp, #16
    da26:	bd70      	pop	{r4, r5, r6, pc}
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    da28:	2001      	movs	r0, #1
    da2a:	e7f6      	b.n	da1a <boot_write_status+0xe>
    off = boot_status_off(fap) +
    da2c:	9803      	ldr	r0, [sp, #12]
    da2e:	f000 fdf3 	bl	e618 <boot_status_off>
    da32:	4606      	mov	r6, r0
          boot_status_internal_off(bs, BOOT_WRITE_SZ(state));
    da34:	6ea9      	ldr	r1, [r5, #104]	; 0x68
    da36:	4620      	mov	r0, r4
    da38:	f000 fc9c 	bl	e374 <boot_status_internal_off>
    off = boot_status_off(fap) +
    da3c:	1835      	adds	r5, r6, r0
    align = flash_area_align(fap);
    da3e:	9803      	ldr	r0, [sp, #12]
    da40:	f7ff fcd7 	bl	d3f2 <flash_area_align>
    da44:	4606      	mov	r6, r0
    erased_val = flash_area_erased_val(fap);
    da46:	9803      	ldr	r0, [sp, #12]
    da48:	f7ff fcd8 	bl	d3fc <flash_area_erased_val>
    memset(buf, erased_val, BOOT_MAX_ALIGN);
    da4c:	2208      	movs	r2, #8
    da4e:	b2c1      	uxtb	r1, r0
    da50:	a801      	add	r0, sp, #4
    da52:	f7ff fb92 	bl	d17a <memset>
    buf[0] = bs->state;
    da56:	7923      	ldrb	r3, [r4, #4]
    da58:	f88d 3004 	strb.w	r3, [sp, #4]
    rc = flash_area_write(fap, off, buf, align);
    da5c:	4633      	mov	r3, r6
    da5e:	aa01      	add	r2, sp, #4
    da60:	4629      	mov	r1, r5
    da62:	9803      	ldr	r0, [sp, #12]
    da64:	f7ff fc9f 	bl	d3a6 <flash_area_write>
    if (rc != 0) {
    da68:	2800      	cmp	r0, #0
    da6a:	d0db      	beq.n	da24 <boot_write_status+0x18>
        rc = BOOT_EFLASH;
    da6c:	2001      	movs	r0, #1
    return rc;
    da6e:	e7d9      	b.n	da24 <boot_write_status+0x18>

0000da70 <boot_erase_region>:
{
    da70:	b508      	push	{r3, lr}
    return flash_area_erase(fap, off, sz);
    da72:	f7ff fcab 	bl	d3cc <flash_area_erase>
}
    da76:	bd08      	pop	{r3, pc}

0000da78 <boot_copy_region>:
{
    da78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da7c:	4688      	mov	r8, r1
    da7e:	4691      	mov	r9, r2
    da80:	461f      	mov	r7, r3
    da82:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    da86:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    bytes_copied = 0;
    da88:	2500      	movs	r5, #0
    while (bytes_copied < sz) {
    da8a:	e00f      	b.n	daac <boot_copy_region+0x34>
        rc = flash_area_read(fap_src, off_src + bytes_copied, buf, chunk_sz);
    da8c:	4623      	mov	r3, r4
    da8e:	4a0f      	ldr	r2, [pc, #60]	; (dacc <boot_copy_region+0x54>)
    da90:	19e9      	adds	r1, r5, r7
    da92:	4640      	mov	r0, r8
    da94:	f7ff fc74 	bl	d380 <flash_area_read>
        if (rc != 0) {
    da98:	b9a0      	cbnz	r0, dac4 <boot_copy_region+0x4c>
        rc = flash_area_write(fap_dst, off_dst + bytes_copied, buf, chunk_sz);
    da9a:	4623      	mov	r3, r4
    da9c:	4a0b      	ldr	r2, [pc, #44]	; (dacc <boot_copy_region+0x54>)
    da9e:	eb05 010a 	add.w	r1, r5, sl
    daa2:	4648      	mov	r0, r9
    daa4:	f7ff fc7f 	bl	d3a6 <flash_area_write>
        if (rc != 0) {
    daa8:	b970      	cbnz	r0, dac8 <boot_copy_region+0x50>
        bytes_copied += chunk_sz;
    daaa:	4425      	add	r5, r4
    while (bytes_copied < sz) {
    daac:	42b5      	cmp	r5, r6
    daae:	d206      	bcs.n	dabe <boot_copy_region+0x46>
        if (sz - bytes_copied > sizeof buf) {
    dab0:	1b74      	subs	r4, r6, r5
    dab2:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
    dab6:	d9e9      	bls.n	da8c <boot_copy_region+0x14>
            chunk_sz = sizeof buf;
    dab8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    dabc:	e7e6      	b.n	da8c <boot_copy_region+0x14>
    return 0;
    dabe:	2000      	movs	r0, #0
}
    dac0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return BOOT_EFLASH;
    dac4:	2001      	movs	r0, #1
    dac6:	e7fb      	b.n	dac0 <boot_copy_region+0x48>
            return BOOT_EFLASH;
    dac8:	2001      	movs	r0, #1
    daca:	e7f9      	b.n	dac0 <boot_copy_region+0x48>
    dacc:	10000254 	.word	0x10000254

0000dad0 <context_boot_go>:

fih_int
context_boot_go(struct boot_loader_state *state, struct boot_rsp *rsp)
{
    dad0:	b5f0      	push	{r4, r5, r6, r7, lr}
    dad2:	b085      	sub	sp, #20
    dad4:	4604      	mov	r4, r0
    dad6:	460f      	mov	r7, r1
    size_t slot;
    struct boot_status bs;
    int rc = -1;
    fih_int fih_rc = FIH_FAILURE;
    dad8:	4b4f      	ldr	r3, [pc, #316]	; (dc18 <context_boot_go+0x148>)
    dada:	681e      	ldr	r6, [r3, #0]
    TARGET_STATIC boot_sector_t secondary_slot_sectors[BOOT_IMAGE_NUMBER][BOOT_MAX_IMG_SECTORS];
#if MCUBOOT_SWAP_USING_SCRATCH
    TARGET_STATIC boot_sector_t scratch_sectors[BOOT_MAX_IMG_SECTORS];
#endif

    memset(state, 0, sizeof(struct boot_loader_state));
    dadc:	226c      	movs	r2, #108	; 0x6c
    dade:	2100      	movs	r1, #0
    dae0:	f7ff fb4b 	bl	d17a <memset>
        boot_enc_zeroize(BOOT_CURR_ENC(state));
#endif

        image_index = BOOT_CURR_IMG(state);

        BOOT_IMG(state, BOOT_PRIMARY_SLOT).sectors =
    dae4:	4b4d      	ldr	r3, [pc, #308]	; (dc1c <context_boot_go+0x14c>)
    dae6:	6263      	str	r3, [r4, #36]	; 0x24
            primary_slot_sectors[image_index];
        BOOT_IMG(state, BOOT_SECONDARY_SLOT).sectors =
    dae8:	4b4d      	ldr	r3, [pc, #308]	; (dc20 <context_boot_go+0x150>)
    daea:	6523      	str	r3, [r4, #80]	; 0x50
            secondary_slot_sectors[image_index];
#if MCUBOOT_SWAP_USING_SCRATCH
        state->scratch.sectors = scratch_sectors;
    daec:	4b4d      	ldr	r3, [pc, #308]	; (dc24 <context_boot_go+0x154>)
    daee:	65e3      	str	r3, [r4, #92]	; 0x5c
#endif

        /* Open primary and secondary image areas for the duration
         * of this call.
         */
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    daf0:	2500      	movs	r5, #0
    daf2:	2d01      	cmp	r5, #1
    daf4:	d818      	bhi.n	db28 <context_boot_go+0x58>
            fa_id = flash_area_id_from_multi_image_slot(image_index, slot);
    daf6:	4629      	mov	r1, r5
    daf8:	2000      	movs	r0, #0
    dafa:	f001 f8ba 	bl	ec72 <flash_area_id_from_multi_image_slot>
            rc = flash_area_open(fa_id, &BOOT_IMG_AREA(state, slot));
    dafe:	232c      	movs	r3, #44	; 0x2c
    db00:	fb03 f305 	mul.w	r3, r3, r5
    db04:	3320      	adds	r3, #32
    db06:	18e1      	adds	r1, r4, r3
    db08:	b2c0      	uxtb	r0, r0
    db0a:	f7ff fbe1 	bl	d2d0 <flash_area_open>
            assert(rc == 0);
    db0e:	b908      	cbnz	r0, db14 <context_boot_go+0x44>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    db10:	3501      	adds	r5, #1
    db12:	e7ee      	b.n	daf2 <context_boot_go+0x22>
            assert(rc == 0);
    db14:	f7fe fbec 	bl	c2f0 <hal_debugger_connected>
    db18:	b100      	cbz	r0, db1c <context_boot_go+0x4c>
    db1a:	be01      	bkpt	0x0001
    db1c:	2300      	movs	r3, #0
    db1e:	461a      	mov	r2, r3
    db20:	4619      	mov	r1, r3
    db22:	4618      	mov	r0, r3
    db24:	f7ff fa5a 	bl	cfdc <__assert_func>
        }
#if MCUBOOT_SWAP_USING_SCRATCH
        rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH,
    db28:	f104 0158 	add.w	r1, r4, #88	; 0x58
    db2c:	2003      	movs	r0, #3
    db2e:	f7ff fbcf 	bl	d2d0 <flash_area_open>
                             &BOOT_SCRATCH_AREA(state));
        assert(rc == 0);
    db32:	4605      	mov	r5, r0
    db34:	b9d0      	cbnz	r0, db6c <context_boot_go+0x9c>
#endif

        /* Determine swap type and complete swap if it has been aborted. */
        boot_prepare_image_for_update(state, &bs);
    db36:	4669      	mov	r1, sp
    db38:	4620      	mov	r0, r4
    db3a:	f7ff fefb 	bl	d934 <boot_prepare_image_for_update>

        if (BOOT_IS_UPGRADE(BOOT_SWAP_TYPE(state))) {
    db3e:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
        /* Indicate that swap is not aborted */
        boot_status_reset(&bs);
#endif /* (BOOT_IMAGE_NUMBER > 1) */

        /* Set the previously determined swap type */
        bs.swap_type = BOOT_SWAP_TYPE(state);
    db42:	f88d 3007 	strb.w	r3, [sp, #7]

        switch (BOOT_SWAP_TYPE(state)) {
    db46:	2b04      	cmp	r3, #4
    db48:	d81a      	bhi.n	db80 <context_boot_go+0xb0>
    db4a:	2b02      	cmp	r3, #2
    db4c:	d224      	bcs.n	db98 <context_boot_go+0xc8>
    db4e:	2b01      	cmp	r3, #1
    db50:	d133      	bne.n	dbba <context_boot_go+0xea>

        default:
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
        }

        if (BOOT_SWAP_TYPE(state) == BOOT_SWAP_TYPE_PANIC) {
    db52:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
    db56:	2bff      	cmp	r3, #255	; 0xff
    db58:	d033      	beq.n	dbc2 <context_boot_go+0xf2>
    /* Iterate over all the images. At this point all required update operations
     * have finished. By the end of the loop each image in the primary slot will
     * have been re-validated.
     */
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
        if (BOOT_SWAP_TYPE(state) != BOOT_SWAP_TYPE_NONE) {
    db5a:	2b01      	cmp	r3, #1
    db5c:	d13b      	bne.n	dbd6 <context_boot_go+0x106>
#else
        /* Even if we're not re-validating the primary slot, we could be booting
         * onto an empty flash chip. At least do a basic sanity check that
         * the magic number on the image is OK.
         */
        if (BOOT_IMG(state, BOOT_PRIMARY_SLOT).hdr.ih_magic != IMAGE_MAGIC) {
    db5e:	6822      	ldr	r2, [r4, #0]
    db60:	4b31      	ldr	r3, [pc, #196]	; (dc28 <context_boot_go+0x158>)
    db62:	429a      	cmp	r2, r3
    db64:	d040      	beq.n	dbe8 <context_boot_go+0x118>
            BOOT_LOG_ERR("bad image magic 0x%lx; Image=%u", (unsigned long)
                         &boot_img_hdr(state,BOOT_PRIMARY_SLOT)->ih_magic,
                         BOOT_CURR_IMG(state));
            rc = BOOT_EBADIMAGE;
    db66:	2503      	movs	r5, #3
out:
    IMAGES_ITER(BOOT_CURR_IMG(state)) {
#if MCUBOOT_SWAP_USING_SCRATCH
        flash_area_close(BOOT_SCRATCH_AREA(state));
#endif
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    db68:	2300      	movs	r3, #0
    db6a:	e04d      	b.n	dc08 <context_boot_go+0x138>
        assert(rc == 0);
    db6c:	f7fe fbc0 	bl	c2f0 <hal_debugger_connected>
    db70:	b100      	cbz	r0, db74 <context_boot_go+0xa4>
    db72:	be01      	bkpt	0x0001
    db74:	2300      	movs	r3, #0
    db76:	461a      	mov	r2, r3
    db78:	4619      	mov	r1, r3
    db7a:	4618      	mov	r0, r3
    db7c:	f7ff fa2e 	bl	cfdc <__assert_func>
        switch (BOOT_SWAP_TYPE(state)) {
    db80:	2b05      	cmp	r3, #5
    db82:	d11a      	bne.n	dbba <context_boot_go+0xea>
            rc = swap_set_image_ok(BOOT_CURR_IMG(state));
    db84:	2000      	movs	r0, #0
    db86:	f000 f951 	bl	de2c <swap_set_image_ok>
            if (rc != 0) {
    db8a:	4605      	mov	r5, r0
    db8c:	2800      	cmp	r0, #0
    db8e:	d0e0      	beq.n	db52 <context_boot_go+0x82>
                BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    db90:	23ff      	movs	r3, #255	; 0xff
    db92:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    db96:	e7dc      	b.n	db52 <context_boot_go+0x82>
            rc = boot_perform_update(state, &bs);
    db98:	4669      	mov	r1, sp
    db9a:	4620      	mov	r0, r4
    db9c:	f7ff fe99 	bl	d8d2 <boot_perform_update>
            assert(rc == 0);
    dba0:	4605      	mov	r5, r0
    dba2:	2800      	cmp	r0, #0
    dba4:	d0d5      	beq.n	db52 <context_boot_go+0x82>
    dba6:	f7fe fba3 	bl	c2f0 <hal_debugger_connected>
    dbaa:	b100      	cbz	r0, dbae <context_boot_go+0xde>
    dbac:	be01      	bkpt	0x0001
    dbae:	2300      	movs	r3, #0
    dbb0:	461a      	mov	r2, r3
    dbb2:	4619      	mov	r1, r3
    dbb4:	4618      	mov	r0, r3
    dbb6:	f7ff fa11 	bl	cfdc <__assert_func>
            BOOT_SWAP_TYPE(state) = BOOT_SWAP_TYPE_PANIC;
    dbba:	23ff      	movs	r3, #255	; 0xff
    dbbc:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    dbc0:	e7c7      	b.n	db52 <context_boot_go+0x82>
            assert(0);
    dbc2:	f7fe fb95 	bl	c2f0 <hal_debugger_connected>
    dbc6:	b100      	cbz	r0, dbca <context_boot_go+0xfa>
    dbc8:	be01      	bkpt	0x0001
    dbca:	2300      	movs	r3, #0
    dbcc:	461a      	mov	r2, r3
    dbce:	4619      	mov	r1, r3
    dbd0:	4618      	mov	r0, r3
    dbd2:	f7ff fa03 	bl	cfdc <__assert_func>
            rc = boot_read_image_headers(state, false, &bs);
    dbd6:	466a      	mov	r2, sp
    dbd8:	2100      	movs	r1, #0
    dbda:	4620      	mov	r0, r4
    dbdc:	f7ff fda6 	bl	d72c <boot_read_image_headers>
            if (rc != 0) {
    dbe0:	4605      	mov	r5, r0
    dbe2:	2800      	cmp	r0, #0
    dbe4:	d0bb      	beq.n	db5e <context_boot_go+0x8e>
    dbe6:	e7bf      	b.n	db68 <context_boot_go+0x98>
    memset(&bs, 0, sizeof(struct boot_status));
    dbe8:	2300      	movs	r3, #0
    dbea:	9300      	str	r3, [sp, #0]
    dbec:	9301      	str	r3, [sp, #4]
    dbee:	9302      	str	r3, [sp, #8]
    dbf0:	9303      	str	r3, [sp, #12]
    rsp->br_flash_dev_id = BOOT_IMG_AREA(state, BOOT_PRIMARY_SLOT)->fa_device_id;
    dbf2:	6a23      	ldr	r3, [r4, #32]
    dbf4:	785b      	ldrb	r3, [r3, #1]
    dbf6:	713b      	strb	r3, [r7, #4]
 * Offset of the slot from the beginning of the flash device.
 */
static inline uint32_t
boot_img_slot_off(struct boot_loader_state *state, size_t slot)
{
    return BOOT_IMG(state, slot).area->fa_off;
    dbf8:	6a23      	ldr	r3, [r4, #32]
    dbfa:	685b      	ldr	r3, [r3, #4]
    rsp->br_image_off = boot_img_slot_off(state, BOOT_PRIMARY_SLOT);
    dbfc:	60bb      	str	r3, [r7, #8]
    rsp->br_hdr = boot_img_hdr(state, BOOT_PRIMARY_SLOT);
    dbfe:	603c      	str	r4, [r7, #0]
    fih_rc = FIH_SUCCESS;
    dc00:	4b0a      	ldr	r3, [pc, #40]	; (dc2c <context_boot_go+0x15c>)
    dc02:	681e      	ldr	r6, [r3, #0]
    dc04:	e7b0      	b.n	db68 <context_boot_go+0x98>
        for (slot = 0; slot < BOOT_NUM_SLOTS; slot++) {
    dc06:	3301      	adds	r3, #1
    dc08:	2b01      	cmp	r3, #1
    dc0a:	d9fc      	bls.n	dc06 <context_boot_go+0x136>
            flash_area_close(BOOT_IMG_AREA(state, BOOT_NUM_SLOTS - 1 - slot));
        }
    }

    if (rc) {
    dc0c:	b905      	cbnz	r5, dc10 <context_boot_go+0x140>
    dc0e:	4635      	mov	r5, r6
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
    dc10:	4628      	mov	r0, r5
    dc12:	b005      	add	sp, #20
    dc14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    dc16:	bf00      	nop
    dc18:	10000134 	.word	0x10000134
    dc1c:	10000654 	.word	0x10000654
    dc20:	10001254 	.word	0x10001254
    dc24:	10000c54 	.word	0x10000c54
    dc28:	96f3b83d 	.word	0x96f3b83d
    dc2c:	100001e4 	.word	0x100001e4

0000dc30 <boot_go>:
 *
 * @return                      FIH_SUCCESS on success; nonzero on failure.
 */
fih_int
boot_go(struct boot_rsp *rsp)
{
    dc30:	b508      	push	{r3, lr}
    dc32:	4601      	mov	r1, r0

0000dc34 <FIH_LABEL_FIH_CALL_START_3366>:
    fih_int fih_rc = FIH_FAILURE;
    FIH_CALL(context_boot_go, fih_rc, &boot_data, rsp);
    dc34:	4801      	ldr	r0, [pc, #4]	; (dc3c <FIH_LABEL_FIH_CALL_END_3383+0x2>)
    dc36:	f7ff ff4b 	bl	dad0 <context_boot_go>

0000dc3a <FIH_LABEL_FIH_CALL_END_3383>:
    FIH_RET(fih_rc);
}
    dc3a:	bd08      	pop	{r3, pc}
    dc3c:	100001e8 	.word	0x100001e8

0000dc40 <swap_erase_trailer_sectors>:

#if defined(MCUBOOT_SWAP_USING_SCRATCH) || defined(MCUBOOT_SWAP_USING_MOVE)
int
swap_erase_trailer_sectors(const struct boot_loader_state *state,
                           const struct flash_area *fap)
{
    dc40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    dc44:	4606      	mov	r6, r0
    dc46:	460f      	mov	r7, r1
    int rc;

    BOOT_LOG_DBG("erasing trailer; fa_id=%d", fap->fa_id);

    image_index = BOOT_CURR_IMG(state);
    fa_id_primary = flash_area_id_from_multi_image_slot(image_index,
    dc48:	2100      	movs	r1, #0
    dc4a:	4608      	mov	r0, r1
    dc4c:	f001 f811 	bl	ec72 <flash_area_id_from_multi_image_slot>
    dc50:	4604      	mov	r4, r0
            BOOT_PRIMARY_SLOT);
    fa_id_secondary = flash_area_id_from_multi_image_slot(image_index,
    dc52:	2101      	movs	r1, #1
    dc54:	2000      	movs	r0, #0
    dc56:	f001 f80c 	bl	ec72 <flash_area_id_from_multi_image_slot>
            BOOT_SECONDARY_SLOT);

    if (fap->fa_id == fa_id_primary) {
    dc5a:	783b      	ldrb	r3, [r7, #0]
    dc5c:	42a3      	cmp	r3, r4
    dc5e:	d027      	beq.n	dcb0 <swap_erase_trailer_sectors+0x70>
        slot = BOOT_PRIMARY_SLOT;
    } else if (fap->fa_id == fa_id_secondary) {
    dc60:	4283      	cmp	r3, r0
    dc62:	d131      	bne.n	dcc8 <swap_erase_trailer_sectors+0x88>
        slot = BOOT_SECONDARY_SLOT;
    dc64:	2301      	movs	r3, #1
    } else {
        return BOOT_EFLASH;
    }

    /* delete starting from last sector and moving to beginning */
    sector = boot_img_num_sectors(state, slot) - 1;
    dc66:	4699      	mov	r9, r3
    return BOOT_IMG(state, slot).num_sectors;
    dc68:	222c      	movs	r2, #44	; 0x2c
    dc6a:	fb02 6303 	mla	r3, r2, r3, r6
    dc6e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    dc70:	3c01      	subs	r4, #1
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    dc72:	6eb0      	ldr	r0, [r6, #104]	; 0x68
    dc74:	f000 fcbc 	bl	e5f0 <boot_trailer_sz>
    dc78:	4680      	mov	r8, r0
    total_sz = 0;
    dc7a:	2500      	movs	r5, #0

static inline size_t
boot_img_sector_size(const struct boot_loader_state *state,
                     size_t slot, size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    dc7c:	232c      	movs	r3, #44	; 0x2c
    dc7e:	fb03 6309 	mla	r3, r3, r9, r6
    dc82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    dc84:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    dc88:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    dc8c:	f8d3 a008 	ldr.w	sl, [r3, #8]
 */
static inline uint32_t
boot_img_sector_off(const struct boot_loader_state *state, size_t slot,
                    size_t sector)
{
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    dc90:	6859      	ldr	r1, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    dc92:	6853      	ldr	r3, [r2, #4]
    do {
        sz = boot_img_sector_size(state, slot, sector);
        off = boot_img_sector_off(state, slot, sector);
        rc = boot_erase_region(fap, off, sz);
    dc94:	4652      	mov	r2, sl
    dc96:	1ac9      	subs	r1, r1, r3
    dc98:	4638      	mov	r0, r7
    dc9a:	f7ff fee9 	bl	da70 <boot_erase_region>
        assert(rc == 0);
    dc9e:	4603      	mov	r3, r0
    dca0:	b940      	cbnz	r0, dcb4 <swap_erase_trailer_sectors+0x74>

        sector--;
    dca2:	3c01      	subs	r4, #1
        total_sz += sz;
    dca4:	4455      	add	r5, sl
    } while (total_sz < trailer_sz);
    dca6:	45a8      	cmp	r8, r5
    dca8:	d8e8      	bhi.n	dc7c <swap_erase_trailer_sectors+0x3c>

    return rc;
}
    dcaa:	4618      	mov	r0, r3
    dcac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        slot = BOOT_PRIMARY_SLOT;
    dcb0:	2300      	movs	r3, #0
    dcb2:	e7d8      	b.n	dc66 <swap_erase_trailer_sectors+0x26>
        assert(rc == 0);
    dcb4:	f7fe fb1c 	bl	c2f0 <hal_debugger_connected>
    dcb8:	b100      	cbz	r0, dcbc <swap_erase_trailer_sectors+0x7c>
    dcba:	be01      	bkpt	0x0001
    dcbc:	2300      	movs	r3, #0
    dcbe:	461a      	mov	r2, r3
    dcc0:	4619      	mov	r1, r3
    dcc2:	4618      	mov	r0, r3
    dcc4:	f7ff f98a 	bl	cfdc <__assert_func>
        return BOOT_EFLASH;
    dcc8:	2301      	movs	r3, #1
    dcca:	e7ee      	b.n	dcaa <swap_erase_trailer_sectors+0x6a>

0000dccc <swap_status_init>:

int
swap_status_init(const struct boot_loader_state *state,
                 const struct flash_area *fap,
                 const struct boot_status *bs)
{
    dccc:	b530      	push	{r4, r5, lr}
    dcce:	b083      	sub	sp, #12
    dcd0:	460c      	mov	r4, r1
    dcd2:	4615      	mov	r5, r2

    image_index = BOOT_CURR_IMG(state);

    BOOT_LOG_DBG("initializing status; fa_id=%d", fap->fa_id);

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    dcd4:	4669      	mov	r1, sp
    dcd6:	2002      	movs	r0, #2
    dcd8:	f000 fdda 	bl	e890 <boot_read_swap_state_by_id>
            &swap_state);
    assert(rc == 0);
    dcdc:	b990      	cbnz	r0, dd04 <swap_status_init+0x38>

    if (bs->swap_type != BOOT_SWAP_TYPE_NONE) {
    dcde:	79e9      	ldrb	r1, [r5, #7]
    dce0:	2901      	cmp	r1, #1
    dce2:	d119      	bne.n	dd18 <swap_status_init+0x4c>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
        assert(rc == 0);
    }

    if (swap_state.image_ok == BOOT_FLAG_SET) {
    dce4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    dce8:	2b01      	cmp	r3, #1
    dcea:	d025      	beq.n	dd38 <swap_status_init+0x6c>
        rc = boot_write_image_ok(fap);
        assert(rc == 0);
    }

    rc = boot_write_swap_size(fap, bs->swap_size);
    dcec:	68a9      	ldr	r1, [r5, #8]
    dcee:	4620      	mov	r0, r4
    dcf0:	f000 fcc2 	bl	e678 <boot_write_swap_size>
    assert(rc == 0);
    dcf4:	bb78      	cbnz	r0, dd56 <swap_status_init+0x8a>

    rc = boot_write_enc_key(fap, 1, bs);
    assert(rc == 0);
#endif

    rc = boot_write_magic(fap);
    dcf6:	4620      	mov	r0, r4
    dcf8:	f000 fd26 	bl	e748 <boot_write_magic>
    assert(rc == 0);
    dcfc:	bba8      	cbnz	r0, dd6a <swap_status_init+0x9e>

    return 0;
}
    dcfe:	2000      	movs	r0, #0
    dd00:	b003      	add	sp, #12
    dd02:	bd30      	pop	{r4, r5, pc}
    assert(rc == 0);
    dd04:	f7fe faf4 	bl	c2f0 <hal_debugger_connected>
    dd08:	b100      	cbz	r0, dd0c <swap_status_init+0x40>
    dd0a:	be01      	bkpt	0x0001
    dd0c:	2300      	movs	r3, #0
    dd0e:	461a      	mov	r2, r3
    dd10:	4619      	mov	r1, r3
    dd12:	4618      	mov	r0, r3
    dd14:	f7ff f962 	bl	cfdc <__assert_func>
        rc = boot_write_swap_info(fap, bs->swap_type, image_index);
    dd18:	2200      	movs	r2, #0
    dd1a:	4620      	mov	r0, r4
    dd1c:	f000 fdc8 	bl	e8b0 <boot_write_swap_info>
        assert(rc == 0);
    dd20:	2800      	cmp	r0, #0
    dd22:	d0df      	beq.n	dce4 <swap_status_init+0x18>
    dd24:	f7fe fae4 	bl	c2f0 <hal_debugger_connected>
    dd28:	b100      	cbz	r0, dd2c <swap_status_init+0x60>
    dd2a:	be01      	bkpt	0x0001
    dd2c:	2300      	movs	r3, #0
    dd2e:	461a      	mov	r2, r3
    dd30:	4619      	mov	r1, r3
    dd32:	4618      	mov	r0, r3
    dd34:	f7ff f952 	bl	cfdc <__assert_func>
        rc = boot_write_image_ok(fap);
    dd38:	4620      	mov	r0, r4
    dd3a:	f000 fd4f 	bl	e7dc <boot_write_image_ok>
        assert(rc == 0);
    dd3e:	2800      	cmp	r0, #0
    dd40:	d0d4      	beq.n	dcec <swap_status_init+0x20>
    dd42:	f7fe fad5 	bl	c2f0 <hal_debugger_connected>
    dd46:	b100      	cbz	r0, dd4a <swap_status_init+0x7e>
    dd48:	be01      	bkpt	0x0001
    dd4a:	2300      	movs	r3, #0
    dd4c:	461a      	mov	r2, r3
    dd4e:	4619      	mov	r1, r3
    dd50:	4618      	mov	r0, r3
    dd52:	f7ff f943 	bl	cfdc <__assert_func>
    assert(rc == 0);
    dd56:	f7fe facb 	bl	c2f0 <hal_debugger_connected>
    dd5a:	b100      	cbz	r0, dd5e <swap_status_init+0x92>
    dd5c:	be01      	bkpt	0x0001
    dd5e:	2300      	movs	r3, #0
    dd60:	461a      	mov	r2, r3
    dd62:	4619      	mov	r1, r3
    dd64:	4618      	mov	r0, r3
    dd66:	f7ff f939 	bl	cfdc <__assert_func>
    assert(rc == 0);
    dd6a:	f7fe fac1 	bl	c2f0 <hal_debugger_connected>
    dd6e:	b100      	cbz	r0, dd72 <swap_status_init+0xa6>
    dd70:	be01      	bkpt	0x0001
    dd72:	2300      	movs	r3, #0
    dd74:	461a      	mov	r2, r3
    dd76:	4619      	mov	r1, r3
    dd78:	4618      	mov	r0, r3
    dd7a:	f7ff f92f 	bl	cfdc <__assert_func>

0000dd7e <swap_read_status>:

int
swap_read_status(struct boot_loader_state *state, struct boot_status *bs)
{
    dd7e:	b570      	push	{r4, r5, r6, lr}
    dd80:	b082      	sub	sp, #8
    dd82:	4605      	mov	r5, r0
    dd84:	460e      	mov	r6, r1
    uint32_t off;
    uint8_t swap_info;
    int area_id;
    int rc;

    bs->source = swap_status_source(state);
    dd86:	f000 fb6f 	bl	e468 <swap_status_source>
    dd8a:	60f0      	str	r0, [r6, #12]
    switch (bs->source) {
    dd8c:	2801      	cmp	r0, #1
    dd8e:	d00d      	beq.n	ddac <swap_read_status+0x2e>
    dd90:	4604      	mov	r4, r0
    dd92:	2802      	cmp	r0, #2
    dd94:	d00c      	beq.n	ddb0 <swap_read_status+0x32>
    dd96:	b188      	cbz	r0, ddbc <swap_read_status+0x3e>
    case BOOT_STATUS_SOURCE_PRIMARY_SLOT:
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
        break;

    default:
        assert(0);
    dd98:	f7fe faaa 	bl	c2f0 <hal_debugger_connected>
    dd9c:	b100      	cbz	r0, dda0 <swap_read_status+0x22>
    dd9e:	be01      	bkpt	0x0001
    dda0:	2300      	movs	r3, #0
    dda2:	461a      	mov	r2, r3
    dda4:	4619      	mov	r1, r3
    dda6:	4618      	mov	r0, r3
    dda8:	f7ff f918 	bl	cfdc <__assert_func>
    switch (bs->source) {
    ddac:	2003      	movs	r0, #3
    ddae:	e000      	b.n	ddb2 <swap_read_status+0x34>
        area_id = FLASH_AREA_IMAGE_PRIMARY(BOOT_CURR_IMG(state));
    ddb0:	2001      	movs	r0, #1
        return BOOT_EBADARGS;
    }

    rc = flash_area_open(area_id, &fap);
    ddb2:	a901      	add	r1, sp, #4
    ddb4:	f7ff fa8c 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    ddb8:	b118      	cbz	r0, ddc2 <swap_read_status+0x44>
        return BOOT_EFLASH;
    ddba:	2401      	movs	r4, #1
    }

    flash_area_close(fap);

    return rc;
}
    ddbc:	4620      	mov	r0, r4
    ddbe:	b002      	add	sp, #8
    ddc0:	bd70      	pop	{r4, r5, r6, pc}
    rc = swap_read_status_bytes(fap, state, bs);
    ddc2:	4632      	mov	r2, r6
    ddc4:	4629      	mov	r1, r5
    ddc6:	9801      	ldr	r0, [sp, #4]
    ddc8:	f000 fa72 	bl	e2b0 <swap_read_status_bytes>
    if (rc == 0) {
    ddcc:	4604      	mov	r4, r0
    ddce:	2800      	cmp	r0, #0
    ddd0:	d1f4      	bne.n	ddbc <swap_read_status+0x3e>
        off = boot_swap_info_off(fap);
    ddd2:	9801      	ldr	r0, [sp, #4]
    ddd4:	f000 fc72 	bl	e6bc <boot_swap_info_off>
    ddd8:	4601      	mov	r1, r0
        rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    ddda:	2301      	movs	r3, #1
    dddc:	f10d 0203 	add.w	r2, sp, #3
    dde0:	9801      	ldr	r0, [sp, #4]
    dde2:	f7ff facd 	bl	d380 <flash_area_read>
        if (rc != 0) {
    dde6:	4604      	mov	r4, r0
    dde8:	b108      	cbz	r0, ddee <swap_read_status+0x70>
            return BOOT_EFLASH;
    ddea:	2401      	movs	r4, #1
    ddec:	e7e6      	b.n	ddbc <swap_read_status+0x3e>
        if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info)) {
    ddee:	2201      	movs	r2, #1
    ddf0:	f10d 0103 	add.w	r1, sp, #3
    ddf4:	9801      	ldr	r0, [sp, #4]
    ddf6:	f000 fc73 	bl	e6e0 <bootutil_buffer_is_erased>
    ddfa:	b110      	cbz	r0, de02 <swap_read_status+0x84>
            BOOT_SET_SWAP_INFO(swap_info, 0, BOOT_SWAP_TYPE_NONE);
    ddfc:	2301      	movs	r3, #1
    ddfe:	f88d 3003 	strb.w	r3, [sp, #3]
        bs->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    de02:	f89d 3003 	ldrb.w	r3, [sp, #3]
    de06:	f003 030f 	and.w	r3, r3, #15
    de0a:	71f3      	strb	r3, [r6, #7]
    de0c:	e7d6      	b.n	ddbc <swap_read_status+0x3e>

0000de0e <swap_set_copy_done>:

int
swap_set_copy_done(uint8_t image_index)
{
    de0e:	b500      	push	{lr}
    de10:	b083      	sub	sp, #12
    const struct flash_area *fap;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    de12:	a901      	add	r1, sp, #4
    de14:	2001      	movs	r0, #1
    de16:	f7ff fa5b 	bl	d2d0 <flash_area_open>
            &fap);
    if (rc != 0) {
    de1a:	b118      	cbz	r0, de24 <swap_set_copy_done+0x16>
        return BOOT_EFLASH;
    de1c:	2001      	movs	r0, #1
    }

    rc = boot_write_copy_done(fap);
    flash_area_close(fap);
    return rc;
}
    de1e:	b003      	add	sp, #12
    de20:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_write_copy_done(fap);
    de24:	9801      	ldr	r0, [sp, #4]
    de26:	f000 fc20 	bl	e66a <boot_write_copy_done>
    return rc;
    de2a:	e7f8      	b.n	de1e <swap_set_copy_done+0x10>

0000de2c <swap_set_image_ok>:

int
swap_set_image_ok(uint8_t image_index)
{
    de2c:	b500      	push	{lr}
    de2e:	b085      	sub	sp, #20
    const struct flash_area *fap;
    struct boot_swap_state state;
    int rc;

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    de30:	a903      	add	r1, sp, #12
    de32:	2001      	movs	r0, #1
    de34:	f7ff fa4c 	bl	d2d0 <flash_area_open>
            &fap);
    if (rc != 0) {
    de38:	b118      	cbz	r0, de42 <swap_set_image_ok+0x16>
        return BOOT_EFLASH;
    de3a:	2001      	movs	r0, #1
    }

out:
    flash_area_close(fap);
    return rc;
}
    de3c:	b005      	add	sp, #20
    de3e:	f85d fb04 	ldr.w	pc, [sp], #4
    rc = boot_read_swap_state(fap, &state);
    de42:	a901      	add	r1, sp, #4
    de44:	9803      	ldr	r0, [sp, #12]
    de46:	f000 fcd6 	bl	e7f6 <boot_read_swap_state>
    if (rc != 0) {
    de4a:	b938      	cbnz	r0, de5c <swap_set_image_ok+0x30>
    if (state.image_ok == BOOT_FLAG_UNSET) {
    de4c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    de50:	2b03      	cmp	r3, #3
    de52:	d1f3      	bne.n	de3c <swap_set_image_ok+0x10>
        rc = boot_write_image_ok(fap);
    de54:	9803      	ldr	r0, [sp, #12]
    de56:	f000 fcc1 	bl	e7dc <boot_write_image_ok>
    de5a:	e7ef      	b.n	de3c <swap_set_image_ok+0x10>
        rc = BOOT_EFLASH;
    de5c:	2001      	movs	r0, #1
    de5e:	e7ed      	b.n	de3c <swap_set_image_ok+0x10>

0000de60 <boot_copy_sz>:
 *                                  [first-sector, last-sector] range.
 */
static uint32_t
boot_copy_sz(const struct boot_loader_state *state, int last_sector_idx,
             int *out_first_sector_idx)
{
    de60:	b470      	push	{r4, r5, r6}
    de62:	4605      	mov	r5, r0
#if MCUBOOT_SWAP_USING_SCRATCH
#define BOOT_SCRATCH_AREA(state) ((state)->scratch.area)

static inline size_t boot_scratch_area_size(const struct boot_loader_state *state)
{
    return BOOT_SCRATCH_AREA(state)->fa_size;
    de64:	6d83      	ldr	r3, [r0, #88]	; 0x58
    de66:	689e      	ldr	r6, [r3, #8]
    size_t scratch_sz;
    uint32_t new_sz;
    uint32_t sz;
    int i;

    sz = 0;
    de68:	2000      	movs	r0, #0

    scratch_sz = boot_scratch_area_size(state);
    for (i = last_sector_idx; i >= 0; i--) {
    de6a:	2900      	cmp	r1, #0
    de6c:	db0b      	blt.n	de86 <boot_copy_sz+0x26>
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    de6e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    de70:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    de74:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    de78:	689b      	ldr	r3, [r3, #8]
        new_sz = sz + boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    de7a:	4403      	add	r3, r0
        /*
         * The secondary slot is not being checked here, because
         * `boot_slots_compatible` already provides assurance that the copy size
         * will be compatible with the primary slot and scratch.
         */
        if (new_sz > scratch_sz) {
    de7c:	429e      	cmp	r6, r3
    de7e:	d302      	bcc.n	de86 <boot_copy_sz+0x26>
    for (i = last_sector_idx; i >= 0; i--) {
    de80:	3901      	subs	r1, #1
            break;
        }
        sz = new_sz;
    de82:	4618      	mov	r0, r3
    de84:	e7f1      	b.n	de6a <boot_copy_sz+0xa>
    }

    /* i currently refers to a sector that doesn't fit or it is -1 because all
     * sectors have been processed.  In both cases, exclude sector i.
     */
    *out_first_sector_idx = i + 1;
    de86:	3101      	adds	r1, #1
    de88:	6011      	str	r1, [r2, #0]
    return sz;
}
    de8a:	bc70      	pop	{r4, r5, r6}
    de8c:	4770      	bx	lr

0000de8e <boot_swap_sectors>:
 * @return                      0 on success; nonzero on failure.
 */
static void
boot_swap_sectors(int idx, uint32_t sz, struct boot_loader_state *state,
        struct boot_status *bs)
{
    de8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    de92:	b088      	sub	sp, #32
    de94:	460e      	mov	r6, r1
    de96:	4615      	mov	r5, r2
    de98:	461c      	mov	r4, r3
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    de9a:	6a53      	ldr	r3, [r2, #36]	; 0x24
    de9c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    dea0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    dea4:	6847      	ldr	r7, [r0, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    dea6:	685b      	ldr	r3, [r3, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    dea8:	1aff      	subs	r7, r7, r3

    /* Calculate offset from start of image area. */
    img_off = boot_img_sector_off(state, BOOT_PRIMARY_SLOT, idx);

    copy_sz = sz;
    trailer_sz = boot_trailer_sz(BOOT_WRITE_SZ(state));
    deaa:	6e90      	ldr	r0, [r2, #104]	; 0x68
    deac:	f000 fba0 	bl	e5f0 <boot_trailer_sz>
    return BOOT_IMG(state, slot).num_sectors;
    deb0:	6aab      	ldr	r3, [r5, #40]	; 0x28
     * copying it, we need to use scratch to write the trailer temporarily.
     *
     * NOTE: `use_scratch` is a temporary flag (never written to flash) which
     * controls if special handling is needed (swapping last sector).
     */
    last_sector = boot_img_num_sectors(state, BOOT_PRIMARY_SLOT) - 1;
    deb2:	3b01      	subs	r3, #1
    if ((img_off + sz) >
    deb4:	19f1      	adds	r1, r6, r7
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    deb6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    deb8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    debc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    dec0:	685b      	ldr	r3, [r3, #4]
           BOOT_IMG(state, slot).sectors[0].fa_off;
    dec2:	6852      	ldr	r2, [r2, #4]
    return BOOT_IMG(state, slot).sectors[sector].fa_off -
    dec4:	1a9b      	subs	r3, r3, r2
    dec6:	4299      	cmp	r1, r3
    dec8:	d923      	bls.n	df12 <boot_swap_sectors+0x84>
        boot_img_sector_off(state, BOOT_PRIMARY_SLOT, last_sector)) {
        copy_sz -= trailer_sz;
    deca:	eba6 0800 	sub.w	r8, r6, r0
    }

    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    dece:	6823      	ldr	r3, [r4, #0]
    ded0:	2b01      	cmp	r3, #1
    ded2:	d020      	beq.n	df16 <boot_swap_sectors+0x88>
    ded4:	2300      	movs	r3, #0
    ded6:	71a3      	strb	r3, [r4, #6]

    image_index = BOOT_CURR_IMG(state);

    rc = flash_area_open(FLASH_AREA_IMAGE_PRIMARY(image_index),
    ded8:	a907      	add	r1, sp, #28
    deda:	2001      	movs	r0, #1
    dedc:	f7ff f9f8 	bl	d2d0 <flash_area_open>
            &fap_primary_slot);
    assert (rc == 0);
    dee0:	b9f8      	cbnz	r0, df22 <boot_swap_sectors+0x94>

    rc = flash_area_open(FLASH_AREA_IMAGE_SECONDARY(image_index),
    dee2:	a906      	add	r1, sp, #24
    dee4:	2002      	movs	r0, #2
    dee6:	f7ff f9f3 	bl	d2d0 <flash_area_open>
            &fap_secondary_slot);
    assert (rc == 0);
    deea:	bb20      	cbnz	r0, df36 <boot_swap_sectors+0xa8>

    rc = flash_area_open(FLASH_AREA_IMAGE_SCRATCH, &fap_scratch);
    deec:	a905      	add	r1, sp, #20
    deee:	2003      	movs	r0, #3
    def0:	f7ff f9ee 	bl	d2d0 <flash_area_open>
    assert (rc == 0);
    def4:	bb48      	cbnz	r0, df4a <boot_swap_sectors+0xbc>

    if (bs->state == BOOT_STATUS_STATE_0) {
    def6:	7923      	ldrb	r3, [r4, #4]
    def8:	2b01      	cmp	r3, #1
    defa:	d030      	beq.n	df5e <boot_swap_sectors+0xd0>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_1;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_1) {
    defc:	7923      	ldrb	r3, [r4, #4]
    defe:	2b02      	cmp	r3, #2
    df00:	f000 80ab 	beq.w	e05a <boot_swap_sectors+0x1cc>
        rc = boot_write_status(state, bs);
        bs->state = BOOT_STATUS_STATE_2;
        BOOT_STATUS_ASSERT(rc == 0);
    }

    if (bs->state == BOOT_STATUS_STATE_2) {
    df04:	7923      	ldrb	r3, [r4, #4]
    df06:	2b03      	cmp	r3, #3
    df08:	f000 80f3 	beq.w	e0f2 <boot_swap_sectors+0x264>
    }

    flash_area_close(fap_primary_slot);
    flash_area_close(fap_secondary_slot);
    flash_area_close(fap_scratch);
}
    df0c:	b008      	add	sp, #32
    df0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    copy_sz = sz;
    df12:	46b0      	mov	r8, r6
    df14:	e7db      	b.n	dece <boot_swap_sectors+0x40>
    bs->use_scratch = (bs->idx == BOOT_STATUS_IDX_0 && copy_sz != sz);
    df16:	45b0      	cmp	r8, r6
    df18:	d001      	beq.n	df1e <boot_swap_sectors+0x90>
    df1a:	2301      	movs	r3, #1
    df1c:	e7db      	b.n	ded6 <boot_swap_sectors+0x48>
    df1e:	2300      	movs	r3, #0
    df20:	e7d9      	b.n	ded6 <boot_swap_sectors+0x48>
    assert (rc == 0);
    df22:	f7fe f9e5 	bl	c2f0 <hal_debugger_connected>
    df26:	b100      	cbz	r0, df2a <boot_swap_sectors+0x9c>
    df28:	be01      	bkpt	0x0001
    df2a:	2300      	movs	r3, #0
    df2c:	461a      	mov	r2, r3
    df2e:	4619      	mov	r1, r3
    df30:	4618      	mov	r0, r3
    df32:	f7ff f853 	bl	cfdc <__assert_func>
    assert (rc == 0);
    df36:	f7fe f9db 	bl	c2f0 <hal_debugger_connected>
    df3a:	b100      	cbz	r0, df3e <boot_swap_sectors+0xb0>
    df3c:	be01      	bkpt	0x0001
    df3e:	2300      	movs	r3, #0
    df40:	461a      	mov	r2, r3
    df42:	4619      	mov	r1, r3
    df44:	4618      	mov	r0, r3
    df46:	f7ff f849 	bl	cfdc <__assert_func>
    assert (rc == 0);
    df4a:	f7fe f9d1 	bl	c2f0 <hal_debugger_connected>
    df4e:	b100      	cbz	r0, df52 <boot_swap_sectors+0xc4>
    df50:	be01      	bkpt	0x0001
    df52:	2300      	movs	r3, #0
    df54:	461a      	mov	r2, r3
    df56:	4619      	mov	r1, r3
    df58:	4618      	mov	r0, r3
    df5a:	f7ff f83f 	bl	cfdc <__assert_func>
        rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    df5e:	9805      	ldr	r0, [sp, #20]
    df60:	6882      	ldr	r2, [r0, #8]
    df62:	2100      	movs	r1, #0
    df64:	f7ff fd84 	bl	da70 <boot_erase_region>
        assert(rc == 0);
    df68:	bb00      	cbnz	r0, dfac <boot_swap_sectors+0x11e>
        if (bs->idx == BOOT_STATUS_IDX_0) {
    df6a:	6823      	ldr	r3, [r4, #0]
    df6c:	2b01      	cmp	r3, #1
    df6e:	d027      	beq.n	dfc0 <boot_swap_sectors+0x132>
        rc = boot_copy_region(state, fap_secondary_slot, fap_scratch,
    df70:	f8cd 8004 	str.w	r8, [sp, #4]
    df74:	2300      	movs	r3, #0
    df76:	9300      	str	r3, [sp, #0]
    df78:	463b      	mov	r3, r7
    df7a:	9a05      	ldr	r2, [sp, #20]
    df7c:	9906      	ldr	r1, [sp, #24]
    df7e:	4628      	mov	r0, r5
    df80:	f7ff fd7a 	bl	da78 <boot_copy_region>
        assert(rc == 0);
    df84:	2800      	cmp	r0, #0
    df86:	d15e      	bne.n	e046 <boot_swap_sectors+0x1b8>
        rc = boot_write_status(state, bs);
    df88:	4621      	mov	r1, r4
    df8a:	4628      	mov	r0, r5
    df8c:	f7ff fd3e 	bl	da0c <boot_write_status>
        bs->state = BOOT_STATUS_STATE_1;
    df90:	2302      	movs	r3, #2
    df92:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    df94:	2800      	cmp	r0, #0
    df96:	d0b1      	beq.n	defc <boot_swap_sectors+0x6e>
    df98:	f7fe f9aa 	bl	c2f0 <hal_debugger_connected>
    df9c:	b100      	cbz	r0, dfa0 <boot_swap_sectors+0x112>
    df9e:	be01      	bkpt	0x0001
    dfa0:	2300      	movs	r3, #0
    dfa2:	461a      	mov	r2, r3
    dfa4:	4619      	mov	r1, r3
    dfa6:	4618      	mov	r0, r3
    dfa8:	f7ff f818 	bl	cfdc <__assert_func>
        assert(rc == 0);
    dfac:	f7fe f9a0 	bl	c2f0 <hal_debugger_connected>
    dfb0:	b100      	cbz	r0, dfb4 <boot_swap_sectors+0x126>
    dfb2:	be01      	bkpt	0x0001
    dfb4:	2300      	movs	r3, #0
    dfb6:	461a      	mov	r2, r3
    dfb8:	4619      	mov	r1, r3
    dfba:	4618      	mov	r0, r3
    dfbc:	f7ff f80e 	bl	cfdc <__assert_func>
            rc = swap_status_init(state, fap_scratch, bs);
    dfc0:	4622      	mov	r2, r4
    dfc2:	9905      	ldr	r1, [sp, #20]
    dfc4:	4628      	mov	r0, r5
    dfc6:	f7ff fe81 	bl	dccc <swap_status_init>
            assert(rc == 0);
    dfca:	b9f0      	cbnz	r0, e00a <boot_swap_sectors+0x17c>
            if (!bs->use_scratch) {
    dfcc:	79a3      	ldrb	r3, [r4, #6]
    dfce:	2b00      	cmp	r3, #0
    dfd0:	d1ce      	bne.n	df70 <boot_swap_sectors+0xe2>
                rc = swap_erase_trailer_sectors(state, fap_primary_slot);
    dfd2:	9907      	ldr	r1, [sp, #28]
    dfd4:	4628      	mov	r0, r5
    dfd6:	f7ff fe33 	bl	dc40 <swap_erase_trailer_sectors>
                assert(rc == 0);
    dfda:	bb00      	cbnz	r0, e01e <boot_swap_sectors+0x190>
                rc = swap_status_init(state, fap_primary_slot, bs);
    dfdc:	4622      	mov	r2, r4
    dfde:	9907      	ldr	r1, [sp, #28]
    dfe0:	4628      	mov	r0, r5
    dfe2:	f7ff fe73 	bl	dccc <swap_status_init>
                assert(rc == 0);
    dfe6:	bb20      	cbnz	r0, e032 <boot_swap_sectors+0x1a4>
                rc = boot_erase_region(fap_scratch, 0, fap_scratch->fa_size);
    dfe8:	9805      	ldr	r0, [sp, #20]
    dfea:	6882      	ldr	r2, [r0, #8]
    dfec:	2100      	movs	r1, #0
    dfee:	f7ff fd3f 	bl	da70 <boot_erase_region>
                assert(rc == 0);
    dff2:	2800      	cmp	r0, #0
    dff4:	d0bc      	beq.n	df70 <boot_swap_sectors+0xe2>
    dff6:	f7fe f97b 	bl	c2f0 <hal_debugger_connected>
    dffa:	b100      	cbz	r0, dffe <boot_swap_sectors+0x170>
    dffc:	be01      	bkpt	0x0001
    dffe:	2300      	movs	r3, #0
    e000:	461a      	mov	r2, r3
    e002:	4619      	mov	r1, r3
    e004:	4618      	mov	r0, r3
    e006:	f7fe ffe9 	bl	cfdc <__assert_func>
            assert(rc == 0);
    e00a:	f7fe f971 	bl	c2f0 <hal_debugger_connected>
    e00e:	b100      	cbz	r0, e012 <boot_swap_sectors+0x184>
    e010:	be01      	bkpt	0x0001
    e012:	2300      	movs	r3, #0
    e014:	461a      	mov	r2, r3
    e016:	4619      	mov	r1, r3
    e018:	4618      	mov	r0, r3
    e01a:	f7fe ffdf 	bl	cfdc <__assert_func>
                assert(rc == 0);
    e01e:	f7fe f967 	bl	c2f0 <hal_debugger_connected>
    e022:	b100      	cbz	r0, e026 <boot_swap_sectors+0x198>
    e024:	be01      	bkpt	0x0001
    e026:	2300      	movs	r3, #0
    e028:	461a      	mov	r2, r3
    e02a:	4619      	mov	r1, r3
    e02c:	4618      	mov	r0, r3
    e02e:	f7fe ffd5 	bl	cfdc <__assert_func>
                assert(rc == 0);
    e032:	f7fe f95d 	bl	c2f0 <hal_debugger_connected>
    e036:	b100      	cbz	r0, e03a <boot_swap_sectors+0x1ac>
    e038:	be01      	bkpt	0x0001
    e03a:	2300      	movs	r3, #0
    e03c:	461a      	mov	r2, r3
    e03e:	4619      	mov	r1, r3
    e040:	4618      	mov	r0, r3
    e042:	f7fe ffcb 	bl	cfdc <__assert_func>
        assert(rc == 0);
    e046:	f7fe f953 	bl	c2f0 <hal_debugger_connected>
    e04a:	b100      	cbz	r0, e04e <boot_swap_sectors+0x1c0>
    e04c:	be01      	bkpt	0x0001
    e04e:	2300      	movs	r3, #0
    e050:	461a      	mov	r2, r3
    e052:	4619      	mov	r1, r3
    e054:	4618      	mov	r0, r3
    e056:	f7fe ffc1 	bl	cfdc <__assert_func>
        rc = boot_erase_region(fap_secondary_slot, img_off, sz);
    e05a:	4632      	mov	r2, r6
    e05c:	4639      	mov	r1, r7
    e05e:	9806      	ldr	r0, [sp, #24]
    e060:	f7ff fd06 	bl	da70 <boot_erase_region>
        assert(rc == 0);
    e064:	bb08      	cbnz	r0, e0aa <boot_swap_sectors+0x21c>
        rc = boot_copy_region(state, fap_primary_slot, fap_secondary_slot,
    e066:	f8cd 8004 	str.w	r8, [sp, #4]
    e06a:	9700      	str	r7, [sp, #0]
    e06c:	463b      	mov	r3, r7
    e06e:	9a06      	ldr	r2, [sp, #24]
    e070:	9907      	ldr	r1, [sp, #28]
    e072:	4628      	mov	r0, r5
    e074:	f7ff fd00 	bl	da78 <boot_copy_region>
        assert(rc == 0);
    e078:	bb08      	cbnz	r0, e0be <boot_swap_sectors+0x230>
        if (bs->idx == BOOT_STATUS_IDX_0 && !bs->use_scratch) {
    e07a:	6823      	ldr	r3, [r4, #0]
    e07c:	2b01      	cmp	r3, #1
    e07e:	d101      	bne.n	e084 <boot_swap_sectors+0x1f6>
    e080:	79a3      	ldrb	r3, [r4, #6]
    e082:	b333      	cbz	r3, e0d2 <boot_swap_sectors+0x244>
        rc = boot_write_status(state, bs);
    e084:	4621      	mov	r1, r4
    e086:	4628      	mov	r0, r5
    e088:	f7ff fcc0 	bl	da0c <boot_write_status>
        bs->state = BOOT_STATUS_STATE_2;
    e08c:	2303      	movs	r3, #3
    e08e:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    e090:	2800      	cmp	r0, #0
    e092:	f43f af37 	beq.w	df04 <boot_swap_sectors+0x76>
    e096:	f7fe f92b 	bl	c2f0 <hal_debugger_connected>
    e09a:	b100      	cbz	r0, e09e <boot_swap_sectors+0x210>
    e09c:	be01      	bkpt	0x0001
    e09e:	2300      	movs	r3, #0
    e0a0:	461a      	mov	r2, r3
    e0a2:	4619      	mov	r1, r3
    e0a4:	4618      	mov	r0, r3
    e0a6:	f7fe ff99 	bl	cfdc <__assert_func>
        assert(rc == 0);
    e0aa:	f7fe f921 	bl	c2f0 <hal_debugger_connected>
    e0ae:	b100      	cbz	r0, e0b2 <boot_swap_sectors+0x224>
    e0b0:	be01      	bkpt	0x0001
    e0b2:	2300      	movs	r3, #0
    e0b4:	461a      	mov	r2, r3
    e0b6:	4619      	mov	r1, r3
    e0b8:	4618      	mov	r0, r3
    e0ba:	f7fe ff8f 	bl	cfdc <__assert_func>
        assert(rc == 0);
    e0be:	f7fe f917 	bl	c2f0 <hal_debugger_connected>
    e0c2:	b100      	cbz	r0, e0c6 <boot_swap_sectors+0x238>
    e0c4:	be01      	bkpt	0x0001
    e0c6:	2300      	movs	r3, #0
    e0c8:	461a      	mov	r2, r3
    e0ca:	4619      	mov	r1, r3
    e0cc:	4618      	mov	r0, r3
    e0ce:	f7fe ff85 	bl	cfdc <__assert_func>
            rc = swap_erase_trailer_sectors(state, fap_secondary_slot);
    e0d2:	9906      	ldr	r1, [sp, #24]
    e0d4:	4628      	mov	r0, r5
    e0d6:	f7ff fdb3 	bl	dc40 <swap_erase_trailer_sectors>
            assert(rc == 0);
    e0da:	2800      	cmp	r0, #0
    e0dc:	d0d2      	beq.n	e084 <boot_swap_sectors+0x1f6>
    e0de:	f7fe f907 	bl	c2f0 <hal_debugger_connected>
    e0e2:	b100      	cbz	r0, e0e6 <boot_swap_sectors+0x258>
    e0e4:	be01      	bkpt	0x0001
    e0e6:	2300      	movs	r3, #0
    e0e8:	461a      	mov	r2, r3
    e0ea:	4619      	mov	r1, r3
    e0ec:	4618      	mov	r0, r3
    e0ee:	f7fe ff75 	bl	cfdc <__assert_func>
        rc = boot_erase_region(fap_primary_slot, img_off, sz);
    e0f2:	4632      	mov	r2, r6
    e0f4:	4639      	mov	r1, r7
    e0f6:	9807      	ldr	r0, [sp, #28]
    e0f8:	f7ff fcba 	bl	da70 <boot_erase_region>
        assert(rc == 0);
    e0fc:	2800      	cmp	r0, #0
    e0fe:	d15f      	bne.n	e1c0 <boot_swap_sectors+0x332>
        rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    e100:	f8cd 8004 	str.w	r8, [sp, #4]
    e104:	9700      	str	r7, [sp, #0]
    e106:	2300      	movs	r3, #0
    e108:	9a07      	ldr	r2, [sp, #28]
    e10a:	9905      	ldr	r1, [sp, #20]
    e10c:	4628      	mov	r0, r5
    e10e:	f7ff fcb3 	bl	da78 <boot_copy_region>
        assert(rc == 0);
    e112:	2800      	cmp	r0, #0
    e114:	d15e      	bne.n	e1d4 <boot_swap_sectors+0x346>
        if (bs->use_scratch) {
    e116:	79a3      	ldrb	r3, [r4, #6]
    e118:	2b00      	cmp	r3, #0
    e11a:	d02e      	beq.n	e17a <boot_swap_sectors+0x2ec>
            scratch_trailer_off = boot_status_off(fap_scratch);
    e11c:	9805      	ldr	r0, [sp, #20]
    e11e:	f000 fa7b 	bl	e618 <boot_status_off>
    e122:	4603      	mov	r3, r0
                        (BOOT_STATUS_STATE_COUNT - 1) * BOOT_WRITE_SZ(state));
    e124:	6eaa      	ldr	r2, [r5, #104]	; 0x68
            rc = boot_copy_region(state, fap_scratch, fap_primary_slot,
    e126:	0052      	lsls	r2, r2, #1
    e128:	9201      	str	r2, [sp, #4]
    e12a:	4447      	add	r7, r8
    e12c:	9700      	str	r7, [sp, #0]
    e12e:	9a07      	ldr	r2, [sp, #28]
    e130:	9905      	ldr	r1, [sp, #20]
    e132:	4628      	mov	r0, r5
    e134:	f7ff fca0 	bl	da78 <boot_copy_region>
            BOOT_STATUS_ASSERT(rc == 0);
    e138:	2800      	cmp	r0, #0
    e13a:	d155      	bne.n	e1e8 <boot_swap_sectors+0x35a>
            rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH,
    e13c:	a903      	add	r1, sp, #12
    e13e:	2003      	movs	r0, #3
    e140:	f000 fba6 	bl	e890 <boot_read_swap_state_by_id>
            assert(rc == 0);
    e144:	2800      	cmp	r0, #0
    e146:	d159      	bne.n	e1fc <boot_swap_sectors+0x36e>
            if (swap_state.image_ok == BOOT_FLAG_SET) {
    e148:	f89d 300f 	ldrb.w	r3, [sp, #15]
    e14c:	2b01      	cmp	r3, #1
    e14e:	d05f      	beq.n	e210 <boot_swap_sectors+0x382>
            if (swap_state.swap_type != BOOT_SWAP_TYPE_NONE) {
    e150:	f89d 100d 	ldrb.w	r1, [sp, #13]
    e154:	2901      	cmp	r1, #1
    e156:	d005      	beq.n	e164 <boot_swap_sectors+0x2d6>
                rc = boot_write_swap_info(fap_primary_slot,
    e158:	2200      	movs	r2, #0
    e15a:	9807      	ldr	r0, [sp, #28]
    e15c:	f000 fba8 	bl	e8b0 <boot_write_swap_info>
                assert(rc == 0);
    e160:	2800      	cmp	r0, #0
    e162:	d164      	bne.n	e22e <boot_swap_sectors+0x3a0>
            rc = boot_write_swap_size(fap_primary_slot, bs->swap_size);
    e164:	68a1      	ldr	r1, [r4, #8]
    e166:	9807      	ldr	r0, [sp, #28]
    e168:	f000 fa86 	bl	e678 <boot_write_swap_size>
            assert(rc == 0);
    e16c:	2800      	cmp	r0, #0
    e16e:	d168      	bne.n	e242 <boot_swap_sectors+0x3b4>
            rc = boot_write_magic(fap_primary_slot);
    e170:	9807      	ldr	r0, [sp, #28]
    e172:	f000 fae9 	bl	e748 <boot_write_magic>
            assert(rc == 0);
    e176:	2800      	cmp	r0, #0
    e178:	d16d      	bne.n	e256 <boot_swap_sectors+0x3c8>
        erase_scratch = bs->use_scratch;
    e17a:	79a7      	ldrb	r7, [r4, #6]
        bs->use_scratch = 0;
    e17c:	2300      	movs	r3, #0
    e17e:	71a3      	strb	r3, [r4, #6]
        rc = boot_write_status(state, bs);
    e180:	4621      	mov	r1, r4
    e182:	4628      	mov	r0, r5
    e184:	f7ff fc42 	bl	da0c <boot_write_status>
        bs->idx++;
    e188:	6823      	ldr	r3, [r4, #0]
    e18a:	3301      	adds	r3, #1
    e18c:	6023      	str	r3, [r4, #0]
        bs->state = BOOT_STATUS_STATE_0;
    e18e:	2301      	movs	r3, #1
    e190:	7123      	strb	r3, [r4, #4]
        BOOT_STATUS_ASSERT(rc == 0);
    e192:	2800      	cmp	r0, #0
    e194:	d169      	bne.n	e26a <boot_swap_sectors+0x3dc>
        if (erase_scratch) {
    e196:	2f00      	cmp	r7, #0
    e198:	f43f aeb8 	beq.w	df0c <boot_swap_sectors+0x7e>
            rc = boot_erase_region(fap_scratch, 0, sz);
    e19c:	4632      	mov	r2, r6
    e19e:	2100      	movs	r1, #0
    e1a0:	9805      	ldr	r0, [sp, #20]
    e1a2:	f7ff fc65 	bl	da70 <boot_erase_region>
            assert(rc == 0);
    e1a6:	2800      	cmp	r0, #0
    e1a8:	f43f aeb0 	beq.w	df0c <boot_swap_sectors+0x7e>
    e1ac:	f7fe f8a0 	bl	c2f0 <hal_debugger_connected>
    e1b0:	b100      	cbz	r0, e1b4 <boot_swap_sectors+0x326>
    e1b2:	be01      	bkpt	0x0001
    e1b4:	2300      	movs	r3, #0
    e1b6:	461a      	mov	r2, r3
    e1b8:	4619      	mov	r1, r3
    e1ba:	4618      	mov	r0, r3
    e1bc:	f7fe ff0e 	bl	cfdc <__assert_func>
        assert(rc == 0);
    e1c0:	f7fe f896 	bl	c2f0 <hal_debugger_connected>
    e1c4:	b100      	cbz	r0, e1c8 <boot_swap_sectors+0x33a>
    e1c6:	be01      	bkpt	0x0001
    e1c8:	2300      	movs	r3, #0
    e1ca:	461a      	mov	r2, r3
    e1cc:	4619      	mov	r1, r3
    e1ce:	4618      	mov	r0, r3
    e1d0:	f7fe ff04 	bl	cfdc <__assert_func>
        assert(rc == 0);
    e1d4:	f7fe f88c 	bl	c2f0 <hal_debugger_connected>
    e1d8:	b100      	cbz	r0, e1dc <boot_swap_sectors+0x34e>
    e1da:	be01      	bkpt	0x0001
    e1dc:	2300      	movs	r3, #0
    e1de:	461a      	mov	r2, r3
    e1e0:	4619      	mov	r1, r3
    e1e2:	4618      	mov	r0, r3
    e1e4:	f7fe fefa 	bl	cfdc <__assert_func>
            BOOT_STATUS_ASSERT(rc == 0);
    e1e8:	f7fe f882 	bl	c2f0 <hal_debugger_connected>
    e1ec:	b100      	cbz	r0, e1f0 <boot_swap_sectors+0x362>
    e1ee:	be01      	bkpt	0x0001
    e1f0:	2300      	movs	r3, #0
    e1f2:	461a      	mov	r2, r3
    e1f4:	4619      	mov	r1, r3
    e1f6:	4618      	mov	r0, r3
    e1f8:	f7fe fef0 	bl	cfdc <__assert_func>
            assert(rc == 0);
    e1fc:	f7fe f878 	bl	c2f0 <hal_debugger_connected>
    e200:	b100      	cbz	r0, e204 <boot_swap_sectors+0x376>
    e202:	be01      	bkpt	0x0001
    e204:	2300      	movs	r3, #0
    e206:	461a      	mov	r2, r3
    e208:	4619      	mov	r1, r3
    e20a:	4618      	mov	r0, r3
    e20c:	f7fe fee6 	bl	cfdc <__assert_func>
                rc = boot_write_image_ok(fap_primary_slot);
    e210:	9807      	ldr	r0, [sp, #28]
    e212:	f000 fae3 	bl	e7dc <boot_write_image_ok>
                assert(rc == 0);
    e216:	2800      	cmp	r0, #0
    e218:	d09a      	beq.n	e150 <boot_swap_sectors+0x2c2>
    e21a:	f7fe f869 	bl	c2f0 <hal_debugger_connected>
    e21e:	b100      	cbz	r0, e222 <boot_swap_sectors+0x394>
    e220:	be01      	bkpt	0x0001
    e222:	2300      	movs	r3, #0
    e224:	461a      	mov	r2, r3
    e226:	4619      	mov	r1, r3
    e228:	4618      	mov	r0, r3
    e22a:	f7fe fed7 	bl	cfdc <__assert_func>
                assert(rc == 0);
    e22e:	f7fe f85f 	bl	c2f0 <hal_debugger_connected>
    e232:	b100      	cbz	r0, e236 <boot_swap_sectors+0x3a8>
    e234:	be01      	bkpt	0x0001
    e236:	2300      	movs	r3, #0
    e238:	461a      	mov	r2, r3
    e23a:	4619      	mov	r1, r3
    e23c:	4618      	mov	r0, r3
    e23e:	f7fe fecd 	bl	cfdc <__assert_func>
            assert(rc == 0);
    e242:	f7fe f855 	bl	c2f0 <hal_debugger_connected>
    e246:	b100      	cbz	r0, e24a <boot_swap_sectors+0x3bc>
    e248:	be01      	bkpt	0x0001
    e24a:	2300      	movs	r3, #0
    e24c:	461a      	mov	r2, r3
    e24e:	4619      	mov	r1, r3
    e250:	4618      	mov	r0, r3
    e252:	f7fe fec3 	bl	cfdc <__assert_func>
            assert(rc == 0);
    e256:	f7fe f84b 	bl	c2f0 <hal_debugger_connected>
    e25a:	b100      	cbz	r0, e25e <boot_swap_sectors+0x3d0>
    e25c:	be01      	bkpt	0x0001
    e25e:	2300      	movs	r3, #0
    e260:	461a      	mov	r2, r3
    e262:	4619      	mov	r1, r3
    e264:	4618      	mov	r0, r3
    e266:	f7fe feb9 	bl	cfdc <__assert_func>
        BOOT_STATUS_ASSERT(rc == 0);
    e26a:	f7fe f841 	bl	c2f0 <hal_debugger_connected>
    e26e:	b100      	cbz	r0, e272 <boot_swap_sectors+0x3e4>
    e270:	be01      	bkpt	0x0001
    e272:	2300      	movs	r3, #0
    e274:	461a      	mov	r2, r3
    e276:	4619      	mov	r1, r3
    e278:	4618      	mov	r0, r3
    e27a:	f7fe feaf 	bl	cfdc <__assert_func>

0000e27e <boot_read_image_header>:
{
    e27e:	b510      	push	{r4, lr}
    e280:	b082      	sub	sp, #8
    e282:	4614      	mov	r4, r2
    area_id = flash_area_id_from_multi_image_slot(BOOT_CURR_IMG(state), slot);
    e284:	2000      	movs	r0, #0
    e286:	f000 fcf4 	bl	ec72 <flash_area_id_from_multi_image_slot>
    rc = flash_area_open(area_id, &fap);
    e28a:	a901      	add	r1, sp, #4
    e28c:	b2c0      	uxtb	r0, r0
    e28e:	f7ff f81f 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    e292:	b110      	cbz	r0, e29a <boot_read_image_header+0x1c>
        rc = BOOT_EFLASH;
    e294:	2001      	movs	r0, #1
}
    e296:	b002      	add	sp, #8
    e298:	bd10      	pop	{r4, pc}
    rc = flash_area_read(fap, 0, out_hdr, sizeof *out_hdr);
    e29a:	2320      	movs	r3, #32
    e29c:	4622      	mov	r2, r4
    e29e:	2100      	movs	r1, #0
    e2a0:	9801      	ldr	r0, [sp, #4]
    e2a2:	f7ff f86d 	bl	d380 <flash_area_read>
    if (rc != 0) {
    e2a6:	2800      	cmp	r0, #0
    e2a8:	d0f5      	beq.n	e296 <boot_read_image_header+0x18>
        rc = BOOT_EFLASH;
    e2aa:	2001      	movs	r0, #1
    return rc;
    e2ac:	e7f3      	b.n	e296 <boot_read_image_header+0x18>
	...

0000e2b0 <swap_read_status_bytes>:
{
    e2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e2b4:	b083      	sub	sp, #12
    e2b6:	4605      	mov	r5, r0
    e2b8:	468a      	mov	sl, r1
    e2ba:	4691      	mov	r9, r2
    off = boot_status_off(fap);
    e2bc:	f000 f9ac 	bl	e618 <boot_status_off>
    e2c0:	4680      	mov	r8, r0
    max_entries = boot_status_entries(BOOT_CURR_IMG(state), fap);
    e2c2:	4629      	mov	r1, r5
    e2c4:	2000      	movs	r0, #0
    e2c6:	f000 f998 	bl	e5fa <boot_status_entries>
    if (max_entries < 0) {
    e2ca:	1e07      	subs	r7, r0, #0
    e2cc:	db49      	blt.n	e362 <swap_read_status_bytes+0xb2>
    for (i = 0; i < max_entries; i++) {
    e2ce:	2400      	movs	r4, #0
    found_idx = 0;
    e2d0:	46a3      	mov	fp, r4
    found = 0;
    e2d2:	4626      	mov	r6, r4
    e2d4:	e007      	b.n	e2e6 <swap_read_status_bytes+0x36>
        } else if (!found) {
    e2d6:	b126      	cbz	r6, e2e2 <swap_read_status_bytes+0x32>
        } else if (found_idx) {
    e2d8:	f1bb 0f00 	cmp.w	fp, #0
    e2dc:	d002      	beq.n	e2e4 <swap_read_status_bytes+0x34>
            invalid = 1;
    e2de:	4632      	mov	r2, r6
    e2e0:	e01f      	b.n	e322 <swap_read_status_bytes+0x72>
            found = 1;
    e2e2:	2601      	movs	r6, #1
    for (i = 0; i < max_entries; i++) {
    e2e4:	3401      	adds	r4, #1
    e2e6:	42bc      	cmp	r4, r7
    e2e8:	da1a      	bge.n	e320 <swap_read_status_bytes+0x70>
        rc = flash_area_read(fap, off + i * BOOT_WRITE_SZ(state),
    e2ea:	f8da 1068 	ldr.w	r1, [sl, #104]	; 0x68
    e2ee:	2301      	movs	r3, #1
    e2f0:	f10d 0207 	add.w	r2, sp, #7
    e2f4:	fb01 8104 	mla	r1, r1, r4, r8
    e2f8:	4628      	mov	r0, r5
    e2fa:	f7ff f841 	bl	d380 <flash_area_read>
        if (rc < 0) {
    e2fe:	2800      	cmp	r0, #0
    e300:	db31      	blt.n	e366 <swap_read_status_bytes+0xb6>
        if (bootutil_buffer_is_erased(fap, &status, 1)) {
    e302:	2201      	movs	r2, #1
    e304:	f10d 0107 	add.w	r1, sp, #7
    e308:	4628      	mov	r0, r5
    e30a:	f000 f9e9 	bl	e6e0 <bootutil_buffer_is_erased>
    e30e:	2800      	cmp	r0, #0
    e310:	d0e1      	beq.n	e2d6 <swap_read_status_bytes+0x26>
            if (found && !found_idx) {
    e312:	2e00      	cmp	r6, #0
    e314:	d0e6      	beq.n	e2e4 <swap_read_status_bytes+0x34>
    e316:	f1bb 0f00 	cmp.w	fp, #0
    e31a:	d1e3      	bne.n	e2e4 <swap_read_status_bytes+0x34>
                found_idx = i;
    e31c:	46a3      	mov	fp, r4
    e31e:	e7e1      	b.n	e2e4 <swap_read_status_bytes+0x34>
    invalid = 0;
    e320:	2200      	movs	r2, #0
    if (invalid) {
    e322:	b9a2      	cbnz	r2, e34e <swap_read_status_bytes+0x9e>
    if (found) {
    e324:	b306      	cbz	r6, e368 <swap_read_status_bytes+0xb8>
        if (!found_idx) {
    e326:	f1bb 0f00 	cmp.w	fp, #0
    e32a:	d000      	beq.n	e32e <swap_read_status_bytes+0x7e>
    e32c:	465c      	mov	r4, fp
        bs->idx = (found_idx / BOOT_STATUS_STATE_COUNT) + 1;
    e32e:	4b10      	ldr	r3, [pc, #64]	; (e370 <swap_read_status_bytes+0xc0>)
    e330:	fb83 1304 	smull	r1, r3, r3, r4
    e334:	eba3 73e4 	sub.w	r3, r3, r4, asr #31
    e338:	1c59      	adds	r1, r3, #1
    e33a:	f8c9 1000 	str.w	r1, [r9]
        bs->state = (found_idx % BOOT_STATUS_STATE_COUNT) + 1;
    e33e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    e342:	1ae4      	subs	r4, r4, r3
    e344:	3401      	adds	r4, #1
    e346:	f889 4004 	strb.w	r4, [r9, #4]
    return 0;
    e34a:	4616      	mov	r6, r2
    e34c:	e00c      	b.n	e368 <swap_read_status_bytes+0xb8>
        assert(0);
    e34e:	f7fd ffcf 	bl	c2f0 <hal_debugger_connected>
    e352:	b100      	cbz	r0, e356 <swap_read_status_bytes+0xa6>
    e354:	be01      	bkpt	0x0001
    e356:	2300      	movs	r3, #0
    e358:	461a      	mov	r2, r3
    e35a:	4619      	mov	r1, r3
    e35c:	4618      	mov	r0, r3
    e35e:	f7fe fe3d 	bl	cfdc <__assert_func>
        return BOOT_EBADARGS;
    e362:	2607      	movs	r6, #7
    e364:	e000      	b.n	e368 <swap_read_status_bytes+0xb8>
            return BOOT_EFLASH;
    e366:	2601      	movs	r6, #1
}
    e368:	4630      	mov	r0, r6
    e36a:	b003      	add	sp, #12
    e36c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e370:	55555556 	.word	0x55555556

0000e374 <boot_status_internal_off>:
{
    e374:	b410      	push	{r4}
    idx_sz = elem_sz * BOOT_STATUS_STATE_COUNT;
    e376:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    return (bs->idx - BOOT_STATUS_IDX_0) * idx_sz +
    e37a:	6803      	ldr	r3, [r0, #0]
    e37c:	3b01      	subs	r3, #1
           (bs->state - BOOT_STATUS_STATE_0) * elem_sz;
    e37e:	7902      	ldrb	r2, [r0, #4]
    e380:	3a01      	subs	r2, #1
    e382:	fb01 f102 	mul.w	r1, r1, r2
}
    e386:	fb03 1004 	mla	r0, r3, r4, r1
    e38a:	bc10      	pop	{r4}
    e38c:	4770      	bx	lr

0000e38e <boot_slots_compatible>:
{
    e38e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    return BOOT_IMG(state, slot).num_sectors;
    e392:	6a87      	ldr	r7, [r0, #40]	; 0x28
    e394:	f8d0 9054 	ldr.w	r9, [r0, #84]	; 0x54
    if ((num_sectors_primary > BOOT_MAX_IMG_SECTORS) ||
    e398:	2f80      	cmp	r7, #128	; 0x80
    e39a:	d851      	bhi.n	e440 <boot_slots_compatible+0xb2>
    e39c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
    e3a0:	d851      	bhi.n	e446 <boot_slots_compatible+0xb8>
    e3a2:	6d83      	ldr	r3, [r0, #88]	; 0x58
    e3a4:	f8d3 8008 	ldr.w	r8, [r3, #8]
    smaller = 0;
    e3a8:	2500      	movs	r5, #0
    j = sz1 = secondary_slot_sz = 0;
    e3aa:	462c      	mov	r4, r5
    i = sz0 = primary_slot_sz = 0;
    e3ac:	4629      	mov	r1, r5
    j = sz1 = secondary_slot_sz = 0;
    e3ae:	46ac      	mov	ip, r5
    i = sz0 = primary_slot_sz = 0;
    e3b0:	46ae      	mov	lr, r5
    j = sz1 = secondary_slot_sz = 0;
    e3b2:	462a      	mov	r2, r5
    i = sz0 = primary_slot_sz = 0;
    e3b4:	462b      	mov	r3, r5
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    e3b6:	e011      	b.n	e3dc <boot_slots_compatible+0x4e>
    return BOOT_IMG(state, slot).sectors[sector].fa_size;
    e3b8:	6a46      	ldr	r6, [r0, #36]	; 0x24
    e3ba:	eb01 0a41 	add.w	sl, r1, r1, lsl #1
    e3be:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    e3c2:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    e3c4:	4433      	add	r3, r6
    e3c6:	6d06      	ldr	r6, [r0, #80]	; 0x50
    e3c8:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
    e3cc:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    e3d0:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    e3d2:	4432      	add	r2, r6
            i++;
    e3d4:	3101      	adds	r1, #1
            j++;
    e3d6:	3401      	adds	r4, #1
        if (sz0 == sz1) {
    e3d8:	4293      	cmp	r3, r2
    e3da:	d01f      	beq.n	e41c <boot_slots_compatible+0x8e>
    while (i < num_sectors_primary || j < num_sectors_secondary) {
    e3dc:	42b9      	cmp	r1, r7
    e3de:	d301      	bcc.n	e3e4 <boot_slots_compatible+0x56>
    e3e0:	454c      	cmp	r4, r9
    e3e2:	d225      	bcs.n	e430 <boot_slots_compatible+0xa2>
        if (sz0 == sz1) {
    e3e4:	4293      	cmp	r3, r2
    e3e6:	d0e7      	beq.n	e3b8 <boot_slots_compatible+0x2a>
        } else if (sz0 < sz1) {
    e3e8:	4293      	cmp	r3, r2
    e3ea:	d20b      	bcs.n	e404 <boot_slots_compatible+0x76>
    e3ec:	6a46      	ldr	r6, [r0, #36]	; 0x24
    e3ee:	eb01 0a41 	add.w	sl, r1, r1, lsl #1
    e3f2:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    e3f6:	68b6      	ldr	r6, [r6, #8]
            sz0 += boot_img_sector_size(state, BOOT_PRIMARY_SLOT, i);
    e3f8:	4433      	add	r3, r6
            if (smaller == 2) {
    e3fa:	2d02      	cmp	r5, #2
    e3fc:	d025      	beq.n	e44a <boot_slots_compatible+0xbc>
            i++;
    e3fe:	3101      	adds	r1, #1
            smaller = 1;
    e400:	2501      	movs	r5, #1
    e402:	e7e9      	b.n	e3d8 <boot_slots_compatible+0x4a>
    e404:	6d06      	ldr	r6, [r0, #80]	; 0x50
    e406:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
    e40a:	eb06 068a 	add.w	r6, r6, sl, lsl #2
    e40e:	68b6      	ldr	r6, [r6, #8]
            sz1 += boot_img_sector_size(state, BOOT_SECONDARY_SLOT, j);
    e410:	4432      	add	r2, r6
            if (smaller == 1) {
    e412:	2d01      	cmp	r5, #1
    e414:	d01b      	beq.n	e44e <boot_slots_compatible+0xc0>
            j++;
    e416:	3401      	adds	r4, #1
            smaller = 2;
    e418:	2502      	movs	r5, #2
    e41a:	e7dd      	b.n	e3d8 <boot_slots_compatible+0x4a>
            primary_slot_sz += sz0;
    e41c:	449e      	add	lr, r3
            secondary_slot_sz += sz1;
    e41e:	4494      	add	ip, r2
            if (sz0 > scratch_sz || sz1 > scratch_sz) {
    e420:	4543      	cmp	r3, r8
    e422:	d816      	bhi.n	e452 <boot_slots_compatible+0xc4>
    e424:	4542      	cmp	r2, r8
    e426:	d816      	bhi.n	e456 <boot_slots_compatible+0xc8>
            smaller = sz0 = sz1 = 0;
    e428:	2500      	movs	r5, #0
    e42a:	462a      	mov	r2, r5
    e42c:	462b      	mov	r3, r5
    e42e:	e7d5      	b.n	e3dc <boot_slots_compatible+0x4e>
    if ((i != num_sectors_primary) ||
    e430:	42b9      	cmp	r1, r7
    e432:	d112      	bne.n	e45a <boot_slots_compatible+0xcc>
    e434:	454c      	cmp	r4, r9
    e436:	d112      	bne.n	e45e <boot_slots_compatible+0xd0>
        (j != num_sectors_secondary) ||
    e438:	45e6      	cmp	lr, ip
    e43a:	d112      	bne.n	e462 <boot_slots_compatible+0xd4>
    return 1;
    e43c:	2001      	movs	r0, #1
    e43e:	e000      	b.n	e442 <boot_slots_compatible+0xb4>
        return 0;
    e440:	2000      	movs	r0, #0
}
    e442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        return 0;
    e446:	2000      	movs	r0, #0
    e448:	e7fb      	b.n	e442 <boot_slots_compatible+0xb4>
                return 0;
    e44a:	2000      	movs	r0, #0
    e44c:	e7f9      	b.n	e442 <boot_slots_compatible+0xb4>
                return 0;
    e44e:	2000      	movs	r0, #0
    e450:	e7f7      	b.n	e442 <boot_slots_compatible+0xb4>
                return 0;
    e452:	2000      	movs	r0, #0
    e454:	e7f5      	b.n	e442 <boot_slots_compatible+0xb4>
    e456:	2000      	movs	r0, #0
    e458:	e7f3      	b.n	e442 <boot_slots_compatible+0xb4>
        return 0;
    e45a:	2000      	movs	r0, #0
    e45c:	e7f1      	b.n	e442 <boot_slots_compatible+0xb4>
    e45e:	2000      	movs	r0, #0
    e460:	e7ef      	b.n	e442 <boot_slots_compatible+0xb4>
    e462:	2000      	movs	r0, #0
    e464:	e7ed      	b.n	e442 <boot_slots_compatible+0xb4>
	...

0000e468 <swap_status_source>:
{
    e468:	b530      	push	{r4, r5, lr}
    e46a:	b085      	sub	sp, #20
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    e46c:	4669      	mov	r1, sp
    e46e:	2001      	movs	r0, #1
    e470:	f000 fa0e 	bl	e890 <boot_read_swap_state_by_id>
    assert(rc == 0);
    e474:	b938      	cbnz	r0, e486 <swap_status_source+0x1e>
    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SCRATCH, &state_scratch);
    e476:	a902      	add	r1, sp, #8
    e478:	2003      	movs	r0, #3
    e47a:	f000 fa09 	bl	e890 <boot_read_swap_state_by_id>
    assert(rc == 0);
    e47e:	4605      	mov	r5, r0
    e480:	b958      	cbnz	r0, e49a <swap_status_source+0x32>
    e482:	2400      	movs	r4, #0
    e484:	e014      	b.n	e4b0 <swap_status_source+0x48>
    assert(rc == 0);
    e486:	f7fd ff33 	bl	c2f0 <hal_debugger_connected>
    e48a:	b100      	cbz	r0, e48e <swap_status_source+0x26>
    e48c:	be01      	bkpt	0x0001
    e48e:	2300      	movs	r3, #0
    e490:	461a      	mov	r2, r3
    e492:	4619      	mov	r1, r3
    e494:	4618      	mov	r0, r3
    e496:	f7fe fda1 	bl	cfdc <__assert_func>
    assert(rc == 0);
    e49a:	f7fd ff29 	bl	c2f0 <hal_debugger_connected>
    e49e:	b100      	cbz	r0, e4a2 <swap_status_source+0x3a>
    e4a0:	be01      	bkpt	0x0001
    e4a2:	2300      	movs	r3, #0
    e4a4:	461a      	mov	r2, r3
    e4a6:	4619      	mov	r1, r3
    e4a8:	4618      	mov	r0, r3
    e4aa:	f7fe fd97 	bl	cfdc <__assert_func>
    for (i = 0; i < BOOT_STATUS_TABLES_COUNT; i++) {
    e4ae:	3401      	adds	r4, #1
    e4b0:	2c03      	cmp	r4, #3
    e4b2:	d820      	bhi.n	e4f6 <swap_status_source+0x8e>
        if (boot_magic_compatible_check(table->bst_magic_primary_slot,
    e4b4:	f89d 1000 	ldrb.w	r1, [sp]
    e4b8:	4b10      	ldr	r3, [pc, #64]	; (e4fc <swap_status_source+0x94>)
    e4ba:	f813 0024 	ldrb.w	r0, [r3, r4, lsl #2]
    e4be:	f000 f900 	bl	e6c2 <boot_magic_compatible_check>
    e4c2:	2800      	cmp	r0, #0
    e4c4:	d0f3      	beq.n	e4ae <swap_status_source+0x46>
            boot_magic_compatible_check(table->bst_magic_scratch,
    e4c6:	4b0d      	ldr	r3, [pc, #52]	; (e4fc <swap_status_source+0x94>)
    e4c8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e4cc:	f89d 1008 	ldrb.w	r1, [sp, #8]
    e4d0:	7858      	ldrb	r0, [r3, #1]
    e4d2:	f000 f8f6 	bl	e6c2 <boot_magic_compatible_check>
                          state_primary_slot.magic) &&
    e4d6:	2800      	cmp	r0, #0
    e4d8:	d0e9      	beq.n	e4ae <swap_status_source+0x46>
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    e4da:	4b08      	ldr	r3, [pc, #32]	; (e4fc <swap_status_source+0x94>)
    e4dc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
    e4e0:	789b      	ldrb	r3, [r3, #2]
                          state_scratch.magic) &&
    e4e2:	2b04      	cmp	r3, #4
    e4e4:	d003      	beq.n	e4ee <swap_status_source+0x86>
             table->bst_copy_done_primary_slot == state_primary_slot.copy_done))
    e4e6:	f89d 2002 	ldrb.w	r2, [sp, #2]
            (table->bst_copy_done_primary_slot == BOOT_FLAG_ANY ||
    e4ea:	4293      	cmp	r3, r2
    e4ec:	d1df      	bne.n	e4ae <swap_status_source+0x46>
            source = table->bst_status_source;
    e4ee:	4b03      	ldr	r3, [pc, #12]	; (e4fc <swap_status_source+0x94>)
    e4f0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    e4f4:	78e5      	ldrb	r5, [r4, #3]
}
    e4f6:	4628      	mov	r0, r5
    e4f8:	b005      	add	sp, #20
    e4fa:	bd30      	pop	{r4, r5, pc}
    e4fc:	0001056c 	.word	0x0001056c

0000e500 <swap_run>:

void
swap_run(struct boot_loader_state *state, struct boot_status *bs,
         uint32_t copy_size)
{
    e500:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e504:	b082      	sub	sp, #8
    e506:	4607      	mov	r7, r0
    e508:	4688      	mov	r8, r1
    uint32_t swap_idx;
    int last_idx_secondary_slot;
    uint32_t primary_slot_size;
    uint32_t secondary_slot_size;
    primary_slot_size = 0;
    secondary_slot_size = 0;
    e50a:	2400      	movs	r4, #0
    primary_slot_size = 0;
    e50c:	4623      	mov	r3, r4
    last_sector_idx = 0;
    last_idx_secondary_slot = 0;
    e50e:	4625      	mov	r5, r4
    last_sector_idx = 0;
    e510:	4621      	mov	r1, r4
    e512:	e001      	b.n	e518 <swap_run+0x18>
        if (primary_slot_size >= copy_size &&
                secondary_slot_size >= copy_size &&
                primary_slot_size == secondary_slot_size) {
            break;
        }
        last_sector_idx++;
    e514:	3101      	adds	r1, #1
        last_idx_secondary_slot++;
    e516:	3501      	adds	r5, #1
        if ((primary_slot_size < copy_size) ||
    e518:	4293      	cmp	r3, r2
    e51a:	d301      	bcc.n	e520 <swap_run+0x20>
    e51c:	42a3      	cmp	r3, r4
    e51e:	d206      	bcs.n	e52e <swap_run+0x2e>
    e520:	6a78      	ldr	r0, [r7, #36]	; 0x24
    e522:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    e526:	eb00 0086 	add.w	r0, r0, r6, lsl #2
    e52a:	6880      	ldr	r0, [r0, #8]
           primary_slot_size += boot_img_sector_size(state,
    e52c:	4403      	add	r3, r0
        if ((secondary_slot_size < copy_size) ||
    e52e:	4294      	cmp	r4, r2
    e530:	d301      	bcc.n	e536 <swap_run+0x36>
    e532:	42a3      	cmp	r3, r4
    e534:	d906      	bls.n	e544 <swap_run+0x44>
    e536:	6d3e      	ldr	r6, [r7, #80]	; 0x50
    e538:	eb05 0045 	add.w	r0, r5, r5, lsl #1
    e53c:	eb06 0680 	add.w	r6, r6, r0, lsl #2
    e540:	68b0      	ldr	r0, [r6, #8]
           secondary_slot_size += boot_img_sector_size(state,
    e542:	4404      	add	r4, r0
        if (primary_slot_size >= copy_size &&
    e544:	4293      	cmp	r3, r2
    e546:	d3e5      	bcc.n	e514 <swap_run+0x14>
    e548:	4294      	cmp	r4, r2
    e54a:	d3e3      	bcc.n	e514 <swap_run+0x14>
                secondary_slot_size >= copy_size &&
    e54c:	42a3      	cmp	r3, r4
    e54e:	d1e1      	bne.n	e514 <swap_run+0x14>
    }

    swap_idx = 0;
    e550:	2400      	movs	r4, #0
    e552:	e002      	b.n	e55a <swap_run+0x5a>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
            boot_swap_sectors(first_sector_idx, sz, state, bs);
        }

        last_sector_idx = first_sector_idx - 1;
    e554:	9901      	ldr	r1, [sp, #4]
    e556:	3901      	subs	r1, #1
        swap_idx++;
    e558:	3401      	adds	r4, #1
    while (last_sector_idx >= 0) {
    e55a:	2900      	cmp	r1, #0
    e55c:	db0f      	blt.n	e57e <swap_run+0x7e>
        sz = boot_copy_sz(state, last_sector_idx, &first_sector_idx);
    e55e:	aa01      	add	r2, sp, #4
    e560:	4638      	mov	r0, r7
    e562:	f7ff fc7d 	bl	de60 <boot_copy_sz>
        if (swap_idx >= (bs->idx - BOOT_STATUS_IDX_0)) {
    e566:	f8d8 3000 	ldr.w	r3, [r8]
    e56a:	3b01      	subs	r3, #1
    e56c:	42a3      	cmp	r3, r4
    e56e:	d8f1      	bhi.n	e554 <swap_run+0x54>
            boot_swap_sectors(first_sector_idx, sz, state, bs);
    e570:	4643      	mov	r3, r8
    e572:	463a      	mov	r2, r7
    e574:	4601      	mov	r1, r0
    e576:	9801      	ldr	r0, [sp, #4]
    e578:	f7ff fc89 	bl	de8e <boot_swap_sectors>
    e57c:	e7ea      	b.n	e554 <swap_run+0x54>
    }

}
    e57e:	b002      	add	sp, #8
    e580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000e584 <boot_find_status>:
 *
 * @returns 0 on success, -1 on errors
 */
static int
boot_find_status(int image_index, const struct flash_area **fap)
{
    e584:	b530      	push	{r4, r5, lr}
    e586:	b087      	sub	sp, #28
    e588:	460d      	mov	r5, r1
    uint32_t magic[BOOT_MAGIC_ARR_SZ];
    uint32_t off;
    uint8_t areas[2] = {
    e58a:	f240 1303 	movw	r3, #259	; 0x103
    e58e:	f8ad 3004 	strh.w	r3, [sp, #4]
     * Both "slots" can end up being temporary storage for a swap and it
     * is assumed that if magic is valid then other metadata is too,
     * because magic is always written in the last step.
     */

    for (i = 0; i < sizeof(areas) / sizeof(areas[0]); i++) {
    e592:	2400      	movs	r4, #0
    e594:	e000      	b.n	e598 <boot_find_status+0x14>
    e596:	3401      	adds	r4, #1
    e598:	2c01      	cmp	r4, #1
    e59a:	d81a      	bhi.n	e5d2 <boot_find_status+0x4e>
        rc = flash_area_open(areas[i], fap);
    e59c:	4629      	mov	r1, r5
    e59e:	ab06      	add	r3, sp, #24
    e5a0:	4423      	add	r3, r4
    e5a2:	f813 0c14 	ldrb.w	r0, [r3, #-20]
    e5a6:	f7fe fe93 	bl	d2d0 <flash_area_open>
        if (rc != 0) {
    e5aa:	4603      	mov	r3, r0
    e5ac:	b998      	cbnz	r0, e5d6 <boot_find_status+0x52>
            return rc;
        }

        off = boot_magic_off(*fap);
    e5ae:	6828      	ldr	r0, [r5, #0]
    return fap->fa_size - BOOT_MAGIC_SZ;
    e5b0:	6881      	ldr	r1, [r0, #8]
        rc = flash_area_read(*fap, off, magic, BOOT_MAGIC_SZ);
    e5b2:	2310      	movs	r3, #16
    e5b4:	aa02      	add	r2, sp, #8
    e5b6:	3910      	subs	r1, #16
    e5b8:	f7fe fee2 	bl	d380 <flash_area_read>
        if (rc != 0) {
    e5bc:	4603      	mov	r3, r0
    e5be:	b950      	cbnz	r0, e5d6 <boot_find_status+0x52>
            flash_area_close(*fap);
            return rc;
        }

        if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    e5c0:	2210      	movs	r2, #16
    e5c2:	4906      	ldr	r1, [pc, #24]	; (e5dc <boot_find_status+0x58>)
    e5c4:	a802      	add	r0, sp, #8
    e5c6:	f7fe fda7 	bl	d118 <memcmp>
    e5ca:	4603      	mov	r3, r0
    e5cc:	2800      	cmp	r0, #0
    e5ce:	d1e2      	bne.n	e596 <boot_find_status+0x12>
    e5d0:	e001      	b.n	e5d6 <boot_find_status+0x52>

        flash_area_close(*fap);
    }

    /* If we got here, no magic was found */
    return -1;
    e5d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
    e5d6:	4618      	mov	r0, r3
    e5d8:	b007      	add	sp, #28
    e5da:	bd30      	pop	{r4, r5, pc}
    e5dc:	0001057c 	.word	0x0001057c

0000e5e0 <boot_fih_memequal>:
{
    e5e0:	b508      	push	{r3, lr}
    return memcmp(s1, s2, n);
    e5e2:	f7fe fd99 	bl	d118 <memcmp>
}
    e5e6:	bd08      	pop	{r3, pc}

0000e5e8 <boot_status_sz>:
           BOOT_STATUS_MAX_ENTRIES * BOOT_STATUS_STATE_COUNT * min_write_sz;
    e5e8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
}
    e5ec:	01c0      	lsls	r0, r0, #7
    e5ee:	4770      	bx	lr

0000e5f0 <boot_trailer_sz>:
{
    e5f0:	b508      	push	{r3, lr}
           boot_status_sz(min_write_sz)           +
    e5f2:	f7ff fff9 	bl	e5e8 <boot_status_sz>
}
    e5f6:	3030      	adds	r0, #48	; 0x30
    e5f8:	bd08      	pop	{r3, pc}

0000e5fa <boot_status_entries>:
    if (fap->fa_id == FLASH_AREA_IMAGE_SCRATCH) {
    e5fa:	780b      	ldrb	r3, [r1, #0]
    e5fc:	2b03      	cmp	r3, #3
    e5fe:	d009      	beq.n	e614 <boot_status_entries+0x1a>
    if (fap->fa_id == FLASH_AREA_IMAGE_PRIMARY(image_index) ||
    e600:	3b01      	subs	r3, #1
    e602:	b2db      	uxtb	r3, r3
    e604:	2b01      	cmp	r3, #1
    e606:	d802      	bhi.n	e60e <boot_status_entries+0x14>
        return BOOT_STATUS_STATE_COUNT * BOOT_STATUS_MAX_ENTRIES;
    e608:	f44f 70c0 	mov.w	r0, #384	; 0x180
}
    e60c:	4770      	bx	lr
    return -1;
    e60e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e612:	4770      	bx	lr
        return BOOT_STATUS_STATE_COUNT;
    e614:	2003      	movs	r0, #3
    e616:	4770      	bx	lr

0000e618 <boot_status_off>:
{
    e618:	b510      	push	{r4, lr}
    e61a:	4604      	mov	r4, r0
    elem_sz = flash_area_align(fap);
    e61c:	f7fe fee9 	bl	d3f2 <flash_area_align>
    off_from_end = boot_trailer_sz(elem_sz);
    e620:	f7ff ffe6 	bl	e5f0 <boot_trailer_sz>
    assert(off_from_end <= fap->fa_size);
    e624:	68a3      	ldr	r3, [r4, #8]
    e626:	4283      	cmp	r3, r0
    e628:	d301      	bcc.n	e62e <boot_status_off+0x16>
}
    e62a:	1a18      	subs	r0, r3, r0
    e62c:	bd10      	pop	{r4, pc}
    assert(off_from_end <= fap->fa_size);
    e62e:	f7fd fe5f 	bl	c2f0 <hal_debugger_connected>
    e632:	b100      	cbz	r0, e636 <boot_status_off+0x1e>
    e634:	be01      	bkpt	0x0001
    e636:	2300      	movs	r3, #0
    e638:	461a      	mov	r2, r3
    e63a:	4619      	mov	r1, r3
    e63c:	4618      	mov	r0, r3
    e63e:	f7fe fccd 	bl	cfdc <__assert_func>

0000e642 <boot_read_swap_size>:

int
boot_read_swap_size(int image_index, uint32_t *swap_size)
{
    e642:	b510      	push	{r4, lr}
    e644:	b082      	sub	sp, #8
    e646:	460c      	mov	r4, r1
    uint32_t off;
    const struct flash_area *fap;
    int rc;

    rc = boot_find_status(image_index, &fap);
    e648:	a901      	add	r1, sp, #4
    e64a:	f7ff ff9b 	bl	e584 <boot_find_status>
    if (rc == 0) {
    e64e:	b108      	cbz	r0, e654 <boot_read_swap_size+0x12>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
        flash_area_close(fap);
    }

    return rc;
}
    e650:	b002      	add	sp, #8
    e652:	bd10      	pop	{r4, pc}
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    e654:	9801      	ldr	r0, [sp, #4]
    e656:	f000 f831 	bl	e6bc <boot_swap_info_off>
        rc = flash_area_read(fap, off, swap_size, sizeof *swap_size);
    e65a:	2304      	movs	r3, #4
    e65c:	4622      	mov	r2, r4
    e65e:	f1a0 0108 	sub.w	r1, r0, #8
    e662:	9801      	ldr	r0, [sp, #4]
    e664:	f7fe fe8c 	bl	d380 <flash_area_read>
    return rc;
    e668:	e7f2      	b.n	e650 <boot_read_swap_size+0xe>

0000e66a <boot_write_copy_done>:
}
#endif

int
boot_write_copy_done(const struct flash_area *fap)
{
    e66a:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    e66c:	6881      	ldr	r1, [r0, #8]

    off = boot_copy_done_off(fap);
    BOOT_LOG_DBG("writing copy_done; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    e66e:	2201      	movs	r2, #1
    e670:	3920      	subs	r1, #32
    e672:	f000 f8a8 	bl	e7c6 <boot_write_trailer_flag>
}
    e676:	bd08      	pop	{r3, pc}

0000e678 <boot_write_swap_size>:

int
boot_write_swap_size(const struct flash_area *fap, uint32_t swap_size)
{
    e678:	b510      	push	{r4, lr}
    e67a:	b082      	sub	sp, #8
    e67c:	4604      	mov	r4, r0
    e67e:	9101      	str	r1, [sp, #4]
    return boot_swap_info_off(fap) - BOOT_MAX_ALIGN;
    e680:	f000 f81c 	bl	e6bc <boot_swap_info_off>

    off = boot_swap_size_off(fap);
    BOOT_LOG_DBG("writing swap_size; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)fap->fa_off + off);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_size, 4);
    e684:	2304      	movs	r3, #4
    e686:	eb0d 0203 	add.w	r2, sp, r3
    e68a:	f1a0 0108 	sub.w	r1, r0, #8
    e68e:	4620      	mov	r0, r4
    e690:	f000 f868 	bl	e764 <boot_write_trailer>
}
    e694:	b002      	add	sp, #8
    e696:	bd10      	pop	{r4, pc}

0000e698 <boot_flag_decode>:
}

static int
boot_flag_decode(uint8_t flag)
{
    if (flag != BOOT_FLAG_SET) {
    e698:	2801      	cmp	r0, #1
    e69a:	d100      	bne.n	e69e <boot_flag_decode+0x6>
        return BOOT_FLAG_BAD;
    }
    return BOOT_FLAG_SET;
}
    e69c:	4770      	bx	lr
        return BOOT_FLAG_BAD;
    e69e:	2002      	movs	r0, #2
    e6a0:	e7fc      	b.n	e69c <boot_flag_decode+0x4>
	...

0000e6a4 <boot_magic_decode>:
{
    e6a4:	b508      	push	{r3, lr}
    if (memcmp(magic, boot_img_magic, BOOT_MAGIC_SZ) == 0) {
    e6a6:	2210      	movs	r2, #16
    e6a8:	4903      	ldr	r1, [pc, #12]	; (e6b8 <boot_magic_decode+0x14>)
    e6aa:	f7fe fd35 	bl	d118 <memcmp>
    e6ae:	b108      	cbz	r0, e6b4 <boot_magic_decode+0x10>
    return BOOT_MAGIC_BAD;
    e6b0:	2002      	movs	r0, #2
}
    e6b2:	bd08      	pop	{r3, pc}
        return BOOT_MAGIC_GOOD;
    e6b4:	2001      	movs	r0, #1
    e6b6:	e7fc      	b.n	e6b2 <boot_magic_decode+0xe>
    e6b8:	0001057c 	.word	0x0001057c

0000e6bc <boot_swap_info_off>:

static inline uint32_t
boot_magic_off(const struct flash_area *fap)
{
    return fap->fa_size - BOOT_MAGIC_SZ;
    e6bc:	6880      	ldr	r0, [r0, #8]

uint32_t
boot_swap_info_off(const struct flash_area *fap)
{
    return boot_copy_done_off(fap) - BOOT_MAX_ALIGN;
}
    e6be:	3828      	subs	r0, #40	; 0x28
    e6c0:	4770      	bx	lr

0000e6c2 <boot_magic_compatible_check>:
 *                              0 otherwise.
 */
int
boot_magic_compatible_check(uint8_t tbl_val, uint8_t val)
{
    switch (tbl_val) {
    e6c2:	2804      	cmp	r0, #4
    e6c4:	d00a      	beq.n	e6dc <boot_magic_compatible_check+0x1a>
    e6c6:	2805      	cmp	r0, #5
    e6c8:	d103      	bne.n	e6d2 <boot_magic_compatible_check+0x10>
    case BOOT_MAGIC_ANY:
        return 1;

    case BOOT_MAGIC_NOTGOOD:
        return val != BOOT_MAGIC_GOOD;
    e6ca:	1e48      	subs	r0, r1, #1
    e6cc:	bf18      	it	ne
    e6ce:	2001      	movne	r0, #1
    e6d0:	4770      	bx	lr

    default:
        return tbl_val == val;
    e6d2:	4288      	cmp	r0, r1
    e6d4:	bf14      	ite	ne
    e6d6:	2000      	movne	r0, #0
    e6d8:	2001      	moveq	r0, #1
    e6da:	4770      	bx	lr
    switch (tbl_val) {
    e6dc:	2001      	movs	r0, #1
    }
}
    e6de:	4770      	bx	lr

0000e6e0 <bootutil_buffer_is_erased>:
{
    size_t i;
    uint8_t *u8b;
    uint8_t erased_val;

    if (buffer == NULL || len == 0) {
    e6e0:	b191      	cbz	r1, e708 <bootutil_buffer_is_erased+0x28>
{
    e6e2:	b538      	push	{r3, r4, r5, lr}
    e6e4:	4614      	mov	r4, r2
    e6e6:	460d      	mov	r5, r1
    if (buffer == NULL || len == 0) {
    e6e8:	b90a      	cbnz	r2, e6ee <bootutil_buffer_is_erased+0xe>
        return false;
    e6ea:	2000      	movs	r0, #0
            return false;
        }
    }

    return true;
}
    e6ec:	bd38      	pop	{r3, r4, r5, pc}
    erased_val = flash_area_erased_val(area);
    e6ee:	f7fe fe85 	bl	d3fc <flash_area_erased_val>
    e6f2:	b2c0      	uxtb	r0, r0
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    e6f4:	2300      	movs	r3, #0
    e6f6:	42a3      	cmp	r3, r4
    e6f8:	d204      	bcs.n	e704 <bootutil_buffer_is_erased+0x24>
        if (u8b[i] != erased_val) {
    e6fa:	5cea      	ldrb	r2, [r5, r3]
    e6fc:	4282      	cmp	r2, r0
    e6fe:	d105      	bne.n	e70c <bootutil_buffer_is_erased+0x2c>
    for (i = 0, u8b = (uint8_t *)buffer; i < len; i++) {
    e700:	3301      	adds	r3, #1
    e702:	e7f8      	b.n	e6f6 <bootutil_buffer_is_erased+0x16>
    return true;
    e704:	2001      	movs	r0, #1
    e706:	e7f1      	b.n	e6ec <bootutil_buffer_is_erased+0xc>
        return false;
    e708:	2000      	movs	r0, #0
}
    e70a:	4770      	bx	lr
            return false;
    e70c:	2000      	movs	r0, #0
    e70e:	e7ed      	b.n	e6ec <bootutil_buffer_is_erased+0xc>

0000e710 <boot_read_flag>:

static int
boot_read_flag(const struct flash_area *fap, uint8_t *flag, uint32_t off)
{
    e710:	b538      	push	{r3, r4, r5, lr}
    e712:	4605      	mov	r5, r0
    e714:	460c      	mov	r4, r1
    e716:	4611      	mov	r1, r2
    int rc;

    rc = flash_area_read(fap, off, flag, sizeof *flag);
    e718:	2301      	movs	r3, #1
    e71a:	4622      	mov	r2, r4
    e71c:	f7fe fe30 	bl	d380 <flash_area_read>
    if (rc < 0) {
    e720:	2800      	cmp	r0, #0
    e722:	db0f      	blt.n	e744 <boot_read_flag+0x34>
        return BOOT_EFLASH;
    }
    if (bootutil_buffer_is_erased(fap, flag, sizeof *flag)) {
    e724:	2201      	movs	r2, #1
    e726:	4621      	mov	r1, r4
    e728:	4628      	mov	r0, r5
    e72a:	f7ff ffd9 	bl	e6e0 <bootutil_buffer_is_erased>
    e72e:	b118      	cbz	r0, e738 <boot_read_flag+0x28>
        *flag = BOOT_FLAG_UNSET;
    e730:	2303      	movs	r3, #3
    e732:	7023      	strb	r3, [r4, #0]
    } else {
        *flag = boot_flag_decode(*flag);
    }

    return 0;
    e734:	2000      	movs	r0, #0
    e736:	e006      	b.n	e746 <boot_read_flag+0x36>
        *flag = boot_flag_decode(*flag);
    e738:	7820      	ldrb	r0, [r4, #0]
    e73a:	f7ff ffad 	bl	e698 <boot_flag_decode>
    e73e:	7020      	strb	r0, [r4, #0]
    return 0;
    e740:	2000      	movs	r0, #0
    e742:	e000      	b.n	e746 <boot_read_flag+0x36>
        return BOOT_EFLASH;
    e744:	2001      	movs	r0, #1
}
    e746:	bd38      	pop	{r3, r4, r5, pc}

0000e748 <boot_write_magic>:
    return rc;
}

int
boot_write_magic(const struct flash_area *fap)
{
    e748:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    e74a:	6881      	ldr	r1, [r0, #8]
    off = boot_magic_off(fap);

    BOOT_LOG_DBG("writing magic; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    rc = flash_area_write(fap, off, boot_img_magic, BOOT_MAGIC_SZ);
    e74c:	2310      	movs	r3, #16
    e74e:	4a04      	ldr	r2, [pc, #16]	; (e760 <boot_write_magic+0x18>)
    e750:	3910      	subs	r1, #16
    e752:	f7fe fe28 	bl	d3a6 <flash_area_write>
    if (rc != 0) {
    e756:	b900      	cbnz	r0, e75a <boot_write_magic+0x12>
        return BOOT_EFLASH;
    }

    return 0;
}
    e758:	bd08      	pop	{r3, pc}
        return BOOT_EFLASH;
    e75a:	2001      	movs	r0, #1
    e75c:	e7fc      	b.n	e758 <boot_write_magic+0x10>
    e75e:	bf00      	nop
    e760:	0001057c 	.word	0x0001057c

0000e764 <boot_write_trailer>:
 * @returns 0 on success, != 0 on error.
 */
int
boot_write_trailer(const struct flash_area *fap, uint32_t off,
        const uint8_t *inbuf, uint8_t inlen)
{
    e764:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e768:	b083      	sub	sp, #12
    e76a:	4606      	mov	r6, r0
    e76c:	460f      	mov	r7, r1
    e76e:	4690      	mov	r8, r2
    e770:	461d      	mov	r5, r3
    uint8_t buf[BOOT_MAX_ALIGN];
    uint8_t align;
    uint8_t erased_val;
    int rc;

    align = flash_area_align(fap);
    e772:	f7fe fe3e 	bl	d3f2 <flash_area_align>
    align = (inlen + align - 1) & ~(align - 1);
    e776:	1944      	adds	r4, r0, r5
    e778:	b2e4      	uxtb	r4, r4
    e77a:	3c01      	subs	r4, #1
    e77c:	b264      	sxtb	r4, r4
    e77e:	4240      	negs	r0, r0
    e780:	4004      	ands	r4, r0
    e782:	b2e4      	uxtb	r4, r4
    if (align > BOOT_MAX_ALIGN) {
    e784:	2c08      	cmp	r4, #8
    e786:	d904      	bls.n	e792 <boot_write_trailer+0x2e>
        return -1;
    e788:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    if (rc != 0) {
        return BOOT_EFLASH;
    }

    return 0;
}
    e78c:	b003      	add	sp, #12
    e78e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    erased_val = flash_area_erased_val(fap);
    e792:	4630      	mov	r0, r6
    e794:	f7fe fe32 	bl	d3fc <flash_area_erased_val>
    e798:	4681      	mov	r9, r0
    memcpy(buf, inbuf, inlen);
    e79a:	462a      	mov	r2, r5
    e79c:	4641      	mov	r1, r8
    e79e:	4668      	mov	r0, sp
    e7a0:	f7fe fcde 	bl	d160 <memcpy>
    memset(&buf[inlen], erased_val, align - inlen);
    e7a4:	1b62      	subs	r2, r4, r5
    e7a6:	fa5f f189 	uxtb.w	r1, r9
    e7aa:	eb0d 0005 	add.w	r0, sp, r5
    e7ae:	f7fe fce4 	bl	d17a <memset>
    rc = flash_area_write(fap, off, buf, align);
    e7b2:	4623      	mov	r3, r4
    e7b4:	466a      	mov	r2, sp
    e7b6:	4639      	mov	r1, r7
    e7b8:	4630      	mov	r0, r6
    e7ba:	f7fe fdf4 	bl	d3a6 <flash_area_write>
    if (rc != 0) {
    e7be:	2800      	cmp	r0, #0
    e7c0:	d0e4      	beq.n	e78c <boot_write_trailer+0x28>
        return BOOT_EFLASH;
    e7c2:	2001      	movs	r0, #1
    e7c4:	e7e2      	b.n	e78c <boot_write_trailer+0x28>

0000e7c6 <boot_write_trailer_flag>:

int
boot_write_trailer_flag(const struct flash_area *fap, uint32_t off,
        uint8_t flag_val)
{
    e7c6:	b500      	push	{lr}
    e7c8:	b083      	sub	sp, #12
    const uint8_t buf[1] = { flag_val };
    e7ca:	f88d 2004 	strb.w	r2, [sp, #4]
    return boot_write_trailer(fap, off, buf, 1);
    e7ce:	2301      	movs	r3, #1
    e7d0:	aa01      	add	r2, sp, #4
    e7d2:	f7ff ffc7 	bl	e764 <boot_write_trailer>
}
    e7d6:	b003      	add	sp, #12
    e7d8:	f85d fb04 	ldr.w	pc, [sp], #4

0000e7dc <boot_write_image_ok>:

int
boot_write_image_ok(const struct flash_area *fap)
{
    e7dc:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    e7de:	6881      	ldr	r1, [r0, #8]

    off = boot_image_ok_off(fap);
    BOOT_LOG_DBG("writing image_ok; fa_id=%d off=0x%lx (0x%lx)",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off));
    return boot_write_trailer_flag(fap, off, BOOT_FLAG_SET);
    e7e0:	2201      	movs	r2, #1
    e7e2:	3918      	subs	r1, #24
    e7e4:	f7ff ffef 	bl	e7c6 <boot_write_trailer_flag>
}
    e7e8:	bd08      	pop	{r3, pc}

0000e7ea <boot_read_image_ok>:

int
boot_read_image_ok(const struct flash_area *fap, uint8_t *image_ok)
{
    e7ea:	b508      	push	{r3, lr}
    return fap->fa_size - BOOT_MAGIC_SZ;
    e7ec:	6882      	ldr	r2, [r0, #8]
    return boot_read_flag(fap, image_ok, boot_image_ok_off(fap));
    e7ee:	3a18      	subs	r2, #24
    e7f0:	f7ff ff8e 	bl	e710 <boot_read_flag>
}
    e7f4:	bd08      	pop	{r3, pc}

0000e7f6 <boot_read_swap_state>:
{
    e7f6:	b530      	push	{r4, r5, lr}
    e7f8:	b087      	sub	sp, #28
    e7fa:	4604      	mov	r4, r0
    e7fc:	460d      	mov	r5, r1
    return fap->fa_size - BOOT_MAGIC_SZ;
    e7fe:	6881      	ldr	r1, [r0, #8]
    rc = flash_area_read(fap, off, magic, BOOT_MAGIC_SZ);
    e800:	2310      	movs	r3, #16
    e802:	aa02      	add	r2, sp, #8
    e804:	3910      	subs	r1, #16
    e806:	f7fe fdbb 	bl	d380 <flash_area_read>
    if (rc < 0) {
    e80a:	2800      	cmp	r0, #0
    e80c:	db3b      	blt.n	e886 <boot_read_swap_state+0x90>
    if (bootutil_buffer_is_erased(fap, magic, BOOT_MAGIC_SZ)) {
    e80e:	2210      	movs	r2, #16
    e810:	a902      	add	r1, sp, #8
    e812:	4620      	mov	r0, r4
    e814:	f7ff ff64 	bl	e6e0 <bootutil_buffer_is_erased>
    e818:	b358      	cbz	r0, e872 <boot_read_swap_state+0x7c>
        state->magic = BOOT_MAGIC_UNSET;
    e81a:	2303      	movs	r3, #3
    e81c:	702b      	strb	r3, [r5, #0]
    off = boot_swap_info_off(fap);
    e81e:	4620      	mov	r0, r4
    e820:	f7ff ff4c 	bl	e6bc <boot_swap_info_off>
    e824:	4601      	mov	r1, r0
    rc = flash_area_read(fap, off, &swap_info, sizeof swap_info);
    e826:	2301      	movs	r3, #1
    e828:	f10d 0207 	add.w	r2, sp, #7
    e82c:	4620      	mov	r0, r4
    e82e:	f7fe fda7 	bl	d380 <flash_area_read>
    if (rc < 0) {
    e832:	2800      	cmp	r0, #0
    e834:	db2a      	blt.n	e88c <boot_read_swap_state+0x96>
    state->swap_type = BOOT_GET_SWAP_TYPE(swap_info);
    e836:	f89d 3007 	ldrb.w	r3, [sp, #7]
    e83a:	f003 020f 	and.w	r2, r3, #15
    e83e:	706a      	strb	r2, [r5, #1]
    state->image_num = BOOT_GET_IMAGE_NUM(swap_info);
    e840:	091b      	lsrs	r3, r3, #4
    e842:	712b      	strb	r3, [r5, #4]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    e844:	2201      	movs	r2, #1
    e846:	f10d 0107 	add.w	r1, sp, #7
    e84a:	4620      	mov	r0, r4
    e84c:	f7ff ff48 	bl	e6e0 <bootutil_buffer_is_erased>
    e850:	b910      	cbnz	r0, e858 <boot_read_swap_state+0x62>
            state->swap_type > BOOT_SWAP_TYPE_REVERT) {
    e852:	786b      	ldrb	r3, [r5, #1]
    if (bootutil_buffer_is_erased(fap, &swap_info, sizeof swap_info) ||
    e854:	2b04      	cmp	r3, #4
    e856:	d903      	bls.n	e860 <boot_read_swap_state+0x6a>
        state->swap_type = BOOT_SWAP_TYPE_NONE;
    e858:	2301      	movs	r3, #1
    e85a:	706b      	strb	r3, [r5, #1]
        state->image_num = 0;
    e85c:	2300      	movs	r3, #0
    e85e:	712b      	strb	r3, [r5, #4]
    return fap->fa_size - BOOT_MAGIC_SZ;
    e860:	68a2      	ldr	r2, [r4, #8]
    return boot_read_flag(fap, copy_done, boot_copy_done_off(fap));
    e862:	3a20      	subs	r2, #32
    e864:	1ca9      	adds	r1, r5, #2
    e866:	4620      	mov	r0, r4
    e868:	f7ff ff52 	bl	e710 <boot_read_flag>
    if (rc) {
    e86c:	b130      	cbz	r0, e87c <boot_read_swap_state+0x86>
        return BOOT_EFLASH;
    e86e:	2001      	movs	r0, #1
    e870:	e00a      	b.n	e888 <boot_read_swap_state+0x92>
        state->magic = boot_magic_decode(magic);
    e872:	a802      	add	r0, sp, #8
    e874:	f7ff ff16 	bl	e6a4 <boot_magic_decode>
    e878:	7028      	strb	r0, [r5, #0]
    e87a:	e7d0      	b.n	e81e <boot_read_swap_state+0x28>
    return boot_read_image_ok(fap, &state->image_ok);
    e87c:	1ce9      	adds	r1, r5, #3
    e87e:	4620      	mov	r0, r4
    e880:	f7ff ffb3 	bl	e7ea <boot_read_image_ok>
    e884:	e000      	b.n	e888 <boot_read_swap_state+0x92>
        return BOOT_EFLASH;
    e886:	2001      	movs	r0, #1
}
    e888:	b007      	add	sp, #28
    e88a:	bd30      	pop	{r4, r5, pc}
        return BOOT_EFLASH;
    e88c:	2001      	movs	r0, #1
    e88e:	e7fb      	b.n	e888 <boot_read_swap_state+0x92>

0000e890 <boot_read_swap_state_by_id>:
{
    e890:	b510      	push	{r4, lr}
    e892:	b082      	sub	sp, #8
    e894:	460c      	mov	r4, r1
    rc = flash_area_open(flash_area_id, &fap);
    e896:	a901      	add	r1, sp, #4
    e898:	b2c0      	uxtb	r0, r0
    e89a:	f7fe fd19 	bl	d2d0 <flash_area_open>
    if (rc != 0) {
    e89e:	b110      	cbz	r0, e8a6 <boot_read_swap_state_by_id+0x16>
        return BOOT_EFLASH;
    e8a0:	2001      	movs	r0, #1
}
    e8a2:	b002      	add	sp, #8
    e8a4:	bd10      	pop	{r4, pc}
    rc = boot_read_swap_state(fap, state);
    e8a6:	4621      	mov	r1, r4
    e8a8:	9801      	ldr	r0, [sp, #4]
    e8aa:	f7ff ffa4 	bl	e7f6 <boot_read_swap_state>
    return rc;
    e8ae:	e7f8      	b.n	e8a2 <boot_read_swap_state_by_id+0x12>

0000e8b0 <boot_write_swap_info>:
 * resume in case of an unexpected reset.
 */
int
boot_write_swap_info(const struct flash_area *fap, uint8_t swap_type,
                     uint8_t image_num)
{
    e8b0:	b510      	push	{r4, lr}
    e8b2:	b082      	sub	sp, #8
    uint32_t off;
    uint8_t swap_info;

    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    e8b4:	2a0e      	cmp	r2, #14
    e8b6:	d811      	bhi.n	e8dc <boot_write_swap_info+0x2c>
    e8b8:	4604      	mov	r4, r0
    e8ba:	290e      	cmp	r1, #14
    e8bc:	d818      	bhi.n	e8f0 <boot_write_swap_info+0x40>
    e8be:	ea41 1102 	orr.w	r1, r1, r2, lsl #4
    e8c2:	f88d 1007 	strb.w	r1, [sp, #7]
    off = boot_swap_info_off(fap);
    e8c6:	f7ff fef9 	bl	e6bc <boot_swap_info_off>
    e8ca:	4601      	mov	r1, r0
    BOOT_LOG_DBG("writing swap_info; fa_id=%d off=0x%lx (0x%lx), swap_type=0x%x"
                 " image_num=0x%x",
                 fap->fa_id, (unsigned long)off,
                 (unsigned long)(fap->fa_off + off), swap_type, image_num);
    return boot_write_trailer(fap, off, (const uint8_t *) &swap_info, 1);
    e8cc:	2301      	movs	r3, #1
    e8ce:	f10d 0207 	add.w	r2, sp, #7
    e8d2:	4620      	mov	r0, r4
    e8d4:	f7ff ff46 	bl	e764 <boot_write_trailer>
}
    e8d8:	b002      	add	sp, #8
    e8da:	bd10      	pop	{r4, pc}
    BOOT_SET_SWAP_INFO(swap_info, image_num, swap_type);
    e8dc:	f7fd fd08 	bl	c2f0 <hal_debugger_connected>
    e8e0:	b100      	cbz	r0, e8e4 <boot_write_swap_info+0x34>
    e8e2:	be01      	bkpt	0x0001
    e8e4:	2300      	movs	r3, #0
    e8e6:	461a      	mov	r2, r3
    e8e8:	4619      	mov	r1, r3
    e8ea:	4618      	mov	r0, r3
    e8ec:	f7fe fb76 	bl	cfdc <__assert_func>
    e8f0:	f7fd fcfe 	bl	c2f0 <hal_debugger_connected>
    e8f4:	b100      	cbz	r0, e8f8 <boot_write_swap_info+0x48>
    e8f6:	be01      	bkpt	0x0001
    e8f8:	2300      	movs	r3, #0
    e8fa:	461a      	mov	r2, r3
    e8fc:	4619      	mov	r1, r3
    e8fe:	4618      	mov	r0, r3
    e900:	f7fe fb6c 	bl	cfdc <__assert_func>

0000e904 <boot_swap_type_multi>:

int
boot_swap_type_multi(int image_index)
{
    e904:	b530      	push	{r4, r5, lr}
    e906:	b085      	sub	sp, #20
    struct boot_swap_state primary_slot;
    struct boot_swap_state secondary_slot;
    int rc;
    size_t i;

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_PRIMARY(image_index),
    e908:	a902      	add	r1, sp, #8
    e90a:	2001      	movs	r0, #1
    e90c:	f7ff ffc0 	bl	e890 <boot_read_swap_state_by_id>
                                    &primary_slot);
    if (rc) {
    e910:	2800      	cmp	r0, #0
    e912:	d13e      	bne.n	e992 <boot_swap_type_multi+0x8e>
        return BOOT_SWAP_TYPE_PANIC;
    }

    rc = boot_read_swap_state_by_id(FLASH_AREA_IMAGE_SECONDARY(image_index),
    e914:	4669      	mov	r1, sp
    e916:	2002      	movs	r0, #2
    e918:	f7ff ffba 	bl	e890 <boot_read_swap_state_by_id>
                                    &secondary_slot);
    if (rc) {
    e91c:	2800      	cmp	r0, #0
    e91e:	d13a      	bne.n	e996 <boot_swap_type_multi+0x92>
        return BOOT_SWAP_TYPE_PANIC;
    }

    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    e920:	2400      	movs	r4, #0
    e922:	e007      	b.n	e934 <boot_swap_type_multi+0x30>
                                        secondary_slot.magic) &&
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
                table->image_ok_primary_slot == primary_slot.image_ok) &&
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    e924:	792b      	ldrb	r3, [r5, #4]
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    e926:	2b04      	cmp	r3, #4
    e928:	d029      	beq.n	e97e <boot_swap_type_multi+0x7a>
                table->copy_done_primary_slot == primary_slot.copy_done)) {
    e92a:	f89d 200a 	ldrb.w	r2, [sp, #10]
            (table->copy_done_primary_slot == BOOT_FLAG_ANY  ||
    e92e:	4293      	cmp	r3, r2
    e930:	d025      	beq.n	e97e <boot_swap_type_multi+0x7a>
    for (i = 0; i < BOOT_SWAP_TABLES_COUNT; i++) {
    e932:	3401      	adds	r4, #1
    e934:	2c02      	cmp	r4, #2
    e936:	d829      	bhi.n	e98c <boot_swap_type_multi+0x88>
        table = boot_swap_tables + i;
    e938:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    e93c:	4a17      	ldr	r2, [pc, #92]	; (e99c <boot_swap_type_multi+0x98>)
    e93e:	eb02 0543 	add.w	r5, r2, r3, lsl #1
        if (boot_magic_compatible_check(table->magic_primary_slot,
    e942:	f89d 1008 	ldrb.w	r1, [sp, #8]
    e946:	f812 0013 	ldrb.w	r0, [r2, r3, lsl #1]
    e94a:	f7ff feba 	bl	e6c2 <boot_magic_compatible_check>
    e94e:	2800      	cmp	r0, #0
    e950:	d0ef      	beq.n	e932 <boot_swap_type_multi+0x2e>
            boot_magic_compatible_check(table->magic_secondary_slot,
    e952:	f89d 1000 	ldrb.w	r1, [sp]
    e956:	7868      	ldrb	r0, [r5, #1]
    e958:	f7ff feb3 	bl	e6c2 <boot_magic_compatible_check>
                                        primary_slot.magic) &&
    e95c:	2800      	cmp	r0, #0
    e95e:	d0e8      	beq.n	e932 <boot_swap_type_multi+0x2e>
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    e960:	78ab      	ldrb	r3, [r5, #2]
                                        secondary_slot.magic) &&
    e962:	2b04      	cmp	r3, #4
    e964:	d003      	beq.n	e96e <boot_swap_type_multi+0x6a>
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    e966:	f89d 200b 	ldrb.w	r2, [sp, #11]
            (table->image_ok_primary_slot == BOOT_FLAG_ANY   ||
    e96a:	4293      	cmp	r3, r2
    e96c:	d1e1      	bne.n	e932 <boot_swap_type_multi+0x2e>
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    e96e:	78eb      	ldrb	r3, [r5, #3]
                table->image_ok_primary_slot == primary_slot.image_ok) &&
    e970:	2b04      	cmp	r3, #4
    e972:	d0d7      	beq.n	e924 <boot_swap_type_multi+0x20>
                table->image_ok_secondary_slot == secondary_slot.image_ok) &&
    e974:	f89d 2003 	ldrb.w	r2, [sp, #3]
            (table->image_ok_secondary_slot == BOOT_FLAG_ANY ||
    e978:	4293      	cmp	r3, r2
    e97a:	d1da      	bne.n	e932 <boot_swap_type_multi+0x2e>
    e97c:	e7d2      	b.n	e924 <boot_swap_type_multi+0x20>
            BOOT_LOG_INF("Swap type: %s",
    e97e:	7968      	ldrb	r0, [r5, #5]
                         table->swap_type == BOOT_SWAP_TYPE_TEST   ? "test"   :
                         table->swap_type == BOOT_SWAP_TYPE_PERM   ? "perm"   :
                         table->swap_type == BOOT_SWAP_TYPE_REVERT ? "revert" :
                         "BUG; can't happen");
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
                    table->swap_type != BOOT_SWAP_TYPE_PERM &&
    e980:	1e83      	subs	r3, r0, #2
    e982:	b2db      	uxtb	r3, r3
            if (table->swap_type != BOOT_SWAP_TYPE_TEST &&
    e984:	2b02      	cmp	r3, #2
    e986:	d902      	bls.n	e98e <boot_swap_type_multi+0x8a>
                    table->swap_type != BOOT_SWAP_TYPE_REVERT) {
                return BOOT_SWAP_TYPE_PANIC;
    e988:	20ff      	movs	r0, #255	; 0xff
    e98a:	e000      	b.n	e98e <boot_swap_type_multi+0x8a>
            return table->swap_type;
        }
    }

    BOOT_LOG_INF("Swap type: none");
    return BOOT_SWAP_TYPE_NONE;
    e98c:	2001      	movs	r0, #1
}
    e98e:	b005      	add	sp, #20
    e990:	bd30      	pop	{r4, r5, pc}
        return BOOT_SWAP_TYPE_PANIC;
    e992:	20ff      	movs	r0, #255	; 0xff
    e994:	e7fb      	b.n	e98e <boot_swap_type_multi+0x8a>
        return BOOT_SWAP_TYPE_PANIC;
    e996:	20ff      	movs	r0, #255	; 0xff
    e998:	e7f9      	b.n	e98e <boot_swap_type_multi+0x8a>
    e99a:	bf00      	nop
    e99c:	0001058c 	.word	0x0001058c

0000e9a0 <bootutil_img_hash>:
static int
bootutil_img_hash(struct enc_key_data *enc_state, int image_index,
                  struct image_header *hdr, const struct flash_area *fap,
                  uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *hash_result,
                  uint8_t *seed, int seed_len)
{
    e9a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e9a4:	b09d      	sub	sp, #116	; 0x74
    e9a6:	4615      	mov	r5, r2
    e9a8:	4699      	mov	r9, r3
    e9aa:	9f24      	ldr	r7, [sp, #144]	; 0x90
    e9ac:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    e9b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
#if defined(MCUBOOT_USE_MBED_TLS)
typedef mbedtls_sha256_context bootutil_sha256_context;

static inline void bootutil_sha256_init(bootutil_sha256_context *ctx)
{
    mbedtls_sha256_init(ctx);
    e9b2:	a801      	add	r0, sp, #4
    e9b4:	f000 f966 	bl	ec84 <mbedtls_sha256_init>
    (void)mbedtls_sha256_starts_ret(ctx, 0);
    e9b8:	2100      	movs	r1, #0
    e9ba:	a801      	add	r0, sp, #4
    e9bc:	f000 f968 	bl	ec90 <mbedtls_sha256_starts_ret>

    bootutil_sha256_init(&sha256_ctx);

    /* in some cases (split image) the hash is seeded with data from
     * the loader image */
    if (seed && (seed_len > 0)) {
    e9c0:	b114      	cbz	r4, e9c8 <bootutil_img_hash+0x28>
    e9c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
    e9c4:	2b00      	cmp	r3, #0
    e9c6:	dc06      	bgt.n	e9d6 <bootutil_img_hash+0x36>
        bootutil_sha256_update(&sha256_ctx, seed, seed_len);
    }

    /* Hash is computed over image header and image itself. */
    size = hdr_size = hdr->ih_hdr_size;
    e9c8:	892b      	ldrh	r3, [r5, #8]
    size += hdr->ih_img_size;
    e9ca:	68ee      	ldr	r6, [r5, #12]
    e9cc:	4433      	add	r3, r6
    tlv_off = size;

    /* If protected TLVs are present they are also hashed. */
    size += hdr->ih_protect_tlv_size;
    e9ce:	896e      	ldrh	r6, [r5, #10]
    e9d0:	441e      	add	r6, r3

#ifdef MCUBOOT_RAM_LOAD
    bootutil_sha256_update(&sha256_ctx,(void*)(hdr->ih_load_addr), size);
#else
    for (off = 0; off < size; off += blk_sz) {
    e9d2:	2500      	movs	r5, #0
    e9d4:	e013      	b.n	e9fe <bootutil_img_hash+0x5e>

static inline int bootutil_sha256_update(bootutil_sha256_context *ctx,
                                         const void *data,
                                         uint32_t data_len)
{
    return mbedtls_sha256_update_ret(ctx, data, data_len);
    e9d6:	461a      	mov	r2, r3
    e9d8:	4621      	mov	r1, r4
    e9da:	a801      	add	r0, sp, #4
    e9dc:	f000 fa48 	bl	ee70 <mbedtls_sha256_update_ret>
    e9e0:	e7f2      	b.n	e9c8 <bootutil_img_hash+0x28>
        if ((off < tlv_off) && ((off + blk_sz) > tlv_off)) {
            /* read only up to the end of the image payload */
            blk_sz = tlv_off - off;
        }
#endif
        rc = flash_area_read(fap, off, tmp_buf, blk_sz);
    e9e2:	4623      	mov	r3, r4
    e9e4:	463a      	mov	r2, r7
    e9e6:	4629      	mov	r1, r5
    e9e8:	4648      	mov	r0, r9
    e9ea:	f7fe fcc9 	bl	d380 <flash_area_read>
        if (rc) {
    e9ee:	4603      	mov	r3, r0
    e9f0:	b988      	cbnz	r0, ea16 <bootutil_img_hash+0x76>
    e9f2:	4622      	mov	r2, r4
    e9f4:	4639      	mov	r1, r7
    e9f6:	a801      	add	r0, sp, #4
    e9f8:	f000 fa3a 	bl	ee70 <mbedtls_sha256_update_ret>
    for (off = 0; off < size; off += blk_sz) {
    e9fc:	4425      	add	r5, r4
    e9fe:	42b5      	cmp	r5, r6
    ea00:	d204      	bcs.n	ea0c <bootutil_img_hash+0x6c>
        blk_sz = size - off;
    ea02:	1b74      	subs	r4, r6, r5
        if (blk_sz > tmp_buf_sz) {
    ea04:	4544      	cmp	r4, r8
    ea06:	d9ec      	bls.n	e9e2 <bootutil_img_hash+0x42>
            blk_sz = tmp_buf_sz;
    ea08:	4644      	mov	r4, r8
    ea0a:	e7ea      	b.n	e9e2 <bootutil_img_hash+0x42>
}

static inline int bootutil_sha256_finish(bootutil_sha256_context *ctx,
                                          uint8_t *output)
{
    return mbedtls_sha256_finish_ret(ctx, output);
    ea0c:	9926      	ldr	r1, [sp, #152]	; 0x98
    ea0e:	a801      	add	r0, sp, #4
    ea10:	f000 fa71 	bl	eef6 <mbedtls_sha256_finish_ret>
    }
#endif /* MCUBOOT_RAM_LOAD */
    bootutil_sha256_finish(&sha256_ctx, hash_result);
    bootutil_sha256_drop(&sha256_ctx);

    return 0;
    ea14:	2300      	movs	r3, #0
}
    ea16:	4618      	mov	r0, r3
    ea18:	b01d      	add	sp, #116	; 0x74
    ea1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

0000ea20 <bootutil_img_validate>:
fih_int
bootutil_img_validate(struct enc_key_data *enc_state, int image_index,
                      struct image_header *hdr, const struct flash_area *fap,
                      uint8_t *tmp_buf, uint32_t tmp_buf_sz, uint8_t *seed,
                      int seed_len, uint8_t *out_hash)
{
    ea20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ea24:	b09e      	sub	sp, #120	; 0x78
    ea26:	4690      	mov	r8, r2
    ea28:	461d      	mov	r5, r3
    ea2a:	9c28      	ldr	r4, [sp, #160]	; 0xa0
#endif /* EXPECTED_SIG_TLV */
    struct image_tlv_iter it;
    uint8_t buf[SIG_BUF_SIZE];
    uint8_t hash[32];
    int rc = 0;
    fih_int fih_rc = FIH_FAILURE;
    ea2c:	4e2e      	ldr	r6, [pc, #184]	; (eae8 <FIH_LABEL_FIH_CALL_END_416+0x2e>)
    ea2e:	6836      	ldr	r6, [r6, #0]
    fih_int security_cnt = fih_int_encode(INT_MAX);
    uint32_t img_security_cnt = 0;
    fih_int security_counter_valid = FIH_FAILURE;
#endif

    rc = bootutil_img_hash(enc_state, image_index, hdr, fap, tmp_buf,
    ea30:	9f27      	ldr	r7, [sp, #156]	; 0x9c
    ea32:	9704      	str	r7, [sp, #16]
    ea34:	9f26      	ldr	r7, [sp, #152]	; 0x98
    ea36:	9703      	str	r7, [sp, #12]
    ea38:	af06      	add	r7, sp, #24
    ea3a:	9702      	str	r7, [sp, #8]
    ea3c:	9f25      	ldr	r7, [sp, #148]	; 0x94
    ea3e:	9701      	str	r7, [sp, #4]
    ea40:	9f24      	ldr	r7, [sp, #144]	; 0x90
    ea42:	9700      	str	r7, [sp, #0]
    ea44:	f7ff ffac 	bl	e9a0 <bootutil_img_hash>
            tmp_buf_sz, hash, seed, seed_len);
    if (rc) {
    ea48:	4607      	mov	r7, r0
    ea4a:	2800      	cmp	r0, #0
    ea4c:	d141      	bne.n	ead2 <FIH_LABEL_FIH_CALL_END_416+0x18>
        goto out;
    }

    if (out_hash) {
    ea4e:	b154      	cbz	r4, ea66 <bootutil_img_validate+0x46>
        memcpy(out_hash, hash, 32);
    ea50:	af06      	add	r7, sp, #24
    ea52:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    ea54:	6020      	str	r0, [r4, #0]
    ea56:	6061      	str	r1, [r4, #4]
    ea58:	60a2      	str	r2, [r4, #8]
    ea5a:	60e3      	str	r3, [r4, #12]
    ea5c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    ea5e:	6120      	str	r0, [r4, #16]
    ea60:	6161      	str	r1, [r4, #20]
    ea62:	61a2      	str	r2, [r4, #24]
    ea64:	61e3      	str	r3, [r4, #28]
    }

    rc = bootutil_tlv_iter_begin(&it, hdr, fap, IMAGE_TLV_ANY, false);
    ea66:	2300      	movs	r3, #0
    ea68:	9300      	str	r3, [sp, #0]
    ea6a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ea6e:	462a      	mov	r2, r5
    ea70:	4641      	mov	r1, r8
    ea72:	a816      	add	r0, sp, #88	; 0x58
    ea74:	f000 f83c 	bl	eaf0 <bootutil_tlv_iter_begin>
    if (rc) {
    ea78:	4607      	mov	r7, r0
    ea7a:	bb50      	cbnz	r0, ead2 <FIH_LABEL_FIH_CALL_END_416+0x18>
    /*
     * Traverse through all of the TLVs, performing any checks we know
     * and are able to do.
     */
    while (true) {
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    ea7c:	ab1c      	add	r3, sp, #112	; 0x70
    ea7e:	f10d 0272 	add.w	r2, sp, #114	; 0x72
    ea82:	a91d      	add	r1, sp, #116	; 0x74
    ea84:	a816      	add	r0, sp, #88	; 0x58
    ea86:	f000 f898 	bl	ebba <bootutil_tlv_iter_next>
        if (rc < 0) {
    ea8a:	2800      	cmp	r0, #0
    ea8c:	db20      	blt.n	ead0 <FIH_LABEL_FIH_CALL_END_416+0x16>
            goto out;
        } else if (rc > 0) {
    ea8e:	dc1b      	bgt.n	eac8 <FIH_LABEL_FIH_CALL_END_416+0xe>
            break;
        }

        if (type == IMAGE_TLV_SHA256) {
    ea90:	f8bd 2070 	ldrh.w	r2, [sp, #112]	; 0x70
    ea94:	2a10      	cmp	r2, #16
    ea96:	d1f1      	bne.n	ea7c <bootutil_img_validate+0x5c>
            /*
             * Verify the SHA256 image hash.  This must always be
             * present.
             */
            if (len != sizeof(hash)) {
    ea98:	f8bd 3072 	ldrh.w	r3, [sp, #114]	; 0x72
    ea9c:	2b20      	cmp	r3, #32
    ea9e:	d120      	bne.n	eae2 <FIH_LABEL_FIH_CALL_END_416+0x28>
                rc = -1;
                goto out;
            }
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    eaa0:	aa0e      	add	r2, sp, #56	; 0x38
    eaa2:	991d      	ldr	r1, [sp, #116]	; 0x74
    eaa4:	4628      	mov	r0, r5
    eaa6:	f7fe fc6b 	bl	d380 <flash_area_read>
            if (rc) {
    eaaa:	4604      	mov	r4, r0
    eaac:	b9b8      	cbnz	r0, eade <FIH_LABEL_FIH_CALL_END_416+0x24>

0000eaae <FIH_LABEL_FIH_CALL_START_396>:
                goto out;
            }

            FIH_CALL(boot_fih_memequal, fih_rc, hash, buf, sizeof(hash));
    eaae:	2220      	movs	r2, #32
    eab0:	a90e      	add	r1, sp, #56	; 0x38
    eab2:	a806      	add	r0, sp, #24
    eab4:	f7ff fd94 	bl	e5e0 <boot_fih_memequal>
    eab8:	4606      	mov	r6, r0

0000eaba <FIH_LABEL_FIH_CALL_END_416>:
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    eaba:	4b0c      	ldr	r3, [pc, #48]	; (eaec <FIH_LABEL_FIH_CALL_END_416+0x32>)
    eabc:	681b      	ldr	r3, [r3, #0]
                goto out;
            }

            sha256_valid = 1;
    eabe:	2701      	movs	r7, #1
            if (fih_not_eq(fih_rc, FIH_SUCCESS)) {
    eac0:	4283      	cmp	r3, r0
    eac2:	d0db      	beq.n	ea7c <bootutil_img_validate+0x5c>
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    eac4:	4627      	mov	r7, r4
    eac6:	e004      	b.n	ead2 <FIH_LABEL_FIH_CALL_END_416+0x18>
            security_counter_valid = fih_rc;
#endif /* MCUBOOT_HW_ROLLBACK_PROT */
        }
    }

    rc = !sha256_valid;
    eac8:	fab7 f787 	clz	r7, r7
    eacc:	097f      	lsrs	r7, r7, #5
        rc = -1;
        goto out;
    }
#endif

out:
    eace:	e000      	b.n	ead2 <FIH_LABEL_FIH_CALL_END_416+0x18>
        rc = bootutil_tlv_iter_next(&it, &off, &len, &type);
    ead0:	4607      	mov	r7, r0
    if (rc) {
    ead2:	b907      	cbnz	r7, ead6 <FIH_LABEL_FIH_CALL_END_416+0x1c>
    ead4:	4637      	mov	r7, r6
        fih_rc = fih_int_encode(rc);
    }

    FIH_RET(fih_rc);
}
    ead6:	4638      	mov	r0, r7
    ead8:	b01e      	add	sp, #120	; 0x78
    eada:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            rc = LOAD_IMAGE_DATA(hdr, fap, off, buf, sizeof(hash));
    eade:	4607      	mov	r7, r0
    eae0:	e7f7      	b.n	ead2 <FIH_LABEL_FIH_CALL_END_416+0x18>
                rc = -1;
    eae2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    FIH_RET(fih_rc);
    eae6:	e7f6      	b.n	ead6 <FIH_LABEL_FIH_CALL_END_416+0x1c>
    eae8:	10000134 	.word	0x10000134
    eaec:	100001e4 	.word	0x100001e4

0000eaf0 <bootutil_tlv_iter_begin>:
 *          -1 on errors
 */
int
bootutil_tlv_iter_begin(struct image_tlv_iter *it, const struct image_header *hdr,
                        const struct flash_area *fap, uint16_t type, bool prot)
{
    eaf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    eaf4:	b083      	sub	sp, #12
    uint32_t off_;
    struct image_tlv_info info;

    if (it == NULL || hdr == NULL || fap == NULL) {
    eaf6:	2800      	cmp	r0, #0
    eaf8:	d04a      	beq.n	eb90 <bootutil_tlv_iter_begin+0xa0>
    eafa:	460c      	mov	r4, r1
    eafc:	4617      	mov	r7, r2
    eafe:	4699      	mov	r9, r3
    eb00:	4606      	mov	r6, r0
    eb02:	2900      	cmp	r1, #0
    eb04:	d047      	beq.n	eb96 <bootutil_tlv_iter_begin+0xa6>
    eb06:	2a00      	cmp	r2, #0
    eb08:	d048      	beq.n	eb9c <bootutil_tlv_iter_begin+0xac>
        return -1;
    }

    off_ = BOOT_TLV_OFF(hdr);
    eb0a:	890d      	ldrh	r5, [r1, #8]
    eb0c:	68cb      	ldr	r3, [r1, #12]
    eb0e:	441d      	add	r5, r3
    if (LOAD_IMAGE_DATA(hdr, fap, off_, &info, sizeof(info))) {
    eb10:	2304      	movs	r3, #4
    eb12:	eb0d 0203 	add.w	r2, sp, r3
    eb16:	4629      	mov	r1, r5
    eb18:	4638      	mov	r0, r7
    eb1a:	f7fe fc31 	bl	d380 <flash_area_read>
    eb1e:	4680      	mov	r8, r0
    eb20:	2800      	cmp	r0, #0
    eb22:	d13e      	bne.n	eba2 <bootutil_tlv_iter_begin+0xb2>
        return -1;
    }

    if (info.it_magic == IMAGE_TLV_PROT_INFO_MAGIC) {
    eb24:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    eb28:	f646 1308 	movw	r3, #26888	; 0x6908
    eb2c:	429a      	cmp	r2, r3
    eb2e:	d01e      	beq.n	eb6e <bootutil_tlv_iter_begin+0x7e>

        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
                            &info, sizeof(info))) {
            return -1;
        }
    } else if (hdr->ih_protect_tlv_size != 0) {
    eb30:	8963      	ldrh	r3, [r4, #10]
    eb32:	2b00      	cmp	r3, #0
    eb34:	d13b      	bne.n	ebae <bootutil_tlv_iter_begin+0xbe>
        return -1;
    }

    if (info.it_magic != IMAGE_TLV_INFO_MAGIC) {
    eb36:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    eb3a:	f646 1307 	movw	r3, #26887	; 0x6907
    eb3e:	429a      	cmp	r2, r3
    eb40:	d138      	bne.n	ebb4 <bootutil_tlv_iter_begin+0xc4>
        return -1;
    }

    it->hdr = hdr;
    eb42:	6034      	str	r4, [r6, #0]
    it->fap = fap;
    eb44:	6077      	str	r7, [r6, #4]
    it->type = type;
    eb46:	f8a6 9008 	strh.w	r9, [r6, #8]
    it->prot = prot;
    eb4a:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    eb4e:	72b3      	strb	r3, [r6, #10]
    it->prot_end = off_ + it->hdr->ih_protect_tlv_size;
    eb50:	8963      	ldrh	r3, [r4, #10]
    eb52:	442b      	add	r3, r5
    eb54:	60f3      	str	r3, [r6, #12]
    it->tlv_end = off_ + it->hdr->ih_protect_tlv_size + info.it_tlv_tot;
    eb56:	8963      	ldrh	r3, [r4, #10]
    eb58:	442b      	add	r3, r5
    eb5a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    eb5e:	4413      	add	r3, r2
    eb60:	6173      	str	r3, [r6, #20]
    // position on first TLV
    it->tlv_off = off_ + sizeof(info);
    eb62:	3504      	adds	r5, #4
    eb64:	6135      	str	r5, [r6, #16]
    return 0;
}
    eb66:	4640      	mov	r0, r8
    eb68:	b003      	add	sp, #12
    eb6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        if (hdr->ih_protect_tlv_size != info.it_tlv_tot) {
    eb6e:	8963      	ldrh	r3, [r4, #10]
    eb70:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    eb74:	428b      	cmp	r3, r1
    eb76:	d117      	bne.n	eba8 <bootutil_tlv_iter_begin+0xb8>
        if (LOAD_IMAGE_DATA(hdr, fap, off_ + info.it_tlv_tot,
    eb78:	2304      	movs	r3, #4
    eb7a:	eb0d 0203 	add.w	r2, sp, r3
    eb7e:	4429      	add	r1, r5
    eb80:	4638      	mov	r0, r7
    eb82:	f7fe fbfd 	bl	d380 <flash_area_read>
    eb86:	2800      	cmp	r0, #0
    eb88:	d0d5      	beq.n	eb36 <bootutil_tlv_iter_begin+0x46>
            return -1;
    eb8a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    eb8e:	e7ea      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
        return -1;
    eb90:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    eb94:	e7e7      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
    eb96:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    eb9a:	e7e4      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
    eb9c:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    eba0:	e7e1      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
        return -1;
    eba2:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    eba6:	e7de      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
            return -1;
    eba8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    ebac:	e7db      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
        return -1;
    ebae:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    ebb2:	e7d8      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>
        return -1;
    ebb4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
    ebb8:	e7d5      	b.n	eb66 <bootutil_tlv_iter_begin+0x76>

0000ebba <bootutil_tlv_iter_next>:
                       uint16_t *type)
{
    struct image_tlv tlv;
    int rc;

    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    ebba:	2800      	cmp	r0, #0
    ebbc:	d04d      	beq.n	ec5a <bootutil_tlv_iter_next+0xa0>
{
    ebbe:	b5f0      	push	{r4, r5, r6, r7, lr}
    ebc0:	b083      	sub	sp, #12
    ebc2:	460f      	mov	r7, r1
    ebc4:	4616      	mov	r6, r2
    ebc6:	461d      	mov	r5, r3
    ebc8:	4604      	mov	r4, r0
    if (it == NULL || it->hdr == NULL || it->fap == NULL) {
    ebca:	6803      	ldr	r3, [r0, #0]
    ebcc:	2b00      	cmp	r3, #0
    ebce:	d048      	beq.n	ec62 <bootutil_tlv_iter_next+0xa8>
    ebd0:	6843      	ldr	r3, [r0, #4]
    ebd2:	bb0b      	cbnz	r3, ec18 <bootutil_tlv_iter_next+0x5e>
        return -1;
    ebd4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    ebd8:	e03a      	b.n	ec50 <bootutil_tlv_iter_next+0x96>
    while (it->tlv_off < it->tlv_end) {
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
            it->tlv_off += sizeof(struct image_tlv_info);
        }

        rc = LOAD_IMAGE_DATA(it->hdr, it->fap, it->tlv_off, &tlv, sizeof tlv);
    ebda:	2304      	movs	r3, #4
    ebdc:	eb0d 0203 	add.w	r2, sp, r3
    ebe0:	6921      	ldr	r1, [r4, #16]
    ebe2:	6860      	ldr	r0, [r4, #4]
    ebe4:	f7fe fbcc 	bl	d380 <flash_area_read>
        if (rc) {
    ebe8:	4601      	mov	r1, r0
    ebea:	2800      	cmp	r0, #0
    ebec:	d13c      	bne.n	ec68 <bootutil_tlv_iter_next+0xae>
            return -1;
        }

        /* No more TLVs in the protected area */
        if (it->prot && it->tlv_off >= it->prot_end) {
    ebee:	7aa3      	ldrb	r3, [r4, #10]
    ebf0:	b11b      	cbz	r3, ebfa <bootutil_tlv_iter_next+0x40>
    ebf2:	6922      	ldr	r2, [r4, #16]
    ebf4:	68e3      	ldr	r3, [r4, #12]
    ebf6:	429a      	cmp	r2, r3
    ebf8:	d239      	bcs.n	ec6e <bootutil_tlv_iter_next+0xb4>
            return 1;
        }

        if (it->type == IMAGE_TLV_ANY || tlv.it_type == it->type) {
    ebfa:	8923      	ldrh	r3, [r4, #8]
    ebfc:	f64f 72ff 	movw	r2, #65535	; 0xffff
    ec00:	4293      	cmp	r3, r2
    ec02:	d017      	beq.n	ec34 <bootutil_tlv_iter_next+0x7a>
    ec04:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    ec08:	4293      	cmp	r3, r2
    ec0a:	d013      	beq.n	ec34 <bootutil_tlv_iter_next+0x7a>
            *len = tlv.it_len;
            it->tlv_off += sizeof(tlv) + tlv.it_len;
            return 0;
        }

        it->tlv_off += sizeof(tlv) + tlv.it_len;
    ec0c:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    ec10:	6923      	ldr	r3, [r4, #16]
    ec12:	4418      	add	r0, r3
    ec14:	3004      	adds	r0, #4
    ec16:	6120      	str	r0, [r4, #16]
    while (it->tlv_off < it->tlv_end) {
    ec18:	6920      	ldr	r0, [r4, #16]
    ec1a:	6963      	ldr	r3, [r4, #20]
    ec1c:	4298      	cmp	r0, r3
    ec1e:	d21a      	bcs.n	ec56 <bootutil_tlv_iter_next+0x9c>
        if (it->hdr->ih_protect_tlv_size > 0 && it->tlv_off == it->prot_end) {
    ec20:	6823      	ldr	r3, [r4, #0]
    ec22:	895b      	ldrh	r3, [r3, #10]
    ec24:	2b00      	cmp	r3, #0
    ec26:	d0d8      	beq.n	ebda <bootutil_tlv_iter_next+0x20>
    ec28:	68e3      	ldr	r3, [r4, #12]
    ec2a:	4283      	cmp	r3, r0
    ec2c:	d1d5      	bne.n	ebda <bootutil_tlv_iter_next+0x20>
            it->tlv_off += sizeof(struct image_tlv_info);
    ec2e:	3004      	adds	r0, #4
    ec30:	6120      	str	r0, [r4, #16]
    ec32:	e7d2      	b.n	ebda <bootutil_tlv_iter_next+0x20>
            if (type != NULL) {
    ec34:	b115      	cbz	r5, ec3c <bootutil_tlv_iter_next+0x82>
                *type = tlv.it_type;
    ec36:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    ec3a:	802b      	strh	r3, [r5, #0]
            *off = it->tlv_off + sizeof(tlv);
    ec3c:	6923      	ldr	r3, [r4, #16]
    ec3e:	3304      	adds	r3, #4
    ec40:	603b      	str	r3, [r7, #0]
            *len = tlv.it_len;
    ec42:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    ec46:	8033      	strh	r3, [r6, #0]
            it->tlv_off += sizeof(tlv) + tlv.it_len;
    ec48:	6922      	ldr	r2, [r4, #16]
    ec4a:	4413      	add	r3, r2
    ec4c:	3304      	adds	r3, #4
    ec4e:	6123      	str	r3, [r4, #16]
    }

    return 1;
}
    ec50:	4608      	mov	r0, r1
    ec52:	b003      	add	sp, #12
    ec54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return 1;
    ec56:	2101      	movs	r1, #1
    ec58:	e7fa      	b.n	ec50 <bootutil_tlv_iter_next+0x96>
        return -1;
    ec5a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
}
    ec5e:	4608      	mov	r0, r1
    ec60:	4770      	bx	lr
        return -1;
    ec62:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    ec66:	e7f3      	b.n	ec50 <bootutil_tlv_iter_next+0x96>
            return -1;
    ec68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    ec6c:	e7f0      	b.n	ec50 <bootutil_tlv_iter_next+0x96>
            return 1;
    ec6e:	2101      	movs	r1, #1
    ec70:	e7ee      	b.n	ec50 <bootutil_tlv_iter_next+0x96>

0000ec72 <flash_area_id_from_multi_image_slot>:
#include <flash_map/flash_map.h>
#include <flash_map_backend/flash_map_backend.h>

int flash_area_id_from_multi_image_slot(int image_index, int slot)
{
    switch (slot) {
    ec72:	b119      	cbz	r1, ec7c <flash_area_id_from_multi_image_slot+0xa>
    ec74:	2901      	cmp	r1, #1
    ec76:	d103      	bne.n	ec80 <flash_area_id_from_multi_image_slot+0xe>
    case 0: return FLASH_AREA_IMAGE_PRIMARY(image_index);
    case 1: return FLASH_AREA_IMAGE_SECONDARY(image_index);
    ec78:	2002      	movs	r0, #2
    ec7a:	4770      	bx	lr
    switch (slot) {
    ec7c:	2001      	movs	r0, #1
    ec7e:	4770      	bx	lr
#if MCUBOOT_SWAP_USING_SCRATCH
    case 2: return FLASH_AREA_IMAGE_SCRATCH;
#endif
    }
    return 255;
    ec80:	20ff      	movs	r0, #255	; 0xff
}
    ec82:	4770      	bx	lr

0000ec84 <mbedtls_sha256_init>:
    (b)[(i) + 3] = (unsigned char) ( (n)       );       \
} while( 0 )
#endif

void mbedtls_sha256_init( mbedtls_sha256_context *ctx )
{
    ec84:	b508      	push	{r3, lr}
    SHA256_VALIDATE( ctx != NULL );

    memset( ctx, 0, sizeof( mbedtls_sha256_context ) );
    ec86:	226c      	movs	r2, #108	; 0x6c
    ec88:	2100      	movs	r1, #0
    ec8a:	f7fe fa76 	bl	d17a <memset>
}
    ec8e:	bd08      	pop	{r3, pc}

0000ec90 <mbedtls_sha256_starts_ret>:
int mbedtls_sha256_starts_ret( mbedtls_sha256_context *ctx, int is224 )
{
    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( is224 == 0 || is224 == 1 );

    ctx->total[0] = 0;
    ec90:	2300      	movs	r3, #0
    ec92:	6003      	str	r3, [r0, #0]
    ctx->total[1] = 0;
    ec94:	6043      	str	r3, [r0, #4]

    if( is224 == 0 )
    ec96:	460b      	mov	r3, r1
    ec98:	b9b9      	cbnz	r1, ecca <mbedtls_sha256_starts_ret+0x3a>
    {
        /* SHA-256 */
        ctx->state[0] = 0x6A09E667;
    ec9a:	4a19      	ldr	r2, [pc, #100]	; (ed00 <mbedtls_sha256_starts_ret+0x70>)
    ec9c:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0xBB67AE85;
    ec9e:	4a19      	ldr	r2, [pc, #100]	; (ed04 <mbedtls_sha256_starts_ret+0x74>)
    eca0:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3C6EF372;
    eca2:	4a19      	ldr	r2, [pc, #100]	; (ed08 <mbedtls_sha256_starts_ret+0x78>)
    eca4:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xA54FF53A;
    eca6:	4a19      	ldr	r2, [pc, #100]	; (ed0c <mbedtls_sha256_starts_ret+0x7c>)
    eca8:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0x510E527F;
    ecaa:	4a19      	ldr	r2, [pc, #100]	; (ed10 <mbedtls_sha256_starts_ret+0x80>)
    ecac:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x9B05688C;
    ecae:	4a19      	ldr	r2, [pc, #100]	; (ed14 <mbedtls_sha256_starts_ret+0x84>)
    ecb0:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x1F83D9AB;
    ecb2:	4a19      	ldr	r2, [pc, #100]	; (ed18 <mbedtls_sha256_starts_ret+0x88>)
    ecb4:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0x5BE0CD19;
    ecb6:	f102 5274 	add.w	r2, r2, #1023410176	; 0x3d000000
    ecba:	f5a2 0223 	sub.w	r2, r2, #10682368	; 0xa30000
    ecbe:	f6a2 4292 	subw	r2, r2, #3218	; 0xc92
    ecc2:	6242      	str	r2, [r0, #36]	; 0x24
        ctx->state[5] = 0x68581511;
        ctx->state[6] = 0x64F98FA7;
        ctx->state[7] = 0xBEFA4FA4;
    }

    ctx->is224 = is224;
    ecc4:	6683      	str	r3, [r0, #104]	; 0x68

    return( 0 );
}
    ecc6:	2000      	movs	r0, #0
    ecc8:	4770      	bx	lr
        ctx->state[0] = 0xC1059ED8;
    ecca:	4a14      	ldr	r2, [pc, #80]	; (ed1c <mbedtls_sha256_starts_ret+0x8c>)
    eccc:	6082      	str	r2, [r0, #8]
        ctx->state[1] = 0x367CD507;
    ecce:	4a14      	ldr	r2, [pc, #80]	; (ed20 <mbedtls_sha256_starts_ret+0x90>)
    ecd0:	60c2      	str	r2, [r0, #12]
        ctx->state[2] = 0x3070DD17;
    ecd2:	f102 4279 	add.w	r2, r2, #4177526784	; 0xf9000000
    ecd6:	f502 0274 	add.w	r2, r2, #15990784	; 0xf40000
    ecda:	f502 6201 	add.w	r2, r2, #2064	; 0x810
    ecde:	6102      	str	r2, [r0, #16]
        ctx->state[3] = 0xF70E5939;
    ece0:	4a10      	ldr	r2, [pc, #64]	; (ed24 <mbedtls_sha256_starts_ret+0x94>)
    ece2:	6142      	str	r2, [r0, #20]
        ctx->state[4] = 0xFFC00B31;
    ece4:	4a10      	ldr	r2, [pc, #64]	; (ed28 <mbedtls_sha256_starts_ret+0x98>)
    ece6:	6182      	str	r2, [r0, #24]
        ctx->state[5] = 0x68581511;
    ece8:	f102 42d1 	add.w	r2, r2, #1753219072	; 0x68800000
    ecec:	f502 12c0 	add.w	r2, r2, #1572864	; 0x180000
    ecf0:	f502 621e 	add.w	r2, r2, #2528	; 0x9e0
    ecf4:	61c2      	str	r2, [r0, #28]
        ctx->state[6] = 0x64F98FA7;
    ecf6:	4a0d      	ldr	r2, [pc, #52]	; (ed2c <mbedtls_sha256_starts_ret+0x9c>)
    ecf8:	6202      	str	r2, [r0, #32]
        ctx->state[7] = 0xBEFA4FA4;
    ecfa:	4a0d      	ldr	r2, [pc, #52]	; (ed30 <mbedtls_sha256_starts_ret+0xa0>)
    ecfc:	6242      	str	r2, [r0, #36]	; 0x24
    ecfe:	e7e1      	b.n	ecc4 <mbedtls_sha256_starts_ret+0x34>
    ed00:	6a09e667 	.word	0x6a09e667
    ed04:	bb67ae85 	.word	0xbb67ae85
    ed08:	3c6ef372 	.word	0x3c6ef372
    ed0c:	a54ff53a 	.word	0xa54ff53a
    ed10:	510e527f 	.word	0x510e527f
    ed14:	9b05688c 	.word	0x9b05688c
    ed18:	1f83d9ab 	.word	0x1f83d9ab
    ed1c:	c1059ed8 	.word	0xc1059ed8
    ed20:	367cd507 	.word	0x367cd507
    ed24:	f70e5939 	.word	0xf70e5939
    ed28:	ffc00b31 	.word	0xffc00b31
    ed2c:	64f98fa7 	.word	0x64f98fa7
    ed30:	befa4fa4 	.word	0xbefa4fa4

0000ed34 <mbedtls_internal_sha256_process>:
        (d) += local.temp1; (h) = local.temp1 + local.temp2;        \
    } while( 0 )

int mbedtls_internal_sha256_process( mbedtls_sha256_context *ctx,
                                const unsigned char data[64] )
{
    ed34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ed38:	b0ca      	sub	sp, #296	; 0x128
    unsigned int i;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( (const unsigned char *)data != NULL );

    for( i = 0; i < 8; i++ )
    ed3a:	2300      	movs	r3, #0
    ed3c:	e007      	b.n	ed4e <mbedtls_internal_sha256_process+0x1a>
        local.A[i] = ctx->state[i];
    ed3e:	1c9a      	adds	r2, r3, #2
    ed40:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
    ed44:	f103 0242 	add.w	r2, r3, #66	; 0x42
    ed48:	f84d 4022 	str.w	r4, [sp, r2, lsl #2]
    for( i = 0; i < 8; i++ )
    ed4c:	3301      	adds	r3, #1
    ed4e:	2b07      	cmp	r3, #7
    ed50:	d9f5      	bls.n	ed3e <mbedtls_internal_sha256_process+0xa>

#if defined(MBEDTLS_SHA256_SMALLER)
    for( i = 0; i < 64; i++ )
    ed52:	2200      	movs	r2, #0
    ed54:	e04e      	b.n	edf4 <mbedtls_internal_sha256_process+0xc0>
    {
        if( i < 16 )
            GET_UINT32_BE( local.W[i], data, 4 * i );
    ed56:	f811 5022 	ldrb.w	r5, [r1, r2, lsl #2]
    ed5a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    ed5e:	7863      	ldrb	r3, [r4, #1]
    ed60:	041b      	lsls	r3, r3, #16
    ed62:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
    ed66:	78a5      	ldrb	r5, [r4, #2]
    ed68:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    ed6c:	78e4      	ldrb	r4, [r4, #3]
    ed6e:	4323      	orrs	r3, r4
    ed70:	1c94      	adds	r4, r2, #2
    ed72:	f84d 3024 	str.w	r3, [sp, r4, lsl #2]
        else
            R( i );

        P( local.A[0], local.A[1], local.A[2], local.A[3], local.A[4],
    ed76:	9b49      	ldr	r3, [sp, #292]	; 0x124
    ed78:	9c46      	ldr	r4, [sp, #280]	; 0x118
    ed7a:	ea4f 25f4 	mov.w	r5, r4, ror #11
    ed7e:	ea85 15b4 	eor.w	r5, r5, r4, ror #6
    ed82:	ea85 6574 	eor.w	r5, r5, r4, ror #25
    ed86:	442b      	add	r3, r5
    ed88:	9e48      	ldr	r6, [sp, #288]	; 0x120
    ed8a:	9f47      	ldr	r7, [sp, #284]	; 0x11c
    ed8c:	ea86 0507 	eor.w	r5, r6, r7
    ed90:	4025      	ands	r5, r4
    ed92:	4075      	eors	r5, r6
    ed94:	442b      	add	r3, r5
    ed96:	4d35      	ldr	r5, [pc, #212]	; (ee6c <mbedtls_internal_sha256_process+0x138>)
    ed98:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
    ed9c:	442b      	add	r3, r5
    ed9e:	1c95      	adds	r5, r2, #2
    eda0:	f85d 5025 	ldr.w	r5, [sp, r5, lsl #2]
    eda4:	442b      	add	r3, r5
    eda6:	f8dd e108 	ldr.w	lr, [sp, #264]	; 0x108
    edaa:	ea4f 3c7e 	mov.w	ip, lr, ror #13
    edae:	ea8c 0cbe 	eor.w	ip, ip, lr, ror #2
    edb2:	ea8c 5cbe 	eor.w	ip, ip, lr, ror #22
    edb6:	f8dd 810c 	ldr.w	r8, [sp, #268]	; 0x10c
    edba:	ea0e 0508 	and.w	r5, lr, r8
    edbe:	f8dd 9110 	ldr.w	r9, [sp, #272]	; 0x110
    edc2:	ea4e 0a08 	orr.w	sl, lr, r8
    edc6:	ea09 0a0a 	and.w	sl, r9, sl
    edca:	ea45 050a 	orr.w	r5, r5, sl
    edce:	44ac      	add	ip, r5
    edd0:	f8cd c004 	str.w	ip, [sp, #4]
    edd4:	9d45      	ldr	r5, [sp, #276]	; 0x114
    edd6:	441d      	add	r5, r3
    edd8:	4463      	add	r3, ip
           local.A[5], local.A[6], local.A[7], local.W[i], K[i] );

        local.temp1 = local.A[7]; local.A[7] = local.A[6];
    edda:	9300      	str	r3, [sp, #0]
    eddc:	9649      	str	r6, [sp, #292]	; 0x124
        local.A[6] = local.A[5]; local.A[5] = local.A[4];
    edde:	9748      	str	r7, [sp, #288]	; 0x120
    ede0:	9447      	str	r4, [sp, #284]	; 0x11c
        local.A[4] = local.A[3]; local.A[3] = local.A[2];
    ede2:	9546      	str	r5, [sp, #280]	; 0x118
    ede4:	f8cd 9114 	str.w	r9, [sp, #276]	; 0x114
        local.A[2] = local.A[1]; local.A[1] = local.A[0];
    ede8:	f8cd 8110 	str.w	r8, [sp, #272]	; 0x110
    edec:	f8cd e10c 	str.w	lr, [sp, #268]	; 0x10c
        local.A[0] = local.temp1;
    edf0:	9342      	str	r3, [sp, #264]	; 0x108
    for( i = 0; i < 64; i++ )
    edf2:	3201      	adds	r2, #1
    edf4:	2a3f      	cmp	r2, #63	; 0x3f
    edf6:	d821      	bhi.n	ee3c <mbedtls_internal_sha256_process+0x108>
        if( i < 16 )
    edf8:	2a0f      	cmp	r2, #15
    edfa:	d9ac      	bls.n	ed56 <mbedtls_internal_sha256_process+0x22>
            R( i );
    edfc:	f85d 4022 	ldr.w	r4, [sp, r2, lsl #2]
    ee00:	ea4f 43f4 	mov.w	r3, r4, ror #19
    ee04:	ea83 4374 	eor.w	r3, r3, r4, ror #17
    ee08:	ea83 2394 	eor.w	r3, r3, r4, lsr #10
    ee0c:	1f54      	subs	r4, r2, #5
    ee0e:	f85d 4024 	ldr.w	r4, [sp, r4, lsl #2]
    ee12:	4423      	add	r3, r4
    ee14:	f1a2 040d 	sub.w	r4, r2, #13
    ee18:	f85d 5024 	ldr.w	r5, [sp, r4, lsl #2]
    ee1c:	ea4f 44b5 	mov.w	r4, r5, ror #18
    ee20:	ea84 14f5 	eor.w	r4, r4, r5, ror #7
    ee24:	ea84 04d5 	eor.w	r4, r4, r5, lsr #3
    ee28:	4423      	add	r3, r4
    ee2a:	f1a2 040e 	sub.w	r4, r2, #14
    ee2e:	f85d 4024 	ldr.w	r4, [sp, r4, lsl #2]
    ee32:	4423      	add	r3, r4
    ee34:	1c94      	adds	r4, r2, #2
    ee36:	f84d 3024 	str.w	r3, [sp, r4, lsl #2]
    ee3a:	e79c      	b.n	ed76 <mbedtls_internal_sha256_process+0x42>
        P( local.A[1], local.A[2], local.A[3], local.A[4], local.A[5],
           local.A[6], local.A[7], local.A[0], R(i+7), K[i+7] );
    }
#endif /* MBEDTLS_SHA256_SMALLER */

    for( i = 0; i < 8; i++ )
    ee3c:	2300      	movs	r3, #0
    ee3e:	e00a      	b.n	ee56 <mbedtls_internal_sha256_process+0x122>
        ctx->state[i] += local.A[i];
    ee40:	f103 0242 	add.w	r2, r3, #66	; 0x42
    ee44:	f85d 4022 	ldr.w	r4, [sp, r2, lsl #2]
    ee48:	1c99      	adds	r1, r3, #2
    ee4a:	f850 2021 	ldr.w	r2, [r0, r1, lsl #2]
    ee4e:	4422      	add	r2, r4
    ee50:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
    for( i = 0; i < 8; i++ )
    ee54:	3301      	adds	r3, #1
    ee56:	2b07      	cmp	r3, #7
    ee58:	d9f2      	bls.n	ee40 <mbedtls_internal_sha256_process+0x10c>

    /* Zeroise buffers and variables to clear sensitive data from memory. */
    mbedtls_platform_zeroize( &local, sizeof( local ) );
    ee5a:	f44f 7194 	mov.w	r1, #296	; 0x128
    ee5e:	4668      	mov	r0, sp
    ee60:	f000 f8ea 	bl	f038 <mbedtls_platform_zeroize>

    return( 0 );
}
    ee64:	2000      	movs	r0, #0
    ee66:	b04a      	add	sp, #296	; 0x128
    ee68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    ee6c:	000105e8 	.word	0x000105e8

0000ee70 <mbedtls_sha256_update_ret>:
 * SHA-256 process buffer
 */
int mbedtls_sha256_update_ret( mbedtls_sha256_context *ctx,
                               const unsigned char *input,
                               size_t ilen )
{
    ee70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    uint32_t left;

    SHA256_VALIDATE_RET( ctx != NULL );
    SHA256_VALIDATE_RET( ilen == 0 || input != NULL );

    if( ilen == 0 )
    ee74:	b3da      	cbz	r2, eeee <mbedtls_sha256_update_ret+0x7e>
    ee76:	4606      	mov	r6, r0
    ee78:	460d      	mov	r5, r1
    ee7a:	4614      	mov	r4, r2
        return( 0 );

    left = ctx->total[0] & 0x3F;
    ee7c:	6803      	ldr	r3, [r0, #0]
    ee7e:	f003 073f 	and.w	r7, r3, #63	; 0x3f
    fill = 64 - left;
    ee82:	f1c7 0840 	rsb	r8, r7, #64	; 0x40

    ctx->total[0] += (uint32_t) ilen;
    ee86:	4413      	add	r3, r2
    ee88:	6003      	str	r3, [r0, #0]
    ctx->total[0] &= 0xFFFFFFFF;

    if( ctx->total[0] < (uint32_t) ilen )
    ee8a:	4293      	cmp	r3, r2
    ee8c:	d202      	bcs.n	ee94 <mbedtls_sha256_update_ret+0x24>
        ctx->total[1]++;
    ee8e:	6843      	ldr	r3, [r0, #4]
    ee90:	3301      	adds	r3, #1
    ee92:	6043      	str	r3, [r0, #4]

    if( left && ilen >= fill )
    ee94:	b10f      	cbz	r7, ee9a <mbedtls_sha256_update_ret+0x2a>
    ee96:	4544      	cmp	r4, r8
    ee98:	d20a      	bcs.n	eeb0 <mbedtls_sha256_update_ret+0x40>
        input += fill;
        ilen  -= fill;
        left = 0;
    }

    while( ilen >= 64 )
    ee9a:	2c3f      	cmp	r4, #63	; 0x3f
    ee9c:	d91b      	bls.n	eed6 <mbedtls_sha256_update_ret+0x66>
    {
        if( ( ret = mbedtls_internal_sha256_process( ctx, input ) ) != 0 )
    ee9e:	4629      	mov	r1, r5
    eea0:	4630      	mov	r0, r6
    eea2:	f7ff ff47 	bl	ed34 <mbedtls_internal_sha256_process>
    eea6:	4603      	mov	r3, r0
    eea8:	bb10      	cbnz	r0, eef0 <mbedtls_sha256_update_ret+0x80>
            return( ret );

        input += 64;
    eeaa:	3540      	adds	r5, #64	; 0x40
        ilen  -= 64;
    eeac:	3c40      	subs	r4, #64	; 0x40
    eeae:	e7f4      	b.n	ee9a <mbedtls_sha256_update_ret+0x2a>
        memcpy( (void *) (ctx->buffer + left), input, fill );
    eeb0:	f106 0928 	add.w	r9, r6, #40	; 0x28
    eeb4:	4642      	mov	r2, r8
    eeb6:	4629      	mov	r1, r5
    eeb8:	eb09 0007 	add.w	r0, r9, r7
    eebc:	f7fe f950 	bl	d160 <memcpy>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    eec0:	4649      	mov	r1, r9
    eec2:	4630      	mov	r0, r6
    eec4:	f7ff ff36 	bl	ed34 <mbedtls_internal_sha256_process>
    eec8:	4603      	mov	r3, r0
    eeca:	b988      	cbnz	r0, eef0 <mbedtls_sha256_update_ret+0x80>
        input += fill;
    eecc:	4445      	add	r5, r8
        ilen  -= fill;
    eece:	3f40      	subs	r7, #64	; 0x40
    eed0:	443c      	add	r4, r7
        left = 0;
    eed2:	2700      	movs	r7, #0
    eed4:	e7e1      	b.n	ee9a <mbedtls_sha256_update_ret+0x2a>
    }

    if( ilen > 0 )
    eed6:	b90c      	cbnz	r4, eedc <mbedtls_sha256_update_ret+0x6c>
        memcpy( (void *) (ctx->buffer + left), input, ilen );

    return( 0 );
    eed8:	2300      	movs	r3, #0
    eeda:	e009      	b.n	eef0 <mbedtls_sha256_update_ret+0x80>
        memcpy( (void *) (ctx->buffer + left), input, ilen );
    eedc:	f106 0028 	add.w	r0, r6, #40	; 0x28
    eee0:	4622      	mov	r2, r4
    eee2:	4629      	mov	r1, r5
    eee4:	4438      	add	r0, r7
    eee6:	f7fe f93b 	bl	d160 <memcpy>
    return( 0 );
    eeea:	2300      	movs	r3, #0
    eeec:	e000      	b.n	eef0 <mbedtls_sha256_update_ret+0x80>
        return( 0 );
    eeee:	2300      	movs	r3, #0
}
    eef0:	4618      	mov	r0, r3
    eef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0000eef6 <mbedtls_sha256_finish_ret>:
/*
 * SHA-256 final digest
 */
int mbedtls_sha256_finish_ret( mbedtls_sha256_context *ctx,
                               unsigned char output[32] )
{
    eef6:	b570      	push	{r4, r5, r6, lr}
    eef8:	4604      	mov	r4, r0
    eefa:	460d      	mov	r5, r1
    SHA256_VALIDATE_RET( (unsigned char *)output != NULL );

    /*
     * Add padding: 0x80 then 0x00 until 8 bytes remain for the length
     */
    used = ctx->total[0] & 0x3F;
    eefc:	6803      	ldr	r3, [r0, #0]
    eefe:	f003 033f 	and.w	r3, r3, #63	; 0x3f

    ctx->buffer[used++] = 0x80;
    ef02:	1c58      	adds	r0, r3, #1
    ef04:	4423      	add	r3, r4
    ef06:	2280      	movs	r2, #128	; 0x80
    ef08:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( used <= 56 )
    ef0c:	2838      	cmp	r0, #56	; 0x38
    ef0e:	d87c      	bhi.n	f00a <mbedtls_sha256_finish_ret+0x114>
    {
        /* Enough room for padding + length in current block */
        memset( ctx->buffer + used, 0, 56 - used );
    ef10:	f104 0328 	add.w	r3, r4, #40	; 0x28
    ef14:	f1c0 0238 	rsb	r2, r0, #56	; 0x38
    ef18:	2100      	movs	r1, #0
    ef1a:	4418      	add	r0, r3
    ef1c:	f7fe f92d 	bl	d17a <memset>
    }

    /*
     * Add message length
     */
    high = ( ctx->total[0] >> 29 )
    ef20:	6822      	ldr	r2, [r4, #0]
         | ( ctx->total[1] <<  3 );
    ef22:	6863      	ldr	r3, [r4, #4]
    ef24:	00db      	lsls	r3, r3, #3
    high = ( ctx->total[0] >> 29 )
    ef26:	ea43 7052 	orr.w	r0, r3, r2, lsr #29
    low  = ( ctx->total[0] <<  3 );
    ef2a:	00d1      	lsls	r1, r2, #3

    PUT_UINT32_BE( high, ctx->buffer, 56 );
    ef2c:	0e1e      	lsrs	r6, r3, #24
    ef2e:	f884 6060 	strb.w	r6, [r4, #96]	; 0x60
    ef32:	f3c3 4607 	ubfx	r6, r3, #16, #8
    ef36:	f884 6061 	strb.w	r6, [r4, #97]	; 0x61
    ef3a:	f3c3 2307 	ubfx	r3, r3, #8, #8
    ef3e:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
    ef42:	f884 0063 	strb.w	r0, [r4, #99]	; 0x63
    PUT_UINT32_BE( low,  ctx->buffer, 60 );
    ef46:	f3c2 5347 	ubfx	r3, r2, #21, #8
    ef4a:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
    ef4e:	f3c2 3347 	ubfx	r3, r2, #13, #8
    ef52:	f884 3065 	strb.w	r3, [r4, #101]	; 0x65
    ef56:	f3c2 1247 	ubfx	r2, r2, #5, #8
    ef5a:	f884 2066 	strb.w	r2, [r4, #102]	; 0x66
    ef5e:	f884 1067 	strb.w	r1, [r4, #103]	; 0x67

    if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    ef62:	f104 0128 	add.w	r1, r4, #40	; 0x28
    ef66:	4620      	mov	r0, r4
    ef68:	f7ff fee4 	bl	ed34 <mbedtls_internal_sha256_process>
    ef6c:	4603      	mov	r3, r0
    ef6e:	2800      	cmp	r0, #0
    ef70:	d159      	bne.n	f026 <mbedtls_sha256_finish_ret+0x130>
        return( ret );

    /*
     * Output final state
     */
    PUT_UINT32_BE( ctx->state[0], output,  0 );
    ef72:	7ae2      	ldrb	r2, [r4, #11]
    ef74:	702a      	strb	r2, [r5, #0]
    ef76:	7aa2      	ldrb	r2, [r4, #10]
    ef78:	706a      	strb	r2, [r5, #1]
    ef7a:	7a62      	ldrb	r2, [r4, #9]
    ef7c:	70aa      	strb	r2, [r5, #2]
    ef7e:	7a22      	ldrb	r2, [r4, #8]
    ef80:	70ea      	strb	r2, [r5, #3]
    PUT_UINT32_BE( ctx->state[1], output,  4 );
    ef82:	7be2      	ldrb	r2, [r4, #15]
    ef84:	712a      	strb	r2, [r5, #4]
    ef86:	7ba2      	ldrb	r2, [r4, #14]
    ef88:	716a      	strb	r2, [r5, #5]
    ef8a:	7b62      	ldrb	r2, [r4, #13]
    ef8c:	71aa      	strb	r2, [r5, #6]
    ef8e:	7b22      	ldrb	r2, [r4, #12]
    ef90:	71ea      	strb	r2, [r5, #7]
    PUT_UINT32_BE( ctx->state[2], output,  8 );
    ef92:	7ce2      	ldrb	r2, [r4, #19]
    ef94:	722a      	strb	r2, [r5, #8]
    ef96:	7ca2      	ldrb	r2, [r4, #18]
    ef98:	726a      	strb	r2, [r5, #9]
    ef9a:	7c62      	ldrb	r2, [r4, #17]
    ef9c:	72aa      	strb	r2, [r5, #10]
    ef9e:	7c22      	ldrb	r2, [r4, #16]
    efa0:	72ea      	strb	r2, [r5, #11]
    PUT_UINT32_BE( ctx->state[3], output, 12 );
    efa2:	7de2      	ldrb	r2, [r4, #23]
    efa4:	732a      	strb	r2, [r5, #12]
    efa6:	7da2      	ldrb	r2, [r4, #22]
    efa8:	736a      	strb	r2, [r5, #13]
    efaa:	7d62      	ldrb	r2, [r4, #21]
    efac:	73aa      	strb	r2, [r5, #14]
    efae:	7d22      	ldrb	r2, [r4, #20]
    efb0:	73ea      	strb	r2, [r5, #15]
    PUT_UINT32_BE( ctx->state[4], output, 16 );
    efb2:	7ee2      	ldrb	r2, [r4, #27]
    efb4:	742a      	strb	r2, [r5, #16]
    efb6:	7ea2      	ldrb	r2, [r4, #26]
    efb8:	746a      	strb	r2, [r5, #17]
    efba:	7e62      	ldrb	r2, [r4, #25]
    efbc:	74aa      	strb	r2, [r5, #18]
    efbe:	7e22      	ldrb	r2, [r4, #24]
    efc0:	74ea      	strb	r2, [r5, #19]
    PUT_UINT32_BE( ctx->state[5], output, 20 );
    efc2:	7fe2      	ldrb	r2, [r4, #31]
    efc4:	752a      	strb	r2, [r5, #20]
    efc6:	7fa2      	ldrb	r2, [r4, #30]
    efc8:	756a      	strb	r2, [r5, #21]
    efca:	7f62      	ldrb	r2, [r4, #29]
    efcc:	75aa      	strb	r2, [r5, #22]
    efce:	7f22      	ldrb	r2, [r4, #28]
    efd0:	75ea      	strb	r2, [r5, #23]
    PUT_UINT32_BE( ctx->state[6], output, 24 );
    efd2:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
    efd6:	762a      	strb	r2, [r5, #24]
    efd8:	f894 2022 	ldrb.w	r2, [r4, #34]	; 0x22
    efdc:	766a      	strb	r2, [r5, #25]
    efde:	f894 2021 	ldrb.w	r2, [r4, #33]	; 0x21
    efe2:	76aa      	strb	r2, [r5, #26]
    efe4:	f894 2020 	ldrb.w	r2, [r4, #32]
    efe8:	76ea      	strb	r2, [r5, #27]

    if( ctx->is224 == 0 )
    efea:	6ea2      	ldr	r2, [r4, #104]	; 0x68
    efec:	b9da      	cbnz	r2, f026 <mbedtls_sha256_finish_ret+0x130>
        PUT_UINT32_BE( ctx->state[7], output, 28 );
    efee:	f894 3027 	ldrb.w	r3, [r4, #39]	; 0x27
    eff2:	772b      	strb	r3, [r5, #28]
    eff4:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
    eff8:	776b      	strb	r3, [r5, #29]
    effa:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
    effe:	77ab      	strb	r3, [r5, #30]
    f000:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
    f004:	77eb      	strb	r3, [r5, #31]

    return( 0 );
    f006:	4613      	mov	r3, r2
    f008:	e00d      	b.n	f026 <mbedtls_sha256_finish_ret+0x130>
        memset( ctx->buffer + used, 0, 64 - used );
    f00a:	f104 0628 	add.w	r6, r4, #40	; 0x28
    f00e:	f1c0 0240 	rsb	r2, r0, #64	; 0x40
    f012:	2100      	movs	r1, #0
    f014:	4430      	add	r0, r6
    f016:	f7fe f8b0 	bl	d17a <memset>
        if( ( ret = mbedtls_internal_sha256_process( ctx, ctx->buffer ) ) != 0 )
    f01a:	4631      	mov	r1, r6
    f01c:	4620      	mov	r0, r4
    f01e:	f7ff fe89 	bl	ed34 <mbedtls_internal_sha256_process>
    f022:	4603      	mov	r3, r0
    f024:	b108      	cbz	r0, f02a <mbedtls_sha256_finish_ret+0x134>
}
    f026:	4618      	mov	r0, r3
    f028:	bd70      	pop	{r4, r5, r6, pc}
        memset( ctx->buffer, 0, 56 );
    f02a:	2238      	movs	r2, #56	; 0x38
    f02c:	2100      	movs	r1, #0
    f02e:	4630      	mov	r0, r6
    f030:	f7fe f8a3 	bl	d17a <memset>
    f034:	e774      	b.n	ef20 <mbedtls_sha256_finish_ret+0x2a>
	...

0000f038 <mbedtls_platform_zeroize>:

void mbedtls_platform_zeroize( void *buf, size_t len )
{
    MBEDTLS_INTERNAL_VALIDATE( len == 0 || buf != NULL );

    if( len > 0 )
    f038:	b131      	cbz	r1, f048 <mbedtls_platform_zeroize+0x10>
{
    f03a:	b508      	push	{r3, lr}
    f03c:	460a      	mov	r2, r1
        memset_func( buf, 0, len );
    f03e:	4b03      	ldr	r3, [pc, #12]	; (f04c <mbedtls_platform_zeroize+0x14>)
    f040:	681b      	ldr	r3, [r3, #0]
    f042:	2100      	movs	r1, #0
    f044:	4798      	blx	r3
}
    f046:	bd08      	pop	{r3, pc}
    f048:	4770      	bx	lr
    f04a:	bf00      	nop
    f04c:	10000138 	.word	0x10000138

0000f050 <uart_hal_blocking_tx>:
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
}

static void
uart_hal_blocking_tx(struct uart_dev *dev, uint8_t byte)
{
    f050:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
    f052:	6b80      	ldr	r0, [r0, #56]	; 0x38
    f054:	b118      	cbz	r0, f05e <uart_hal_blocking_tx+0xe>

    hal_uart_blocking_tx(uart_hal_dev_get_id(dev), byte);
    f056:	3801      	subs	r0, #1
    f058:	f000 fb2c 	bl	f6b4 <hal_uart_blocking_tx>
}
    f05c:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
    f05e:	f7fd f947 	bl	c2f0 <hal_debugger_connected>
    f062:	b100      	cbz	r0, f066 <uart_hal_blocking_tx+0x16>
    f064:	be01      	bkpt	0x0001
    f066:	2300      	movs	r3, #0
    f068:	461a      	mov	r2, r3
    f06a:	4619      	mov	r1, r3
    f06c:	4618      	mov	r0, r3
    f06e:	f7fd ffb5 	bl	cfdc <__assert_func>

0000f072 <uart_hal_start_rx>:
{
    f072:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
    f074:	6b80      	ldr	r0, [r0, #56]	; 0x38
    f076:	b118      	cbz	r0, f080 <uart_hal_start_rx+0xe>
    hal_uart_start_rx(uart_hal_dev_get_id(dev));
    f078:	3801      	subs	r0, #1
    f07a:	f000 fae7 	bl	f64c <hal_uart_start_rx>
}
    f07e:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
    f080:	f7fd f936 	bl	c2f0 <hal_debugger_connected>
    f084:	b100      	cbz	r0, f088 <uart_hal_start_rx+0x16>
    f086:	be01      	bkpt	0x0001
    f088:	2300      	movs	r3, #0
    f08a:	461a      	mov	r2, r3
    f08c:	4619      	mov	r1, r3
    f08e:	4618      	mov	r0, r3
    f090:	f7fd ffa4 	bl	cfdc <__assert_func>

0000f094 <uart_hal_start_tx>:
{
    f094:	b508      	push	{r3, lr}
    assert(dev->ud_priv);
    f096:	6b80      	ldr	r0, [r0, #56]	; 0x38
    f098:	b118      	cbz	r0, f0a2 <uart_hal_start_tx+0xe>
    hal_uart_start_tx(uart_hal_dev_get_id(dev));
    f09a:	3801      	subs	r0, #1
    f09c:	f000 fa84 	bl	f5a8 <hal_uart_start_tx>
}
    f0a0:	bd08      	pop	{r3, pc}
    assert(dev->ud_priv);
    f0a2:	f7fd f925 	bl	c2f0 <hal_debugger_connected>
    f0a6:	b100      	cbz	r0, f0aa <uart_hal_start_tx+0x16>
    f0a8:	be01      	bkpt	0x0001
    f0aa:	2300      	movs	r3, #0
    f0ac:	461a      	mov	r2, r3
    f0ae:	4619      	mov	r1, r3
    f0b0:	4618      	mov	r0, r3
    f0b2:	f7fd ff93 	bl	cfdc <__assert_func>

0000f0b6 <uart_hal_resume>:
    return OS_OK;
}

static int
uart_hal_resume(struct os_dev *odev)
{
    f0b6:	b510      	push	{r4, lr}
    f0b8:	b082      	sub	sp, #8
    return (intptr_t)(dev->ud_priv) - 1;
    f0ba:	6b84      	ldr	r4, [r0, #56]	; 0x38
    struct uart_conf_port *ucp = &dev->ud_conf_port;
    int rc;

    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
                         ucp->uc_databits, ucp->uc_stopbits,
                         (enum hal_uart_parity)ucp->uc_parity,
    f0bc:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
                         (enum hal_uart_flow_ctl)ucp->uc_flow_ctl);
    f0c0:	f890 2037 	ldrb.w	r2, [r0, #55]	; 0x37
    rc = hal_uart_config(uart_hal_dev_get_id(dev), ucp->uc_speed,
    f0c4:	9201      	str	r2, [sp, #4]
    f0c6:	9300      	str	r3, [sp, #0]
    f0c8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
    f0cc:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
    f0d0:	6b01      	ldr	r1, [r0, #48]	; 0x30
    f0d2:	1e60      	subs	r0, r4, #1
    f0d4:	f000 fd52 	bl	fb7c <hal_uart_config>
    if (rc) {
    f0d8:	b908      	cbnz	r0, f0de <uart_hal_resume+0x28>
        return OS_EINVAL;
    }

    return OS_OK;
}
    f0da:	b002      	add	sp, #8
    f0dc:	bd10      	pop	{r4, pc}
        return OS_EINVAL;
    f0de:	2002      	movs	r0, #2
    f0e0:	e7fb      	b.n	f0da <uart_hal_resume+0x24>

0000f0e2 <uart_hal_suspend>:
{
    f0e2:	b570      	push	{r4, r5, r6, lr}
    f0e4:	4606      	mov	r6, r0
    f0e6:	460c      	mov	r4, r1
    f0e8:	4615      	mov	r5, r2
    if (OS_TIME_TICK_GT(suspend_at, os_time_get()) || !force) {
    f0ea:	f7fe f807 	bl	d0fc <os_time_get>
    f0ee:	1a24      	subs	r4, r4, r0
    f0f0:	2c00      	cmp	r4, #0
    f0f2:	dc06      	bgt.n	f102 <uart_hal_suspend+0x20>
    f0f4:	b13d      	cbz	r5, f106 <uart_hal_suspend+0x24>
    return (intptr_t)(dev->ud_priv) - 1;
    f0f6:	6bb0      	ldr	r0, [r6, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
    f0f8:	3801      	subs	r0, #1
    f0fa:	f000 fdd9 	bl	fcb0 <hal_uart_close>
    if (rc) {
    f0fe:	b920      	cbnz	r0, f10a <uart_hal_suspend+0x28>
}
    f100:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
    f102:	2002      	movs	r0, #2
    f104:	e7fc      	b.n	f100 <uart_hal_suspend+0x1e>
    f106:	2002      	movs	r0, #2
    f108:	e7fa      	b.n	f100 <uart_hal_suspend+0x1e>
        return OS_EINVAL;
    f10a:	2002      	movs	r0, #2
    f10c:	e7f8      	b.n	f100 <uart_hal_suspend+0x1e>

0000f10e <uart_hal_close>:
{
    f10e:	b508      	push	{r3, lr}
    return (intptr_t)(dev->ud_priv) - 1;
    f110:	6b80      	ldr	r0, [r0, #56]	; 0x38
    rc = hal_uart_close(uart_hal_dev_get_id(dev));
    f112:	3801      	subs	r0, #1
    f114:	f000 fdcc 	bl	fcb0 <hal_uart_close>
    if (rc) {
    f118:	b900      	cbnz	r0, f11c <uart_hal_close+0xe>
}
    f11a:	bd08      	pop	{r3, pc}
        return OS_EINVAL;
    f11c:	2002      	movs	r0, #2
    f11e:	e7fc      	b.n	f11a <uart_hal_close+0xc>

0000f120 <uart_hal_open>:
{
    f120:	b550      	push	{r4, r6, lr}
    f122:	b083      	sub	sp, #12
    f124:	4606      	mov	r6, r0
    assert(dev->ud_priv);
    f126:	6b80      	ldr	r0, [r0, #56]	; 0x38
    f128:	2800      	cmp	r0, #0
    f12a:	d02b      	beq.n	f184 <uart_hal_open+0x64>
    f12c:	4614      	mov	r4, r2
    if (!uc) {
    f12e:	2a00      	cmp	r2, #0
    f130:	d032      	beq.n	f198 <uart_hal_open+0x78>
    if (odev->od_flags & OS_DEV_F_STATUS_OPEN) {
    f132:	7ef3      	ldrb	r3, [r6, #27]
    f134:	f013 0f02 	tst.w	r3, #2
    f138:	d130      	bne.n	f19c <uart_hal_open+0x7c>
    dev->ud_conf_port.uc_databits = uc->uc_databits;
    f13a:	7913      	ldrb	r3, [r2, #4]
    f13c:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
    dev->ud_conf_port.uc_flow_ctl = uc->uc_flow_ctl;
    f140:	79d3      	ldrb	r3, [r2, #7]
    f142:	f886 3037 	strb.w	r3, [r6, #55]	; 0x37
    dev->ud_conf_port.uc_parity = uc->uc_parity;
    f146:	7993      	ldrb	r3, [r2, #6]
    f148:	f886 3036 	strb.w	r3, [r6, #54]	; 0x36
    dev->ud_conf_port.uc_speed = uc->uc_speed;
    f14c:	6813      	ldr	r3, [r2, #0]
    f14e:	6333      	str	r3, [r6, #48]	; 0x30
    dev->ud_conf_port.uc_stopbits = uc->uc_stopbits;
    f150:	7953      	ldrb	r3, [r2, #5]
    f152:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
    rc = hal_uart_init_cbs(uart_hal_dev_get_id(dev), uc->uc_tx_char, uc->uc_tx_done,
    f156:	6953      	ldr	r3, [r2, #20]
    f158:	9300      	str	r3, [sp, #0]
    f15a:	68d3      	ldr	r3, [r2, #12]
    f15c:	6912      	ldr	r2, [r2, #16]
    f15e:	68a1      	ldr	r1, [r4, #8]
    f160:	3801      	subs	r0, #1
    f162:	f000 fa01 	bl	f568 <hal_uart_init_cbs>
    if (rc) {
    f166:	b9e0      	cbnz	r0, f1a2 <uart_hal_open+0x82>
    return (intptr_t)(dev->ud_priv) - 1;
    f168:	6bb0      	ldr	r0, [r6, #56]	; 0x38
      uc->uc_stopbits, (enum hal_uart_parity)uc->uc_parity, (enum hal_uart_flow_ctl)uc->uc_flow_ctl);
    f16a:	79a3      	ldrb	r3, [r4, #6]
    f16c:	79e2      	ldrb	r2, [r4, #7]
    rc = hal_uart_config(uart_hal_dev_get_id(dev), uc->uc_speed, uc->uc_databits,
    f16e:	9201      	str	r2, [sp, #4]
    f170:	9300      	str	r3, [sp, #0]
    f172:	7963      	ldrb	r3, [r4, #5]
    f174:	7922      	ldrb	r2, [r4, #4]
    f176:	6821      	ldr	r1, [r4, #0]
    f178:	3801      	subs	r0, #1
    f17a:	f000 fcff 	bl	fb7c <hal_uart_config>
    if (rc) {
    f17e:	b170      	cbz	r0, f19e <uart_hal_open+0x7e>
        return OS_EINVAL;
    f180:	2002      	movs	r0, #2
    f182:	e00c      	b.n	f19e <uart_hal_open+0x7e>
    assert(dev->ud_priv);
    f184:	f7fd f8b4 	bl	c2f0 <hal_debugger_connected>
    f188:	b100      	cbz	r0, f18c <uart_hal_open+0x6c>
    f18a:	be01      	bkpt	0x0001
    f18c:	2300      	movs	r3, #0
    f18e:	461a      	mov	r2, r3
    f190:	4619      	mov	r1, r3
    f192:	4618      	mov	r0, r3
    f194:	f7fd ff22 	bl	cfdc <__assert_func>
        return OS_EINVAL;
    f198:	2002      	movs	r0, #2
    f19a:	e000      	b.n	f19e <uart_hal_open+0x7e>
        return OS_EBUSY;
    f19c:	200b      	movs	r0, #11
}
    f19e:	b003      	add	sp, #12
    f1a0:	bd50      	pop	{r4, r6, pc}
        return OS_EINVAL;
    f1a2:	2002      	movs	r0, #2
    f1a4:	e7fb      	b.n	f19e <uart_hal_open+0x7e>
	...

0000f1a8 <uart_hal_init>:
/*
 * Arg points to BSP specific UART configuration.
 */
int
uart_hal_init(struct os_dev *odev, void *arg)
{
    f1a8:	b570      	push	{r4, r5, r6, lr}
    f1aa:	4604      	mov	r4, r0
    f1ac:	460e      	mov	r6, r1
    struct uart_dev *dev;
    char ch;

    dev = (struct uart_dev *)odev;

    ch = odev->od_name[strlen(odev->od_name) - 1];
    f1ae:	69c5      	ldr	r5, [r0, #28]
    f1b0:	4628      	mov	r0, r5
    f1b2:	f7fd fffe 	bl	d1b2 <strlen>
    f1b6:	3801      	subs	r0, #1
    f1b8:	5c28      	ldrb	r0, [r5, r0]
    if (!isdigit((unsigned char)ch)) {
    f1ba:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    f1be:	2b09      	cmp	r3, #9
    f1c0:	d816      	bhi.n	f1f0 <uart_hal_init+0x48>
    dev->ud_priv = (void *)((intptr_t)(id + 1));
    f1c2:	f1a0 032f 	sub.w	r3, r0, #47	; 0x2f
    f1c6:	63a3      	str	r3, [r4, #56]	; 0x38
        return OS_EINVAL;
    }
    uart_hal_dev_set_id(dev, ch - '0');

    OS_DEV_SETHANDLERS(odev, uart_hal_open, uart_hal_close);
    f1c8:	4b0a      	ldr	r3, [pc, #40]	; (f1f4 <uart_hal_init+0x4c>)
    f1ca:	6023      	str	r3, [r4, #0]
    f1cc:	4b0a      	ldr	r3, [pc, #40]	; (f1f8 <uart_hal_init+0x50>)
    f1ce:	60e3      	str	r3, [r4, #12]
    odev->od_handlers.od_suspend = uart_hal_suspend;
    f1d0:	4b0a      	ldr	r3, [pc, #40]	; (f1fc <uart_hal_init+0x54>)
    f1d2:	6063      	str	r3, [r4, #4]
    odev->od_handlers.od_resume = uart_hal_resume;
    f1d4:	4b0a      	ldr	r3, [pc, #40]	; (f200 <uart_hal_init+0x58>)
    f1d6:	60a3      	str	r3, [r4, #8]

    dev->ud_funcs.uf_start_tx = uart_hal_start_tx;
    f1d8:	4b0a      	ldr	r3, [pc, #40]	; (f204 <uart_hal_init+0x5c>)
    f1da:	6263      	str	r3, [r4, #36]	; 0x24
    dev->ud_funcs.uf_start_rx = uart_hal_start_rx;
    f1dc:	4b0a      	ldr	r3, [pc, #40]	; (f208 <uart_hal_init+0x60>)
    f1de:	62a3      	str	r3, [r4, #40]	; 0x28
    dev->ud_funcs.uf_blocking_tx = uart_hal_blocking_tx;
    f1e0:	4b0a      	ldr	r3, [pc, #40]	; (f20c <uart_hal_init+0x64>)
    f1e2:	62e3      	str	r3, [r4, #44]	; 0x2c

    hal_uart_init(uart_hal_dev_get_id(dev), arg);
    f1e4:	4631      	mov	r1, r6
    f1e6:	3830      	subs	r0, #48	; 0x30
    f1e8:	f000 fa7a 	bl	f6e0 <hal_uart_init>

    return OS_OK;
    f1ec:	2000      	movs	r0, #0
}
    f1ee:	bd70      	pop	{r4, r5, r6, pc}
        return OS_EINVAL;
    f1f0:	2002      	movs	r0, #2
    f1f2:	e7fc      	b.n	f1ee <uart_hal_init+0x46>
    f1f4:	0000f121 	.word	0x0000f121
    f1f8:	0000f10f 	.word	0x0000f10f
    f1fc:	0000f0e3 	.word	0x0000f0e3
    f200:	0000f0b7 	.word	0x0000f0b7
    f204:	0000f095 	.word	0x0000f095
    f208:	0000f073 	.word	0x0000f073
    f20c:	0000f051 	.word	0x0000f051

0000f210 <hal_flash_check_addr>:
}

static int
hal_flash_check_addr(const struct hal_flash *hf, uint32_t addr)
{
    if (addr < hf->hf_base_addr || addr > hf->hf_base_addr + hf->hf_size) {
    f210:	6843      	ldr	r3, [r0, #4]
    f212:	428b      	cmp	r3, r1
    f214:	d805      	bhi.n	f222 <hal_flash_check_addr+0x12>
    f216:	6882      	ldr	r2, [r0, #8]
    f218:	4413      	add	r3, r2
    f21a:	428b      	cmp	r3, r1
    f21c:	d304      	bcc.n	f228 <hal_flash_check_addr+0x18>
        return SYS_EINVAL;
    }
    return 0;
    f21e:	2000      	movs	r0, #0
    f220:	4770      	bx	lr
        return SYS_EINVAL;
    f222:	f06f 0001 	mvn.w	r0, #1
    f226:	4770      	bx	lr
    f228:	f06f 0001 	mvn.w	r0, #1
}
    f22c:	4770      	bx	lr

0000f22e <hal_flash_init>:
{
    f22e:	b538      	push	{r3, r4, r5, lr}
    int rc = 0;
    f230:	2500      	movs	r5, #0
    for (i = 0; i < max_id; i++) {
    f232:	462c      	mov	r4, r5
    f234:	e001      	b.n	f23a <hal_flash_init+0xc>
    f236:	3401      	adds	r4, #1
    f238:	b2e4      	uxtb	r4, r4
    f23a:	2cff      	cmp	r4, #255	; 0xff
    f23c:	d00b      	beq.n	f256 <hal_flash_init+0x28>
        hf = hal_bsp_flash_dev(i);
    f23e:	4620      	mov	r0, r4
    f240:	f7fd f8ec 	bl	c41c <hal_bsp_flash_dev>
        if (!hf) {
    f244:	b138      	cbz	r0, f256 <hal_flash_init+0x28>
        if (hf->hf_itf->hff_init(hf)) {
    f246:	6802      	ldr	r2, [r0, #0]
    f248:	6952      	ldr	r2, [r2, #20]
    f24a:	4790      	blx	r2
    f24c:	2800      	cmp	r0, #0
    f24e:	d0f2      	beq.n	f236 <hal_flash_init+0x8>
            rc = SYS_EIO;
    f250:	f06f 0504 	mvn.w	r5, #4
    f254:	e7ef      	b.n	f236 <hal_flash_init+0x8>
}
    f256:	4628      	mov	r0, r5
    f258:	bd38      	pop	{r3, r4, r5, pc}

0000f25a <hal_flash_align>:
{
    f25a:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    f25c:	f7fd f8de 	bl	c41c <hal_bsp_flash_dev>
    if (!hf) {
    f260:	b108      	cbz	r0, f266 <hal_flash_align+0xc>
    return hf->hf_align;
    f262:	7c00      	ldrb	r0, [r0, #16]
}
    f264:	bd08      	pop	{r3, pc}
        return 1;
    f266:	2001      	movs	r0, #1
    f268:	e7fc      	b.n	f264 <hal_flash_align+0xa>

0000f26a <hal_flash_erased_val>:
{
    f26a:	b508      	push	{r3, lr}
    hf = hal_bsp_flash_dev(flash_id);
    f26c:	f7fd f8d6 	bl	c41c <hal_bsp_flash_dev>
    if (!hf) {
    f270:	b108      	cbz	r0, f276 <hal_flash_erased_val+0xc>
    return hf->hf_erased_val;
    f272:	7d00      	ldrb	r0, [r0, #20]
}
    f274:	bd08      	pop	{r3, pc}
        return 1;
    f276:	2001      	movs	r0, #1
    f278:	e7fc      	b.n	f274 <hal_flash_erased_val+0xa>

0000f27a <hal_flash_read>:

int
hal_flash_read(uint8_t id, uint32_t address, void *dst, uint32_t num_bytes)
{
    f27a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f27e:	460c      	mov	r4, r1
    f280:	4617      	mov	r7, r2
    f282:	461d      	mov	r5, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    f284:	f7fd f8ca 	bl	c41c <hal_bsp_flash_dev>
    if (!hf) {
    f288:	b1a0      	cbz	r0, f2b4 <hal_flash_read+0x3a>
    f28a:	4606      	mov	r6, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    f28c:	4621      	mov	r1, r4
    f28e:	f7ff ffbf 	bl	f210 <hal_flash_check_addr>
    f292:	b990      	cbnz	r0, f2ba <hal_flash_read+0x40>
      hal_flash_check_addr(hf, address + num_bytes)) {
    f294:	1961      	adds	r1, r4, r5
    f296:	4630      	mov	r0, r6
    f298:	f7ff ffba 	bl	f210 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    f29c:	b980      	cbnz	r0, f2c0 <hal_flash_read+0x46>
        return SYS_EINVAL;
    }

    rc = hf->hf_itf->hff_read(hf, address, dst, num_bytes);
    f29e:	6833      	ldr	r3, [r6, #0]
    f2a0:	f8d3 8000 	ldr.w	r8, [r3]
    f2a4:	462b      	mov	r3, r5
    f2a6:	463a      	mov	r2, r7
    f2a8:	4621      	mov	r1, r4
    f2aa:	4630      	mov	r0, r6
    f2ac:	47c0      	blx	r8
    if (rc != 0) {
    f2ae:	b950      	cbnz	r0, f2c6 <hal_flash_read+0x4c>
        return SYS_EIO;
    }

    return 0;
}
    f2b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
    f2b4:	f06f 0001 	mvn.w	r0, #1
    f2b8:	e7fa      	b.n	f2b0 <hal_flash_read+0x36>
        return SYS_EINVAL;
    f2ba:	f06f 0001 	mvn.w	r0, #1
    f2be:	e7f7      	b.n	f2b0 <hal_flash_read+0x36>
    f2c0:	f06f 0001 	mvn.w	r0, #1
    f2c4:	e7f4      	b.n	f2b0 <hal_flash_read+0x36>
        return SYS_EIO;
    f2c6:	f06f 0004 	mvn.w	r0, #4
    f2ca:	e7f1      	b.n	f2b0 <hal_flash_read+0x36>

0000f2cc <hal_flash_write>:
#endif

int
hal_flash_write(uint8_t id, uint32_t address, const void *src,
  uint32_t num_bytes)
{
    f2cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f2d0:	4604      	mov	r4, r0
    f2d2:	460d      	mov	r5, r1
    f2d4:	4690      	mov	r8, r2
    f2d6:	461e      	mov	r6, r3
    const struct hal_flash *hf;
    int rc;

    hf = hal_bsp_flash_dev(id);
    f2d8:	f7fd f8a0 	bl	c41c <hal_bsp_flash_dev>
    if (!hf) {
    f2dc:	b1e8      	cbz	r0, f31a <hal_flash_write+0x4e>
    f2de:	4607      	mov	r7, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    f2e0:	4629      	mov	r1, r5
    f2e2:	f7ff ff95 	bl	f210 <hal_flash_check_addr>
    f2e6:	b9d8      	cbnz	r0, f320 <hal_flash_write+0x54>
      hal_flash_check_addr(hf, address + num_bytes)) {
    f2e8:	19a9      	adds	r1, r5, r6
    f2ea:	4638      	mov	r0, r7
    f2ec:	f7ff ff90 	bl	f210 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    f2f0:	b9c8      	cbnz	r0, f326 <hal_flash_write+0x5a>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    f2f2:	08e3      	lsrs	r3, r4, #3
    f2f4:	4a10      	ldr	r2, [pc, #64]	; (f338 <hal_flash_write+0x6c>)
    f2f6:	5cd0      	ldrb	r0, [r2, r3]
    f2f8:	f004 0407 	and.w	r4, r4, #7
    f2fc:	fa40 f404 	asr.w	r4, r0, r4
    f300:	f014 0f01 	tst.w	r4, #1
    f304:	d112      	bne.n	f32c <hal_flash_write+0x60>
        return SYS_EACCES;
    }

    rc = hf->hf_itf->hff_write(hf, address, src, num_bytes);
    f306:	683b      	ldr	r3, [r7, #0]
    f308:	685c      	ldr	r4, [r3, #4]
    f30a:	4633      	mov	r3, r6
    f30c:	4642      	mov	r2, r8
    f30e:	4629      	mov	r1, r5
    f310:	4638      	mov	r0, r7
    f312:	47a0      	blx	r4
    if (rc != 0) {
    f314:	b968      	cbnz	r0, f332 <hal_flash_write+0x66>
#if MYNEWT_VAL(HAL_FLASH_VERIFY_WRITES)
    assert(hal_flash_cmp(hf, address, src, num_bytes) == 0);
#endif

    return 0;
}
    f316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return SYS_EINVAL;
    f31a:	f06f 0001 	mvn.w	r0, #1
    f31e:	e7fa      	b.n	f316 <hal_flash_write+0x4a>
        return SYS_EINVAL;
    f320:	f06f 0001 	mvn.w	r0, #1
    f324:	e7f7      	b.n	f316 <hal_flash_write+0x4a>
    f326:	f06f 0001 	mvn.w	r0, #1
    f32a:	e7f4      	b.n	f316 <hal_flash_write+0x4a>
        return SYS_EACCES;
    f32c:	f06f 0006 	mvn.w	r0, #6
    f330:	e7f1      	b.n	f316 <hal_flash_write+0x4a>
        return SYS_EIO;
    f332:	f06f 0004 	mvn.w	r0, #4
    f336:	e7ee      	b.n	f316 <hal_flash_write+0x4a>
    f338:	10001954 	.word	0x10001954

0000f33c <hal_flash_erase>:
    return 0;
}

int
hal_flash_erase(uint8_t id, uint32_t address, uint32_t num_bytes)
{
    f33c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    f340:	b082      	sub	sp, #8
    f342:	4605      	mov	r5, r0
    f344:	460e      	mov	r6, r1
    f346:	4691      	mov	r9, r2
    uint32_t end;
    uint32_t end_area;
    int i;
    int rc;

    hf = hal_bsp_flash_dev(id);
    f348:	f7fd f868 	bl	c41c <hal_bsp_flash_dev>
    if (!hf) {
    f34c:	2800      	cmp	r0, #0
    f34e:	d051      	beq.n	f3f4 <hal_flash_erase+0xb8>
    f350:	4604      	mov	r4, r0
        return SYS_EINVAL;
    }
    if (hal_flash_check_addr(hf, address) ||
    f352:	4631      	mov	r1, r6
    f354:	f7ff ff5c 	bl	f210 <hal_flash_check_addr>
    f358:	2800      	cmp	r0, #0
    f35a:	d14e      	bne.n	f3fa <hal_flash_erase+0xbe>
      hal_flash_check_addr(hf, address + num_bytes)) {
    f35c:	eb06 0809 	add.w	r8, r6, r9
    f360:	4641      	mov	r1, r8
    f362:	4620      	mov	r0, r4
    f364:	f7ff ff54 	bl	f210 <hal_flash_check_addr>
    if (hal_flash_check_addr(hf, address) ||
    f368:	2800      	cmp	r0, #0
    f36a:	d149      	bne.n	f400 <hal_flash_erase+0xc4>
        return SYS_EINVAL;
    }

    if (protected_flash[id / 8] & (1 << (id & 7))) {
    f36c:	08eb      	lsrs	r3, r5, #3
    f36e:	4a2a      	ldr	r2, [pc, #168]	; (f418 <hal_flash_erase+0xdc>)
    f370:	5cd7      	ldrb	r7, [r2, r3]
    f372:	f005 0507 	and.w	r5, r5, #7
    f376:	fa47 f505 	asr.w	r5, r7, r5
    f37a:	f015 0a01 	ands.w	sl, r5, #1
    f37e:	d142      	bne.n	f406 <hal_flash_erase+0xca>
        return SYS_EACCES;
    }

    end = address + num_bytes;
    if (end <= address) {
    f380:	45b0      	cmp	r8, r6
    f382:	d943      	bls.n	f40c <hal_flash_erase+0xd0>
         * Check for wrap-around.
         */
        return SYS_EINVAL;
    }

    if (hf->hf_itf->hff_erase) {
    f384:	6823      	ldr	r3, [r4, #0]
    f386:	699b      	ldr	r3, [r3, #24]
    f388:	2b00      	cmp	r3, #0
    f38a:	d031      	beq.n	f3f0 <hal_flash_erase+0xb4>
        if (hf->hf_itf->hff_erase(hf, address, num_bytes)) {
    f38c:	464a      	mov	r2, r9
    f38e:	4631      	mov	r1, r6
    f390:	4620      	mov	r0, r4
    f392:	4798      	blx	r3
    f394:	4682      	mov	sl, r0
    f396:	2800      	cmp	r0, #0
    f398:	d13b      	bne.n	f412 <hal_flash_erase+0xd6>
#endif
            }
        }
    }
    return 0;
}
    f39a:	4650      	mov	r0, sl
    f39c:	b002      	add	sp, #8
    f39e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            assert(rc == 0);
    f3a2:	f7fc ffa5 	bl	c2f0 <hal_debugger_connected>
    f3a6:	b100      	cbz	r0, f3aa <hal_flash_erase+0x6e>
    f3a8:	be01      	bkpt	0x0001
    f3aa:	2300      	movs	r3, #0
    f3ac:	461a      	mov	r2, r3
    f3ae:	4619      	mov	r1, r3
    f3b0:	4618      	mov	r0, r3
    f3b2:	f7fd fe13 	bl	cfdc <__assert_func>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    f3b6:	3501      	adds	r5, #1
    f3b8:	68e3      	ldr	r3, [r4, #12]
    f3ba:	42ab      	cmp	r3, r5
    f3bc:	dded      	ble.n	f39a <hal_flash_erase+0x5e>
            rc = hf->hf_itf->hff_sector_info(hf, i, &start, &size);
    f3be:	6823      	ldr	r3, [r4, #0]
    f3c0:	68df      	ldr	r7, [r3, #12]
    f3c2:	466b      	mov	r3, sp
    f3c4:	aa01      	add	r2, sp, #4
    f3c6:	4629      	mov	r1, r5
    f3c8:	4620      	mov	r0, r4
    f3ca:	47b8      	blx	r7
            assert(rc == 0);
    f3cc:	2800      	cmp	r0, #0
    f3ce:	d1e8      	bne.n	f3a2 <hal_flash_erase+0x66>
            end_area = start + size;
    f3d0:	9901      	ldr	r1, [sp, #4]
    f3d2:	9b00      	ldr	r3, [sp, #0]
    f3d4:	440b      	add	r3, r1
            if (address < end_area && end > start) {
    f3d6:	429e      	cmp	r6, r3
    f3d8:	d2ed      	bcs.n	f3b6 <hal_flash_erase+0x7a>
    f3da:	4588      	cmp	r8, r1
    f3dc:	d9eb      	bls.n	f3b6 <hal_flash_erase+0x7a>
                if (hf->hf_itf->hff_erase_sector(hf, start)) {
    f3de:	6823      	ldr	r3, [r4, #0]
    f3e0:	689b      	ldr	r3, [r3, #8]
    f3e2:	4620      	mov	r0, r4
    f3e4:	4798      	blx	r3
    f3e6:	2800      	cmp	r0, #0
    f3e8:	d0e5      	beq.n	f3b6 <hal_flash_erase+0x7a>
                    return SYS_EIO;
    f3ea:	f06f 0a04 	mvn.w	sl, #4
    f3ee:	e7d4      	b.n	f39a <hal_flash_erase+0x5e>
        for (i = 0; i < hf->hf_sector_cnt; i++) {
    f3f0:	4655      	mov	r5, sl
    f3f2:	e7e1      	b.n	f3b8 <hal_flash_erase+0x7c>
        return SYS_EINVAL;
    f3f4:	f06f 0a01 	mvn.w	sl, #1
    f3f8:	e7cf      	b.n	f39a <hal_flash_erase+0x5e>
        return SYS_EINVAL;
    f3fa:	f06f 0a01 	mvn.w	sl, #1
    f3fe:	e7cc      	b.n	f39a <hal_flash_erase+0x5e>
    f400:	f06f 0a01 	mvn.w	sl, #1
    f404:	e7c9      	b.n	f39a <hal_flash_erase+0x5e>
        return SYS_EACCES;
    f406:	f06f 0a06 	mvn.w	sl, #6
    f40a:	e7c6      	b.n	f39a <hal_flash_erase+0x5e>
        return SYS_EINVAL;
    f40c:	f06f 0a01 	mvn.w	sl, #1
    f410:	e7c3      	b.n	f39a <hal_flash_erase+0x5e>
            return SYS_EIO;
    f412:	f06f 0a04 	mvn.w	sl, #4
    f416:	e7c0      	b.n	f39a <hal_flash_erase+0x5e>
    f418:	10001954 	.word	0x10001954

0000f41c <apollo3_uart_irqh_x>:
    UARTn(0)->DR = data;
}

static void
apollo3_uart_irqh_x(int num)
{
    f41c:	b538      	push	{r3, r4, r5, lr}
    f41e:	4604      	mov	r4, r0

    os_trace_isr_enter();

    u = &uarts[num];

    status = UARTn(0)->IES;
    f420:	4b2f      	ldr	r3, [pc, #188]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f422:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
    UARTn(0)->IEC &= ~status;
    f424:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    f426:	ea22 0205 	bic.w	r2, r2, r5
    f42a:	645a      	str	r2, [r3, #68]	; 0x44

    if (status & (UART0_IES_TXRIS_Msk)) {
    f42c:	f015 0f20 	tst.w	r5, #32
    f430:	d034      	beq.n	f49c <apollo3_uart_irqh_x+0x80>
        if (u->u_tx_started) {
    f432:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    f436:	4a2b      	ldr	r2, [pc, #172]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f438:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    f43c:	f013 0f04 	tst.w	r3, #4
    f440:	d02c      	beq.n	f49c <apollo3_uart_irqh_x+0x80>
            while (1) {
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
    f442:	4b27      	ldr	r3, [pc, #156]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f444:	699b      	ldr	r3, [r3, #24]
    f446:	f013 0f20 	tst.w	r3, #32
    f44a:	d127      	bne.n	f49c <apollo3_uart_irqh_x+0x80>
                    break;
                }

                data = u->u_tx_func(u->u_func_arg);
    f44c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f450:	4a24      	ldr	r2, [pc, #144]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f452:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f456:	689a      	ldr	r2, [r3, #8]
    f458:	6918      	ldr	r0, [r3, #16]
    f45a:	4790      	blx	r2
                if (data < 0) {
    f45c:	2800      	cmp	r0, #0
    f45e:	db02      	blt.n	f466 <apollo3_uart_irqh_x+0x4a>
                    apollo3_uart_disable_tx_irq();
                    u->u_tx_started = 0;
                    break;
                }

                UARTn(0)->DR = data;
    f460:	4b1f      	ldr	r3, [pc, #124]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f462:	6018      	str	r0, [r3, #0]
                if (UARTn(0)->FR & UART0_FR_TXFF_Msk) {
    f464:	e7ed      	b.n	f442 <apollo3_uart_irqh_x+0x26>
                    if (u->u_tx_done) {
    f466:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f46a:	4a1e      	ldr	r2, [pc, #120]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f46c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f470:	68d9      	ldr	r1, [r3, #12]
    f472:	b129      	cbz	r1, f480 <apollo3_uart_irqh_x+0x64>
                        u->u_tx_done(u->u_func_arg);
    f474:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f478:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f47c:	6918      	ldr	r0, [r3, #16]
    f47e:	4788      	blx	r1
    UARTn(0)->IER &= ~(AM_HAL_UART_INT_TX);
    f480:	4a17      	ldr	r2, [pc, #92]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f482:	6b93      	ldr	r3, [r2, #56]	; 0x38
    f484:	f023 0320 	bic.w	r3, r3, #32
    f488:	6393      	str	r3, [r2, #56]	; 0x38
                    u->u_tx_started = 0;
    f48a:	4b16      	ldr	r3, [pc, #88]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f48c:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    f490:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
    f494:	f36f 0182 	bfc	r1, #2, #1
    f498:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            }
        }
    }

    if (status & (UART0_IES_RXRIS_Msk | UART0_IES_RTRIS_Msk)) {
    f49c:	f015 0f50 	tst.w	r5, #80	; 0x50
    f4a0:	d100      	bne.n	f4a4 <apollo3_uart_irqh_x+0x88>
            }
        }
    }

    os_trace_isr_exit();
}
    f4a2:	bd38      	pop	{r3, r4, r5, pc}
        while (!(UARTn(0)->FR & UART0_FR_RXFE_Msk)) {
    f4a4:	4b0e      	ldr	r3, [pc, #56]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f4a6:	699b      	ldr	r3, [r3, #24]
    f4a8:	f013 0f10 	tst.w	r3, #16
    f4ac:	d1f9      	bne.n	f4a2 <apollo3_uart_irqh_x+0x86>
            u->u_rx_buf = UARTn(0)->DR;
    f4ae:	4b0c      	ldr	r3, [pc, #48]	; (f4e0 <apollo3_uart_irqh_x+0xc4>)
    f4b0:	6819      	ldr	r1, [r3, #0]
    f4b2:	b2c9      	uxtb	r1, r1
    f4b4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f4b8:	4a0a      	ldr	r2, [pc, #40]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f4ba:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f4be:	7059      	strb	r1, [r3, #1]
            rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
    f4c0:	685a      	ldr	r2, [r3, #4]
    f4c2:	6918      	ldr	r0, [r3, #16]
    f4c4:	4790      	blx	r2
            if (rc < 0) {
    f4c6:	2800      	cmp	r0, #0
    f4c8:	daec      	bge.n	f4a4 <apollo3_uart_irqh_x+0x88>
                u->u_rx_stall = 1;
    f4ca:	4a06      	ldr	r2, [pc, #24]	; (f4e4 <apollo3_uart_irqh_x+0xc8>)
    f4cc:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f4d0:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
    f4d4:	f043 0302 	orr.w	r3, r3, #2
    f4d8:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
                break;
    f4dc:	e7e1      	b.n	f4a2 <apollo3_uart_irqh_x+0x86>
    f4de:	bf00      	nop
    f4e0:	4001c000 	.word	0x4001c000
    f4e4:	10001a5c 	.word	0x10001a5c

0000f4e8 <apollo3_uart_irqh_0>:

static void apollo3_uart_irqh_0(void) { apollo3_uart_irqh_x(0); }
    f4e8:	b508      	push	{r3, lr}
    f4ea:	2000      	movs	r0, #0
    f4ec:	f7ff ff96 	bl	f41c <apollo3_uart_irqh_x>
    f4f0:	bd08      	pop	{r3, pc}

0000f4f2 <apollo3_uart_irqh_1>:
static void apollo3_uart_irqh_1(void) { apollo3_uart_irqh_x(1); }
    f4f2:	b508      	push	{r3, lr}
    f4f4:	2001      	movs	r0, #1
    f4f6:	f7ff ff91 	bl	f41c <apollo3_uart_irqh_x>
    f4fa:	bd08      	pop	{r3, pc}

0000f4fc <apollo3_uart_irq_info>:
apollo3_uart_irq_info(int port, int *out_irqn, apollo3_uart_irqh_t **out_irqh)
{
    apollo3_uart_irqh_t *irqh;
    int irqn;

    switch (port) {
    f4fc:	b148      	cbz	r0, f512 <apollo3_uart_irq_info+0x16>
    f4fe:	2801      	cmp	r0, #1
    f500:	d10a      	bne.n	f518 <apollo3_uart_irq_info+0x1c>
        irqn = UART0_IRQn;
        irqh = apollo3_uart_irqh_0;
        break;

    case 1:
        irqn = UART1_IRQn;
    f502:	2010      	movs	r0, #16
        irqh = apollo3_uart_irqh_1;
    f504:	4b07      	ldr	r3, [pc, #28]	; (f524 <apollo3_uart_irq_info+0x28>)

    default:
        return -1;
    }

    if (out_irqn != NULL) {
    f506:	b101      	cbz	r1, f50a <apollo3_uart_irq_info+0xe>
        *out_irqn = irqn;
    f508:	6008      	str	r0, [r1, #0]
    }
    if (out_irqh != NULL) {
    f50a:	b142      	cbz	r2, f51e <apollo3_uart_irq_info+0x22>
        *out_irqh = irqh;
    f50c:	6013      	str	r3, [r2, #0]
    }
    return 0;
    f50e:	2000      	movs	r0, #0
    f510:	4770      	bx	lr
    switch (port) {
    f512:	200f      	movs	r0, #15
    f514:	4b04      	ldr	r3, [pc, #16]	; (f528 <apollo3_uart_irq_info+0x2c>)
    f516:	e7f6      	b.n	f506 <apollo3_uart_irq_info+0xa>
    f518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f51c:	4770      	bx	lr
    return 0;
    f51e:	2000      	movs	r0, #0
}
    f520:	4770      	bx	lr
    f522:	bf00      	nop
    f524:	0000f4f3 	.word	0x0000f4f3
    f528:	0000f4e9 	.word	0x0000f4e9

0000f52c <apollo3_uart_set_nvic>:

static void
apollo3_uart_set_nvic(int port)
{
    f52c:	b500      	push	{lr}
    f52e:	b083      	sub	sp, #12
    apollo3_uart_irqh_t *irqh;
    int irqn;
    int rc;

    rc = apollo3_uart_irq_info(port, &irqn, &irqh);
    f530:	aa01      	add	r2, sp, #4
    f532:	4669      	mov	r1, sp
    f534:	f7ff ffe2 	bl	f4fc <apollo3_uart_irq_info>
    assert(rc == 0);
    f538:	b950      	cbnz	r0, f550 <apollo3_uart_set_nvic+0x24>

    NVIC_SetVector(irqn, (uint32_t)irqh);
    f53a:	f99d 3000 	ldrsb.w	r3, [sp]
  uint32_t vectors = (uint32_t )SCB->VTOR;
    f53e:	4a09      	ldr	r2, [pc, #36]	; (f564 <apollo3_uart_set_nvic+0x38>)
    f540:	6892      	ldr	r2, [r2, #8]
  (* (int *) (vectors + ((int32_t)IRQn + NVIC_USER_IRQ_OFFSET) * 4)) = vector;
    f542:	3310      	adds	r3, #16
    f544:	9901      	ldr	r1, [sp, #4]
    f546:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
    f54a:	b003      	add	sp, #12
    f54c:	f85d fb04 	ldr.w	pc, [sp], #4
    assert(rc == 0);
    f550:	f7fc fece 	bl	c2f0 <hal_debugger_connected>
    f554:	b100      	cbz	r0, f558 <apollo3_uart_set_nvic+0x2c>
    f556:	be01      	bkpt	0x0001
    f558:	2300      	movs	r3, #0
    f55a:	461a      	mov	r2, r3
    f55c:	4619      	mov	r1, r3
    f55e:	4618      	mov	r0, r3
    f560:	f7fd fd3c 	bl	cfdc <__assert_func>
    f564:	e000ed00 	.word	0xe000ed00

0000f568 <hal_uart_init_cbs>:
    if (port >= UART_CNT) {
    f568:	2801      	cmp	r0, #1
    f56a:	dc14      	bgt.n	f596 <hal_uart_init_cbs+0x2e>
{
    f56c:	b430      	push	{r4, r5}
    if (u->u_open) {
    f56e:	eb00 0440 	add.w	r4, r0, r0, lsl #1
    f572:	4d0c      	ldr	r5, [pc, #48]	; (f5a4 <hal_uart_init_cbs+0x3c>)
    f574:	f815 4034 	ldrb.w	r4, [r5, r4, lsl #3]
    f578:	f014 0f01 	tst.w	r4, #1
    f57c:	d10e      	bne.n	f59c <hal_uart_init_cbs+0x34>
    u->u_rx_func = rx_func;
    f57e:	eb00 0440 	add.w	r4, r0, r0, lsl #1
    f582:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
    f586:	6063      	str	r3, [r4, #4]
    u->u_tx_func = tx_func;
    f588:	60a1      	str	r1, [r4, #8]
    u->u_tx_done = tx_done;
    f58a:	60e2      	str	r2, [r4, #12]
    u->u_func_arg = arg;
    f58c:	9b02      	ldr	r3, [sp, #8]
    f58e:	6123      	str	r3, [r4, #16]
    return 0;
    f590:	2000      	movs	r0, #0
}
    f592:	bc30      	pop	{r4, r5}
    f594:	4770      	bx	lr
        return -1;
    f596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    f59a:	4770      	bx	lr
        return -1;
    f59c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f5a0:	e7f7      	b.n	f592 <hal_uart_init_cbs+0x2a>
    f5a2:	bf00      	nop
    f5a4:	10001a5c 	.word	0x10001a5c

0000f5a8 <hal_uart_start_tx>:
    if (port >= UART_CNT) {
    f5a8:	2801      	cmp	r0, #1
    f5aa:	dc49      	bgt.n	f640 <hal_uart_start_tx+0x98>
{
    f5ac:	b538      	push	{r3, r4, r5, lr}
    f5ae:	4604      	mov	r4, r0
    if (!u->u_open) {
    f5b0:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    f5b4:	4a23      	ldr	r2, [pc, #140]	; (f644 <hal_uart_start_tx+0x9c>)
    f5b6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    f5ba:	f013 0f01 	tst.w	r3, #1
    f5be:	d100      	bne.n	f5c2 <hal_uart_start_tx+0x1a>
}
    f5c0:	bd38      	pop	{r3, r4, r5, pc}
    OS_ENTER_CRITICAL(sr);
    f5c2:	f7fd fd01 	bl	cfc8 <os_arch_save_sr>
    f5c6:	4605      	mov	r5, r0
    if (u->u_tx_started == 0) {
    f5c8:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f5cc:	4a1d      	ldr	r2, [pc, #116]	; (f644 <hal_uart_start_tx+0x9c>)
    f5ce:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    f5d2:	f013 0f04 	tst.w	r3, #4
    f5d6:	d11f      	bne.n	f618 <hal_uart_start_tx+0x70>
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
    f5d8:	4b1b      	ldr	r3, [pc, #108]	; (f648 <hal_uart_start_tx+0xa0>)
    f5da:	699b      	ldr	r3, [r3, #24]
    f5dc:	f013 0f20 	tst.w	r3, #32
    f5e0:	d10c      	bne.n	f5fc <hal_uart_start_tx+0x54>
            data = u->u_tx_func(u->u_func_arg);
    f5e2:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f5e6:	4a17      	ldr	r2, [pc, #92]	; (f644 <hal_uart_start_tx+0x9c>)
    f5e8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f5ec:	689a      	ldr	r2, [r3, #8]
    f5ee:	6918      	ldr	r0, [r3, #16]
    f5f0:	4790      	blx	r2
            if (data < 0) {
    f5f2:	2800      	cmp	r0, #0
    f5f4:	db14      	blt.n	f620 <hal_uart_start_tx+0x78>
            UARTn(0)->DR = data;
    f5f6:	4b14      	ldr	r3, [pc, #80]	; (f648 <hal_uart_start_tx+0xa0>)
    f5f8:	6018      	str	r0, [r3, #0]
            if (UARTn(0)->FR&UART0_FR_TXFF_Msk) {
    f5fa:	e7ed      	b.n	f5d8 <hal_uart_start_tx+0x30>
                u->u_tx_started = 1;
    f5fc:	4a11      	ldr	r2, [pc, #68]	; (f644 <hal_uart_start_tx+0x9c>)
    f5fe:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f602:	f812 3034 	ldrb.w	r3, [r2, r4, lsl #3]
    f606:	f043 0304 	orr.w	r3, r3, #4
    f60a:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_TX);
    f60e:	4a0e      	ldr	r2, [pc, #56]	; (f648 <hal_uart_start_tx+0xa0>)
    f610:	6b93      	ldr	r3, [r2, #56]	; 0x38
    f612:	f043 0320 	orr.w	r3, r3, #32
    f616:	6393      	str	r3, [r2, #56]	; 0x38
    OS_EXIT_CRITICAL(sr);
    f618:	4628      	mov	r0, r5
    f61a:	f7fd fcdb 	bl	cfd4 <os_arch_restore_sr>
    f61e:	e7cf      	b.n	f5c0 <hal_uart_start_tx+0x18>
                if (u->u_tx_done) {
    f620:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f624:	4a07      	ldr	r2, [pc, #28]	; (f644 <hal_uart_start_tx+0x9c>)
    f626:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f62a:	68da      	ldr	r2, [r3, #12]
    f62c:	2a00      	cmp	r2, #0
    f62e:	d0f3      	beq.n	f618 <hal_uart_start_tx+0x70>
                    u->u_tx_done(u->u_func_arg);
    f630:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f634:	4b03      	ldr	r3, [pc, #12]	; (f644 <hal_uart_start_tx+0x9c>)
    f636:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    f63a:	6920      	ldr	r0, [r4, #16]
    f63c:	4790      	blx	r2
    f63e:	e7eb      	b.n	f618 <hal_uart_start_tx+0x70>
    f640:	4770      	bx	lr
    f642:	bf00      	nop
    f644:	10001a5c 	.word	0x10001a5c
    f648:	4001c000 	.word	0x4001c000

0000f64c <hal_uart_start_rx>:
    if (port >= UART_CNT) {
    f64c:	2801      	cmp	r0, #1
    f64e:	dc2c      	bgt.n	f6aa <hal_uart_start_rx+0x5e>
{
    f650:	b538      	push	{r3, r4, r5, lr}
    f652:	4604      	mov	r4, r0
    if (!u->u_open) {
    f654:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    f658:	4a14      	ldr	r2, [pc, #80]	; (f6ac <hal_uart_start_rx+0x60>)
    f65a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    f65e:	f013 0f01 	tst.w	r3, #1
    f662:	d002      	beq.n	f66a <hal_uart_start_rx+0x1e>
    if (u->u_rx_stall) {
    f664:	f013 0f02 	tst.w	r3, #2
    f668:	d100      	bne.n	f66c <hal_uart_start_rx+0x20>
}
    f66a:	bd38      	pop	{r3, r4, r5, pc}
        OS_ENTER_CRITICAL(sr);
    f66c:	f7fd fcac 	bl	cfc8 <os_arch_save_sr>
    f670:	4605      	mov	r5, r0
        rc = u->u_rx_func(u->u_func_arg, u->u_rx_buf);
    f672:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    f676:	4a0d      	ldr	r2, [pc, #52]	; (f6ac <hal_uart_start_rx+0x60>)
    f678:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    f67c:	685a      	ldr	r2, [r3, #4]
    f67e:	7859      	ldrb	r1, [r3, #1]
    f680:	6918      	ldr	r0, [r3, #16]
    f682:	4790      	blx	r2
        if (rc == 0) {
    f684:	b968      	cbnz	r0, f6a2 <hal_uart_start_rx+0x56>
            u->u_rx_stall = 0;
    f686:	4b09      	ldr	r3, [pc, #36]	; (f6ac <hal_uart_start_rx+0x60>)
    f688:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    f68c:	f813 2034 	ldrb.w	r2, [r3, r4, lsl #3]
    f690:	f36f 0241 	bfc	r2, #1, #1
    f694:	f803 2034 	strb.w	r2, [r3, r4, lsl #3]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
    f698:	4a05      	ldr	r2, [pc, #20]	; (f6b0 <hal_uart_start_rx+0x64>)
    f69a:	6b93      	ldr	r3, [r2, #56]	; 0x38
    f69c:	f043 0350 	orr.w	r3, r3, #80	; 0x50
    f6a0:	6393      	str	r3, [r2, #56]	; 0x38
        OS_EXIT_CRITICAL(sr);
    f6a2:	4628      	mov	r0, r5
    f6a4:	f7fd fc96 	bl	cfd4 <os_arch_restore_sr>
    f6a8:	e7df      	b.n	f66a <hal_uart_start_rx+0x1e>
    f6aa:	4770      	bx	lr
    f6ac:	10001a5c 	.word	0x10001a5c
    f6b0:	4001c000 	.word	0x4001c000

0000f6b4 <hal_uart_blocking_tx>:
    if (port >= UART_CNT) {
    f6b4:	2801      	cmp	r0, #1
    f6b6:	dc0e      	bgt.n	f6d6 <hal_uart_blocking_tx+0x22>
    if (!u->u_open) {
    f6b8:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    f6bc:	4b06      	ldr	r3, [pc, #24]	; (f6d8 <hal_uart_blocking_tx+0x24>)
    f6be:	f813 3030 	ldrb.w	r3, [r3, r0, lsl #3]
    f6c2:	f013 0f01 	tst.w	r3, #1
    f6c6:	d006      	beq.n	f6d6 <hal_uart_blocking_tx+0x22>
    while (UARTn(0)->FR & UART0_FR_TXFF_Msk);
    f6c8:	4b04      	ldr	r3, [pc, #16]	; (f6dc <hal_uart_blocking_tx+0x28>)
    f6ca:	699b      	ldr	r3, [r3, #24]
    f6cc:	f013 0f20 	tst.w	r3, #32
    f6d0:	d1fa      	bne.n	f6c8 <hal_uart_blocking_tx+0x14>
    UARTn(0)->DR = data;
    f6d2:	4b02      	ldr	r3, [pc, #8]	; (f6dc <hal_uart_blocking_tx+0x28>)
    f6d4:	6019      	str	r1, [r3, #0]
}
    f6d6:	4770      	bx	lr
    f6d8:	10001a5c 	.word	0x10001a5c
    f6dc:	4001c000 	.word	0x4001c000

0000f6e0 <hal_uart_init>:
    struct apollo3_uart_cfg *cfg;
    am_hal_gpio_pincfg_t pincfg;

    cfg = arg;

    if (port >= UART_CNT) {
    f6e0:	2801      	cmp	r0, #1
    f6e2:	f300 822f 	bgt.w	fb44 <hal_uart_init+0x464>
{
    f6e6:	b5f0      	push	{r4, r5, r6, r7, lr}
    f6e8:	b083      	sub	sp, #12
    f6ea:	4604      	mov	r4, r0
    f6ec:	460f      	mov	r7, r1
        return SYS_EINVAL;
    }

    am_hal_uart_initialize(port, &(uarts[port].uart_handle));
    f6ee:	4e92      	ldr	r6, [pc, #584]	; (f938 <hal_uart_init+0x258>)
    f6f0:	0045      	lsls	r5, r0, #1
    f6f2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    f6f6:	00db      	lsls	r3, r3, #3
    f6f8:	3310      	adds	r3, #16
    f6fa:	4433      	add	r3, r6
    f6fc:	1d19      	adds	r1, r3, #4
    f6fe:	f000 fc31 	bl	ff64 <am_hal_uart_initialize>

    am_hal_uart_power_control(uarts[port].uart_handle, AM_HAL_SYSCTRL_WAKE, false);
    f702:	4425      	add	r5, r4
    f704:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
    f708:	2200      	movs	r2, #0
    f70a:	4611      	mov	r1, r2
    f70c:	6968      	ldr	r0, [r5, #20]
    f70e:	f000 fd63 	bl	101d8 <am_hal_uart_power_control>

    am_hal_uart_clock_speed_e eUartClockSpeed = eUART_CLK_SPEED_DEFAULT;
    f712:	2100      	movs	r1, #0
    f714:	f88d 1007 	strb.w	r1, [sp, #7]
    am_hal_uart_control(uarts[port].uart_handle, AM_HAL_UART_CONTROL_CLKSEL, &eUartClockSpeed);
    f718:	f10d 0207 	add.w	r2, sp, #7
    f71c:	6968      	ldr	r0, [r5, #20]
    f71e:	f000 fdcf 	bl	102c0 <am_hal_uart_control>
    am_hal_uart_configure(uarts[port].uart_handle, &g_sUartConfig);
    f722:	4986      	ldr	r1, [pc, #536]	; (f93c <hal_uart_init+0x25c>)
    f724:	6968      	ldr	r0, [r5, #20]
    f726:	f000 fcbb 	bl	100a0 <am_hal_uart_configure>

    switch (port) {
    f72a:	b12c      	cbz	r4, f738 <hal_uart_init+0x58>
    f72c:	2c01      	cmp	r4, #1
    f72e:	d061      	beq.n	f7f4 <hal_uart_init+0x114>
    f730:	f06f 0001 	mvn.w	r0, #1
    }

    apollo3_uart_set_nvic(port);

    return 0;
}
    f734:	b003      	add	sp, #12
    f736:	bdf0      	pop	{r4, r5, r6, r7, pc}
        switch (cfg->suc_pin_tx) {
    f738:	f997 3000 	ldrsb.w	r3, [r7]
    f73c:	3b01      	subs	r3, #1
    f73e:	2b2f      	cmp	r3, #47	; 0x2f
    f740:	f200 8203 	bhi.w	fb4a <hal_uart_init+0x46a>
    f744:	e8df f013 	tbh	[pc, r3, lsl #1]
    f748:	02010042 	.word	0x02010042
    f74c:	02010201 	.word	0x02010201
    f750:	02010201 	.word	0x02010201
    f754:	0201004c 	.word	0x0201004c
    f758:	02010201 	.word	0x02010201
    f75c:	02010201 	.word	0x02010201
    f760:	02010201 	.word	0x02010201
    f764:	00510201 	.word	0x00510201
    f768:	02010201 	.word	0x02010201
    f76c:	00470201 	.word	0x00470201
    f770:	00300201 	.word	0x00300201
    f774:	02010201 	.word	0x02010201
    f778:	00510201 	.word	0x00510201
    f77c:	00510201 	.word	0x00510201
    f780:	00470201 	.word	0x00470201
    f784:	02010201 	.word	0x02010201
    f788:	02010201 	.word	0x02010201
    f78c:	02010201 	.word	0x02010201
    f790:	02010201 	.word	0x02010201
    f794:	02010030 	.word	0x02010030
    f798:	02010051 	.word	0x02010051
    f79c:	00510201 	.word	0x00510201
    f7a0:	02010201 	.word	0x02010201
    f7a4:	00300201 	.word	0x00300201
            pincfg.uFuncSel = 0;
    f7a8:	2500      	movs	r5, #0
    f7aa:	f36f 0502 	bfc	r5, #0, #3
    pincfg.eDriveStrength = AM_HAL_GPIO_PIN_DRIVESTRENGTH_2MA;
    f7ae:	f36f 2509 	bfc	r5, #8, #2
    am_hal_gpio_pinconfig(cfg->suc_pin_tx, pincfg);
    f7b2:	4629      	mov	r1, r5
    f7b4:	f997 0000 	ldrsb.w	r0, [r7]
    f7b8:	f7fd fac8 	bl	cd4c <am_hal_gpio_pinconfig>
    switch (port) {
    f7bc:	2c00      	cmp	r4, #0
    f7be:	d062      	beq.n	f886 <hal_uart_init+0x1a6>
    f7c0:	2c01      	cmp	r4, #1
    f7c2:	f000 80bd 	beq.w	f940 <hal_uart_init+0x260>
    f7c6:	f06f 0001 	mvn.w	r0, #1
    f7ca:	e7b3      	b.n	f734 <hal_uart_init+0x54>
            pincfg.uFuncSel = 2;
    f7cc:	2500      	movs	r5, #0
    f7ce:	2302      	movs	r3, #2
    f7d0:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f7d4:	e7eb      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 4;
    f7d6:	2500      	movs	r5, #0
    f7d8:	2304      	movs	r3, #4
    f7da:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f7de:	e7e6      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 5;
    f7e0:	2500      	movs	r5, #0
    f7e2:	2305      	movs	r3, #5
    f7e4:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f7e8:	e7e1      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 6;
    f7ea:	2500      	movs	r5, #0
    f7ec:	2306      	movs	r3, #6
    f7ee:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f7f2:	e7dc      	b.n	f7ae <hal_uart_init+0xce>
        switch (cfg->suc_pin_tx) {
    f7f4:	f997 3000 	ldrsb.w	r3, [r7]
    f7f8:	3b08      	subs	r3, #8
    f7fa:	2b26      	cmp	r3, #38	; 0x26
    f7fc:	f200 81a8 	bhi.w	fb50 <hal_uart_init+0x470>
    f800:	e8df f013 	tbh	[pc, r3, lsl #1]
    f804:	01a6003a 	.word	0x01a6003a
    f808:	01a60027 	.word	0x01a60027
    f80c:	01a6003f 	.word	0x01a6003f
    f810:	01a60030 	.word	0x01a60030
    f814:	01a601a6 	.word	0x01a601a6
    f818:	01a6003a 	.word	0x01a6003a
    f81c:	01a60035 	.word	0x01a60035
    f820:	01a601a6 	.word	0x01a601a6
    f824:	01a60027 	.word	0x01a60027
    f828:	01a601a6 	.word	0x01a601a6
    f82c:	01a601a6 	.word	0x01a601a6
    f830:	01a601a6 	.word	0x01a601a6
    f834:	01a601a6 	.word	0x01a601a6
    f838:	003001a6 	.word	0x003001a6
    f83c:	003501a6 	.word	0x003501a6
    f840:	002b01a6 	.word	0x002b01a6
    f844:	01a601a6 	.word	0x01a601a6
    f848:	01a60027 	.word	0x01a60027
    f84c:	01a601a6 	.word	0x01a601a6
    f850:	003a      	.short	0x003a
            pincfg.uFuncSel = 0;
    f852:	2500      	movs	r5, #0
    f854:	f36f 0502 	bfc	r5, #0, #3
            break;
    f858:	e7a9      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 1;
    f85a:	2500      	movs	r5, #0
    f85c:	2301      	movs	r3, #1
    f85e:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f862:	e7a4      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 2;
    f864:	2500      	movs	r5, #0
    f866:	2302      	movs	r3, #2
    f868:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f86c:	e79f      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 5;
    f86e:	2500      	movs	r5, #0
    f870:	2305      	movs	r3, #5
    f872:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f876:	e79a      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 6;
    f878:	2500      	movs	r5, #0
    f87a:	2306      	movs	r3, #6
    f87c:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f880:	e795      	b.n	f7ae <hal_uart_init+0xce>
            pincfg.uFuncSel = 7;
    f882:	2507      	movs	r5, #7
            break;
    f884:	e793      	b.n	f7ae <hal_uart_init+0xce>
        switch (cfg->suc_pin_rx) {
    f886:	f997 3001 	ldrsb.w	r3, [r7, #1]
    f88a:	3b02      	subs	r3, #2
    f88c:	2b2f      	cmp	r3, #47	; 0x2f
    f88e:	f200 8162 	bhi.w	fb56 <hal_uart_init+0x476>
    f892:	e8df f013 	tbh	[pc, r3, lsl #1]
    f896:	0044      	.short	0x0044
    f898:	01600160 	.word	0x01600160
    f89c:	01600160 	.word	0x01600160
    f8a0:	01600160 	.word	0x01600160
    f8a4:	01600160 	.word	0x01600160
    f8a8:	0160004c 	.word	0x0160004c
    f8ac:	01600160 	.word	0x01600160
    f8b0:	01600160 	.word	0x01600160
    f8b4:	0160004c 	.word	0x0160004c
    f8b8:	01600160 	.word	0x01600160
    f8bc:	01600048 	.word	0x01600048
    f8c0:	01600030 	.word	0x01600030
    f8c4:	01600160 	.word	0x01600160
    f8c8:	01600030 	.word	0x01600030
    f8cc:	0160004c 	.word	0x0160004c
    f8d0:	01600048 	.word	0x01600048
    f8d4:	004c0160 	.word	0x004c0160
    f8d8:	01600160 	.word	0x01600160
    f8dc:	01600160 	.word	0x01600160
    f8e0:	00300160 	.word	0x00300160
    f8e4:	01600160 	.word	0x01600160
    f8e8:	01600160 	.word	0x01600160
    f8ec:	0160004c 	.word	0x0160004c
    f8f0:	01600160 	.word	0x01600160
    f8f4:	0030      	.short	0x0030
            pincfg.uFuncSel = 0;
    f8f6:	f36f 0502 	bfc	r5, #0, #3
    am_hal_gpio_pinconfig(cfg->suc_pin_rx, pincfg);
    f8fa:	4629      	mov	r1, r5
    f8fc:	f997 0001 	ldrsb.w	r0, [r7, #1]
    f900:	f7fd fa24 	bl	cd4c <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_rts >= 0) {
    f904:	f997 0002 	ldrsb.w	r0, [r7, #2]
    f908:	2800      	cmp	r0, #0
    f90a:	f2c0 80b3 	blt.w	fa74 <hal_uart_init+0x394>
      switch (port) {
    f90e:	2c00      	cmp	r4, #0
    f910:	d062      	beq.n	f9d8 <hal_uart_init+0x2f8>
    f912:	2c01      	cmp	r4, #1
    f914:	f000 8090 	beq.w	fa38 <hal_uart_init+0x358>
    f918:	f06f 0001 	mvn.w	r0, #1
    f91c:	e70a      	b.n	f734 <hal_uart_init+0x54>
            pincfg.uFuncSel = 2;
    f91e:	2302      	movs	r3, #2
    f920:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f924:	e7e9      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 4;
    f926:	2304      	movs	r3, #4
    f928:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f92c:	e7e5      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 6;
    f92e:	2306      	movs	r3, #6
    f930:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f934:	e7e1      	b.n	f8fa <hal_uart_init+0x21a>
    f936:	bf00      	nop
    f938:	10001a5c 	.word	0x10001a5c
    f93c:	000106e8 	.word	0x000106e8
        switch (cfg->suc_pin_rx) {
    f940:	f997 3001 	ldrsb.w	r3, [r7, #1]
    f944:	3b02      	subs	r3, #2
    f946:	2b2d      	cmp	r3, #45	; 0x2d
    f948:	f200 8108 	bhi.w	fb5c <hal_uart_init+0x47c>
    f94c:	e8df f013 	tbh	[pc, r3, lsl #1]
    f950:	0106002e 	.word	0x0106002e
    f954:	01060039 	.word	0x01060039
    f958:	01060106 	.word	0x01060106
    f95c:	003d0106 	.word	0x003d0106
    f960:	01060106 	.word	0x01060106
    f964:	00410106 	.word	0x00410106
    f968:	00350106 	.word	0x00350106
    f96c:	01060106 	.word	0x01060106
    f970:	003d0106 	.word	0x003d0106
    f974:	00390106 	.word	0x00390106
    f978:	01060106 	.word	0x01060106
    f97c:	002e0106 	.word	0x002e0106
    f980:	01060106 	.word	0x01060106
    f984:	01060106 	.word	0x01060106
    f988:	01060106 	.word	0x01060106
    f98c:	01060106 	.word	0x01060106
    f990:	01060106 	.word	0x01060106
    f994:	01060035 	.word	0x01060035
    f998:	0106003d 	.word	0x0106003d
    f99c:	01060031 	.word	0x01060031
    f9a0:	002e0106 	.word	0x002e0106
    f9a4:	01060106 	.word	0x01060106
    f9a8:	003d0106 	.word	0x003d0106
            pincfg.uFuncSel = 0;
    f9ac:	f36f 0502 	bfc	r5, #0, #3
            break;
    f9b0:	e7a3      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 1;
    f9b2:	2301      	movs	r3, #1
    f9b4:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f9b8:	e79f      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 2;
    f9ba:	2302      	movs	r3, #2
    f9bc:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f9c0:	e79b      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 5;
    f9c2:	2305      	movs	r3, #5
    f9c4:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f9c8:	e797      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 6;
    f9ca:	2306      	movs	r3, #6
    f9cc:	f363 0502 	bfi	r5, r3, #0, #3
            break;
    f9d0:	e793      	b.n	f8fa <hal_uart_init+0x21a>
            pincfg.uFuncSel = 7;
    f9d2:	f045 0507 	orr.w	r5, r5, #7
            break;
    f9d6:	e790      	b.n	f8fa <hal_uart_init+0x21a>
          switch (cfg->suc_pin_rts) {
    f9d8:	1ec3      	subs	r3, r0, #3
    f9da:	2b26      	cmp	r3, #38	; 0x26
    f9dc:	f200 80c1 	bhi.w	fb62 <hal_uart_init+0x482>
    f9e0:	e8df f003 	tbb	[pc, r3]
    f9e4:	bf17bf14 	.word	0xbf17bf14
    f9e8:	bfbfbfbf 	.word	0xbfbfbfbf
    f9ec:	bf23bfbf 	.word	0xbf23bfbf
    f9f0:	1bbfbfbf 	.word	0x1bbfbfbf
    f9f4:	bfbfbfbf 	.word	0xbfbfbfbf
    f9f8:	bfbfbfbf 	.word	0xbfbfbfbf
    f9fc:	bfbfbfbf 	.word	0xbfbfbfbf
    fa00:	1fbfbfbf 	.word	0x1fbfbfbf
    fa04:	bf17bf23 	.word	0xbf17bf23
    fa08:	bfbf      	.short	0xbfbf
    fa0a:	27          	.byte	0x27
    fa0b:	00          	.byte	0x00
              pincfg.uFuncSel = 0;
    fa0c:	f36f 0502 	bfc	r5, #0, #3
              break;
    fa10:	e02d      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 2;
    fa12:	2302      	movs	r3, #2
    fa14:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa18:	e029      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 4;
    fa1a:	2304      	movs	r3, #4
    fa1c:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa20:	e025      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 5;
    fa22:	2305      	movs	r3, #5
    fa24:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa28:	e021      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 6;
    fa2a:	2306      	movs	r3, #6
    fa2c:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa30:	e01d      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 7;
    fa32:	f045 0507 	orr.w	r5, r5, #7
              break;
    fa36:	e01a      	b.n	fa6e <hal_uart_init+0x38e>
          switch (cfg->suc_pin_rts) {
    fa38:	f1a0 030a 	sub.w	r3, r0, #10
    fa3c:	2b22      	cmp	r3, #34	; 0x22
    fa3e:	f200 8093 	bhi.w	fb68 <hal_uart_init+0x488>
    fa42:	e8df f003 	tbb	[pc, r3]
    fa46:	9125      	.short	0x9125
    fa48:	91919191 	.word	0x91919191
    fa4c:	91919129 	.word	0x91919129
    fa50:	91919129 	.word	0x91919129
    fa54:	91919191 	.word	0x91919191
    fa58:	29259191 	.word	0x29259191
    fa5c:	91219191 	.word	0x91219191
    fa60:	91919191 	.word	0x91919191
    fa64:	91912591 	.word	0x91912591
    fa68:	12          	.byte	0x12
    fa69:	00          	.byte	0x00
              pincfg.uFuncSel = 0;
    fa6a:	f36f 0502 	bfc	r5, #0, #3
      am_hal_gpio_pinconfig(cfg->suc_pin_rts, pincfg);
    fa6e:	4629      	mov	r1, r5
    fa70:	f7fd f96c 	bl	cd4c <am_hal_gpio_pinconfig>
    if (cfg->suc_pin_cts >= 0) {
    fa74:	f997 0003 	ldrsb.w	r0, [r7, #3]
    fa78:	2800      	cmp	r0, #0
    fa7a:	db57      	blt.n	fb2c <hal_uart_init+0x44c>
      switch (port) {
    fa7c:	b17c      	cbz	r4, fa9e <hal_uart_init+0x3be>
    fa7e:	2c01      	cmp	r4, #1
    fa80:	d037      	beq.n	faf2 <hal_uart_init+0x412>
    fa82:	f06f 0001 	mvn.w	r0, #1
    fa86:	e655      	b.n	f734 <hal_uart_init+0x54>
              pincfg.uFuncSel = 2;
    fa88:	2302      	movs	r3, #2
    fa8a:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa8e:	e7ee      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 5;
    fa90:	2305      	movs	r3, #5
    fa92:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fa96:	e7ea      	b.n	fa6e <hal_uart_init+0x38e>
              pincfg.uFuncSel = 7;
    fa98:	f045 0507 	orr.w	r5, r5, #7
              break;
    fa9c:	e7e7      	b.n	fa6e <hal_uart_init+0x38e>
          switch (cfg->suc_pin_cts) {
    fa9e:	1f03      	subs	r3, r0, #4
    faa0:	2b22      	cmp	r3, #34	; 0x22
    faa2:	d864      	bhi.n	fb6e <hal_uart_init+0x48e>
    faa4:	e8df f003 	tbb	[pc, r3]
    faa8:	63156312 	.word	0x63156312
    faac:	63636363 	.word	0x63636363
    fab0:	63636321 	.word	0x63636321
    fab4:	63636363 	.word	0x63636363
    fab8:	63636363 	.word	0x63636363
    fabc:	63636319 	.word	0x63636319
    fac0:	63631963 	.word	0x63631963
    fac4:	63631d63 	.word	0x63631d63
    fac8:	6321      	.short	0x6321
    faca:	15          	.byte	0x15
    facb:	00          	.byte	0x00
              pincfg.uFuncSel = 0;
    facc:	f36f 0502 	bfc	r5, #0, #3
              break;
    fad0:	e029      	b.n	fb26 <hal_uart_init+0x446>
              pincfg.uFuncSel = 2;
    fad2:	2302      	movs	r3, #2
    fad4:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fad8:	e025      	b.n	fb26 <hal_uart_init+0x446>
              pincfg.uFuncSel = 4;
    fada:	2304      	movs	r3, #4
    fadc:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fae0:	e021      	b.n	fb26 <hal_uart_init+0x446>
              pincfg.uFuncSel = 5;
    fae2:	2305      	movs	r3, #5
    fae4:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fae8:	e01d      	b.n	fb26 <hal_uart_init+0x446>
              pincfg.uFuncSel = 6;
    faea:	2306      	movs	r3, #6
    faec:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    faf0:	e019      	b.n	fb26 <hal_uart_init+0x446>
          switch (cfg->suc_pin_cts) {
    faf2:	f1a0 030b 	sub.w	r3, r0, #11
    faf6:	2b22      	cmp	r3, #34	; 0x22
    faf8:	d83c      	bhi.n	fb74 <hal_uart_init+0x494>
    fafa:	e8df f003 	tbb	[pc, r3]
    fafe:	3b1c      	.short	0x3b1c
    fb00:	3b3b3b3b 	.word	0x3b3b3b3b
    fb04:	3b3b3b20 	.word	0x3b3b3b20
    fb08:	3b3b3b20 	.word	0x3b3b3b20
    fb0c:	3b3b203b 	.word	0x3b3b203b
    fb10:	203b3b1c 	.word	0x203b3b1c
    fb14:	1c3b3b3b 	.word	0x1c3b3b3b
    fb18:	3b3b3b3b 	.word	0x3b3b3b3b
    fb1c:	3b3b3b1c 	.word	0x3b3b3b1c
    fb20:	12          	.byte	0x12
    fb21:	00          	.byte	0x00
              pincfg.uFuncSel = 0;
    fb22:	f36f 0502 	bfc	r5, #0, #3
      am_hal_gpio_pinconfig(cfg->suc_pin_cts, pincfg);
    fb26:	4629      	mov	r1, r5
    fb28:	f7fd f910 	bl	cd4c <am_hal_gpio_pinconfig>
    apollo3_uart_set_nvic(port);
    fb2c:	4620      	mov	r0, r4
    fb2e:	f7ff fcfd 	bl	f52c <apollo3_uart_set_nvic>
    return 0;
    fb32:	2000      	movs	r0, #0
    fb34:	e5fe      	b.n	f734 <hal_uart_init+0x54>
              pincfg.uFuncSel = 5;
    fb36:	2305      	movs	r3, #5
    fb38:	f363 0502 	bfi	r5, r3, #0, #3
              break;
    fb3c:	e7f3      	b.n	fb26 <hal_uart_init+0x446>
              pincfg.uFuncSel = 7;
    fb3e:	f045 0507 	orr.w	r5, r5, #7
              break;
    fb42:	e7f0      	b.n	fb26 <hal_uart_init+0x446>
        return SYS_EINVAL;
    fb44:	f06f 0001 	mvn.w	r0, #1
}
    fb48:	4770      	bx	lr
        switch (cfg->suc_pin_tx) {
    fb4a:	f06f 0001 	mvn.w	r0, #1
    fb4e:	e5f1      	b.n	f734 <hal_uart_init+0x54>
        switch (cfg->suc_pin_tx) {
    fb50:	f06f 0001 	mvn.w	r0, #1
    fb54:	e5ee      	b.n	f734 <hal_uart_init+0x54>
        switch (cfg->suc_pin_rx) {
    fb56:	f06f 0001 	mvn.w	r0, #1
    fb5a:	e5eb      	b.n	f734 <hal_uart_init+0x54>
        switch (cfg->suc_pin_rx) {
    fb5c:	f06f 0001 	mvn.w	r0, #1
    fb60:	e5e8      	b.n	f734 <hal_uart_init+0x54>
      switch (port) {
    fb62:	f06f 0001 	mvn.w	r0, #1
    fb66:	e5e5      	b.n	f734 <hal_uart_init+0x54>
    fb68:	f06f 0001 	mvn.w	r0, #1
    fb6c:	e5e2      	b.n	f734 <hal_uart_init+0x54>
      switch (port) {
    fb6e:	f06f 0001 	mvn.w	r0, #1
    fb72:	e5df      	b.n	f734 <hal_uart_init+0x54>
    fb74:	f06f 0001 	mvn.w	r0, #1
    fb78:	e5dc      	b.n	f734 <hal_uart_init+0x54>
    fb7a:	bf00      	nop

0000fb7c <hal_uart_config>:

int
hal_uart_config(int port, int32_t baudrate, uint8_t databits, uint8_t stopbits,
  enum hal_uart_parity parity, enum hal_uart_flow_ctl flow_ctl)
{
    fb7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    fb80:	b08d      	sub	sp, #52	; 0x34
    fb82:	4604      	mov	r4, r0
    fb84:	4688      	mov	r8, r1
    fb86:	4615      	mov	r5, r2
    fb88:	461e      	mov	r6, r3
    fb8a:	f89d 7050 	ldrb.w	r7, [sp, #80]	; 0x50
    fb8e:	f89d 9054 	ldrb.w	r9, [sp, #84]	; 0x54
    struct apollo3_uart *u;
    int irqn;
    int rc;

    am_hal_uart_config_t uart_cfg =
    fb92:	2228      	movs	r2, #40	; 0x28
    fb94:	2100      	movs	r1, #0
    fb96:	a801      	add	r0, sp, #4
    fb98:	f7fd faef 	bl	d17a <memset>
    fb9c:	2312      	movs	r3, #18
    fb9e:	9306      	str	r3, [sp, #24]
        .ui32TxBufferSize = 0,
        .pui8RxBuffer = 0,
        .ui32RxBufferSize = 0,
    };

    if (port >= UART_CNT) {
    fba0:	2c01      	cmp	r4, #1
    fba2:	dc6f      	bgt.n	fc84 <hal_uart_config+0x108>
        return -1;
    }

    u = &uarts[port];
    if (u->u_open) {
    fba4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    fba8:	4a3e      	ldr	r2, [pc, #248]	; (fca4 <hal_uart_config+0x128>)
    fbaa:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    fbae:	f013 0f01 	tst.w	r3, #1
    fbb2:	d16a      	bne.n	fc8a <hal_uart_config+0x10e>
        return -1;
    }

    switch (databits) {
    fbb4:	1f6a      	subs	r2, r5, #5
    fbb6:	2a03      	cmp	r2, #3
    fbb8:	d86a      	bhi.n	fc90 <hal_uart_config+0x114>
    fbba:	e8df f002 	tbb	[pc, r2]
    fbbe:	1d20      	.short	0x1d20
    fbc0:	021a      	.short	0x021a
    case 8:
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_8;
    fbc2:	2360      	movs	r3, #96	; 0x60
    fbc4:	9302      	str	r3, [sp, #8]
        break;
    default:
        return -1;
    }

    switch (stopbits) {
    fbc6:	2e01      	cmp	r6, #1
    fbc8:	d01c      	beq.n	fc04 <hal_uart_config+0x88>
    fbca:	2e02      	cmp	r6, #2
    fbcc:	d163      	bne.n	fc96 <hal_uart_config+0x11a>
    case 2:
        uart_cfg.ui32StopBits = AM_HAL_UART_TWO_STOP_BITS;
    fbce:	2308      	movs	r3, #8
    fbd0:	9304      	str	r3, [sp, #16]
        break;
    default:
        return -1;
    }

    rc = apollo3_uart_irq_info(port, &irqn, NULL);
    fbd2:	2200      	movs	r2, #0
    fbd4:	a90b      	add	r1, sp, #44	; 0x2c
    fbd6:	4620      	mov	r0, r4
    fbd8:	f7ff fc90 	bl	f4fc <apollo3_uart_irq_info>
    if (rc != 0) {
    fbdc:	4605      	mov	r5, r0
    fbde:	2800      	cmp	r0, #0
    fbe0:	d15c      	bne.n	fc9c <hal_uart_config+0x120>
        return -1;
    }

    switch (parity) {
    fbe2:	b197      	cbz	r7, fc0a <hal_uart_config+0x8e>
    fbe4:	3f01      	subs	r7, #1
    fbe6:	b2ff      	uxtb	r7, r7
    fbe8:	2f01      	cmp	r7, #1
    fbea:	d810      	bhi.n	fc0e <hal_uart_config+0x92>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
        break;
    case HAL_UART_PARITY_ODD:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_ODD;
    case HAL_UART_PARITY_EVEN:
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_EVEN;
    fbec:	2306      	movs	r3, #6
    fbee:	9303      	str	r3, [sp, #12]
        break;
    fbf0:	e00d      	b.n	fc0e <hal_uart_config+0x92>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_7;
    fbf2:	2340      	movs	r3, #64	; 0x40
    fbf4:	9302      	str	r3, [sp, #8]
        break;
    fbf6:	e7e6      	b.n	fbc6 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_6;
    fbf8:	2320      	movs	r3, #32
    fbfa:	9302      	str	r3, [sp, #8]
        break;
    fbfc:	e7e3      	b.n	fbc6 <hal_uart_config+0x4a>
        uart_cfg.ui32DataBits = AM_HAL_UART_DATA_BITS_5;
    fbfe:	2300      	movs	r3, #0
    fc00:	9302      	str	r3, [sp, #8]
        break;
    fc02:	e7e0      	b.n	fbc6 <hal_uart_config+0x4a>
        uart_cfg.ui32StopBits = AM_HAL_UART_ONE_STOP_BIT;
    fc04:	2300      	movs	r3, #0
    fc06:	9304      	str	r3, [sp, #16]
        break;
    fc08:	e7e3      	b.n	fbd2 <hal_uart_config+0x56>
        uart_cfg.ui32Parity = AM_HAL_UART_PARITY_NONE;
    fc0a:	2300      	movs	r3, #0
    fc0c:	9303      	str	r3, [sp, #12]
    }

    switch (flow_ctl) {
    fc0e:	f1b9 0f00 	cmp.w	r9, #0
    fc12:	d030      	beq.n	fc76 <hal_uart_config+0xfa>
    fc14:	f1b9 0f01 	cmp.w	r9, #1
    fc18:	d030      	beq.n	fc7c <hal_uart_config+0x100>
    case HAL_UART_FLOW_CTL_RTS_CTS:
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
        break;
    }

    uart_cfg.ui32BaudRate = baudrate;
    fc1a:	f8cd 8004 	str.w	r8, [sp, #4]

    am_hal_uart_configure(uarts[port].uart_handle, &uart_cfg);
    fc1e:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    fc22:	4a20      	ldr	r2, [pc, #128]	; (fca4 <hal_uart_config+0x128>)
    fc24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    fc28:	a901      	add	r1, sp, #4
    fc2a:	6958      	ldr	r0, [r3, #20]
    fc2c:	f000 fa38 	bl	100a0 <am_hal_uart_configure>

    NVIC_EnableIRQ(irqn);
    fc30:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    fc32:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    fc34:	2b00      	cmp	r3, #0
    fc36:	db08      	blt.n	fc4a <hal_uart_config+0xce>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    fc38:	f002 021f 	and.w	r2, r2, #31
    fc3c:	095b      	lsrs	r3, r3, #5
    fc3e:	2101      	movs	r1, #1
    fc40:	fa01 f202 	lsl.w	r2, r1, r2
    fc44:	4918      	ldr	r1, [pc, #96]	; (fca8 <hal_uart_config+0x12c>)
    fc46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    UARTn(0)->IER |= (AM_HAL_UART_INT_RX |
    fc4a:	4a18      	ldr	r2, [pc, #96]	; (fcac <hal_uart_config+0x130>)
    fc4c:	6b93      	ldr	r3, [r2, #56]	; 0x38
    fc4e:	f043 0350 	orr.w	r3, r3, #80	; 0x50
    fc52:	6393      	str	r3, [r2, #56]	; 0x38

    apollo3_uart_enable_rx_irq();

    u->u_rx_stall = 0;
    fc54:	4a13      	ldr	r2, [pc, #76]	; (fca4 <hal_uart_config+0x128>)
    fc56:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    fc5a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    u->u_tx_started = 0;
    u->u_open = 1;
    fc5e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    fc62:	f003 03f9 	and.w	r3, r3, #249	; 0xf9
    fc66:	f043 0301 	orr.w	r3, r3, #1
    fc6a:	f802 3034 	strb.w	r3, [r2, r4, lsl #3]

    return 0;
}
    fc6e:	4628      	mov	r0, r5
    fc70:	b00d      	add	sp, #52	; 0x34
    fc72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_NONE;
    fc76:	2300      	movs	r3, #0
    fc78:	9305      	str	r3, [sp, #20]
        break;
    fc7a:	e7ce      	b.n	fc1a <hal_uart_config+0x9e>
        uart_cfg.ui32FlowControl = AM_HAL_UART_FLOW_CTRL_RTS_CTS;
    fc7c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    fc80:	9305      	str	r3, [sp, #20]
        break;
    fc82:	e7ca      	b.n	fc1a <hal_uart_config+0x9e>
        return -1;
    fc84:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    fc88:	e7f1      	b.n	fc6e <hal_uart_config+0xf2>
        return -1;
    fc8a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    fc8e:	e7ee      	b.n	fc6e <hal_uart_config+0xf2>
    if (u->u_open) {
    fc90:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    fc94:	e7eb      	b.n	fc6e <hal_uart_config+0xf2>
    switch (stopbits) {
    fc96:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    fc9a:	e7e8      	b.n	fc6e <hal_uart_config+0xf2>
        return -1;
    fc9c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    fca0:	e7e5      	b.n	fc6e <hal_uart_config+0xf2>
    fca2:	bf00      	nop
    fca4:	10001a5c 	.word	0x10001a5c
    fca8:	e000e100 	.word	0xe000e100
    fcac:	4001c000 	.word	0x4001c000

0000fcb0 <hal_uart_close>:
int
hal_uart_close(int port)
{
    struct apollo3_uart *u;

    if (port >= UART_CNT) {
    fcb0:	2801      	cmp	r0, #1
    fcb2:	dc34      	bgt.n	fd1e <hal_uart_close+0x6e>
{
    fcb4:	b510      	push	{r4, lr}
    fcb6:	b082      	sub	sp, #8
    fcb8:	4604      	mov	r4, r0
        return -1;
    }

    u = &uarts[port];
    if (!u->u_open) {
    fcba:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    fcbe:	4a1b      	ldr	r2, [pc, #108]	; (fd2c <hal_uart_close+0x7c>)
    fcc0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    fcc4:	f013 0f01 	tst.w	r3, #1
    fcc8:	d02c      	beq.n	fd24 <hal_uart_close+0x74>
        return -1;
    }

    u->u_open = 0;
    fcca:	4613      	mov	r3, r2
    fccc:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    fcd0:	f813 1032 	ldrb.w	r1, [r3, r2, lsl #3]
    fcd4:	f36f 0100 	bfc	r1, #0, #1
    fcd8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
    AM_CRITICAL_BEGIN
    fcdc:	f7fd f968 	bl	cfb0 <am_hal_interrupt_master_disable>
    fce0:	9001      	str	r0, [sp, #4]
    UARTn(port)->CR_b.UARTEN = 0;
    fce2:	f504 2380 	add.w	r3, r4, #262144	; 0x40000
    fce6:	331c      	adds	r3, #28
    fce8:	031b      	lsls	r3, r3, #12
    fcea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    fcec:	f36f 0200 	bfc	r2, #0, #1
    fcf0:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.RXE = 0;
    fcf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    fcf4:	f36f 2249 	bfc	r2, #9, #1
    fcf8:	631a      	str	r2, [r3, #48]	; 0x30
    UARTn(port)->CR_b.TXE = 0;
    fcfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    fcfc:	f36f 2208 	bfc	r2, #8, #1
    fd00:	631a      	str	r2, [r3, #48]	; 0x30
    AM_CRITICAL_END
    fd02:	9801      	ldr	r0, [sp, #4]
    fd04:	f7fd f958 	bl	cfb8 <am_hal_interrupt_master_set>
    UARTn(0)->CR_b.CLKEN = 0;
    fd08:	4b09      	ldr	r3, [pc, #36]	; (fd30 <hal_uart_close+0x80>)
    fd0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    fd0c:	f36f 02c3 	bfc	r2, #3, #1
    fd10:	631a      	str	r2, [r3, #48]	; 0x30
    am_hal_pwrctrl_periph_disable(port);
    fd12:	b2e0      	uxtb	r0, r4
    fd14:	f000 f894 	bl	fe40 <am_hal_pwrctrl_periph_disable>
    return 0;
    fd18:	2000      	movs	r0, #0
}
    fd1a:	b002      	add	sp, #8
    fd1c:	bd10      	pop	{r4, pc}
        return -1;
    fd1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    fd22:	4770      	bx	lr
        return -1;
    fd24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    fd28:	e7f7      	b.n	fd1a <hal_uart_close+0x6a>
    fd2a:	bf00      	nop
    fd2c:	10001a5c 	.word	0x10001a5c
    fd30:	4001c000 	.word	0x4001c000

0000fd34 <pwrctrl_periph_disable_msk_check>:
// ****************************************************************************
static uint32_t
pwrctrl_periph_disable_msk_check(am_hal_pwrctrl_periph_e ePeripheral)
{
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    uint32_t HCPxMask = PWRCTRL->DEVPWREN;
    fd34:	4b1c      	ldr	r3, [pc, #112]	; (fda8 <pwrctrl_periph_disable_msk_check+0x74>)
    fd36:	689b      	ldr	r3, [r3, #8]

    switch (am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus)
    fd38:	eb00 0140 	add.w	r1, r0, r0, lsl #1
    fd3c:	4a1b      	ldr	r2, [pc, #108]	; (fdac <pwrctrl_periph_disable_msk_check+0x78>)
    fd3e:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    fd42:	6852      	ldr	r2, [r2, #4]
    fd44:	2a08      	cmp	r2, #8
    fd46:	d010      	beq.n	fd6a <pwrctrl_periph_disable_msk_check+0x36>
    fd48:	2a10      	cmp	r2, #16
    fd4a:	d01a      	beq.n	fd82 <pwrctrl_periph_disable_msk_check+0x4e>
    fd4c:	2a04      	cmp	r2, #4
    fd4e:	d001      	beq.n	fd54 <pwrctrl_periph_disable_msk_check+0x20>
    fd50:	2001      	movs	r0, #1
    fd52:	4770      	bx	lr
    {
        case (PWRCTRL_DEVPWRSTATUS_HCPA_Msk):
            if (((HCPxMask & HCPA_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    fd54:	f240 5281 	movw	r2, #1409	; 0x581
    fd58:	4213      	tst	r3, r2
    fd5a:	d01e      	beq.n	fd9a <pwrctrl_periph_disable_msk_check+0x66>
    fd5c:	4a13      	ldr	r2, [pc, #76]	; (fdac <pwrctrl_periph_disable_msk_check+0x78>)
    fd5e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
    fd62:	4018      	ands	r0, r3
    fd64:	d01e      	beq.n	fda4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    fd66:	2001      	movs	r0, #1
    fd68:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPB_Msk):
            if (((HCPxMask & HCPB_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    fd6a:	f013 0f0e 	tst.w	r3, #14
    fd6e:	d016      	beq.n	fd9e <pwrctrl_periph_disable_msk_check+0x6a>
    fd70:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    fd74:	4a0d      	ldr	r2, [pc, #52]	; (fdac <pwrctrl_periph_disable_msk_check+0x78>)
    fd76:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
    fd7a:	4018      	ands	r0, r3
    fd7c:	d012      	beq.n	fda4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    fd7e:	2001      	movs	r0, #1
    fd80:	4770      	bx	lr
                retVal = AM_HAL_STATUS_SUCCESS;
            }
            break;

        case (PWRCTRL_DEVPWRSTATUS_HCPC_Msk):
            if (((HCPxMask & HCPC_MASK) > 0) && ((HCPxMask & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable) == 0))
    fd82:	f013 0f70 	tst.w	r3, #112	; 0x70
    fd86:	d00c      	beq.n	fda2 <pwrctrl_periph_disable_msk_check+0x6e>
    fd88:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    fd8c:	4a07      	ldr	r2, [pc, #28]	; (fdac <pwrctrl_periph_disable_msk_check+0x78>)
    fd8e:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
    fd92:	4018      	ands	r0, r3
    fd94:	d006      	beq.n	fda4 <pwrctrl_periph_disable_msk_check+0x70>
    uint32_t retVal = AM_HAL_STATUS_FAIL;
    fd96:	2001      	movs	r0, #1
    fd98:	4770      	bx	lr
    fd9a:	2001      	movs	r0, #1
    fd9c:	4770      	bx	lr
    fd9e:	2001      	movs	r0, #1
    fda0:	4770      	bx	lr
    fda2:	2001      	movs	r0, #1
        default:
            break;
    }

    return retVal;
}
    fda4:	4770      	bx	lr
    fda6:	bf00      	nop
    fda8:	40021000 	.word	0x40021000
    fdac:	00010710 	.word	0x00010710

0000fdb0 <am_hal_pwrctrl_periph_enable>:
{
    fdb0:	b570      	push	{r4, r5, r6, lr}
    fdb2:	b082      	sub	sp, #8
    fdb4:	4604      	mov	r4, r0
    AM_CRITICAL_BEGIN
    fdb6:	f7fd f8fb 	bl	cfb0 <am_hal_interrupt_master_disable>
    fdba:	9000      	str	r0, [sp, #0]
    PWRCTRL->DEVPWREN |= am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    fdbc:	4a1e      	ldr	r2, [pc, #120]	; (fe38 <am_hal_pwrctrl_periph_enable+0x88>)
    fdbe:	6893      	ldr	r3, [r2, #8]
    fdc0:	4626      	mov	r6, r4
    fdc2:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    fdc6:	491d      	ldr	r1, [pc, #116]	; (fe3c <am_hal_pwrctrl_periph_enable+0x8c>)
    fdc8:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    fdcc:	430b      	orrs	r3, r1
    fdce:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
    fdd0:	9800      	ldr	r0, [sp, #0]
    fdd2:	f7fd f8f1 	bl	cfb8 <am_hal_interrupt_master_set>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    fdd6:	2500      	movs	r5, #0
    fdd8:	2d13      	cmp	r5, #19
    fdda:	d80e      	bhi.n	fdfa <am_hal_pwrctrl_periph_enable+0x4a>
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    fddc:	20a0      	movs	r0, #160	; 0xa0
    fdde:	f7fc ff8b 	bl	ccf8 <am_hal_flash_delay>
        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    fde2:	4b15      	ldr	r3, [pc, #84]	; (fe38 <am_hal_pwrctrl_periph_enable+0x88>)
    fde4:	6999      	ldr	r1, [r3, #24]
    fde6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    fdea:	4a14      	ldr	r2, [pc, #80]	; (fe3c <am_hal_pwrctrl_periph_enable+0x8c>)
    fdec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fdf0:	685b      	ldr	r3, [r3, #4]
    fdf2:	4219      	tst	r1, r3
    fdf4:	d101      	bne.n	fdfa <am_hal_pwrctrl_periph_enable+0x4a>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    fdf6:	350a      	adds	r5, #10
    fdf8:	e7ee      	b.n	fdd8 <am_hal_pwrctrl_periph_enable+0x28>
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) > 0)
    fdfa:	4b0f      	ldr	r3, [pc, #60]	; (fe38 <am_hal_pwrctrl_periph_enable+0x88>)
    fdfc:	6999      	ldr	r1, [r3, #24]
    fdfe:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    fe02:	4a0e      	ldr	r2, [pc, #56]	; (fe3c <am_hal_pwrctrl_periph_enable+0x8c>)
    fe04:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fe08:	685b      	ldr	r3, [r3, #4]
    fe0a:	4219      	tst	r1, r3
    fe0c:	d002      	beq.n	fe14 <am_hal_pwrctrl_periph_enable+0x64>
        return AM_HAL_STATUS_SUCCESS;
    fe0e:	2000      	movs	r0, #0
} // am_hal_pwrctrl_periph_enable()
    fe10:	b002      	add	sp, #8
    fe12:	bd70      	pop	{r4, r5, r6, pc}
        AM_CRITICAL_BEGIN
    fe14:	f7fd f8cc 	bl	cfb0 <am_hal_interrupt_master_disable>
    fe18:	9001      	str	r0, [sp, #4]
        PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    fe1a:	4a07      	ldr	r2, [pc, #28]	; (fe38 <am_hal_pwrctrl_periph_enable+0x88>)
    fe1c:	6893      	ldr	r3, [r2, #8]
    fe1e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    fe22:	4906      	ldr	r1, [pc, #24]	; (fe3c <am_hal_pwrctrl_periph_enable+0x8c>)
    fe24:	f851 1024 	ldr.w	r1, [r1, r4, lsl #2]
    fe28:	ea23 0301 	bic.w	r3, r3, r1
    fe2c:	6093      	str	r3, [r2, #8]
        AM_CRITICAL_END
    fe2e:	9801      	ldr	r0, [sp, #4]
    fe30:	f7fd f8c2 	bl	cfb8 <am_hal_interrupt_master_set>
        return AM_HAL_STATUS_FAIL;
    fe34:	2001      	movs	r0, #1
    fe36:	e7eb      	b.n	fe10 <am_hal_pwrctrl_periph_enable+0x60>
    fe38:	40021000 	.word	0x40021000
    fe3c:	00010710 	.word	0x00010710

0000fe40 <am_hal_pwrctrl_periph_disable>:
//  Disable power for a peripheral.
//
// ****************************************************************************
uint32_t
am_hal_pwrctrl_periph_disable(am_hal_pwrctrl_periph_e ePeripheral)
{
    fe40:	b570      	push	{r4, r5, r6, lr}
    fe42:	b082      	sub	sp, #8
    fe44:	4604      	mov	r4, r0
    //
    // Disable power domain for the given device.
    //
    AM_CRITICAL_BEGIN
    fe46:	f7fd f8b3 	bl	cfb0 <am_hal_interrupt_master_disable>
    fe4a:	9001      	str	r0, [sp, #4]
    PWRCTRL->DEVPWREN &= ~am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphEnable;
    fe4c:	4a17      	ldr	r2, [pc, #92]	; (feac <am_hal_pwrctrl_periph_disable+0x6c>)
    fe4e:	6893      	ldr	r3, [r2, #8]
    fe50:	4626      	mov	r6, r4
    fe52:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    fe56:	4916      	ldr	r1, [pc, #88]	; (feb0 <am_hal_pwrctrl_periph_disable+0x70>)
    fe58:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
    fe5c:	ea23 0301 	bic.w	r3, r3, r1
    fe60:	6093      	str	r3, [r2, #8]
    AM_CRITICAL_END
    fe62:	9801      	ldr	r0, [sp, #4]
    fe64:	f7fd f8a8 	bl	cfb8 <am_hal_interrupt_master_set>

    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    fe68:	2500      	movs	r5, #0
    fe6a:	2d13      	cmp	r5, #19
    fe6c:	d80e      	bhi.n	fe8c <am_hal_pwrctrl_periph_disable+0x4c>
    {
        am_hal_flash_delay(FLASH_CYCLES_US(10));
    fe6e:	20a0      	movs	r0, #160	; 0xa0
    fe70:	f7fc ff42 	bl	ccf8 <am_hal_flash_delay>

        if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
    fe74:	4b0d      	ldr	r3, [pc, #52]	; (feac <am_hal_pwrctrl_periph_disable+0x6c>)
    fe76:	6999      	ldr	r1, [r3, #24]
    fe78:	eb06 0346 	add.w	r3, r6, r6, lsl #1
    fe7c:	4a0c      	ldr	r2, [pc, #48]	; (feb0 <am_hal_pwrctrl_periph_disable+0x70>)
    fe7e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fe82:	685b      	ldr	r3, [r3, #4]
    fe84:	4219      	tst	r1, r3
    fe86:	d001      	beq.n	fe8c <am_hal_pwrctrl_periph_disable+0x4c>
    for (uint32_t wait_usecs = 0; wait_usecs < AM_HAL_PWRCTRL_MAX_WAIT; wait_usecs += 10)
    fe88:	350a      	adds	r5, #10
    fe8a:	e7ee      	b.n	fe6a <am_hal_pwrctrl_periph_disable+0x2a>
    }

    //
    // Check the device status.
    //
    if ((PWRCTRL->DEVPWRSTATUS & am_hal_pwrctrl_peripheral_control[ePeripheral].ui32PeriphStatus) == 0)
    fe8c:	4b07      	ldr	r3, [pc, #28]	; (feac <am_hal_pwrctrl_periph_disable+0x6c>)
    fe8e:	6998      	ldr	r0, [r3, #24]
    fe90:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    fe94:	4a06      	ldr	r2, [pc, #24]	; (feb0 <am_hal_pwrctrl_periph_disable+0x70>)
    fe96:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    fe9a:	685b      	ldr	r3, [r3, #4]
    fe9c:	4018      	ands	r0, r3
    fe9e:	d101      	bne.n	fea4 <am_hal_pwrctrl_periph_disable+0x64>
    else
    {
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    }

} // am_hal_pwrctrl_periph_disable()
    fea0:	b002      	add	sp, #8
    fea2:	bd70      	pop	{r4, r5, r6, pc}
        return pwrctrl_periph_disable_msk_check(ePeripheral);
    fea4:	4620      	mov	r0, r4
    fea6:	f7ff ff45 	bl	fd34 <pwrctrl_periph_disable_msk_check>
    feaa:	e7f9      	b.n	fea0 <am_hal_pwrctrl_periph_disable+0x60>
    feac:	40021000 	.word	0x40021000
    feb0:	00010710 	.word	0x00010710

0000feb4 <config_baudrate>:
    uint32_t ui32UartClkFreq;

    //
    // Check that the baudrate is in range.
    //
    if (APOLLO3_A1)
    feb4:	4b23      	ldr	r3, [pc, #140]	; (ff44 <config_baudrate+0x90>)
    feb6:	68db      	ldr	r3, [r3, #12]
    feb8:	b2db      	uxtb	r3, r3
    feba:	2b12      	cmp	r3, #18
    febc:	d016      	beq.n	feec <config_baudrate+0x38>
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }
    if (APOLLO3_GE_B0)
    febe:	4b21      	ldr	r3, [pc, #132]	; (ff44 <config_baudrate+0x90>)
    fec0:	68db      	ldr	r3, [r3, #12]
    fec2:	b2db      	uxtb	r3, r3
    fec4:	2b20      	cmp	r3, #32
    fec6:	d902      	bls.n	fece <config_baudrate+0x1a>
    {
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_B0)
    fec8:	4b1f      	ldr	r3, [pc, #124]	; (ff48 <config_baudrate+0x94>)
    feca:	4299      	cmp	r1, r3
    fecc:	d838      	bhi.n	ff40 <config_baudrate+0x8c>
{
    fece:	b430      	push	{r4, r5}
      {
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
      }
    }

    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
    fed0:	f500 2080 	add.w	r0, r0, #262144	; 0x40000
    fed4:	301c      	adds	r0, #28
    fed6:	0300      	lsls	r0, r0, #12
    fed8:	6b03      	ldr	r3, [r0, #48]	; 0x30
    feda:	f3c3 1302 	ubfx	r3, r3, #4, #3
    fede:	3b01      	subs	r3, #1
    fee0:	2b03      	cmp	r3, #3
    fee2:	d80c      	bhi.n	fefe <config_baudrate+0x4a>
    fee4:	e8df f003 	tbb	[pc, r3]
    fee8:	0907260f 	.word	0x0907260f
      if (ui32DesiredBaudrate > AM_HAL_UART_MAXIMUM_BAUDRATE_A1)
    feec:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    fef0:	d9e5      	bls.n	febe <config_baudrate+0xa>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    fef2:	4816      	ldr	r0, [pc, #88]	; (ff4c <config_baudrate+0x98>)
    fef4:	4770      	bx	lr
        case UART0_CR_CLKSEL_12MHZ:
            ui32UartClkFreq = 12000000;
            break;

        case UART0_CR_CLKSEL_6MHZ:
            ui32UartClkFreq = 6000000;
    fef6:	4c16      	ldr	r4, [pc, #88]	; (ff50 <config_baudrate+0x9c>)
            break;
    fef8:	e006      	b.n	ff08 <config_baudrate+0x54>

        case UART0_CR_CLKSEL_3MHZ:
            ui32UartClkFreq = 3000000;
    fefa:	4c16      	ldr	r4, [pc, #88]	; (ff54 <config_baudrate+0xa0>)
            break;
    fefc:	e004      	b.n	ff08 <config_baudrate+0x54>

        default:
            *pui32ActualBaud = 0;
    fefe:	2300      	movs	r3, #0
    ff00:	6013      	str	r3, [r2, #0]
            return AM_HAL_UART_STATUS_CLOCK_NOT_CONFIGURED;
    ff02:	4815      	ldr	r0, [pc, #84]	; (ff58 <config_baudrate+0xa4>)
    ff04:	e014      	b.n	ff30 <config_baudrate+0x7c>
    switch ( UARTn(ui32Module)->CR_b.CLKSEL )
    ff06:	4c15      	ldr	r4, [pc, #84]	; (ff5c <config_baudrate+0xa8>)
    }

    //
    // Calculate register values.
    //
    ui32BaudClk = BAUDCLK * ui32DesiredBaudrate;
    ff08:	0109      	lsls	r1, r1, #4
    ui32IntegerDivisor = (uint32_t)(ui32UartClkFreq / ui32BaudClk);
    ff0a:	fbb4 f5f1 	udiv	r5, r4, r1
    ui64IntermediateLong = (ui32UartClkFreq * 64) / ui32BaudClk;
    ff0e:	01a3      	lsls	r3, r4, #6
    ff10:	fbb3 f3f1 	udiv	r3, r3, r1
    ui64FractionDivisorLong = ui64IntermediateLong - (ui32IntegerDivisor * 64);
    ui32FractionDivisor = (uint32_t)ui64FractionDivisorLong;
    ff14:	eba3 1385 	sub.w	r3, r3, r5, lsl #6

    //
    // Check the result.
    //
    if (ui32IntegerDivisor == 0)
    ff18:	428c      	cmp	r4, r1
    ff1a:	d30d      	bcc.n	ff38 <config_baudrate+0x84>
    }

    //
    // Write the UART regs.
    //
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    ff1c:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->IBRD = ui32IntegerDivisor;
    ff1e:	6245      	str	r5, [r0, #36]	; 0x24
    UARTn(ui32Module)->FBRD = ui32FractionDivisor;
    ff20:	6283      	str	r3, [r0, #40]	; 0x28

    //
    // Return the actual baud rate.
    //
    *pui32ActualBaud = (ui32UartClkFreq / ((BAUDCLK * ui32IntegerDivisor) + ui32FractionDivisor / 4));
    ff22:	089b      	lsrs	r3, r3, #2
    ff24:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    ff28:	fbb4 f3f3 	udiv	r3, r4, r3
    ff2c:	6013      	str	r3, [r2, #0]
    return AM_HAL_STATUS_SUCCESS;
    ff2e:	2000      	movs	r0, #0
} // config_baudrate()
    ff30:	bc30      	pop	{r4, r5}
    ff32:	4770      	bx	lr
            ui32UartClkFreq = 12000000;
    ff34:	4c0a      	ldr	r4, [pc, #40]	; (ff60 <config_baudrate+0xac>)
    ff36:	e7e7      	b.n	ff08 <config_baudrate+0x54>
        *pui32ActualBaud = 0;
    ff38:	2300      	movs	r3, #0
    ff3a:	6013      	str	r3, [r2, #0]
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    ff3c:	4803      	ldr	r0, [pc, #12]	; (ff4c <config_baudrate+0x98>)
    ff3e:	e7f7      	b.n	ff30 <config_baudrate+0x7c>
        return AM_HAL_UART_STATUS_BAUDRATE_NOT_POSSIBLE;
    ff40:	4802      	ldr	r0, [pc, #8]	; (ff4c <config_baudrate+0x98>)
} // config_baudrate()
    ff42:	4770      	bx	lr
    ff44:	40020000 	.word	0x40020000
    ff48:	0016e360 	.word	0x0016e360
    ff4c:	08000003 	.word	0x08000003
    ff50:	005b8d80 	.word	0x005b8d80
    ff54:	002dc6c0 	.word	0x002dc6c0
    ff58:	08000002 	.word	0x08000002
    ff5c:	016e3600 	.word	0x016e3600
    ff60:	00b71b00 	.word	0x00b71b00

0000ff64 <am_hal_uart_initialize>:
    if (ui32Module >= AM_REG_UART_NUM_MODULES )
    ff64:	2801      	cmp	r0, #1
    ff66:	d81e      	bhi.n	ffa6 <am_hal_uart_initialize+0x42>
    if (!ppHandle)
    ff68:	b1f9      	cbz	r1, ffaa <am_hal_uart_initialize+0x46>
    if (g_am_hal_uart_states[ui32Module].prefix.s.bInit)
    ff6a:	4a12      	ldr	r2, [pc, #72]	; (ffb4 <am_hal_uart_initialize+0x50>)
    ff6c:	2368      	movs	r3, #104	; 0x68
    ff6e:	fb03 2300 	mla	r3, r3, r0, r2
    ff72:	78db      	ldrb	r3, [r3, #3]
    ff74:	f013 0f01 	tst.w	r3, #1
    ff78:	d119      	bne.n	ffae <am_hal_uart_initialize+0x4a>
{
    ff7a:	b470      	push	{r4, r5, r6}
    g_am_hal_uart_states[ui32Module].prefix.s.bInit = true;
    ff7c:	4614      	mov	r4, r2
    ff7e:	2268      	movs	r2, #104	; 0x68
    ff80:	fb02 f200 	mul.w	r2, r2, r0
    ff84:	18a3      	adds	r3, r4, r2
    ff86:	78dd      	ldrb	r5, [r3, #3]
    ff88:	f045 0501 	orr.w	r5, r5, #1
    ff8c:	70dd      	strb	r5, [r3, #3]
    g_am_hal_uart_states[ui32Module].prefix.s.magic = AM_HAL_MAGIC_UART;
    ff8e:	58a5      	ldr	r5, [r4, r2]
    ff90:	4e09      	ldr	r6, [pc, #36]	; (ffb8 <am_hal_uart_initialize+0x54>)
    ff92:	f366 0517 	bfi	r5, r6, #0, #24
    ff96:	50a5      	str	r5, [r4, r2]
    g_am_hal_uart_states[ui32Module].ui32Module = ui32Module;
    ff98:	6258      	str	r0, [r3, #36]	; 0x24
    g_am_hal_uart_states[ui32Module].sRegState.bValid = false;
    ff9a:	2000      	movs	r0, #0
    ff9c:	7118      	strb	r0, [r3, #4]
    g_am_hal_uart_states[ui32Module].ui32BaudRate = 0;
    ff9e:	6618      	str	r0, [r3, #96]	; 0x60
    *ppHandle = (void *)&g_am_hal_uart_states[ui32Module];
    ffa0:	600b      	str	r3, [r1, #0]
} // am_hal_uart_initialize()
    ffa2:	bc70      	pop	{r4, r5, r6}
    ffa4:	4770      	bx	lr
        return AM_HAL_STATUS_OUT_OF_RANGE;
    ffa6:	2005      	movs	r0, #5
    ffa8:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_ARG;
    ffaa:	2006      	movs	r0, #6
    ffac:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_OPERATION;
    ffae:	2007      	movs	r0, #7
} // am_hal_uart_initialize()
    ffb0:	4770      	bx	lr
    ffb2:	bf00      	nop
    ffb4:	10001a8c 	.word	0x10001a8c
    ffb8:	00ea9e06 	.word	0x00ea9e06

0000ffbc <am_hal_uart_interrupt_enable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_enable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
    ffbc:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ffbe:	b170      	cbz	r0, ffde <am_hal_uart_interrupt_enable+0x22>
    ffc0:	6802      	ldr	r2, [r0, #0]
    ffc2:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
    ffc6:	4808      	ldr	r0, [pc, #32]	; (ffe8 <am_hal_uart_interrupt_enable+0x2c>)
    ffc8:	4282      	cmp	r2, r0
    ffca:	d10a      	bne.n	ffe2 <am_hal_uart_interrupt_enable+0x26>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER |= ui32IntMask;
    ffcc:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    ffd0:	331c      	adds	r3, #28
    ffd2:	031b      	lsls	r3, r3, #12
    ffd4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    ffd6:	4311      	orrs	r1, r2
    ffd8:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
    ffda:	2000      	movs	r0, #0
    ffdc:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
    ffde:	2002      	movs	r0, #2
    ffe0:	4770      	bx	lr
    ffe2:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_enable()
    ffe4:	4770      	bx	lr
    ffe6:	bf00      	nop
    ffe8:	01ea9e06 	.word	0x01ea9e06

0000ffec <am_hal_uart_interrupt_disable>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_disable(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
    ffec:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
    ffee:	b178      	cbz	r0, 10010 <am_hal_uart_interrupt_disable+0x24>
    fff0:	6802      	ldr	r2, [r0, #0]
    fff2:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
    fff6:	4808      	ldr	r0, [pc, #32]	; (10018 <am_hal_uart_interrupt_disable+0x2c>)
    fff8:	4282      	cmp	r2, r0
    fffa:	d10b      	bne.n	10014 <am_hal_uart_interrupt_disable+0x28>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IER &= ~ui32IntMask;
    fffc:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   10000:	331c      	adds	r3, #28
   10002:	031b      	lsls	r3, r3, #12
   10004:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   10006:	ea22 0101 	bic.w	r1, r2, r1
   1000a:	6399      	str	r1, [r3, #56]	; 0x38

    return AM_HAL_STATUS_SUCCESS;
   1000c:	2000      	movs	r0, #0
   1000e:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   10010:	2002      	movs	r0, #2
   10012:	4770      	bx	lr
   10014:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_disable()
   10016:	4770      	bx	lr
   10018:	01ea9e06 	.word	0x01ea9e06

0001001c <buffer_configure>:
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   1001c:	b3d0      	cbz	r0, 10094 <buffer_configure+0x78>
{
   1001e:	b538      	push	{r3, r4, r5, lr}
   10020:	461d      	mov	r5, r3
   10022:	4604      	mov	r4, r0
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   10024:	6800      	ldr	r0, [r0, #0]
   10026:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
   1002a:	4b1c      	ldr	r3, [pc, #112]	; (1009c <buffer_configure+0x80>)
   1002c:	4298      	cmp	r0, r3
   1002e:	d133      	bne.n	10098 <buffer_configure+0x7c>
    if (pui8TxBuffer && ui32TxBufferSize)
   10030:	b101      	cbz	r1, 10034 <buffer_configure+0x18>
   10032:	b992      	cbnz	r2, 1005a <buffer_configure+0x3e>
        pState->bEnableTxQueue = false;
   10034:	2300      	movs	r3, #0
   10036:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, AM_HAL_UART_INT_TX);
   1003a:	2120      	movs	r1, #32
   1003c:	4620      	mov	r0, r4
   1003e:	f7ff ffd5 	bl	ffec <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   10042:	bb50      	cbnz	r0, 1009a <buffer_configure+0x7e>
    if (pui8RxBuffer && ui32RxBufferSize)
   10044:	b10d      	cbz	r5, 1004a <buffer_configure+0x2e>
   10046:	9b04      	ldr	r3, [sp, #16]
   10048:	b9bb      	cbnz	r3, 1007a <buffer_configure+0x5e>
        pState->bEnableRxQueue = false;
   1004a:	2300      	movs	r3, #0
   1004c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
        ui32ErrorStatus = am_hal_uart_interrupt_disable(pHandle, (AM_HAL_UART_INT_RX |
   10050:	2150      	movs	r1, #80	; 0x50
   10052:	4620      	mov	r0, r4
   10054:	f7ff ffca 	bl	ffec <am_hal_uart_interrupt_disable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   10058:	e01f      	b.n	1009a <buffer_configure+0x7e>
        pState->bEnableTxQueue = true;
   1005a:	2001      	movs	r0, #1
   1005c:	f884 0028 	strb.w	r0, [r4, #40]	; 0x28
        am_hal_queue_init(&pState->sTxQueue, pui8TxBuffer, 1, ui32TxBufferSize);
   10060:	4613      	mov	r3, r2
   10062:	4602      	mov	r2, r0
   10064:	f104 002c 	add.w	r0, r4, #44	; 0x2c
   10068:	f000 f93c 	bl	102e4 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, AM_HAL_UART_INT_TX);
   1006c:	2120      	movs	r1, #32
   1006e:	4620      	mov	r0, r4
   10070:	f7ff ffa4 	bl	ffbc <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   10074:	2800      	cmp	r0, #0
   10076:	d0e5      	beq.n	10044 <buffer_configure+0x28>
   10078:	e00f      	b.n	1009a <buffer_configure+0x7e>
        pState->bEnableRxQueue = true;
   1007a:	2201      	movs	r2, #1
   1007c:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
        am_hal_queue_init(&pState->sRxQueue, pui8RxBuffer, 1, ui32RxBufferSize);
   10080:	4629      	mov	r1, r5
   10082:	f104 0048 	add.w	r0, r4, #72	; 0x48
   10086:	f000 f92d 	bl	102e4 <am_hal_queue_init>
        ui32ErrorStatus = am_hal_uart_interrupt_enable(pHandle, (AM_HAL_UART_INT_RX |
   1008a:	2150      	movs	r1, #80	; 0x50
   1008c:	4620      	mov	r0, r4
   1008e:	f7ff ff95 	bl	ffbc <am_hal_uart_interrupt_enable>
        RETURN_ON_ERROR(ui32ErrorStatus);
   10092:	e002      	b.n	1009a <buffer_configure+0x7e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   10094:	2002      	movs	r0, #2
} // buffer_configure()
   10096:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   10098:	2002      	movs	r0, #2
} // buffer_configure()
   1009a:	bd38      	pop	{r3, r4, r5, pc}
   1009c:	01ea9e06 	.word	0x01ea9e06

000100a0 <am_hal_uart_configure>:
{
   100a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   100a4:	b086      	sub	sp, #24
    uint32_t ui32Module = pState->ui32Module;
   100a6:	6a47      	ldr	r7, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   100a8:	2800      	cmp	r0, #0
   100aa:	d073      	beq.n	10194 <am_hal_uart_configure+0xf4>
   100ac:	4605      	mov	r5, r0
   100ae:	460e      	mov	r6, r1
   100b0:	6803      	ldr	r3, [r0, #0]
   100b2:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   100b6:	4a3c      	ldr	r2, [pc, #240]	; (101a8 <am_hal_uart_configure+0x108>)
   100b8:	4293      	cmp	r3, r2
   100ba:	d16d      	bne.n	10198 <am_hal_uart_configure+0xf8>
    UARTn(ui32Module)->CR = 0;
   100bc:	f507 2480 	add.w	r4, r7, #262144	; 0x40000
   100c0:	341c      	adds	r4, #28
   100c2:	0324      	lsls	r4, r4, #12
   100c4:	2300      	movs	r3, #0
   100c6:	6323      	str	r3, [r4, #48]	; 0x30
    am_hal_uart_clock_speed_e eUartClkSpeed = pState->eUartClockSpeed ;
   100c8:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
    if ( eUartClkSpeed >= eUART_CLK_SPEED_INVALID )
   100cc:	2b05      	cmp	r3, #5
   100ce:	d868      	bhi.n	101a2 <am_hal_uart_configure+0x102>
                                   UART0_CR_CLKSEL_24MHZ :
   100d0:	2b00      	cmp	r3, #0
   100d2:	d05c      	beq.n	1018e <am_hal_uart_configure+0xee>
   100d4:	3b01      	subs	r3, #1
   100d6:	fa5f f883 	uxtb.w	r8, r3
    AM_CRITICAL_BEGIN
   100da:	f7fc ff69 	bl	cfb0 <am_hal_interrupt_master_disable>
   100de:	9003      	str	r0, [sp, #12]
    UARTn(ui32Module)->CR_b.CLKEN = 1;
   100e0:	6b23      	ldr	r3, [r4, #48]	; 0x30
   100e2:	f043 0308 	orr.w	r3, r3, #8
   100e6:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CLKSEL = eClkSel;
   100e8:	6b23      	ldr	r3, [r4, #48]	; 0x30
   100ea:	f368 1306 	bfi	r3, r8, #4, #3
   100ee:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   100f0:	9803      	ldr	r0, [sp, #12]
   100f2:	f7fc ff61 	bl	cfb8 <am_hal_interrupt_master_set>
    AM_CRITICAL_BEGIN
   100f6:	f7fc ff5b 	bl	cfb0 <am_hal_interrupt_master_disable>
   100fa:	9004      	str	r0, [sp, #16]
    UARTn(ui32Module)->CR_b.UARTEN = 0;
   100fc:	6b23      	ldr	r3, [r4, #48]	; 0x30
   100fe:	f36f 0300 	bfc	r3, #0, #1
   10102:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 0;
   10104:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10106:	f36f 2349 	bfc	r3, #9, #1
   1010a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 0;
   1010c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1010e:	f36f 2308 	bfc	r3, #8, #1
   10112:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   10114:	9804      	ldr	r0, [sp, #16]
   10116:	f7fc ff4f 	bl	cfb8 <am_hal_interrupt_master_set>
    ui32ErrorStatus = config_baudrate(ui32Module, psConfig->ui32BaudRate,
   1011a:	f105 0260 	add.w	r2, r5, #96	; 0x60
   1011e:	6831      	ldr	r1, [r6, #0]
   10120:	4638      	mov	r0, r7
   10122:	f7ff fec7 	bl	feb4 <config_baudrate>
    RETURN_ON_ERROR(ui32ErrorStatus);
   10126:	4607      	mov	r7, r0
   10128:	2800      	cmp	r0, #0
   1012a:	d136      	bne.n	1019a <am_hal_uart_configure+0xfa>
    UARTn(ui32Module)->CR_b.RTSEN = 0;
   1012c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1012e:	f36f 338e 	bfc	r3, #14, #1
   10132:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.CTSEN = 0;
   10134:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10136:	f36f 33cf 	bfc	r3, #15, #1
   1013a:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR |= psConfig->ui32FlowControl;
   1013c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   1013e:	6932      	ldr	r2, [r6, #16]
   10140:	4313      	orrs	r3, r2
   10142:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->IFLS = psConfig->ui32FifoLevels;
   10144:	6973      	ldr	r3, [r6, #20]
   10146:	6363      	str	r3, [r4, #52]	; 0x34
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   10148:	6873      	ldr	r3, [r6, #4]
                               psConfig->ui32Parity     |
   1014a:	68b2      	ldr	r2, [r6, #8]
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   1014c:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   1014e:	68f2      	ldr	r2, [r6, #12]
                               psConfig->ui32Parity     |
   10150:	4313      	orrs	r3, r2
                               psConfig->ui32StopBits   |
   10152:	f043 0310 	orr.w	r3, r3, #16
    UARTn(ui32Module)->LCRH = (psConfig->ui32DataBits   |
   10156:	62e3      	str	r3, [r4, #44]	; 0x2c
    AM_CRITICAL_BEGIN
   10158:	f7fc ff2a 	bl	cfb0 <am_hal_interrupt_master_disable>
   1015c:	9005      	str	r0, [sp, #20]
    UARTn(ui32Module)->CR_b.UARTEN = 1;
   1015e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10160:	f043 0301 	orr.w	r3, r3, #1
   10164:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.RXE = 1;
   10166:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10168:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   1016c:	6323      	str	r3, [r4, #48]	; 0x30
    UARTn(ui32Module)->CR_b.TXE = 1;
   1016e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   10170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   10174:	6323      	str	r3, [r4, #48]	; 0x30
    AM_CRITICAL_END
   10176:	9805      	ldr	r0, [sp, #20]
   10178:	f7fc ff1e 	bl	cfb8 <am_hal_interrupt_master_set>
    buffer_configure(pHandle,
   1017c:	6a73      	ldr	r3, [r6, #36]	; 0x24
   1017e:	9300      	str	r3, [sp, #0]
   10180:	6a33      	ldr	r3, [r6, #32]
   10182:	69f2      	ldr	r2, [r6, #28]
   10184:	69b1      	ldr	r1, [r6, #24]
   10186:	4628      	mov	r0, r5
   10188:	f7ff ff48 	bl	1001c <buffer_configure>
    return AM_HAL_STATUS_SUCCESS;
   1018c:	e005      	b.n	1019a <am_hal_uart_configure+0xfa>
                                   UART0_CR_CLKSEL_24MHZ :
   1018e:	f04f 0801 	mov.w	r8, #1
   10192:	e7a2      	b.n	100da <am_hal_uart_configure+0x3a>
        return AM_HAL_STATUS_INVALID_HANDLE;
   10194:	2702      	movs	r7, #2
   10196:	e000      	b.n	1019a <am_hal_uart_configure+0xfa>
   10198:	2702      	movs	r7, #2
} // am_hal_uart_configure()
   1019a:	4638      	mov	r0, r7
   1019c:	b006      	add	sp, #24
   1019e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return AM_HAL_STATUS_INVALID_ARG ;
   101a2:	2706      	movs	r7, #6
   101a4:	e7f9      	b.n	1019a <am_hal_uart_configure+0xfa>
   101a6:	bf00      	nop
   101a8:	01ea9e06 	.word	0x01ea9e06

000101ac <am_hal_uart_interrupt_clear>:
//*****************************************************************************
uint32_t
am_hal_uart_interrupt_clear(void *pHandle, uint32_t ui32IntMask)
{
    am_hal_uart_state_t *pState = (am_hal_uart_state_t *) pHandle;
    uint32_t ui32Module = pState->ui32Module;
   101ac:	6a43      	ldr	r3, [r0, #36]	; 0x24

    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   101ae:	b160      	cbz	r0, 101ca <am_hal_uart_interrupt_clear+0x1e>
   101b0:	6802      	ldr	r2, [r0, #0]
   101b2:	f022 427e 	bic.w	r2, r2, #4261412864	; 0xfe000000
   101b6:	4807      	ldr	r0, [pc, #28]	; (101d4 <am_hal_uart_interrupt_clear+0x28>)
   101b8:	4282      	cmp	r2, r0
   101ba:	d108      	bne.n	101ce <am_hal_uart_interrupt_clear+0x22>
    {
        return AM_HAL_STATUS_INVALID_HANDLE;
    }

    UARTn(ui32Module)->IEC = ui32IntMask;
   101bc:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   101c0:	331c      	adds	r3, #28
   101c2:	031b      	lsls	r3, r3, #12
   101c4:	6459      	str	r1, [r3, #68]	; 0x44

    return AM_HAL_STATUS_SUCCESS;
   101c6:	2000      	movs	r0, #0
   101c8:	4770      	bx	lr
        return AM_HAL_STATUS_INVALID_HANDLE;
   101ca:	2002      	movs	r0, #2
   101cc:	4770      	bx	lr
   101ce:	2002      	movs	r0, #2
} // am_hal_uart_interrupt_clear()
   101d0:	4770      	bx	lr
   101d2:	bf00      	nop
   101d4:	01ea9e06 	.word	0x01ea9e06

000101d8 <am_hal_uart_power_control>:
{
   101d8:	b5f0      	push	{r4, r5, r6, r7, lr}
   101da:	b083      	sub	sp, #12
   101dc:	4604      	mov	r4, r0
    uint32_t ui32Module = pState->ui32Module;
   101de:	6a45      	ldr	r5, [r0, #36]	; 0x24
    if (!AM_HAL_UART_CHK_HANDLE(pHandle))
   101e0:	2800      	cmp	r0, #0
   101e2:	d061      	beq.n	102a8 <am_hal_uart_power_control+0xd0>
   101e4:	4616      	mov	r6, r2
   101e6:	b2e8      	uxtb	r0, r5
   101e8:	3008      	adds	r0, #8
   101ea:	b2c7      	uxtb	r7, r0
   101ec:	6823      	ldr	r3, [r4, #0]
   101ee:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
   101f2:	4a32      	ldr	r2, [pc, #200]	; (102bc <am_hal_uart_power_control+0xe4>)
   101f4:	4293      	cmp	r3, r2
   101f6:	d159      	bne.n	102ac <am_hal_uart_power_control+0xd4>
    switch (ePowerState)
   101f8:	b1a9      	cbz	r1, 10226 <am_hal_uart_power_control+0x4e>
   101fa:	3901      	subs	r1, #1
   101fc:	b2c9      	uxtb	r1, r1
   101fe:	2901      	cmp	r1, #1
   10200:	d857      	bhi.n	102b2 <am_hal_uart_power_control+0xda>
            if (bRetainState)
   10202:	2e00      	cmp	r6, #0
   10204:	d135      	bne.n	10272 <am_hal_uart_power_control+0x9a>
            am_hal_uart_interrupt_clear(pState, 0xFFFFFFFF);
   10206:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
   1020a:	4620      	mov	r0, r4
   1020c:	f7ff ffce 	bl	101ac <am_hal_uart_interrupt_clear>
            UARTn(ui32Module)->CR = 0;
   10210:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   10214:	351c      	adds	r5, #28
   10216:	032d      	lsls	r5, r5, #12
   10218:	2400      	movs	r4, #0
   1021a:	632c      	str	r4, [r5, #48]	; 0x30
            am_hal_pwrctrl_periph_disable(eUARTPowerModule);
   1021c:	4638      	mov	r0, r7
   1021e:	f7ff fe0f 	bl	fe40 <am_hal_pwrctrl_periph_disable>
    return AM_HAL_STATUS_SUCCESS;
   10222:	4620      	mov	r0, r4
            break;
   10224:	e043      	b.n	102ae <am_hal_uart_power_control+0xd6>
            if (bRetainState && !pState->sRegState.bValid)
   10226:	b116      	cbz	r6, 1022e <am_hal_uart_power_control+0x56>
   10228:	7923      	ldrb	r3, [r4, #4]
   1022a:	2b00      	cmp	r3, #0
   1022c:	d043      	beq.n	102b6 <am_hal_uart_power_control+0xde>
            am_hal_pwrctrl_periph_enable(eUARTPowerModule);
   1022e:	4638      	mov	r0, r7
   10230:	f7ff fdbe 	bl	fdb0 <am_hal_pwrctrl_periph_enable>
            if (bRetainState)
   10234:	b90e      	cbnz	r6, 1023a <am_hal_uart_power_control+0x62>
    return AM_HAL_STATUS_SUCCESS;
   10236:	2000      	movs	r0, #0
   10238:	e039      	b.n	102ae <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   1023a:	f7fc feb9 	bl	cfb0 <am_hal_interrupt_master_disable>
   1023e:	9000      	str	r0, [sp, #0]
                UARTn(ui32Module)->ILPR = pState->sRegState.regILPR;
   10240:	f505 2580 	add.w	r5, r5, #262144	; 0x40000
   10244:	351c      	adds	r5, #28
   10246:	032d      	lsls	r5, r5, #12
   10248:	68a3      	ldr	r3, [r4, #8]
   1024a:	622b      	str	r3, [r5, #32]
                UARTn(ui32Module)->IBRD = pState->sRegState.regIBRD;
   1024c:	68e3      	ldr	r3, [r4, #12]
   1024e:	626b      	str	r3, [r5, #36]	; 0x24
                UARTn(ui32Module)->FBRD = pState->sRegState.regFBRD;
   10250:	6923      	ldr	r3, [r4, #16]
   10252:	62ab      	str	r3, [r5, #40]	; 0x28
                UARTn(ui32Module)->LCRH = pState->sRegState.regLCRH;
   10254:	6963      	ldr	r3, [r4, #20]
   10256:	62eb      	str	r3, [r5, #44]	; 0x2c
                UARTn(ui32Module)->CR   = pState->sRegState.regCR;
   10258:	69a3      	ldr	r3, [r4, #24]
   1025a:	632b      	str	r3, [r5, #48]	; 0x30
                UARTn(ui32Module)->IFLS = pState->sRegState.regIFLS;
   1025c:	69e3      	ldr	r3, [r4, #28]
   1025e:	636b      	str	r3, [r5, #52]	; 0x34
                UARTn(ui32Module)->IER  = pState->sRegState.regIER;
   10260:	6a23      	ldr	r3, [r4, #32]
   10262:	63ab      	str	r3, [r5, #56]	; 0x38
                pState->sRegState.bValid = false;
   10264:	2500      	movs	r5, #0
   10266:	7125      	strb	r5, [r4, #4]
                AM_CRITICAL_END
   10268:	9800      	ldr	r0, [sp, #0]
   1026a:	f7fc fea5 	bl	cfb8 <am_hal_interrupt_master_set>
    return AM_HAL_STATUS_SUCCESS;
   1026e:	4628      	mov	r0, r5
   10270:	e01d      	b.n	102ae <am_hal_uart_power_control+0xd6>
                AM_CRITICAL_BEGIN
   10272:	f7fc fe9d 	bl	cfb0 <am_hal_interrupt_master_disable>
   10276:	9001      	str	r0, [sp, #4]
                pState->sRegState.regILPR = UARTn(ui32Module)->ILPR;
   10278:	f505 2380 	add.w	r3, r5, #262144	; 0x40000
   1027c:	331c      	adds	r3, #28
   1027e:	031b      	lsls	r3, r3, #12
   10280:	6a1a      	ldr	r2, [r3, #32]
   10282:	60a2      	str	r2, [r4, #8]
                pState->sRegState.regIBRD = UARTn(ui32Module)->IBRD;
   10284:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   10286:	60e2      	str	r2, [r4, #12]
                pState->sRegState.regFBRD = UARTn(ui32Module)->FBRD;
   10288:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1028a:	6122      	str	r2, [r4, #16]
                pState->sRegState.regLCRH = UARTn(ui32Module)->LCRH;
   1028c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1028e:	6162      	str	r2, [r4, #20]
                pState->sRegState.regCR   = UARTn(ui32Module)->CR;
   10290:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   10292:	61a2      	str	r2, [r4, #24]
                pState->sRegState.regIFLS = UARTn(ui32Module)->IFLS;
   10294:	6b5a      	ldr	r2, [r3, #52]	; 0x34
   10296:	61e2      	str	r2, [r4, #28]
                pState->sRegState.regIER  = UARTn(ui32Module)->IER;
   10298:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1029a:	6223      	str	r3, [r4, #32]
                pState->sRegState.bValid = true;
   1029c:	2301      	movs	r3, #1
   1029e:	7123      	strb	r3, [r4, #4]
                AM_CRITICAL_END
   102a0:	9801      	ldr	r0, [sp, #4]
   102a2:	f7fc fe89 	bl	cfb8 <am_hal_interrupt_master_set>
   102a6:	e7ae      	b.n	10206 <am_hal_uart_power_control+0x2e>
        return AM_HAL_STATUS_INVALID_HANDLE;
   102a8:	2002      	movs	r0, #2
   102aa:	e000      	b.n	102ae <am_hal_uart_power_control+0xd6>
   102ac:	2002      	movs	r0, #2
} // am_hal_uart_power_control()
   102ae:	b003      	add	sp, #12
   102b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    switch (ePowerState)
   102b2:	2006      	movs	r0, #6
   102b4:	e7fb      	b.n	102ae <am_hal_uart_power_control+0xd6>
                return AM_HAL_STATUS_INVALID_OPERATION;
   102b6:	2007      	movs	r0, #7
   102b8:	e7f9      	b.n	102ae <am_hal_uart_power_control+0xd6>
   102ba:	bf00      	nop
   102bc:	01ea9e06 	.word	0x01ea9e06

000102c0 <am_hal_uart_control>:
// ****************************************************************************
uint32_t
am_hal_uart_control(void *pHandle, am_hal_uart_control_e eControl, void *pArgs)
{
    #ifndef AM_HAL_DISABLE_API_VALIDATION
    if ( pArgs == (void *) 0 || pHandle == (void *) 0)
   102c0:	b142      	cbz	r2, 102d4 <am_hal_uart_control+0x14>
   102c2:	b148      	cbz	r0, 102d8 <am_hal_uart_control+0x18>
    #endif // AM_HAL_DISABLE_API_VALIDATION

    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
    am_hal_uart_state_t *pState    = (am_hal_uart_state_t *) pHandle;

    switch ( eControl )
   102c4:	b951      	cbnz	r1, 102dc <am_hal_uart_control+0x1c>
        case AM_HAL_UART_CONTROL_CLKSEL:
        {
            //
            // save the uart input clock setting
            //
            am_hal_uart_clock_speed_e eClkSpeed = *((am_hal_uart_clock_speed_e *)  pArgs) ;
   102c6:	7813      	ldrb	r3, [r2, #0]
            if (eClkSpeed >= eUART_CLK_SPEED_INVALID)
   102c8:	2b05      	cmp	r3, #5
   102ca:	d809      	bhi.n	102e0 <am_hal_uart_control+0x20>
            {
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
                break ;
            }

            pState->eUartClockSpeed = eClkSpeed ;
   102cc:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
    am_hal_status_e     eHalStatus  = AM_HAL_STATUS_SUCCESS ;
   102d0:	2000      	movs	r0, #0
            break ;
   102d2:	4770      	bx	lr
        return (uint32_t) AM_HAL_STATUS_INVALID_ARG ;
   102d4:	2006      	movs	r0, #6
   102d6:	4770      	bx	lr
   102d8:	2006      	movs	r0, #6
   102da:	4770      	bx	lr
        }

        default:

            eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   102dc:	2006      	movs	r0, #6
   102de:	4770      	bx	lr
                eHalStatus = AM_HAL_STATUS_INVALID_ARG ;
   102e0:	2006      	movs	r0, #6
            break ;
    } // switch

    return (uint32_t) eHalStatus ;
}
   102e2:	4770      	bx	lr

000102e4 <am_hal_queue_init>:
//
//*****************************************************************************
void
am_hal_queue_init(am_hal_queue_t *psQueue, void *pvData, uint32_t ui32ItemSize,
                  uint32_t ui32ArraySize)
{
   102e4:	b410      	push	{r4}
    psQueue->ui32WriteIndex = 0;
   102e6:	2400      	movs	r4, #0
   102e8:	6004      	str	r4, [r0, #0]
    psQueue->ui32ReadIndex = 0;
   102ea:	6044      	str	r4, [r0, #4]
    psQueue->ui32Length = 0;
   102ec:	6084      	str	r4, [r0, #8]
    psQueue->ui32Capacity = ui32ArraySize;
   102ee:	60c3      	str	r3, [r0, #12]
    psQueue->ui32ItemSize = ui32ItemSize;
   102f0:	6102      	str	r2, [r0, #16]
    psQueue->pui8Data = (uint8_t *) pvData;
   102f2:	6141      	str	r1, [r0, #20]
}
   102f4:	bc10      	pop	{r4}
   102f6:	4770      	bx	lr
   102f8:	74726175 	.word	0x74726175
   102fc:	00000030 	.word	0x00000030
   10300:	74726175 	.word	0x74726175
   10304:	00000031 	.word	0x00000031

00010308 <os_bsp_uart0_cfg>:
   10308:	26251716                                ..%&

0001030c <os_bsp_uart1_cfg>:
   1030c:	2d2c2423                                #$,-

00010310 <apollo3_flash_dev>:
   10310:	00010328 00000000 00100000 00000080     (...............
   10320:	00000001 000000ff                       ........

00010328 <apollo3_flash_funcs>:
   10328:	0000c639 0000c58d 0000c529 0000c515     9.......).......
   10338:	00000000 0000c523 00000000              ....#.......

00010344 <apollo3_timer_tbl_hfrc>:
   10344:	00002ee0 0000000a 0000b798 00000008     ................
   10354:	0002dc6c 00000006 002dc6c0 00000004     l.........-.....
   10364:	00b71b00 00000002 00000000 00000000     ................

00010374 <apollo3_timer_tbl_lfrc>:
   10374:	00000001 00000018 00000020 00000016     ........ .......
   10384:	00000200 00000014 00000400 0000001a     ................
	...

0001039c <apollo3_timer_tbl_xt>:
   1039c:	00000100 00000012 00000800 00000010     ................
   103ac:	00004000 0000000e 00008000 0000000c     .@..............
	...

000103c4 <g_ui32TMRAddrTbl>:
   103c4:	40008000 40008020 40008040 40008060     ...@ ..@@..@`..@
   103d4:	40008080 400080a0 400080c0 400080e0     ...@...@...@...@

000103e4 <g_ui8TmrClkSrcMask>:
   103e4:	01030f0f 00000101 00000000 00000000     ................
   103f4:	00000000 0f0f0f0f 0f0f0f0f 0000000f     ................

00010404 <g_AM_HAL_GPIO_DISABLE>:
   10404:	00000003                                ....

00010408 <g_ui8Bit76Capabilities>:
   10408:	02800101 80010180 80800101 80808080     ................
   10418:	80808080 80808008 01800180 80808080     ................
   10428:	80808080 01800402 01010401 80808080     ................
   10438:	00000101                                ....

0001043c <g_ui8Inpen>:
   1043c:	62272323 108703a1 e1005303 55418151     ##'b.....S..Q.AU
   1044c:	4080c405 4140b101 31a03114 1180f100     ...@..@A.1.1....
   1045c:	11c12191 304511e5 31300037 40007100     .!....E07.01.q.@
   1046c:	00003130                                01..

00010470 <g_ui8NCEtable>:
   10470:	13524232 60221202 21534333 20504030     2BR..."`3CS!0@P 
   10480:	11514131 ffffffff ffffffff 60514131     1AQ.........1AQ`
   10490:	00504030 23534333 60524232 30201000     0@P.3CS#2BR`.. 0
   104a0:	61504030 01514131 42221202 60231303     0@Pa1AQ..."B..#`
   104b0:	50201000 41211101 32221202 60331303     .. P..!A.."2..3`
   104c0:	21514131 22524232 03534333 40201000     1AQ!2BR"3CS... @
   104d0:	51211101 02524232 13534333 10504030     ..!Q2BR.3CS.0@P.
   104e0:	60514131 12524232 03534333 40201000     1AQ`2BR.3CS... @
   104f0:	61211101 52221202 33231303 30201000     ..!a.."R..#3.. 0
   10500:	61514131 02524232 53331303 ffffffff     1AQa2BR...3S....
   10510:	ffffffff 61211101 50201000 61211101     ......!a.. P..!a
   10520:	52221202 13534333 61504030 31211101     .."R3CS.0@Pa..!1
   10530:	32221202 43231303                       .."2..#C

00010538 <g_ui8nCEpins>:
   10538:	02070707 00080802 01020202 01010101     ................
   10548:	01010101 01010101 01010101 01010101     ................
   10558:	01010101 08010101 01010008 01010101     ................
   10568:	00000101                                ....

0001056c <boot_status_tables>:
   1056c:	00010501 02030501 01040104 02030403     ................

0001057c <boot_img_magic>:
   1057c:	f395c277 7fefd260 0f505235 8079b62c     w...`...5RP.,.y.

0001058c <boot_swap_tables>:
   1058c:	03040104 01040204 03040104 04030301     ................
   1059c:	00000401                                ....

000105a0 <sysflash_map_dflt>:
   105a0:	00000000 0000c000 00008000 00000001     ................
   105b0:	00014000 00038000 00000002 0004c000     .@..............
   105c0:	00038000 00000003 00084000 00002000     .........@... ..
   105d0:	00000010 00086000 00004000 00000011     .....`...@......
   105e0:	0008a000 00004000                       .....@..

000105e8 <K>:
   105e8:	428a2f98 71374491 b5c0fbcf e9b5dba5     ./.B.D7q........
   105f8:	3956c25b 59f111f1 923f82a4 ab1c5ed5     [.V9...Y..?..^..
   10608:	d807aa98 12835b01 243185be 550c7dc3     .....[....1$.}.U
   10618:	72be5d74 80deb1fe 9bdc06a7 c19bf174     t].r........t...
   10628:	e49b69c1 efbe4786 0fc19dc6 240ca1cc     .i...G.........$
   10638:	2de92c6f 4a7484aa 5cb0a9dc 76f988da     o,.-..tJ...\...v
   10648:	983e5152 a831c66d b00327c8 bf597fc7     RQ>.m.1..'....Y.
   10658:	c6e00bf3 d5a79147 06ca6351 14292967     ....G...Qc..g)).
   10668:	27b70a85 2e1b2138 4d2c6dfc 53380d13     ...'8!...m,M..8S
   10678:	650a7354 766a0abb 81c2c92e 92722c85     Ts.e..jv.....,r.
   10688:	a2bfe8a1 a81a664b c24b8b70 c76c51a3     ....Kf..p.K..Ql.
   10698:	d192e819 d6990624 f40e3585 106aa070     ....$....5..p.j.
   106a8:	19a4c116 1e376c08 2748774c 34b0bcb5     .....l7.LwH'...4
   106b8:	391c0cb3 4ed8aa4a 5b9cca4f 682e6ff3     ...9J..NO..[.o.h
   106c8:	748f82ee 78a5636f 84c87814 8cc70208     ...toc.x.x......
   106d8:	90befffa a4506ceb bef9a3f7 c67178f2     .....lP......xq.

000106e8 <g_sUartConfig>:
   106e8:	0001c200 00000060 00000000 00000000     ....`...........
   106f8:	00000000 00000012 1000195c 00000100     ........\.......
   10708:	10001958 00000002                       X.......

00010710 <am_hal_pwrctrl_peripheral_control>:
	...
   1071c:	00000001 00000004 00000004 00000002     ................
   1072c:	00000008 00000008 00000004 00000008     ................
   1073c:	00000008 00000008 00000008 00000008     ................
   1074c:	00000010 00000010 00000010 00000020     ............ ...
   1075c:	00000010 00000010 00000040 00000010     ........@.......
   1076c:	00000010 00000080 00000004 00000004     ................
   1077c:	00000100 00000004 00000004 00000200     ................
   1078c:	00000020 00000020 00000400 00000004      ... ...........
   1079c:	00000004 00000800 00000040 00000040     ........@...@...
   107ac:	00001000 00000080 00000080 00002000     ............. ..
   107bc:	00000100 00000100                       ........

/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf:     file format elf32-littlearm

arm-none-eabi-objdump: section '.rodata' mentioned in a -j option, but not found in any input file
   text	   data	    bss	    dec	    hex	filename
  18396	     60	   6944	  25400	   6338	/Users/tianzeng/Documents/workspace/playground/bin/targets/my_blinky_boot/app/@mcuboot/boot/mynewt/mynewt.elf
