Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,41
design__inferred_latch__count,0
design__instance__count,2015
design__instance__area,33096.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013480497291311622
power__switching__total,0.00036861092667095363
power__leakage__total,0.0000020539625893434277
power__total,0.0017187146004289389
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.360317702539935
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.36121265334539626
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1004068523411107
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.402100919497837
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.100407
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.599741
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5159643969229502
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5168067231555559
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6037537307658019
timing__setup__ws__corner:nom_slow_1p08V_125C,10.886403198152944
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.603754
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.225000
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.42076859853990123
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.4216352386574339
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28182873499297617
timing__setup__ws__corner:nom_typ_1p20V_25C,11.20577085062737
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.281829
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.995296
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.360317702539935
clock__skew__worst_setup,0.36121265334539626
timing__hold__ws,0.1004068523411107
timing__setup__ws,10.886403198152944
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100407
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.225000
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2015
design__instance__area__stdcell,33096.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.550605
design__instance__utilization__stdcell,0.550605
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,15
design__instance__area__class:buffer,116.122
design__instance__count__class:inverter,47
design__instance__area__class:inverter,264.902
design__instance__count__class:sequential_cell,265
design__instance__area__class:sequential_cell,12501.2
design__instance__count__class:multi_input_combinational_cell,1084
design__instance__area__class:multi_input_combinational_cell,11488.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,551
design__instance__area__class:timing_repair_buffer,8264.59
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,61334.3
design__violations,0
design__instance__count__class:clock_buffer,45
design__instance__area__class:clock_buffer,404.611
design__instance__count__class:clock_inverter,8
design__instance__area__class:clock_inverter,56.2464
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,409
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2289
route__net__special,2
route__drc_errors__iter:0,1435
route__wirelength__iter:0,67144
route__drc_errors__iter:1,629
route__wirelength__iter:1,66349
route__drc_errors__iter:2,655
route__wirelength__iter:2,66311
route__drc_errors__iter:3,99
route__wirelength__iter:3,65888
route__drc_errors__iter:4,29
route__wirelength__iter:4,65874
route__drc_errors__iter:5,1
route__wirelength__iter:5,65839
route__drc_errors__iter:6,0
route__wirelength__iter:6,65839
route__drc_errors,0
route__wirelength,65839
route__vias,13776
route__vias__singlecut,13776
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,392.315
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,173
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,173
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,173
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,173
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000246208
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000239479
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000931151
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000239479
design_powergrid__voltage__worst,0.0000239479
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000246208
design_powergrid__drop__worst__net:VPWR,0.0000246208
design_powergrid__voltage__worst__net:VGND,0.0000239479
design_powergrid__drop__worst__net:VGND,0.0000239479
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000102999999999999996397846702134160068453638814389705657958984375
ir__drop__worst,0.0000246000000000000016396606294932780656381510198116302490234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
