<?xml version="1.0" encoding="UTF-8"?>
<cdfg:DBCdfg xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:cdfg="http://www.autoesl.com/DBCdfg" timeStamp="1691343708404">
  <ports id="1" name="input_r" type="PortType" originalName="input" coreName="RAM" bitwidth="32" iftype="IfTypeRegister" arraysize="32">
    <dataOutputObjs>load</dataOutputObjs>
    <dataOutputObjs>load</dataOutputObjs>
    <dataOutputObjs>load</dataOutputObjs>
  </ports>
  <ports id="2" name="conv_out" type="PortType" originalName="conv_out" coreName="RAM" bitwidth="32" direction="DirOut" iftype="IfTypeRegister" arraysize="12"/>
  <edges id="228" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.0/@node_objs.0"/>
  <edges id="231" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1/@node_objs.0"/>
  <edges id="232" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="233" edge_type="CtrlEdge" source_obj="//@blocks.26" sink_obj="//@blocks.1/@node_objs.0" is_back_edge="1"/>
  <edges id="234" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.1"/>
  <edges id="237" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.1/@node_objs.2"/>
  <edges id="240" source_obj="//@blocks.1/@node_objs.1" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="241" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="242" edge_type="CtrlEdge" source_obj="//@blocks.27" sink_obj="//@blocks.1/@node_objs.3"/>
  <edges id="249" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.2/@node_objs.0"/>
  <edges id="251" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.2/@node_objs.1"/>
  <edges id="253" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3/@node_objs.0"/>
  <edges id="254" source_obj="//@blocks.3/@node_objs.2" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="255" edge_type="CtrlEdge" source_obj="//@blocks.25" sink_obj="//@blocks.3/@node_objs.0" is_back_edge="1"/>
  <edges id="256" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.1"/>
  <edges id="258" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.3/@node_objs.2"/>
  <edges id="260" source_obj="//@blocks.3/@node_objs.1" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="261" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="262" edge_type="CtrlEdge" source_obj="//@blocks.26" sink_obj="//@blocks.3/@node_objs.3"/>
  <edges id="274" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.4/@node_objs.2"/>
  <edges id="276" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5/@node_objs.0"/>
  <edges id="277" source_obj="//@blocks.5/@node_objs.2" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="278" edge_type="CtrlEdge" source_obj="//@blocks.24" sink_obj="//@blocks.5/@node_objs.0" is_back_edge="1"/>
  <edges id="279" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.5/@node_objs.1"/>
  <edges id="282" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.5/@node_objs.2"/>
  <edges id="284" source_obj="//@blocks.5/@node_objs.1" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="285" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="286" edge_type="CtrlEdge" source_obj="//@blocks.25" sink_obj="//@blocks.5/@node_objs.3"/>
  <edges id="289" source_obj="//@blocks.4/@node_objs.1" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="296" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.6/@node_objs.1"/>
  <edges id="297" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.12/@node_objs.0"/>
  <edges id="300" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.0"/>
  <edges id="301" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="302" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.7/@node_objs.0" is_back_edge="1"/>
  <edges id="304" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7/@node_objs.1"/>
  <edges id="305" source_obj="//@blocks.7/@node_objs.3" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="306" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.7/@node_objs.1" is_back_edge="1"/>
  <edges id="307" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.7/@node_objs.2"/>
  <edges id="309" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.7/@node_objs.3"/>
  <edges id="311" source_obj="//@blocks.7/@node_objs.2" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="312" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="313" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.7/@node_objs.4"/>
  <edges id="314" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.11/@node_objs.0"/>
  <edges id="315" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="316" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9/@node_objs.0"/>
  <edges id="317" source_obj="//@blocks.10/@node_objs.7" sink_obj="//@blocks.9/@node_objs.0" is_back_edge="1"/>
  <edges id="318" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.0" is_back_edge="1"/>
  <edges id="320" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9/@node_objs.1"/>
  <edges id="321" source_obj="//@blocks.9/@node_objs.3" sink_obj="//@blocks.9/@node_objs.1" is_back_edge="1"/>
  <edges id="322" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.1" is_back_edge="1"/>
  <edges id="323" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.2"/>
  <edges id="325" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.9/@node_objs.3"/>
  <edges id="327" source_obj="//@blocks.9/@node_objs.2" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="328" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="329" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.9/@node_objs.4"/>
  <edges id="334" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="335" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.8/@node_objs.0"/>
  <edges id="342" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.8/@node_objs.1"/>
  <edges id="354" source_obj="//@blocks.10/@node_objs.1" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="368" source_obj="//@blocks.10/@node_objs.4" sink_obj="//@blocks.10/@node_objs.6"/>
  <edges id="369" source_obj="//@blocks.10/@node_objs.5" sink_obj="//@blocks.10/@node_objs.6"/>
  <edges id="370" source_obj="//@blocks.9/@node_objs.0" sink_obj="//@blocks.10/@node_objs.7"/>
  <edges id="371" source_obj="//@blocks.10/@node_objs.6" sink_obj="//@blocks.10/@node_objs.7"/>
  <edges id="372" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10/@node_objs.8"/>
  <edges id="373" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.18/@node_objs.0"/>
  <edges id="374" source_obj="//@blocks.7/@node_objs.0" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="375" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13/@node_objs.0"/>
  <edges id="376" source_obj="//@blocks.15/@node_objs.0" sink_obj="//@blocks.13/@node_objs.0" is_back_edge="1"/>
  <edges id="377" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.13/@node_objs.0" is_back_edge="1"/>
  <edges id="379" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13/@node_objs.1"/>
  <edges id="380" source_obj="//@blocks.13/@node_objs.3" sink_obj="//@blocks.13/@node_objs.1" is_back_edge="1"/>
  <edges id="381" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.13/@node_objs.1" is_back_edge="1"/>
  <edges id="382" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@blocks.13/@node_objs.2"/>
  <edges id="384" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@blocks.13/@node_objs.3"/>
  <edges id="386" source_obj="//@blocks.13/@node_objs.2" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="387" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="388" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.13/@node_objs.4"/>
  <edges id="389" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.17/@node_objs.0"/>
  <edges id="390" source_obj="//@blocks.13/@node_objs.0" sink_obj="//@blocks.15/@node_objs.0"/>
  <edges id="391" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15/@node_objs.0"/>
  <edges id="392" source_obj="//@blocks.16/@node_objs.7" sink_obj="//@blocks.15/@node_objs.0" is_back_edge="1"/>
  <edges id="393" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.0" is_back_edge="1"/>
  <edges id="395" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15/@node_objs.1"/>
  <edges id="396" source_obj="//@blocks.15/@node_objs.3" sink_obj="//@blocks.15/@node_objs.1" is_back_edge="1"/>
  <edges id="397" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.1" is_back_edge="1"/>
  <edges id="398" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.15/@node_objs.2"/>
  <edges id="400" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.15/@node_objs.3"/>
  <edges id="402" source_obj="//@blocks.15/@node_objs.2" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="403" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="404" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.15/@node_objs.4"/>
  <edges id="409" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="410" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.14/@node_objs.0"/>
  <edges id="416" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.14/@node_objs.1"/>
  <edges id="427" source_obj="//@blocks.16/@node_objs.1" sink_obj="//@blocks.16/@node_objs.2"/>
  <edges id="441" source_obj="//@blocks.16/@node_objs.4" sink_obj="//@blocks.16/@node_objs.6"/>
  <edges id="442" source_obj="//@blocks.16/@node_objs.5" sink_obj="//@blocks.16/@node_objs.6"/>
  <edges id="443" source_obj="//@blocks.15/@node_objs.0" sink_obj="//@blocks.16/@node_objs.7"/>
  <edges id="444" source_obj="//@blocks.16/@node_objs.6" sink_obj="//@blocks.16/@node_objs.7"/>
  <edges id="445" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.16/@node_objs.8"/>
  <edges id="446" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.24/@node_objs.0"/>
  <edges id="448" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.24/@node_objs.1"/>
  <edges id="450" source_obj="//@blocks.24/@node_objs.1" sink_obj="//@blocks.24/@node_objs.2"/>
  <edges id="455" source_obj="//@blocks.24/@node_objs.1" sink_obj="//@blocks.24/@node_objs.3"/>
  <edges id="456" source_obj="//@blocks.24/@node_objs.0" sink_obj="//@blocks.24/@node_objs.3"/>
  <edges id="457" source_obj="//@blocks.24/@node_objs.3" sink_obj="//@blocks.24/@node_objs.4"/>
  <edges id="458" source_obj="//@blocks.24/@node_objs.2" sink_obj="//@blocks.24/@node_objs.4"/>
  <edges id="461" source_obj="//@blocks.19/@node_objs.0" sink_obj="//@blocks.24/@node_objs.5"/>
  <edges id="462" source_obj="//@blocks.24/@node_objs.4" sink_obj="//@blocks.24/@node_objs.5"/>
  <edges id="478" source_obj="//@blocks.24/@node_objs.7" sink_obj="//@blocks.24/@node_objs.8"/>
  <edges id="479" source_obj="//@blocks.24/@node_objs.6" sink_obj="//@blocks.24/@node_objs.8"/>
  <edges id="480" source_obj="//@blocks.24/@node_objs.5" sink_obj="//@blocks.24/@node_objs.9"/>
  <edges id="482" source_obj="//@blocks.24/@node_objs.8" sink_obj="//@blocks.24/@node_objs.10"/>
  <edges id="483" source_obj="//@blocks.24/@node_objs.9" sink_obj="//@blocks.24/@node_objs.10"/>
  <edges id="484" source_obj="//@blocks.24/@node_objs.10" sink_obj="//@blocks.24/@node_objs.11"/>
  <edges id="485" source_obj="//@blocks.24/@node_objs.5" sink_obj="//@blocks.24/@node_objs.11"/>
  <edges id="487" source_obj="//@blocks.24/@node_objs.11" sink_obj="//@blocks.24/@node_objs.12"/>
  <edges id="489" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.24/@node_objs.13"/>
  <edges id="490" source_obj="//@blocks.13/@node_objs.0" sink_obj="//@blocks.19/@node_objs.0"/>
  <edges id="491" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.19/@node_objs.0"/>
  <edges id="492" source_obj="//@blocks.21/@node_objs.0" sink_obj="//@blocks.19/@node_objs.0" is_back_edge="1"/>
  <edges id="493" edge_type="CtrlEdge" source_obj="//@blocks.23" sink_obj="//@blocks.19/@node_objs.0" is_back_edge="1"/>
  <edges id="495" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.19/@node_objs.1"/>
  <edges id="496" source_obj="//@blocks.19/@node_objs.3" sink_obj="//@blocks.19/@node_objs.1" is_back_edge="1"/>
  <edges id="497" edge_type="CtrlEdge" source_obj="//@blocks.23" sink_obj="//@blocks.19/@node_objs.1" is_back_edge="1"/>
  <edges id="498" source_obj="//@blocks.19/@node_objs.1" sink_obj="//@blocks.19/@node_objs.2"/>
  <edges id="500" source_obj="//@blocks.19/@node_objs.1" sink_obj="//@blocks.19/@node_objs.3"/>
  <edges id="502" source_obj="//@blocks.19/@node_objs.2" sink_obj="//@blocks.19/@node_objs.4"/>
  <edges id="503" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.19/@node_objs.4"/>
  <edges id="504" edge_type="CtrlEdge" source_obj="//@blocks.24" sink_obj="//@blocks.19/@node_objs.4"/>
  <edges id="505" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.23/@node_objs.0"/>
  <edges id="506" source_obj="//@blocks.19/@node_objs.0" sink_obj="//@blocks.21/@node_objs.0"/>
  <edges id="507" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.21/@node_objs.0"/>
  <edges id="508" source_obj="//@blocks.22/@node_objs.7" sink_obj="//@blocks.21/@node_objs.0" is_back_edge="1"/>
  <edges id="509" edge_type="CtrlEdge" source_obj="//@blocks.22" sink_obj="//@blocks.21/@node_objs.0" is_back_edge="1"/>
  <edges id="511" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.21/@node_objs.1"/>
  <edges id="512" source_obj="//@blocks.21/@node_objs.3" sink_obj="//@blocks.21/@node_objs.1" is_back_edge="1"/>
  <edges id="513" edge_type="CtrlEdge" source_obj="//@blocks.22" sink_obj="//@blocks.21/@node_objs.1" is_back_edge="1"/>
  <edges id="514" source_obj="//@blocks.21/@node_objs.1" sink_obj="//@blocks.21/@node_objs.2"/>
  <edges id="516" source_obj="//@blocks.21/@node_objs.1" sink_obj="//@blocks.21/@node_objs.3"/>
  <edges id="518" source_obj="//@blocks.21/@node_objs.2" sink_obj="//@blocks.21/@node_objs.4"/>
  <edges id="519" edge_type="CtrlEdge" source_obj="//@blocks.22" sink_obj="//@blocks.21/@node_objs.4"/>
  <edges id="520" edge_type="CtrlEdge" source_obj="//@blocks.23" sink_obj="//@blocks.21/@node_objs.4"/>
  <edges id="525" source_obj="//@blocks.19/@node_objs.1" sink_obj="//@blocks.20/@node_objs.0"/>
  <edges id="526" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.20/@node_objs.0"/>
  <edges id="532" edge_type="CtrlEdge" source_obj="//@blocks.21" sink_obj="//@blocks.20/@node_objs.1"/>
  <edges id="543" source_obj="//@blocks.22/@node_objs.1" sink_obj="//@blocks.22/@node_objs.2"/>
  <edges id="557" source_obj="//@blocks.22/@node_objs.4" sink_obj="//@blocks.22/@node_objs.6"/>
  <edges id="558" source_obj="//@blocks.22/@node_objs.5" sink_obj="//@blocks.22/@node_objs.6"/>
  <edges id="559" source_obj="//@blocks.21/@node_objs.0" sink_obj="//@blocks.22/@node_objs.7"/>
  <edges id="560" source_obj="//@blocks.22/@node_objs.6" sink_obj="//@blocks.22/@node_objs.7"/>
  <edges id="561" edge_type="CtrlEdge" source_obj="//@blocks.21" sink_obj="//@blocks.22/@node_objs.8"/>
  <edges id="562" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.25/@node_objs.0"/>
  <edges id="563" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.26/@node_objs.0"/>
  <edges id="686" edge_type="CtrlEdge" source_obj="//@blocks.0" sink_obj="//@blocks.1"/>
  <edges id="687" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.27"/>
  <edges id="688" edge_type="CtrlEdge" source_obj="//@blocks.1" sink_obj="//@blocks.2"/>
  <edges id="689" edge_type="CtrlEdge" source_obj="//@blocks.2" sink_obj="//@blocks.3"/>
  <edges id="690" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.26"/>
  <edges id="691" edge_type="CtrlEdge" source_obj="//@blocks.3" sink_obj="//@blocks.4"/>
  <edges id="692" edge_type="CtrlEdge" source_obj="//@blocks.4" sink_obj="//@blocks.5"/>
  <edges id="693" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.25"/>
  <edges id="694" edge_type="CtrlEdge" source_obj="//@blocks.5" sink_obj="//@blocks.6"/>
  <edges id="695" edge_type="CtrlEdge" source_obj="//@blocks.6" sink_obj="//@blocks.7"/>
  <edges id="696" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.12"/>
  <edges id="697" edge_type="CtrlEdge" source_obj="//@blocks.7" sink_obj="//@blocks.8"/>
  <edges id="698" edge_type="CtrlEdge" source_obj="//@blocks.8" sink_obj="//@blocks.9"/>
  <edges id="699" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.11"/>
  <edges id="700" edge_type="CtrlEdge" source_obj="//@blocks.9" sink_obj="//@blocks.10"/>
  <edges id="701" edge_type="CtrlEdge" source_obj="//@blocks.10" sink_obj="//@blocks.9" is_back_edge="1"/>
  <edges id="702" edge_type="CtrlEdge" source_obj="//@blocks.11" sink_obj="//@blocks.7" is_back_edge="1"/>
  <edges id="703" edge_type="CtrlEdge" source_obj="//@blocks.12" sink_obj="//@blocks.13"/>
  <edges id="704" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.18"/>
  <edges id="705" edge_type="CtrlEdge" source_obj="//@blocks.13" sink_obj="//@blocks.14"/>
  <edges id="706" edge_type="CtrlEdge" source_obj="//@blocks.14" sink_obj="//@blocks.15"/>
  <edges id="707" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.17"/>
  <edges id="708" edge_type="CtrlEdge" source_obj="//@blocks.15" sink_obj="//@blocks.16"/>
  <edges id="709" edge_type="CtrlEdge" source_obj="//@blocks.16" sink_obj="//@blocks.15" is_back_edge="1"/>
  <edges id="710" edge_type="CtrlEdge" source_obj="//@blocks.17" sink_obj="//@blocks.13" is_back_edge="1"/>
  <edges id="711" edge_type="CtrlEdge" source_obj="//@blocks.18" sink_obj="//@blocks.19"/>
  <edges id="712" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.24"/>
  <edges id="713" edge_type="CtrlEdge" source_obj="//@blocks.19" sink_obj="//@blocks.20"/>
  <edges id="714" edge_type="CtrlEdge" source_obj="//@blocks.20" sink_obj="//@blocks.21"/>
  <edges id="715" edge_type="CtrlEdge" source_obj="//@blocks.21" sink_obj="//@blocks.23"/>
  <edges id="716" edge_type="CtrlEdge" source_obj="//@blocks.21" sink_obj="//@blocks.22"/>
  <edges id="717" edge_type="CtrlEdge" source_obj="//@blocks.22" sink_obj="//@blocks.21" is_back_edge="1"/>
  <edges id="718" edge_type="CtrlEdge" source_obj="//@blocks.23" sink_obj="//@blocks.19" is_back_edge="1"/>
  <edges id="719" edge_type="CtrlEdge" source_obj="//@blocks.24" sink_obj="//@blocks.5" is_back_edge="1"/>
  <edges id="720" edge_type="CtrlEdge" source_obj="//@blocks.25" sink_obj="//@blocks.3" is_back_edge="1"/>
  <edges id="721" edge_type="CtrlEdge" source_obj="//@blocks.26" sink_obj="//@blocks.1" is_back_edge="1"/>
  <edges id="-1" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.3/@node_objs.0" sink_obj="//@blocks.4/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.4/@node_objs.0" sink_obj="//@blocks.4/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.10/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.16/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.22/@node_objs.2"/>
  <edges id="-1" source_obj="//@blocks.5/@node_objs.0" sink_obj="//@blocks.6/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.6/@node_objs.0" sink_obj="//@blocks.24/@node_objs.12"/>
  <edges id="-1" source_obj="//@blocks.7/@node_objs.1" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.1/@node_objs.0" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.8/@node_objs.0" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.10/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.9/@node_objs.1" sink_obj="//@blocks.10/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.0" sink_obj="//@blocks.10/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.2" sink_obj="//@blocks.10/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.10/@node_objs.3" sink_obj="//@blocks.10/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.10/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.13/@node_objs.1" sink_obj="//@blocks.16/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.1/@node_objs.2" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.14/@node_objs.0" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.16/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.15/@node_objs.1" sink_obj="//@blocks.16/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.0" sink_obj="//@blocks.16/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.0" sink_obj="//@blocks.16/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.2" sink_obj="//@blocks.16/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.16/@node_objs.3" sink_obj="//@blocks.16/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.16/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.19/@node_objs.1" sink_obj="//@blocks.22/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.2/@node_objs.0" sink_obj="//@blocks.22/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.20/@node_objs.0" sink_obj="//@blocks.22/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.21/@node_objs.1" sink_obj="//@blocks.22/@node_objs.3"/>
  <edges id="-1" source_obj="//@blocks.21/@node_objs.1" sink_obj="//@blocks.22/@node_objs.0"/>
  <edges id="-1" source_obj="//@blocks.22/@node_objs.0" sink_obj="//@blocks.22/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.22/@node_objs.0" sink_obj="//@blocks.22/@node_objs.1"/>
  <edges id="-1" source_obj="//@blocks.22/@node_objs.2" sink_obj="//@blocks.22/@node_objs.4"/>
  <edges id="-1" source_obj="//@blocks.22/@node_objs.3" sink_obj="//@blocks.22/@node_objs.5"/>
  <edges id="-1" source_obj="//@ports.0" sink_obj="//@blocks.22/@node_objs.5"/>
  <edges id="-1" source_obj="//@blocks.24/@node_objs.5" sink_obj="//@blocks.24/@node_objs.6"/>
  <edges id="-1" source_obj="//@blocks.24/@node_objs.5" sink_obj="//@blocks.24/@node_objs.7"/>
  <blocks id="13" name="block_13" type="BlockType">
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_19</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="12" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" m_display="0" m_delay="1.18" m_topoIndex="1" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_19</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="19" name="block_19" type="BlockType">
    <controlInputObjs>block_13</controlInputObjs>
    <controlInputObjs>Row_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_227</controlOutputObjs>
    <controlOutputObjs>Row_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="14" name="r_0" originalName="r" bitwidth="2" opcode="phi" nodeLabel="1.0" m_display="0" m_topoIndex="2" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>xor</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>block_13</controlInputObjs>
      <controlInputObjs>Row_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="15" name="icmp_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln8_fu_363_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="1.0" m_display="0" m_delay="0.61" m_topoIndex="3" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="17" name="r" lineNumber="26" originalName="r" fileName="conv.cpp" fileDirectory=".." rtlName="r_fu_369_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="1.0" m_display="0" m_delay="1.0" m_topoIndex="4" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="18" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="1.0" m_display="0" m_topoIndex="5" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Row_Loop_begin</controlInputObjs>
      <controlInputObjs>block_227</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
      <validLinenumbers>26</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="26" name="Row_Loop_begin" type="BlockType">
    <controlInputObjs>block_19</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_32</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="24" name="xor_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="xor_ln26_fu_387_p2" contextFuncName="conv_1" bitwidth="2" opcode="xor" nodeLabel="1.0" m_display="0" m_delay="0.61" m_topoIndex="8" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="25" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="1.0" m_display="0" m_delay="1.18" m_topoIndex="9" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_32</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>11</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="32" name="block_32" type="BlockType">
    <controlInputObjs>Row_Loop_begin</controlInputObjs>
    <controlInputObjs>Col_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Row_Loop_end</controlOutputObjs>
    <controlOutputObjs>Col_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="27" name="c_0" originalName="c" bitwidth="2" opcode="phi" nodeLabel="2.0" m_display="0" m_topoIndex="11" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>Row_Loop_begin</controlInputObjs>
      <controlInputObjs>Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="28" name="icmp_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln11_fu_393_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="2.0" m_display="0" m_delay="0.61" m_topoIndex="12" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="30" name="c" lineNumber="11" originalName="c" fileName="conv.cpp" fileDirectory=".." rtlName="c_fu_399_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.0" m_topoIndex="13" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="31" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="14" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>Col_Loop_begin</controlInputObjs>
      <controlInputObjs>Row_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>11</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="42" name="Col_Loop_begin" type="BlockType">
    <controlInputObjs>block_32</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_48</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="36" name="add_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln34_fu_409_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="2.0" m_display="0" m_delay="1.18" m_topoIndex="16" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="40" name="sub_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln34_fu_430_p2" contextFuncName="conv_1" bitwidth="5" opcode="sub" nodeLabel="2.0" m_display="0" m_delay="1.36" m_topoIndex="20" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="41" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_delay="1.18" m_topoIndex="21" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_48</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="48" name="block_48" type="BlockType">
    <controlInputObjs>Col_Loop_begin</controlInputObjs>
    <controlInputObjs>W_Row_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>Col_Loop_end</controlOutputObjs>
    <controlOutputObjs>W_Row_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="43" name="f_0" originalName="f" bitwidth="2" opcode="phi" nodeLabel="3.0" m_display="0" m_topoIndex="23" m_clusterGroupNumber="-1">
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>Col_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Row_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="44" name="icmp_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln14_fu_436_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="3.0" m_display="0" m_delay="0.61" m_topoIndex="24" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="46" name="f" lineNumber="14" originalName="f" fileName="conv.cpp" fileDirectory=".." rtlName="f_fu_442_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="3.0" m_display="0" m_delay="1.0" m_topoIndex="25" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="47" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="26" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>W_Row_Loop_begin</controlInputObjs>
      <controlInputObjs>Col_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="57" name="W_Row_Loop_begin" type="BlockType">
    <controlInputObjs>block_48</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_64</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="52" name="add_ln34_1" lineNumber="34" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln34_1_fu_456_p2" contextFuncName="conv_1" bitwidth="5" opcode="add" nodeLabel="3.0" m_display="0" m_delay="1.36" m_topoIndex="29" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="56" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_delay="1.18" m_topoIndex="32" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_64</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="64" name="block_64" type="BlockType">
    <controlInputObjs>W_Row_Loop_begin</controlInputObjs>
    <controlInputObjs>W_Col_Loop_end</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Row_Loop</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_begin</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="58" name="w_sum_1_0" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="34" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <controlInputObjs>W_Row_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="59" name="wc_0_0" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="4.0" m_display="0" m_topoIndex="35" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Row_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="60" name="icmp_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln21_fu_466_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="4.0" m_display="0" m_delay="0.61" m_topoIndex="36" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="62" name="add_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln21_fu_472_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.0" m_topoIndex="37" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="63" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="4.0" m_display="0" m_topoIndex="38" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>W_Row_Loop</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="73" name="W_Col_Loop_begin" type="BlockType">
    <controlInputObjs>block_64</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_80</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="69" name="add_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_fu_490_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="4.0" m_display="0" m_delay="1.0" m_topoIndex="41" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="72" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="4.0" m_display="0" m_delay="1.18" m_topoIndex="44" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_80</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="80" name="block_80" type="BlockType">
    <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
    <controlInputObjs>block_99</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_end</controlOutputObjs>
    <controlOutputObjs>block_99</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="74" name="w_sum_2_0" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="5.0" m_display="0" m_topoIndex="46" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>block_99</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="75" name="ch_0_0" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="5.0" m_display="0" m_topoIndex="47" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin</controlInputObjs>
      <controlInputObjs>block_99</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="76" name="icmp_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_fu_510_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="5.0" m_display="0" m_delay="0.61" m_topoIndex="48" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="78" name="add_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_fu_516_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.0" m_topoIndex="49" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="79" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="5.0" m_display="0" m_topoIndex="50" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_99</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="99" name="block_99" type="BlockType">
    <controlInputObjs>block_80</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_80</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="84" name="add_ln26_4" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_4_fu_530_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.18" m_topoIndex="53" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="87" name="sub_ln26" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_fu_547_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="5.0" m_display="0" m_topoIndex="56" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="88" name="add_ln26_5" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_5_fu_553_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="5.0" m_display="0" m_delay="2.27" m_topoIndex="57" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="91" name="add_ln26_6" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_6_fu_563_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="5.0" m_display="0" m_delay="1.36" m_topoIndex="60" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="94" name="conv_weights_0_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="5.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="63" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="95" name="input_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="5.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="64" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="96" name="tmp_s" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="6.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="66" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="97" name="w_sum_3" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="7.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="67" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="98" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="8.0" m_display="0" m_topoIndex="68" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_80</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="102" name="W_Col_Loop_end" type="BlockType">
    <controlInputObjs>block_80</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_64</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="101" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="5.0" m_display="0" m_topoIndex="65" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_64</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="106" name="W_Row_Loop" type="BlockType">
    <controlInputObjs>block_64</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_113</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="105" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="4.0" m_display="0" m_delay="1.18" m_topoIndex="45" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_113</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="113" name="block_113" type="BlockType">
    <controlInputObjs>W_Row_Loop</controlInputObjs>
    <controlInputObjs>W_Col_Loop_end1</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Row_Loop1</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_begin1</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="107" name="w_sum_1_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="9.0" m_display="0" m_topoIndex="69" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <controlInputObjs>W_Row_Loop</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end1</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="108" name="wc_0_1" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="9.0" m_display="0" m_topoIndex="70" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Row_Loop</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end1</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="109" name="icmp_ln21_1" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln21_1_fu_573_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="9.0" m_display="0" m_delay="0.61" m_topoIndex="71" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="111" name="add_ln21_1" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln21_1_fu_579_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.0" m_topoIndex="72" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="112" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="9.0" m_display="0" m_topoIndex="73" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>W_Col_Loop_begin1</controlInputObjs>
      <controlInputObjs>W_Row_Loop1</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="122" name="W_Col_Loop_begin1" type="BlockType">
    <controlInputObjs>block_113</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_129</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="118" name="add_ln26_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_1_fu_597_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="9.0" m_display="0" m_delay="1.0" m_topoIndex="76" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="121" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="9.0" m_display="0" m_delay="1.18" m_topoIndex="79" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_129</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="129" name="block_129" type="BlockType">
    <controlInputObjs>W_Col_Loop_begin1</controlInputObjs>
    <controlInputObjs>block_148</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_end1</controlOutputObjs>
    <controlOutputObjs>block_148</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="123" name="w_sum_2_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="10.0" m_display="0" m_topoIndex="81" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin1</controlInputObjs>
      <controlInputObjs>block_148</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="124" name="ch_0_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="10.0" m_display="0" m_topoIndex="82" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin1</controlInputObjs>
      <controlInputObjs>block_148</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="125" name="icmp_ln24_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_1_fu_616_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="10.0" m_display="0" m_delay="0.61" m_topoIndex="83" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="127" name="add_ln24_1" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_1_fu_622_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="10.0" m_display="0" m_delay="1.0" m_topoIndex="84" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="128" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="10.0" m_display="0" m_topoIndex="85" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_148</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end1</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="148" name="block_148" type="BlockType">
    <controlInputObjs>block_129</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_129</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="133" name="add_ln26_7" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_7_fu_636_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="10.0" m_display="0" m_delay="1.18" m_topoIndex="88" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="136" name="sub_ln26_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_1_fu_653_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="10.0" m_display="0" m_topoIndex="91" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="137" name="add_ln26_8" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_8_fu_659_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="10.0" m_display="0" m_delay="2.27" m_topoIndex="92" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="140" name="add_ln26_9" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_9_fu_669_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="10.0" m_display="0" m_delay="1.36" m_topoIndex="95" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="143" name="conv_weights_1_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="10.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="98" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="144" name="input_load_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="10.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="99" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="145" name="tmp_1_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="11.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="101" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="146" name="w_sum_3_1" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="12.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="102" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="147" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="13.0" m_display="0" m_topoIndex="103" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_129</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="151" name="W_Col_Loop_end1" type="BlockType">
    <controlInputObjs>block_129</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_113</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="150" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="10.0" m_display="0" m_topoIndex="100" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_113</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="155" name="W_Row_Loop1" type="BlockType">
    <controlInputObjs>block_113</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_162</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="154" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="9.0" m_display="0" m_delay="1.18" m_topoIndex="80" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_162</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="162" name="block_162" type="BlockType">
    <controlInputObjs>W_Row_Loop1</controlInputObjs>
    <controlInputObjs>W_Col_Loop_end2</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Row_Loop_end</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_begin2</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="156" name="w_sum_1_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="14.0" m_display="0" m_topoIndex="104" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <controlInputObjs>W_Row_Loop1</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end2</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="157" name="wc_0_2" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="14.0" m_display="0" m_topoIndex="105" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Row_Loop1</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end2</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="158" name="icmp_ln21_2" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln21_2_fu_679_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="14.0" m_display="0" m_delay="0.61" m_topoIndex="106" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="160" name="add_ln21_2" lineNumber="21" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln21_2_fu_685_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="14.0" m_display="0" m_delay="1.0" m_topoIndex="107" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="161" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="14.0" m_display="0" m_topoIndex="108" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>W_Col_Loop_begin2</controlInputObjs>
      <controlInputObjs>W_Row_Loop_end</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="171" name="W_Col_Loop_begin2" type="BlockType">
    <controlInputObjs>block_162</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>block_178</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="167" name="add_ln26_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_2_fu_703_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="14.0" m_display="0" m_delay="1.0" m_topoIndex="111" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="170" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="14.0" m_display="0" m_delay="1.18" m_topoIndex="114" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_178</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="178" name="block_178" type="BlockType">
    <controlInputObjs>W_Col_Loop_begin2</controlInputObjs>
    <controlInputObjs>block_197</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>W_Col_Loop_end2</controlOutputObjs>
    <controlOutputObjs>block_197</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="172" name="w_sum_2_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="phi" nodeLabel="15.0" m_display="0" m_topoIndex="121" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin2</controlInputObjs>
      <controlInputObjs>block_197</controlInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="173" name="ch_0_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="2" opcode="phi" nodeLabel="15.0" m_display="0" m_topoIndex="122" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <dataOutputObjs>add</dataOutputObjs>
      <controlInputObjs>W_Col_Loop_begin2</controlInputObjs>
      <controlInputObjs>block_197</controlInputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="174" name="icmp_ln24_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln24_2_fu_757_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="15.0" m_display="0" m_delay="0.61" m_topoIndex="123" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>br</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="176" name="add_ln24_2" lineNumber="24" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln24_2_fu_763_p2" contextFuncName="conv_1" bitwidth="2" opcode="add" nodeLabel="15.0" m_display="0" m_delay="1.0" m_topoIndex="124" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="177" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="15.0" m_display="0" m_topoIndex="125" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <controlInputObjs>block_197</controlInputObjs>
      <controlInputObjs>W_Col_Loop_end2</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="197" name="block_197" type="BlockType">
    <controlInputObjs>block_178</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_178</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="182" name="add_ln26_10" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_10_fu_777_p2" contextFuncName="conv_1" bitwidth="4" opcode="add" nodeLabel="15.0" m_display="0" m_delay="1.18" m_topoIndex="128" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
      <dataOutputObjs>sub</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="185" name="sub_ln26_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="sub_ln26_2_fu_794_p2" contextFuncName="conv_1" bitwidth="6" opcode="sub" nodeLabel="15.0" m_display="0" m_topoIndex="131" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>add</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="186" name="add_ln26_11" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_11_fu_800_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="15.0" m_display="0" m_delay="2.27" m_topoIndex="132" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>sub</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="189" name="add_ln26_12" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="add_ln26_12_fu_810_p2" contextFuncName="conv_1" bitwidth="6" opcode="add" nodeLabel="15.0" m_display="0" m_delay="1.36" m_topoIndex="135" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>xor</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>load</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="192" name="conv_weights_2_load" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="15.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="138" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="193" name="input_load_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" bitwidth="32" opcode="load" nodeLabel="15.0" nodeLatency="1" m_display="0" m_delay="2.66" m_topoIndex="139" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>add</dataInputObjs>
      <dataInputObjs>input_r</dataInputObjs>
      <dataOutputObjs>fmul</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="194" name="tmp_1_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fmul_32ns_fYi_U2" contextFuncName="conv_1" bitwidth="32" opcode="fmul" nodeLabel="16.0" nodeLatency="1" m_display="0" m_delay="10.1" m_topoIndex="141" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>load</dataInputObjs>
      <dataInputObjs>load</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="195" name="w_sum_3_2" lineNumber="26" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="17.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="142" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>fmul</dataInputObjs>
      <dataOutputObjs>phi</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="196" name="_ln24" lineNumber="24" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="18.0" m_display="0" m_topoIndex="143" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="24" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_178</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>26</validLinenumbers>
      <validLinenumbers>24</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="200" name="W_Col_Loop_end2" type="BlockType">
    <controlInputObjs>block_178</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_162</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="199" name="_ln21" lineNumber="21" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="15.0" m_display="0" m_topoIndex="140" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_162</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>21</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="219" name="W_Row_Loop_end" type="BlockType">
    <controlInputObjs>block_162</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_48</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="202" name="icmp_ln7" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="icmp_ln7_fu_722_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="icmp" nodeLabel="14.0" m_display="0" m_delay="0.61" m_topoIndex="115" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="203" name="icmp_ln7_1" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="icmp_ln7_1_fu_728_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="icmp" nodeLabel="14.0" m_display="0" m_delay="0.61" m_topoIndex="116" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="204" name="select_ln7_i" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="select_ln7_i_fu_734_p3" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="32" opcode="select" nodeLabel="14.0" m_display="0" m_topoIndex="117" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="205" name="empty_15" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="empty_15_fu_742_p2" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="1" opcode="or" nodeLabel="14.0" m_display="0" m_topoIndex="118" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="206" name="merge_i" lineNumber="7" fileName="aesl_mux_load.3floatP.i2" fileDirectory="../../../../../../../.." rtlName="merge_i_fu_748_p3" contextFuncName="aesl_mux_load.3floatP.i2" bitwidth="32" opcode="select" nodeLabel="14.0" m_display="0" m_delay="0.61" m_topoIndex="119" m_clusterGroupNumber="1">
      <inlineStackInfo fileName="aesl_mux_load.3floatP.i2" linenumber="7" fileDirectory="/" functionName="aesl_mux_load.3floatP.i2"/>
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>fadd</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="207" name="w_sum" lineNumber="30" originalName="w_sum" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fadd_32ns_eOg_U1" contextFuncName="conv_1" bitwidth="32" opcode="fadd" nodeLabel="14.0" nodeLatency="1" m_display="0" m_delay="15.9" m_topoIndex="120" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="30" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>phi</dataInputObjs>
      <dataInputObjs>select</dataInputObjs>
      <dataOutputObjs>fcmp</dataOutputObjs>
      <dataOutputObjs>select</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
      <dataOutputObjs>icmp</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="211" name="icmp_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln33_fu_838_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="19.0" m_display="0" m_delay="1.12" m_topoIndex="147" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="212" name="icmp_ln33_1" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="icmp_ln33_1_fu_844_p2" contextFuncName="conv_1" bitwidth="1" opcode="icmp" nodeLabel="19.0" m_display="0" m_delay="1.48" m_topoIndex="148" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>or</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="213" name="or_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="or_ln33_fu_850_p2" contextFuncName="conv_1" bitwidth="1" opcode="or" nodeLabel="19.0" m_display="0" m_topoIndex="149" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>icmp</dataInputObjs>
      <dataInputObjs>icmp</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="214" name="tmp_8" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="conv_1_fcmp_32ns_g8j_U3" contextFuncName="conv_1" bitwidth="1" opcode="fcmp" nodeLabel="19.0" m_display="0" m_delay="15.7" m_topoIndex="150" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>and</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="215" name="and_ln33" lineNumber="33" fileName="conv.cpp" fileDirectory=".." rtlName="and_ln33_fu_856_p2" contextFuncName="conv_1" bitwidth="1" opcode="and" nodeLabel="19.0" m_display="0" m_topoIndex="151" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>or</dataInputObjs>
      <dataInputObjs>fcmp</dataInputObjs>
      <dataOutputObjs>select</dataOutputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="216" name="w_sum_1" lineNumber="33" originalName="w_sum" fileName="conv.cpp" fileDirectory=".." rtlName="conv_out_d0" contextFuncName="conv_1" bitwidth="32" opcode="select" nodeLabel="19.0" m_display="0" m_delay="0.61" m_topoIndex="152" m_clusterGroupNumber="2">
      <inlineStackInfo fileName="conv.cpp" linenumber="33" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>and</dataInputObjs>
      <dataInputObjs>fadd</dataInputObjs>
      <dataOutputObjs>store</dataOutputObjs>
      <constName>empty</constName>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="217" name="conv_out_addr_write_ln34" lineNumber="34" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="store" nodeLabel="19.0" m_display="0" m_delay="1.42" m_topoIndex="153" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="34" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <dataInputObjs>select</dataInputObjs>
      <dataInputObjs>add</dataInputObjs>
    </node_objs>
    <node_objs xsi:type="cdfg:CdfgNode" id="218" name="_ln14" lineNumber="14" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="19.0" m_display="0" m_topoIndex="154" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_48</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="aesl_mux_load.3floatP.i2">
      <validLinenumbers>7</validLinenumbers>
    </fileValidLineNumbers>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>30</validLinenumbers>
      <validLinenumbers>33</validLinenumbers>
      <validLinenumbers>34</validLinenumbers>
      <validLinenumbers>14</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="222" name="Col_Loop_end" type="BlockType">
    <controlInputObjs>block_48</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_32</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="221" name="_ln11" lineNumber="11" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="3.0" m_display="0" m_topoIndex="33" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_32</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>11</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="225" name="Row_Loop_end" type="BlockType">
    <controlInputObjs>block_32</controlInputObjs>
    <controlOutputObjs>phi</controlOutputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <controlOutputObjs>block_19</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="224" name="_ln8" lineNumber="8" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="br" nodeLabel="2.0" m_display="0" m_topoIndex="22" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
      <controlInputObjs>block_19</controlInputObjs>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>8</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <blocks id="227" name="block_227" type="BlockType">
    <controlInputObjs>block_19</controlInputObjs>
    <controlOutputObjs>br</controlOutputObjs>
    <node_objs xsi:type="cdfg:CdfgNode" id="226" name="_ln41" lineNumber="41" fileName="conv.cpp" fileDirectory=".." contextFuncName="conv_1" opcode="ret" nodeLabel="1.0" m_display="0" m_topoIndex="10" m_clusterGroupNumber="-1">
      <inlineStackInfo fileName="conv.cpp" linenumber="41" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS\convMini" functionName="conv_1"/>
    </node_objs>
    <fileValidLineNumbers fileName="conv.cpp">
      <validLinenumbers>41</validLinenumbers>
    </fileValidLineNumbers>
  </blocks>
  <ScheduleInfo time="0"/>
  <ScheduleInfo time="1"/>
  <ScheduleInfo time="2"/>
  <ScheduleInfo time="3"/>
  <ScheduleInfo time="4"/>
  <ScheduleInfo time="5"/>
  <ScheduleInfo time="6"/>
  <ScheduleInfo time="7"/>
  <ScheduleInfo time="8"/>
  <ScheduleInfo time="9"/>
  <ScheduleInfo time="10"/>
  <ScheduleInfo time="11"/>
  <ScheduleInfo time="12"/>
  <ScheduleInfo time="13"/>
  <ScheduleInfo time="14"/>
  <ScheduleInfo time="15"/>
  <ScheduleInfo time="16"/>
  <ScheduleInfo time="17"/>
  <ScheduleInfo time="18"/>
  <ScheduleInfo time="19"/>
  <regnodes realName="conv_weights_0_addr_reg_949">
    <nodeIds>90</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_2_reg_319">
    <nodeIds>173</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_1_1_reg_240">
    <nodeIds>107</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_2_reg_1041">
    <nodeIds>176</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_8_reg_1023">
    <nodeIds>166</nodeIds>
  </regnodes>
  <regnodes realName="add_ln21_2_reg_1018">
    <nodeIds>160</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_load_reg_1005">
    <nodeIds>143</nodeIds>
  </regnodes>
  <regnodes realName="wc_0_2_reg_296">
    <nodeIds>157</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_reg_964">
    <nodeIds>97</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_1_addr_reg_995">
    <nodeIds>139</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_1_reg_262">
    <nodeIds>123</nodeIds>
  </regnodes>
  <regnodes realName="conv_out_addr_reg_918">
    <nodeIds>54</nodeIds>
  </regnodes>
  <regnodes realName="sub_ln34_reg_898">
    <nodeIds>40</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_1_reg_1000">
    <nodeIds>142</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln24_reg_936">
    <nodeIds>71</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_0_reg_229">
    <nodeIds>75</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_2_reg_1051">
    <nodeIds>191</nodeIds>
  </regnodes>
  <regnodes realName="ch_0_1_reg_274">
    <nodeIds>124</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_1_reg_1010">
    <nodeIds>146</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_reg_944">
    <nodeIds>78</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_1_2_reg_285">
    <nodeIds>156</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln24_2_reg_1028">
    <nodeIds>169</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_0_load_reg_959">
    <nodeIds>94</nodeIds>
  </regnodes>
  <regnodes realName="reg_353">
    <nodeIds>95</nodeIds>
    <nodeIds>144</nodeIds>
    <nodeIds>193</nodeIds>
  </regnodes>
  <regnodes realName="wc_0_0_reg_206">
    <nodeIds>59</nodeIds>
  </regnodes>
  <regnodes realName="add_ln24_1_reg_990">
    <nodeIds>127</nodeIds>
  </regnodes>
  <regnodes realName="input_addr_reg_954">
    <nodeIds>93</nodeIds>
  </regnodes>
  <regnodes realName="merge_i_reg_1033">
    <nodeIds>206</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_1_0_reg_194">
    <nodeIds>58</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_0_reg_217">
    <nodeIds>74</nodeIds>
  </regnodes>
  <regnodes realName="add_ln21_reg_926">
    <nodeIds>62</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_2_reg_977">
    <nodeIds>117</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_reg_880">
    <nodeIds>23</nodeIds>
  </regnodes>
  <regnodes realName="reg_358">
    <nodeIds>96</nodeIds>
    <nodeIds>145</nodeIds>
    <nodeIds>194</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln24_1_reg_982">
    <nodeIds>120</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln34_2_reg_911">
    <nodeIds>50</nodeIds>
  </regnodes>
  <regnodes realName="r_reg_874">
    <nodeIds>17</nodeIds>
  </regnodes>
  <regnodes realName="xor_ln26_reg_885">
    <nodeIds>24</nodeIds>
  </regnodes>
  <regnodes realName="wc_0_1_reg_251">
    <nodeIds>108</nodeIds>
  </regnodes>
  <regnodes realName="f_0_reg_182">
    <nodeIds>43</nodeIds>
  </regnodes>
  <regnodes realName="zext_ln26_1_reg_931">
    <nodeIds>68</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_addr_reg_1046">
    <nodeIds>188</nodeIds>
  </regnodes>
  <regnodes realName="conv_weights_2_load_reg_1056">
    <nodeIds>192</nodeIds>
  </regnodes>
  <regnodes realName="f_reg_906">
    <nodeIds>46</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_2_2_reg_307">
    <nodeIds>172</nodeIds>
  </regnodes>
  <regnodes realName="c_reg_893">
    <nodeIds>30</nodeIds>
  </regnodes>
  <regnodes realName="c_0_reg_170">
    <nodeIds>27</nodeIds>
  </regnodes>
  <regnodes realName="r_0_reg_158">
    <nodeIds>14</nodeIds>
  </regnodes>
  <regnodes realName="add_ln21_1_reg_972">
    <nodeIds>111</nodeIds>
  </regnodes>
  <regnodes realName="w_sum_3_2_reg_1061">
    <nodeIds>195</nodeIds>
  </regnodes>
  <expressionNodes realName="add_ln26_11_fu_800">
    <nodeIds>186</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_2_phi_fu_311">
    <nodeIds>172</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_0_phi_fu_221">
    <nodeIds>74</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln7_fu_722">
    <nodeIds>202</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_0_phi_fu_162">
    <nodeIds>14</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl2_cast_fu_645">
    <nodeIds>135</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_5_fu_553">
    <nodeIds>88</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_12_fu_496">
    <nodeIds>70</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_7_fu_568">
    <nodeIds>92</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln21_1_fu_579">
    <nodeIds>111</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_12_fu_664">
    <nodeIds>138</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_0_phi_fu_186">
    <nodeIds>43</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln7_1_fu_728">
    <nodeIds>203</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_10_fu_777">
    <nodeIds>182</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln14_fu_436">
    <nodeIds>44</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_12_fu_810">
    <nodeIds>189</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln21_2_fu_679">
    <nodeIds>158</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln33_fu_834">
    <nodeIds>210</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln21_1_fu_573">
    <nodeIds>109</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_6_fu_563">
    <nodeIds>91</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_6_fu_558">
    <nodeIds>89</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln21_2_fu_685">
    <nodeIds>160</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_fu_824">
    <nodeIds>209</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_0_phi_fu_174">
    <nodeIds>27</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_2_phi_fu_323">
    <nodeIds>173</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_fu_516">
    <nodeIds>78</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_16_fu_709">
    <nodeIds>168</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_9_fu_669">
    <nodeIds>140</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_18_fu_815">
    <nodeIds>190</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl1_cast_fu_539">
    <nodeIds>86</nodeIds>
  </expressionNodes>
  <expressionNodes realName="select_ln7_i_fu_734">
    <nodeIds>204</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_2_fu_448">
    <nodeIds>50</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_0_phi_fu_233">
    <nodeIds>75</nodeIds>
  </expressionNodes>
  <expressionNodes realName="c_fu_399">
    <nodeIds>30</nodeIds>
  </expressionNodes>
  <expressionNodes realName="and_ln33_fu_856">
    <nodeIds>215</nodeIds>
  </expressionNodes>
  <expressionNodes realName="r_fu_369">
    <nodeIds>17</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_4_fu_530">
    <nodeIds>84</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln33_fu_838">
    <nodeIds>211</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_8_fu_347">
    <nodeIds>214</nodeIds>
  </expressionNodes>
  <expressionNodes realName="merge_i_fu_748">
    <nodeIds>206</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_9_fu_628">
    <nodeIds>131</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_14_fu_769">
    <nodeIds>180</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_1_fu_862">
    <nodeIds>216</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_8_fu_699">
    <nodeIds>166</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_fu_510">
    <nodeIds>76</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_10_fu_375">
    <nodeIds>22</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_fu_383">
    <nodeIds>23</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_3_fu_452">
    <nodeIds>51</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_1_fu_653">
    <nodeIds>136</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_7_fu_636">
    <nodeIds>133</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln11_fu_393">
    <nodeIds>28</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_2_fu_794">
    <nodeIds>185</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_8_fu_659">
    <nodeIds>137</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_1_fu_414">
    <nodeIds>37</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wc_0_0_phi_fu_210">
    <nodeIds>59</nodeIds>
  </expressionNodes>
  <expressionNodes realName="empty_15_fu_742">
    <nodeIds>205</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_13_fu_585">
    <nodeIds>116</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln34_fu_430">
    <nodeIds>40</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln34_1_fu_456">
    <nodeIds>52</nodeIds>
  </expressionNodes>
  <expressionNodes realName="xor_ln26_fu_387">
    <nodeIds>24</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln33_1_fu_844">
    <nodeIds>212</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wc_0_1_phi_fu_255">
    <nodeIds>108</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_10_fu_632">
    <nodeIds>132</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_out_addr_gep_fu_78">
    <nodeIds>54</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln8_fu_363">
    <nodeIds>15</nodeIds>
  </expressionNodes>
  <expressionNodes realName="ch_0_1_phi_fu_278">
    <nodeIds>124</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_1_fu_486">
    <nodeIds>68</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_4_fu_526">
    <nodeIds>83</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_1_fu_597">
    <nodeIds>118</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_15_fu_691">
    <nodeIds>165</nodeIds>
  </expressionNodes>
  <expressionNodes realName="or_ln33_fu_850">
    <nodeIds>213</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_4_fu_461">
    <nodeIds>53</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln24_1_fu_612">
    <nodeIds>120</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_3_fu_522">
    <nodeIds>82</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln34_fu_405">
    <nodeIds>35</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln24_fu_506">
    <nodeIds>71</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_11_fu_641">
    <nodeIds>134</nodeIds>
  </expressionNodes>
  <expressionNodes realName="sub_ln26_fu_547">
    <nodeIds>87</nodeIds>
  </expressionNodes>
  <expressionNodes realName="trunc_ln34_fu_418">
    <nodeIds>38</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_17_fu_805">
    <nodeIds>187</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_2_fu_593">
    <nodeIds>117</nodeIds>
  </expressionNodes>
  <expressionNodes realName="bitcast_ln33_fu_820">
    <nodeIds>208</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_fu_490">
    <nodeIds>69</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_5_fu_535">
    <nodeIds>85</nodeIds>
  </expressionNodes>
  <expressionNodes realName="wc_0_2_phi_fu_300">
    <nodeIds>157</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_1_2_phi_fu_288">
    <nodeIds>156</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln21_fu_466">
    <nodeIds>60</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_15_fu_773">
    <nodeIds>181</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln21_fu_472">
    <nodeIds>62</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_1_addr_gep_fu_111">
    <nodeIds>139</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_2_gep_fu_139">
    <nodeIds>191</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln24_2_fu_718">
    <nodeIds>169</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_16_fu_782">
    <nodeIds>183</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl3_cast_fu_786">
    <nodeIds>184</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_1_1_phi_fu_243">
    <nodeIds>107</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_2_addr_gep_fu_132">
    <nodeIds>188</nodeIds>
  </expressionNodes>
  <expressionNodes realName="p_shl_cast_fu_422">
    <nodeIds>39</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_2_1_phi_fu_266">
    <nodeIds>123</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_1_gep_fu_118">
    <nodeIds>142</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_11_fu_478">
    <nodeIds>67</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln26_2_fu_703">
    <nodeIds>167</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_2_fu_763">
    <nodeIds>176</nodeIds>
  </expressionNodes>
  <expressionNodes realName="f_fu_442">
    <nodeIds>46</nodeIds>
  </expressionNodes>
  <expressionNodes realName="w_sum_1_0_phi_fu_198">
    <nodeIds>58</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_1_fu_616">
    <nodeIds>125</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln34_fu_409">
    <nodeIds>36</nodeIds>
  </expressionNodes>
  <expressionNodes realName="input_addr_gep_fu_92">
    <nodeIds>93</nodeIds>
  </expressionNodes>
  <expressionNodes realName="icmp_ln24_2_fu_757">
    <nodeIds>174</nodeIds>
  </expressionNodes>
  <expressionNodes realName="add_ln24_1_fu_622">
    <nodeIds>127</nodeIds>
  </expressionNodes>
  <expressionNodes realName="zext_ln26_13_fu_674">
    <nodeIds>141</nodeIds>
  </expressionNodes>
  <expressionNodes realName="conv_weights_0_addr_gep_fu_85">
    <nodeIds>90</nodeIds>
  </expressionNodes>
  <expressionNodes realName="tmp_14_fu_603">
    <nodeIds>119</nodeIds>
  </expressionNodes>
  <moduleNodes realName="grp_fu_338">
    <nodeIds>96</nodeIds>
    <nodeIds>145</nodeIds>
    <nodeIds>194</nodeIds>
  </moduleNodes>
  <moduleNodes realName="grp_fu_330">
    <nodeIds>97</nodeIds>
    <nodeIds>146</nodeIds>
    <nodeIds>207</nodeIds>
    <nodeIds>195</nodeIds>
  </moduleNodes>
  <memoryPorts dataString="conv_out">
    <nodeIds>217</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_0">
    <nodeIds>94</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_1">
    <nodeIds>143</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="conv_weights_2">
    <nodeIds>192</nodeIds>
  </memoryPorts>
  <memoryPorts dataString="input_r">
    <nodeIds>95</nodeIds>
    <nodeIds>144</nodeIds>
    <nodeIds>193</nodeIds>
  </memoryPorts>
  <ioPorts name="conv_out(p0)">
    <contents name="store">
      <nodeIds>217</nodeIds>
    </contents>
  </ioPorts>
  <ioPorts name="input_r(p0)">
    <contents name="load">
      <nodeIds>95</nodeIds>
      <nodeIds>144</nodeIds>
      <nodeIds>193</nodeIds>
    </contents>
  </ioPorts>
  <fsm>
    <states id="1">
      <operations id="9" stage="1" latency="1"/>
      <operations id="10" stage="1" latency="1"/>
      <operations id="11" stage="1" latency="1"/>
      <operations id="12" stage="1" latency="1"/>
    </states>
    <states id="2">
      <operations id="14" stage="1" latency="1"/>
      <operations id="15" stage="1" latency="1"/>
      <operations id="16" stage="1" latency="1"/>
      <operations id="17" stage="1" latency="1"/>
      <operations id="18" stage="1" latency="1"/>
      <operations id="20" stage="1" latency="1"/>
      <operations id="21" stage="1" latency="1"/>
      <operations id="22" stage="1" latency="1"/>
      <operations id="23" stage="1" latency="1"/>
      <operations id="24" stage="1" latency="1"/>
      <operations id="25" stage="1" latency="1"/>
      <operations id="226" stage="1" latency="1"/>
    </states>
    <states id="3">
      <operations id="27" stage="1" latency="1"/>
      <operations id="28" stage="1" latency="1"/>
      <operations id="29" stage="1" latency="1"/>
      <operations id="30" stage="1" latency="1"/>
      <operations id="31" stage="1" latency="1"/>
      <operations id="33" stage="1" latency="1"/>
      <operations id="34" stage="1" latency="1"/>
      <operations id="35" stage="1" latency="1"/>
      <operations id="36" stage="1" latency="1"/>
      <operations id="37" stage="1" latency="1"/>
      <operations id="38" stage="1" latency="1"/>
      <operations id="39" stage="1" latency="1"/>
      <operations id="40" stage="1" latency="1"/>
      <operations id="41" stage="1" latency="1"/>
      <operations id="223" stage="1" latency="1"/>
      <operations id="224" stage="1" latency="1"/>
    </states>
    <states id="4">
      <operations id="43" stage="1" latency="1"/>
      <operations id="44" stage="1" latency="1"/>
      <operations id="45" stage="1" latency="1"/>
      <operations id="46" stage="1" latency="1"/>
      <operations id="47" stage="1" latency="1"/>
      <operations id="49" stage="1" latency="1"/>
      <operations id="50" stage="1" latency="1"/>
      <operations id="51" stage="1" latency="1"/>
      <operations id="52" stage="1" latency="1"/>
      <operations id="53" stage="1" latency="1"/>
      <operations id="54" stage="1" latency="1"/>
      <operations id="55" stage="1" latency="1"/>
      <operations id="56" stage="1" latency="1"/>
      <operations id="220" stage="1" latency="1"/>
      <operations id="221" stage="1" latency="1"/>
    </states>
    <states id="5">
      <operations id="58" stage="1" latency="1"/>
      <operations id="59" stage="1" latency="1"/>
      <operations id="60" stage="1" latency="1"/>
      <operations id="61" stage="1" latency="1"/>
      <operations id="62" stage="1" latency="1"/>
      <operations id="63" stage="1" latency="1"/>
      <operations id="65" stage="1" latency="1"/>
      <operations id="66" stage="1" latency="1"/>
      <operations id="67" stage="1" latency="1"/>
      <operations id="68" stage="1" latency="1"/>
      <operations id="69" stage="1" latency="1"/>
      <operations id="70" stage="1" latency="1"/>
      <operations id="71" stage="1" latency="1"/>
      <operations id="72" stage="1" latency="1"/>
      <operations id="103" stage="1" latency="1"/>
      <operations id="104" stage="1" latency="1"/>
      <operations id="105" stage="1" latency="1"/>
    </states>
    <states id="6">
      <operations id="74" stage="1" latency="1"/>
      <operations id="75" stage="1" latency="1"/>
      <operations id="76" stage="1" latency="1"/>
      <operations id="77" stage="1" latency="1"/>
      <operations id="78" stage="1" latency="1"/>
      <operations id="79" stage="1" latency="1"/>
      <operations id="82" stage="1" latency="1"/>
      <operations id="83" stage="1" latency="1"/>
      <operations id="84" stage="1" latency="1"/>
      <operations id="85" stage="1" latency="1"/>
      <operations id="86" stage="1" latency="1"/>
      <operations id="87" stage="1" latency="1"/>
      <operations id="88" stage="1" latency="1"/>
      <operations id="89" stage="1" latency="1"/>
      <operations id="90" stage="1" latency="1"/>
      <operations id="91" stage="1" latency="1"/>
      <operations id="92" stage="1" latency="1"/>
      <operations id="93" stage="1" latency="1"/>
      <operations id="94" stage="2" latency="2"/>
      <operations id="95" stage="2" latency="2"/>
      <operations id="100" stage="1" latency="1"/>
      <operations id="101" stage="1" latency="1"/>
    </states>
    <states id="7">
      <operations id="94" stage="1" latency="2"/>
      <operations id="95" stage="1" latency="2"/>
      <operations id="96" stage="2" latency="2"/>
    </states>
    <states id="8">
      <operations id="96" stage="1" latency="2"/>
      <operations id="97" stage="2" latency="2"/>
    </states>
    <states id="9">
      <operations id="81" stage="1" latency="1"/>
      <operations id="97" stage="1" latency="2"/>
      <operations id="98" stage="1" latency="1"/>
    </states>
    <states id="10">
      <operations id="107" stage="1" latency="1"/>
      <operations id="108" stage="1" latency="1"/>
      <operations id="109" stage="1" latency="1"/>
      <operations id="110" stage="1" latency="1"/>
      <operations id="111" stage="1" latency="1"/>
      <operations id="112" stage="1" latency="1"/>
      <operations id="114" stage="1" latency="1"/>
      <operations id="115" stage="1" latency="1"/>
      <operations id="116" stage="1" latency="1"/>
      <operations id="117" stage="1" latency="1"/>
      <operations id="118" stage="1" latency="1"/>
      <operations id="119" stage="1" latency="1"/>
      <operations id="120" stage="1" latency="1"/>
      <operations id="121" stage="1" latency="1"/>
      <operations id="152" stage="1" latency="1"/>
      <operations id="153" stage="1" latency="1"/>
      <operations id="154" stage="1" latency="1"/>
    </states>
    <states id="11">
      <operations id="123" stage="1" latency="1"/>
      <operations id="124" stage="1" latency="1"/>
      <operations id="125" stage="1" latency="1"/>
      <operations id="126" stage="1" latency="1"/>
      <operations id="127" stage="1" latency="1"/>
      <operations id="128" stage="1" latency="1"/>
      <operations id="131" stage="1" latency="1"/>
      <operations id="132" stage="1" latency="1"/>
      <operations id="133" stage="1" latency="1"/>
      <operations id="134" stage="1" latency="1"/>
      <operations id="135" stage="1" latency="1"/>
      <operations id="136" stage="1" latency="1"/>
      <operations id="137" stage="1" latency="1"/>
      <operations id="138" stage="1" latency="1"/>
      <operations id="139" stage="1" latency="1"/>
      <operations id="140" stage="1" latency="1"/>
      <operations id="141" stage="1" latency="1"/>
      <operations id="142" stage="1" latency="1"/>
      <operations id="143" stage="2" latency="2"/>
      <operations id="144" stage="2" latency="2"/>
      <operations id="149" stage="1" latency="1"/>
      <operations id="150" stage="1" latency="1"/>
    </states>
    <states id="12">
      <operations id="143" stage="1" latency="2"/>
      <operations id="144" stage="1" latency="2"/>
      <operations id="145" stage="2" latency="2"/>
    </states>
    <states id="13">
      <operations id="145" stage="1" latency="2"/>
      <operations id="146" stage="2" latency="2"/>
    </states>
    <states id="14">
      <operations id="130" stage="1" latency="1"/>
      <operations id="146" stage="1" latency="2"/>
      <operations id="147" stage="1" latency="1"/>
    </states>
    <states id="15">
      <operations id="156" stage="1" latency="1"/>
      <operations id="157" stage="1" latency="1"/>
      <operations id="158" stage="1" latency="1"/>
      <operations id="159" stage="1" latency="1"/>
      <operations id="160" stage="1" latency="1"/>
      <operations id="161" stage="1" latency="1"/>
      <operations id="163" stage="1" latency="1"/>
      <operations id="164" stage="1" latency="1"/>
      <operations id="165" stage="1" latency="1"/>
      <operations id="166" stage="1" latency="1"/>
      <operations id="167" stage="1" latency="1"/>
      <operations id="168" stage="1" latency="1"/>
      <operations id="169" stage="1" latency="1"/>
      <operations id="170" stage="1" latency="1"/>
      <operations id="202" stage="1" latency="1"/>
      <operations id="203" stage="1" latency="1"/>
      <operations id="204" stage="1" latency="1"/>
      <operations id="205" stage="1" latency="1"/>
      <operations id="206" stage="1" latency="1"/>
      <operations id="207" stage="2" latency="2"/>
    </states>
    <states id="16">
      <operations id="172" stage="1" latency="1"/>
      <operations id="173" stage="1" latency="1"/>
      <operations id="174" stage="1" latency="1"/>
      <operations id="175" stage="1" latency="1"/>
      <operations id="176" stage="1" latency="1"/>
      <operations id="177" stage="1" latency="1"/>
      <operations id="180" stage="1" latency="1"/>
      <operations id="181" stage="1" latency="1"/>
      <operations id="182" stage="1" latency="1"/>
      <operations id="183" stage="1" latency="1"/>
      <operations id="184" stage="1" latency="1"/>
      <operations id="185" stage="1" latency="1"/>
      <operations id="186" stage="1" latency="1"/>
      <operations id="187" stage="1" latency="1"/>
      <operations id="188" stage="1" latency="1"/>
      <operations id="189" stage="1" latency="1"/>
      <operations id="190" stage="1" latency="1"/>
      <operations id="191" stage="1" latency="1"/>
      <operations id="192" stage="2" latency="2"/>
      <operations id="193" stage="2" latency="2"/>
      <operations id="198" stage="1" latency="1"/>
      <operations id="199" stage="1" latency="1"/>
    </states>
    <states id="17">
      <operations id="192" stage="1" latency="2"/>
      <operations id="193" stage="1" latency="2"/>
      <operations id="194" stage="2" latency="2"/>
    </states>
    <states id="18">
      <operations id="194" stage="1" latency="2"/>
      <operations id="195" stage="2" latency="2"/>
    </states>
    <states id="19">
      <operations id="179" stage="1" latency="1"/>
      <operations id="195" stage="1" latency="2"/>
      <operations id="196" stage="1" latency="1"/>
    </states>
    <states id="20">
      <operations id="201" stage="1" latency="1"/>
      <operations id="207" stage="1" latency="2"/>
      <operations id="208" stage="1" latency="1"/>
      <operations id="209" stage="1" latency="1"/>
      <operations id="210" stage="1" latency="1"/>
      <operations id="211" stage="1" latency="1"/>
      <operations id="212" stage="1" latency="1"/>
      <operations id="213" stage="1" latency="1"/>
      <operations id="214" stage="1" latency="1"/>
      <operations id="215" stage="1" latency="1"/>
      <operations id="216" stage="1" latency="1"/>
      <operations id="217" stage="1" latency="1"/>
      <operations id="218" stage="1" latency="1"/>
    </states>
    <transitions inState="1" outState="2">
      <condition id="-1"/>
    </transitions>
    <transitions inState="2" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="7">
      <condition id="-1"/>
    </transitions>
    <transitions inState="7" outState="8">
      <condition id="-1"/>
    </transitions>
    <transitions inState="8" outState="9">
      <condition id="-1"/>
    </transitions>
    <transitions inState="9" outState="6">
      <condition id="-1"/>
    </transitions>
    <transitions inState="6" outState="5">
      <condition id="-1"/>
    </transitions>
    <transitions inState="5" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="11">
      <condition id="-1"/>
    </transitions>
    <transitions inState="11" outState="12">
      <condition id="-1"/>
    </transitions>
    <transitions inState="12" outState="13">
      <condition id="-1"/>
    </transitions>
    <transitions inState="13" outState="14">
      <condition id="-1"/>
    </transitions>
    <transitions inState="14" outState="11">
      <condition id="-1"/>
    </transitions>
    <transitions inState="11" outState="10">
      <condition id="-1"/>
    </transitions>
    <transitions inState="10" outState="15">
      <condition id="-1"/>
    </transitions>
    <transitions inState="15" outState="20">
      <condition id="-1"/>
    </transitions>
    <transitions inState="15" outState="16">
      <condition id="-1"/>
    </transitions>
    <transitions inState="16" outState="17">
      <condition id="-1"/>
    </transitions>
    <transitions inState="17" outState="18">
      <condition id="-1"/>
    </transitions>
    <transitions inState="18" outState="19">
      <condition id="-1"/>
    </transitions>
    <transitions inState="19" outState="16">
      <condition id="-1"/>
    </transitions>
    <transitions inState="16" outState="15">
      <condition id="-1"/>
    </transitions>
    <transitions inState="20" outState="4">
      <condition id="-1"/>
    </transitions>
    <transitions inState="4" outState="3">
      <condition id="-1"/>
    </transitions>
    <transitions inState="3" outState="2">
      <condition id="-1"/>
    </transitions>
  </fsm>
  <CFGRegionsRoot>
    <cfgRegions mId="1" mTag="conv_1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1153" mMaxLatency="1153">
      <subRegions>2</subRegions>
      <subRegions>3</subRegions>
      <subRegions>26</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="2" mTag="Entry" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>13</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="3" mTag="Row_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="1152" mMaxLatency="1152" mType="1">
      <subRegions>4</subRegions>
      <subRegions>5</subRegions>
      <subRegions>25</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="4" mTag="Region 1" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>19</basicBlocks>
      <basicBlocks>26</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="5" mTag="Col_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="574" mMaxLatency="574" mType="1">
      <subRegions>6</subRegions>
      <subRegions>7</subRegions>
      <subRegions>24</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="6" mTag="Region 2" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>32</basicBlocks>
      <basicBlocks>42</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="7" mTag="Filter1_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="285" mMaxLatency="285" mType="1">
      <subRegions>8</subRegions>
      <subRegions>9</subRegions>
      <subRegions>13</subRegions>
      <subRegions>14</subRegions>
      <subRegions>18</subRegions>
      <subRegions>19</subRegions>
      <subRegions>23</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="8" mTag="Region 3" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>48</basicBlocks>
      <basicBlocks>57</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="9" mTag="W_Col_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="30" mMaxLatency="30" mType="1">
      <subRegions>10</subRegions>
      <subRegions>11</subRegions>
      <subRegions>12</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="10" mTag="Region 4" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>64</basicBlocks>
      <basicBlocks>73</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="11" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>80</basicBlocks>
      <basicBlocks>99</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="12" mTag="Region 5" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>102</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="13" mTag="Region 6" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>106</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="14" mTag="W_Col_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="30" mMaxLatency="30" mType="1">
      <subRegions>15</subRegions>
      <subRegions>16</subRegions>
      <subRegions>17</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="15" mTag="Region 7" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>113</basicBlocks>
      <basicBlocks>122</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="16" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>129</basicBlocks>
      <basicBlocks>148</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="17" mTag="Region 8" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>151</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="18" mTag="Region 9" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>155</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="19" mTag="W_Col_Loop" mII="-1" mDepth="-1" mMinTripCount="3" mMaxTripCount="3" mMinLatency="30" mMaxLatency="30" mType="1">
      <subRegions>20</subRegions>
      <subRegions>21</subRegions>
      <subRegions>22</subRegions>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="20" mTag="Region 10" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>162</basicBlocks>
      <basicBlocks>171</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="21" mTag="Chan_Loop" mII="-1" mDepth="-1" mMinTripCount="2" mMaxTripCount="2" mMinLatency="8" mMaxLatency="8" mType="1">
      <basicBlocks>178</basicBlocks>
      <basicBlocks>197</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="22" mTag="Region 11" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>200</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="23" mTag="Region 12" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1" mMinLatency="1" mMaxLatency="1">
      <basicBlocks>219</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="24" mTag="Region 13" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>222</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="25" mTag="Region 14" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>225</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
    <cfgRegions mId="26" mTag="Return" mII="-1" mDepth="-1" mMinTripCount="-1" mMaxTripCount="-1">
      <basicBlocks>227</basicBlocks>
      <mDfPipe/>
    </cfgRegions>
  </CFGRegionsRoot>
</cdfg:DBCdfg>
