
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000140a8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a4  08014248  08014248  00015248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014aec  08014aec  00016210  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014aec  08014aec  00015aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014af4  08014af4  00016210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014af4  08014af4  00015af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014af8  08014af8  00015af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000210  20000000  08014afc  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009d10  20000210  08014d0c  00016210  2**2
                  ALLOC
 10 ._user_heap_stack 00002000  20009f20  08014d0c  00016f20  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016210  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002974c  00000000  00000000  00016240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000060e5  00000000  00000000  0003f98c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d28  00000000  00000000  00045a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017d2  00000000  00000000  000477a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020454  00000000  00000000  00048f72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002588d  00000000  00000000  000693c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bce9d  00000000  00000000  0008ec53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014baf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008c30  00000000  00000000  0014bb34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00154764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000210 	.word	0x20000210
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014230 	.word	0x08014230

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000214 	.word	0x20000214
 80001dc:	08014230 	.word	0x08014230

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <tud_hid_set_report_cb>:
#include <main.h>
#include <tusb.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	4603      	mov	r3, r0
 8000eee:	71fb      	strb	r3, [r7, #7]
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	71bb      	strb	r3, [r7, #6]
 8000ef4:	4613      	mov	r3, r2
 8000ef6:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b083      	sub	sp, #12
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	603b      	str	r3, [r7, #0]
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	460b      	mov	r3, r1
 8000f12:	71bb      	strb	r3, [r7, #6]
 8000f14:	4613      	mov	r3, r2
 8000f16:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	370c      	adds	r7, #12
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	f04f 33ff 	mov.w	r3, #4294967295
 8000f3c:	68b9      	ldr	r1, [r7, #8]
 8000f3e:	4804      	ldr	r0, [pc, #16]	@ (8000f50 <_write+0x28>)
 8000f40:	f005 fa83 	bl	800644a <HAL_UART_Transmit>
	return len;
 8000f44:	687b      	ldr	r3, [r7, #4]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000400 	.word	0x20000400

08000f54 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	if (usb_ready) {
 8000f5c:	4b06      	ldr	r3, [pc, #24]	@ (8000f78 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <HAL_TIM_OC_DelayElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000f66:	2120      	movs	r1, #32
 8000f68:	4804      	ldr	r0, [pc, #16]	@ (8000f7c <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8000f6a:	f002 fafc 	bl	8003566 <HAL_GPIO_TogglePin>
	}
}
 8000f6e:	bf00      	nop
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000001 	.word	0x20000001
 8000f7c:	40020000 	.word	0x40020000

08000f80 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	80fb      	strh	r3, [r7, #6]
	usb_ready = false;
 8000f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x84>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	701a      	strb	r2, [r3, #0]

	switch (g_usb_mode) {
 8000f90:	4b1d      	ldr	r3, [pc, #116]	@ (8001008 <HAL_GPIO_EXTI_Callback+0x88>)
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d020      	beq.n	8000fdc <HAL_GPIO_EXTI_Callback+0x5c>
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	dc2b      	bgt.n	8000ff6 <HAL_GPIO_EXTI_Callback+0x76>
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d002      	beq.n	8000fa8 <HAL_GPIO_EXTI_Callback+0x28>
 8000fa2:	2b01      	cmp	r3, #1
 8000fa4:	d00d      	beq.n	8000fc2 <HAL_GPIO_EXTI_Callback+0x42>
	case USB_MODE_HID_MSC:
		__HAL_TIM_SET_AUTORELOAD(&htim11, EMERG_ARR);
		g_usb_mode = USB_MODE_CDC;
		break;
	}
}
 8000fa6:	e026      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, LINUX_ARR);
 8000fa8:	4b18      	ldr	r3, [pc, #96]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fb0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fb2:	4b16      	ldr	r3, [pc, #88]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fb4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fb8:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_MSC_VENDOR;
 8000fba:	4b13      	ldr	r3, [pc, #76]	@ (8001008 <HAL_GPIO_EXTI_Callback+0x88>)
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	701a      	strb	r2, [r3, #0]
		break;
 8000fc0:	e019      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, WINDOW_ARR);
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000fca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fce:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000fd2:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_HID_MSC;
 8000fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001008 <HAL_GPIO_EXTI_Callback+0x88>)
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	701a      	strb	r2, [r3, #0]
		break;
 8000fda:	e00c      	b.n	8000ff6 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, EMERG_ARR);
 8000fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000fe4:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fe6:	4b09      	ldr	r3, [pc, #36]	@ (800100c <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fe8:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000fec:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_CDC;
 8000fee:	4b06      	ldr	r3, [pc, #24]	@ (8001008 <HAL_GPIO_EXTI_Callback+0x88>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
		break;
 8000ff4:	bf00      	nop
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000001 	.word	0x20000001
 8001008:	20000000 	.word	0x20000000
 800100c:	200003b8 	.word	0x200003b8

08001010 <mod_change_watchdog>:

void mod_change_watchdog() {
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	if (!usb_ready) {
 8001014:	4b0a      	ldr	r3, [pc, #40]	@ (8001040 <mod_change_watchdog+0x30>)
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	b2db      	uxtb	r3, r3
 800101a:	f083 0301 	eor.w	r3, r3, #1
 800101e:	b2db      	uxtb	r3, r3
 8001020:	2b00      	cmp	r3, #0
 8001022:	d00a      	beq.n	800103a <mod_change_watchdog+0x2a>
		tud_disconnect();
 8001024:	f00b fc3a 	bl	800c89c <tud_disconnect>
		HAL_Delay(500);
 8001028:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800102c:	f001 fbba 	bl	80027a4 <HAL_Delay>
		tud_connect();
 8001030:	f00b fc40 	bl	800c8b4 <tud_connect>

		usb_ready = true;
 8001034:	4b02      	ldr	r3, [pc, #8]	@ (8001040 <mod_change_watchdog+0x30>)
 8001036:	2201      	movs	r2, #1
 8001038:	701a      	strb	r2, [r3, #0]
	}
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	20000001 	.word	0x20000001

08001044 <cdc_task>:

void cdc_task(void) {
 8001044:	b580      	push	{r7, lr}
 8001046:	b084      	sub	sp, #16
 8001048:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 800104a:	2000      	movs	r0, #0
 800104c:	f007 fd9a 	bl	8008b84 <tud_cdc_n_connected>
 8001050:	4603      	mov	r3, r0
	// 2. PC    (DTR  )
	if (tud_cdc_connected()) {
 8001052:	2b00      	cmp	r3, #0
 8001054:	d018      	beq.n	8001088 <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8001056:	2000      	movs	r0, #0
 8001058:	f007 fdda 	bl	8008c10 <tud_cdc_n_available>
 800105c:	4603      	mov	r3, r0
		// 3.    
		if (tud_cdc_available()) {
 800105e:	2b00      	cmp	r3, #0
 8001060:	d012      	beq.n	8001088 <cdc_task+0x44>
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <cdc_task+0x4c>)
 8001064:	60bb      	str	r3, [r7, #8]
 8001066:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800106a:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	68b9      	ldr	r1, [r7, #8]
 8001070:	2000      	movs	r0, #0
 8001072:	f007 fe15 	bl	8008ca0 <tud_cdc_n_read>
 8001076:	4603      	mov	r3, r0
			//  
			uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 8001078:	60fb      	str	r3, [r7, #12]

			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	b29b      	uxth	r3, r3
 800107e:	461a      	mov	r2, r3
 8001080:	4903      	ldr	r1, [pc, #12]	@ (8001090 <cdc_task+0x4c>)
 8001082:	4804      	ldr	r0, [pc, #16]	@ (8001094 <cdc_task+0x50>)
 8001084:	f005 fa6c 	bl	8006560 <HAL_UART_Transmit_DMA>
		}
	}
}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200009ec 	.word	0x200009ec
 8001094:	20000400 	.word	0x20000400

08001098 <Test_func>:

void Test_func(void){
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	printf("This is test_func\n");
 800109c:	4803      	ldr	r0, [pc, #12]	@ (80010ac <Test_func+0x14>)
 800109e:	f011 f939 	bl	8012314 <puts>

	ven_send();
 80010a2:	f001 fa75 	bl	8002590 <ven_send>
	return;
 80010a6:	bf00      	nop
}
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	08014248 	.word	0x08014248

080010b0 <HAL_UARTEx_RxEventCallback>:
uint8_t recv_buf[BUF_SIZE] = {0};
uint8_t recv_val[BUF_SIZE] = {0};
uint16_t uart_h = 0;

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	807b      	strh	r3, [r7, #2]
    // Size buf 0    
	if(!is_halfed && (Size == BUF_SIZE/2)){
 80010bc:	4b3e      	ldr	r3, [pc, #248]	@ (80011b8 <HAL_UARTEx_RxEventCallback+0x108>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d107      	bne.n	80010d4 <HAL_UARTEx_RxEventCallback+0x24>
 80010c4:	887b      	ldrh	r3, [r7, #2]
 80010c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010ca:	d103      	bne.n	80010d4 <HAL_UARTEx_RxEventCallback+0x24>
		is_halfed = 1;
 80010cc:	4b3a      	ldr	r3, [pc, #232]	@ (80011b8 <HAL_UARTEx_RxEventCallback+0x108>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	701a      	strb	r2, [r3, #0]
		return;
 80010d2:	e06e      	b.n	80011b2 <HAL_UARTEx_RxEventCallback+0x102>
	}

	if(!is_fulled && (Size == BUF_SIZE)){
 80010d4:	4b39      	ldr	r3, [pc, #228]	@ (80011bc <HAL_UARTEx_RxEventCallback+0x10c>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d107      	bne.n	80010ec <HAL_UARTEx_RxEventCallback+0x3c>
 80010dc:	887b      	ldrh	r3, [r7, #2]
 80010de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80010e2:	d103      	bne.n	80010ec <HAL_UARTEx_RxEventCallback+0x3c>
		is_fulled = 1;
 80010e4:	4b35      	ldr	r3, [pc, #212]	@ (80011bc <HAL_UARTEx_RxEventCallback+0x10c>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
		return;
 80010ea:	e062      	b.n	80011b2 <HAL_UARTEx_RxEventCallback+0x102>
	}

	is_halfed = 0;
 80010ec:	4b32      	ldr	r3, [pc, #200]	@ (80011b8 <HAL_UARTEx_RxEventCallback+0x108>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
	is_fulled = 0;
 80010f2:	4b32      	ldr	r3, [pc, #200]	@ (80011bc <HAL_UARTEx_RxEventCallback+0x10c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	701a      	strb	r2, [r3, #0]

	memset(recv_val, 0, BUF_SIZE);
 80010f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010fc:	2100      	movs	r1, #0
 80010fe:	4830      	ldr	r0, [pc, #192]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 8001100:	f011 fa02 	bl	8012508 <memset>
	uint16_t tmp = 0;
 8001104:	2300      	movs	r3, #0
 8001106:	82fb      	strh	r3, [r7, #22]

	printf("1: %d-%d %s\n", Size, uart_h, recv_val);
 8001108:	8879      	ldrh	r1, [r7, #2]
 800110a:	4b2e      	ldr	r3, [pc, #184]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 800110c:	881b      	ldrh	r3, [r3, #0]
 800110e:	461a      	mov	r2, r3
 8001110:	4b2b      	ldr	r3, [pc, #172]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 8001112:	482d      	ldr	r0, [pc, #180]	@ (80011c8 <HAL_UARTEx_RxEventCallback+0x118>)
 8001114:	f011 f896 	bl	8012244 <iprintf>

	if(Size < uart_h){ // ring buffer overwrite
 8001118:	4b2a      	ldr	r3, [pc, #168]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 800111a:	881b      	ldrh	r3, [r3, #0]
 800111c:	887a      	ldrh	r2, [r7, #2]
 800111e:	429a      	cmp	r2, r3
 8001120:	d227      	bcs.n	8001172 <HAL_UARTEx_RxEventCallback+0xc2>
		while(uart_h < BUF_SIZE){
 8001122:	e00e      	b.n	8001142 <HAL_UARTEx_RxEventCallback+0x92>
			recv_val[tmp++] = recv_buf[uart_h++];
 8001124:	4b27      	ldr	r3, [pc, #156]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	1c5a      	adds	r2, r3, #1
 800112a:	b291      	uxth	r1, r2
 800112c:	4a25      	ldr	r2, [pc, #148]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 800112e:	8011      	strh	r1, [r2, #0]
 8001130:	4619      	mov	r1, r3
 8001132:	8afb      	ldrh	r3, [r7, #22]
 8001134:	1c5a      	adds	r2, r3, #1
 8001136:	82fa      	strh	r2, [r7, #22]
 8001138:	461a      	mov	r2, r3
 800113a:	4b24      	ldr	r3, [pc, #144]	@ (80011cc <HAL_UARTEx_RxEventCallback+0x11c>)
 800113c:	5c59      	ldrb	r1, [r3, r1]
 800113e:	4b20      	ldr	r3, [pc, #128]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 8001140:	5499      	strb	r1, [r3, r2]
		while(uart_h < BUF_SIZE){
 8001142:	4b20      	ldr	r3, [pc, #128]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 8001144:	881b      	ldrh	r3, [r3, #0]
 8001146:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800114a:	d3eb      	bcc.n	8001124 <HAL_UARTEx_RxEventCallback+0x74>
		}
		uart_h = 0;
 800114c:	4b1d      	ldr	r3, [pc, #116]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 800114e:	2200      	movs	r2, #0
 8001150:	801a      	strh	r2, [r3, #0]
	}

	while(uart_h < Size){
 8001152:	e00e      	b.n	8001172 <HAL_UARTEx_RxEventCallback+0xc2>
		recv_val[tmp++] = recv_buf[uart_h++];
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 8001156:	881b      	ldrh	r3, [r3, #0]
 8001158:	1c5a      	adds	r2, r3, #1
 800115a:	b291      	uxth	r1, r2
 800115c:	4a19      	ldr	r2, [pc, #100]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 800115e:	8011      	strh	r1, [r2, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	8afb      	ldrh	r3, [r7, #22]
 8001164:	1c5a      	adds	r2, r3, #1
 8001166:	82fa      	strh	r2, [r7, #22]
 8001168:	461a      	mov	r2, r3
 800116a:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_UARTEx_RxEventCallback+0x11c>)
 800116c:	5c59      	ldrb	r1, [r3, r1]
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 8001170:	5499      	strb	r1, [r3, r2]
	while(uart_h < Size){
 8001172:	4b14      	ldr	r3, [pc, #80]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 8001174:	881b      	ldrh	r3, [r3, #0]
 8001176:	887a      	ldrh	r2, [r7, #2]
 8001178:	429a      	cmp	r2, r3
 800117a:	d8eb      	bhi.n	8001154 <HAL_UARTEx_RxEventCallback+0xa4>
	}
	recv_val[tmp] = '\0';
 800117c:	8afb      	ldrh	r3, [r7, #22]
 800117e:	4a10      	ldr	r2, [pc, #64]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 8001180:	2100      	movs	r1, #0
 8001182:	54d1      	strb	r1, [r2, r3]

	printf("2: %d-%d %s\n", Size, uart_h, recv_val);
 8001184:	8879      	ldrh	r1, [r7, #2]
 8001186:	4b0f      	ldr	r3, [pc, #60]	@ (80011c4 <HAL_UARTEx_RxEventCallback+0x114>)
 8001188:	881b      	ldrh	r3, [r3, #0]
 800118a:	461a      	mov	r2, r3
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 800118e:	4810      	ldr	r0, [pc, #64]	@ (80011d0 <HAL_UARTEx_RxEventCallback+0x120>)
 8001190:	f011 f858 	bl	8012244 <iprintf>
	if(g_usb_mode == USB_MODE_CDC){
 8001194:	4b0f      	ldr	r3, [pc, #60]	@ (80011d4 <HAL_UARTEx_RxEventCallback+0x124>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	b2db      	uxtb	r3, r3
 800119a:	2b00      	cmp	r3, #0
 800119c:	d109      	bne.n	80011b2 <HAL_UARTEx_RxEventCallback+0x102>
 800119e:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <HAL_UARTEx_RxEventCallback+0x110>)
 80011a0:	613b      	str	r3, [r7, #16]
 80011a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011a6:	60fb      	str	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 80011a8:	68fa      	ldr	r2, [r7, #12]
 80011aa:	6939      	ldr	r1, [r7, #16]
 80011ac:	2000      	movs	r0, #0
 80011ae:	f007 fd9b 	bl	8008ce8 <tud_cdc_n_write>
		tud_cdc_write(recv_val, sizeof(recv_val));
	}
}
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	20000bed 	.word	0x20000bed
 80011bc:	20000bec 	.word	0x20000bec
 80011c0:	20000ff0 	.word	0x20000ff0
 80011c4:	200013f0 	.word	0x200013f0
 80011c8:	0801425c 	.word	0x0801425c
 80011cc:	20000bf0 	.word	0x20000bf0
 80011d0:	0801426c 	.word	0x0801426c
 80011d4:	20000000 	.word	0x20000000

080011d8 <test_watchdog>:

void test_watchdog(void){
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	if(recv_val[0] == 't'){
 80011dc:	4b05      	ldr	r3, [pc, #20]	@ (80011f4 <test_watchdog+0x1c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	2b74      	cmp	r3, #116	@ 0x74
 80011e2:	d104      	bne.n	80011ee <test_watchdog+0x16>
		Test_func();
 80011e4:	f7ff ff58 	bl	8001098 <Test_func>
		recv_val[0] = '\0';
 80011e8:	4b02      	ldr	r3, [pc, #8]	@ (80011f4 <test_watchdog+0x1c>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	701a      	strb	r2, [r3, #0]
	}
}
 80011ee:	bf00      	nop
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	20000ff0 	.word	0x20000ff0

080011f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011fc:	f001 fa60 	bl	80026c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001200:	f000 f852 	bl	80012a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001204:	f000 fa1c 	bl	8001640 <MX_GPIO_Init>
  MX_DMA_Init();
 8001208:	f000 f9d4 	bl	80015b4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800120c:	f000 f97a 	bl	8001504 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001210:	f000 f9a2 	bl	8001558 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 8001214:	f000 f92a 	bl	800146c <MX_TIM11_Init>
  MX_SDIO_SD_Init();
 8001218:	f000 f8ae 	bl	8001378 <MX_SDIO_SD_Init>
  MX_TIM10_Init();
 800121c:	f000 f8dc 	bl	80013d8 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
	SD_Init();
 8001220:	f000 fb6a 	bl	80018f8 <SD_Init>
#ifndef WITHOUT_TUD
	tusb_init();
 8001224:	2100      	movs	r1, #0
 8001226:	2000      	movs	r0, #0
 8001228:	f00f fc98 	bl	8010b5c <tusb_rhport_init>
//	init_disk_data();
#endif // WITHOUT_TUD
	HAL_TIM_OC_Start(&htim10, TIM_CHANNEL_1);
 800122c:	2100      	movs	r1, #0
 800122e:	4819      	ldr	r0, [pc, #100]	@ (8001294 <main+0x9c>)
 8001230:	f004 fb4e 	bl	80058d0 <HAL_TIM_OC_Start>
	HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 8001234:	2100      	movs	r1, #0
 8001236:	4818      	ldr	r0, [pc, #96]	@ (8001298 <main+0xa0>)
 8001238:	f004 fbfa 	bl	8005a30 <HAL_TIM_OC_Start_IT>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, recv_buf, BUF_SIZE);
 800123c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001240:	4916      	ldr	r1, [pc, #88]	@ (800129c <main+0xa4>)
 8001242:	4817      	ldr	r0, [pc, #92]	@ (80012a0 <main+0xa8>)
 8001244:	f005 fa08 	bl	8006658 <HAL_UARTEx_ReceiveToIdle_DMA>

	g_usb_mode = USB_MODE_MSC_VENDOR;
 8001248:	4b16      	ldr	r3, [pc, #88]	@ (80012a4 <main+0xac>)
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(&htim11, LINUX_ARR);
 800124e:	4b12      	ldr	r3, [pc, #72]	@ (8001298 <main+0xa0>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001256:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001258:	4b0f      	ldr	r3, [pc, #60]	@ (8001298 <main+0xa0>)
 800125a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800125e:	60da      	str	r2, [r3, #12]
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8001260:	2100      	movs	r1, #0
 8001262:	f04f 30ff 	mov.w	r0, #4294967295
 8001266:	f00b fc93 	bl	800cb90 <tud_task_ext>
}
 800126a:	bf00      	nop
  /* USER CODE BEGIN WHILE */
	while (1) {
#ifndef WITHOUT_TUD
		tud_task();
#endif // WITHOUT_TUD
		mod_change_watchdog();
 800126c:	f7ff fed0 	bl	8001010 <mod_change_watchdog>
		test_watchdog();
 8001270:	f7ff ffb2 	bl	80011d8 <test_watchdog>

		switch (g_usb_mode) {
 8001274:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <main+0xac>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	2b02      	cmp	r3, #2
 800127c:	d008      	beq.n	8001290 <main+0x98>
 800127e:	2b02      	cmp	r3, #2
 8001280:	dcee      	bgt.n	8001260 <main+0x68>
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <main+0x92>
 8001286:	2b01      	cmp	r3, #1
		case USB_MODE_CDC:
			cdc_task();
			break;
		case USB_MODE_MSC_VENDOR:
			break;
 8001288:	e003      	b.n	8001292 <main+0x9a>
			cdc_task();
 800128a:	f7ff fedb 	bl	8001044 <cdc_task>
			break;
 800128e:	e000      	b.n	8001292 <main+0x9a>
		case USB_MODE_HID_MSC:
//			hid_task();
			break;
 8001290:	bf00      	nop
		tud_task();
 8001292:	e7e5      	b.n	8001260 <main+0x68>
 8001294:	20000370 	.word	0x20000370
 8001298:	200003b8 	.word	0x200003b8
 800129c:	20000bf0 	.word	0x20000bf0
 80012a0:	20000400 	.word	0x20000400
 80012a4:	20000000 	.word	0x20000000

080012a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b094      	sub	sp, #80	@ 0x50
 80012ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	2230      	movs	r2, #48	@ 0x30
 80012b4:	2100      	movs	r1, #0
 80012b6:	4618      	mov	r0, r3
 80012b8:	f011 f926 	bl	8012508 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012bc:	f107 030c 	add.w	r3, r7, #12
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
 80012d0:	4b27      	ldr	r3, [pc, #156]	@ (8001370 <SystemClock_Config+0xc8>)
 80012d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d4:	4a26      	ldr	r2, [pc, #152]	@ (8001370 <SystemClock_Config+0xc8>)
 80012d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012da:	6413      	str	r3, [r2, #64]	@ 0x40
 80012dc:	4b24      	ldr	r3, [pc, #144]	@ (8001370 <SystemClock_Config+0xc8>)
 80012de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e4:	60bb      	str	r3, [r7, #8]
 80012e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80012e8:	2300      	movs	r3, #0
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	4b21      	ldr	r3, [pc, #132]	@ (8001374 <SystemClock_Config+0xcc>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a20      	ldr	r2, [pc, #128]	@ (8001374 <SystemClock_Config+0xcc>)
 80012f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <SystemClock_Config+0xcc>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001300:	607b      	str	r3, [r7, #4]
 8001302:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001304:	2301      	movs	r3, #1
 8001306:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001308:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800130e:	2302      	movs	r3, #2
 8001310:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001312:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001316:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001318:	2304      	movs	r3, #4
 800131a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800131c:	2348      	movs	r3, #72	@ 0x48
 800131e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001320:	2302      	movs	r3, #2
 8001322:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001324:	2303      	movs	r3, #3
 8001326:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	4618      	mov	r0, r3
 800132e:	f002 fa5d 	bl	80037ec <HAL_RCC_OscConfig>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001338:	f000 f9f8 	bl	800172c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800133c:	230f      	movs	r3, #15
 800133e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001340:	2302      	movs	r3, #2
 8001342:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800134c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800134e:	2300      	movs	r3, #0
 8001350:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001352:	f107 030c 	add.w	r3, r7, #12
 8001356:	2102      	movs	r1, #2
 8001358:	4618      	mov	r0, r3
 800135a:	f002 fcbf 	bl	8003cdc <HAL_RCC_ClockConfig>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001364:	f000 f9e2 	bl	800172c <Error_Handler>
  }
}
 8001368:	bf00      	nop
 800136a:	3750      	adds	r7, #80	@ 0x50
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40023800 	.word	0x40023800
 8001374:	40007000 	.word	0x40007000

08001378 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800137c:	4b14      	ldr	r3, [pc, #80]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 800137e:	4a15      	ldr	r2, [pc, #84]	@ (80013d4 <MX_SDIO_SD_Init+0x5c>)
 8001380:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001382:	4b13      	ldr	r3, [pc, #76]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 8001384:	2200      	movs	r2, #0
 8001386:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001388:	4b11      	ldr	r3, [pc, #68]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 800138a:	2200      	movs	r2, #0
 800138c:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800138e:	4b10      	ldr	r3, [pc, #64]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 8001390:	2200      	movs	r2, #0
 8001392:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001394:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 8001396:	2200      	movs	r2, #0
 8001398:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800139a:	4b0d      	ldr	r3, [pc, #52]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 800139c:	2200      	movs	r2, #0
 800139e:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 20;
 80013a0:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 80013a2:	2214      	movs	r2, #20
 80013a4:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 80013a6:	480a      	ldr	r0, [pc, #40]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 80013a8:	f002 feb8 	bl	800411c <HAL_SD_Init>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 80013b2:	f000 f9bb 	bl	800172c <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80013b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <MX_SDIO_SD_Init+0x58>)
 80013bc:	f003 fc7e 	bl	8004cbc <HAL_SD_ConfigWideBusOperation>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 80013c6:	f000 f9b1 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000022c 	.word	0x2000022c
 80013d4:	40012c00 	.word	0x40012c00

080013d8 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b088      	sub	sp, #32
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80013de:	1d3b      	adds	r3, r7, #4
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
 80013ec:	615a      	str	r2, [r3, #20]
 80013ee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80013f0:	4b1c      	ldr	r3, [pc, #112]	@ (8001464 <MX_TIM10_Init+0x8c>)
 80013f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001468 <MX_TIM10_Init+0x90>)
 80013f4:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 80013f6:	4b1b      	ldr	r3, [pc, #108]	@ (8001464 <MX_TIM10_Init+0x8c>)
 80013f8:	2247      	movs	r2, #71	@ 0x47
 80013fa:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fc:	4b19      	ldr	r3, [pc, #100]	@ (8001464 <MX_TIM10_Init+0x8c>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001402:	4b18      	ldr	r3, [pc, #96]	@ (8001464 <MX_TIM10_Init+0x8c>)
 8001404:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001408:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140a:	4b16      	ldr	r3, [pc, #88]	@ (8001464 <MX_TIM10_Init+0x8c>)
 800140c:	2200      	movs	r2, #0
 800140e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_TIM10_Init+0x8c>)
 8001412:	2200      	movs	r2, #0
 8001414:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001416:	4813      	ldr	r0, [pc, #76]	@ (8001464 <MX_TIM10_Init+0x8c>)
 8001418:	f004 f9b2 	bl	8005780 <HAL_TIM_Base_Init>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001422:	f000 f983 	bl	800172c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 8001426:	480f      	ldr	r0, [pc, #60]	@ (8001464 <MX_TIM10_Init+0x8c>)
 8001428:	f004 f9f9 	bl	800581e <HAL_TIM_OC_Init>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001432:	f000 f97b 	bl	800172c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001436:	2300      	movs	r3, #0
 8001438:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800143a:	2300      	movs	r3, #0
 800143c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001442:	2300      	movs	r3, #0
 8001444:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	2200      	movs	r2, #0
 800144a:	4619      	mov	r1, r3
 800144c:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_TIM10_Init+0x8c>)
 800144e:	f004 fcdd 	bl	8005e0c <HAL_TIM_OC_ConfigChannel>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001458:	f000 f968 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800145c:	bf00      	nop
 800145e:	3720      	adds	r7, #32
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	20000370 	.word	0x20000370
 8001468:	40014400 	.word	0x40014400

0800146c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b088      	sub	sp, #32
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001472:	1d3b      	adds	r3, r7, #4
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
 800147e:	611a      	str	r2, [r3, #16]
 8001480:	615a      	str	r2, [r3, #20]
 8001482:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001484:	4b1d      	ldr	r3, [pc, #116]	@ (80014fc <MX_TIM11_Init+0x90>)
 8001486:	4a1e      	ldr	r2, [pc, #120]	@ (8001500 <MX_TIM11_Init+0x94>)
 8001488:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 800148a:	4b1c      	ldr	r3, [pc, #112]	@ (80014fc <MX_TIM11_Init+0x90>)
 800148c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001490:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001492:	4b1a      	ldr	r3, [pc, #104]	@ (80014fc <MX_TIM11_Init+0x90>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 8001498:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <MX_TIM11_Init+0x90>)
 800149a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800149e:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a0:	4b16      	ldr	r3, [pc, #88]	@ (80014fc <MX_TIM11_Init+0x90>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014a6:	4b15      	ldr	r3, [pc, #84]	@ (80014fc <MX_TIM11_Init+0x90>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80014ac:	4813      	ldr	r0, [pc, #76]	@ (80014fc <MX_TIM11_Init+0x90>)
 80014ae:	f004 f967 	bl	8005780 <HAL_TIM_Base_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 80014b8:	f000 f938 	bl	800172c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80014bc:	480f      	ldr	r0, [pc, #60]	@ (80014fc <MX_TIM11_Init+0x90>)
 80014be:	f004 f9ae 	bl	800581e <HAL_TIM_OC_Init>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 80014c8:	f000 f930 	bl	800172c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80014cc:	2300      	movs	r3, #0
 80014ce:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d4:	2300      	movs	r3, #0
 80014d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014dc:	1d3b      	adds	r3, r7, #4
 80014de:	2200      	movs	r2, #0
 80014e0:	4619      	mov	r1, r3
 80014e2:	4806      	ldr	r0, [pc, #24]	@ (80014fc <MX_TIM11_Init+0x90>)
 80014e4:	f004 fc92 	bl	8005e0c <HAL_TIM_OC_ConfigChannel>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 80014ee:	f000 f91d 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	3720      	adds	r7, #32
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	200003b8 	.word	0x200003b8
 8001500:	40014800 	.word	0x40014800

08001504 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001508:	4b11      	ldr	r3, [pc, #68]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 800150a:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <MX_USART2_UART_Init+0x50>)
 800150c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800150e:	4b10      	ldr	r3, [pc, #64]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 8001510:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001514:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001516:	4b0e      	ldr	r3, [pc, #56]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 8001518:	2200      	movs	r2, #0
 800151a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800151c:	4b0c      	ldr	r3, [pc, #48]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 800151e:	2200      	movs	r2, #0
 8001520:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001522:	4b0b      	ldr	r3, [pc, #44]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001528:	4b09      	ldr	r3, [pc, #36]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 800152a:	220c      	movs	r2, #12
 800152c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800152e:	4b08      	ldr	r3, [pc, #32]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001534:	4b06      	ldr	r3, [pc, #24]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 8001536:	2200      	movs	r2, #0
 8001538:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800153a:	4805      	ldr	r0, [pc, #20]	@ (8001550 <MX_USART2_UART_Init+0x4c>)
 800153c:	f004 ff35 	bl	80063aa <HAL_UART_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001546:	f000 f8f1 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000400 	.word	0x20000400
 8001554:	40004400 	.word	0x40004400

08001558 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800155c:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800155e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001562:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001564:	4b12      	ldr	r3, [pc, #72]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001566:	2204      	movs	r2, #4
 8001568:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800156a:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800156c:	2202      	movs	r2, #2
 800156e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001570:	4b0f      	ldr	r3, [pc, #60]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001572:	2200      	movs	r2, #0
 8001574:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001576:	4b0e      	ldr	r3, [pc, #56]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001578:	2202      	movs	r2, #2
 800157a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800157c:	4b0c      	ldr	r3, [pc, #48]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800157e:	2200      	movs	r2, #0
 8001580:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001582:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001584:	2200      	movs	r2, #0
 8001586:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800158a:	2200      	movs	r2, #0
 800158c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800158e:	4b08      	ldr	r3, [pc, #32]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001590:	2200      	movs	r2, #0
 8001592:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001594:	4b06      	ldr	r3, [pc, #24]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001596:	2200      	movs	r2, #0
 8001598:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	@ (80015b0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800159c:	f002 f816 	bl	80035cc <HAL_PCD_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80015a6:	f000 f8c1 	bl	800172c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000508 	.word	0x20000508

080015b4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	607b      	str	r3, [r7, #4]
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <MX_DMA_Init+0x88>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	4a1e      	ldr	r2, [pc, #120]	@ (800163c <MX_DMA_Init+0x88>)
 80015c4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80015c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <MX_DMA_Init+0x88>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	603b      	str	r3, [r7, #0]
 80015da:	4b18      	ldr	r3, [pc, #96]	@ (800163c <MX_DMA_Init+0x88>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	4a17      	ldr	r2, [pc, #92]	@ (800163c <MX_DMA_Init+0x88>)
 80015e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80015e6:	4b15      	ldr	r3, [pc, #84]	@ (800163c <MX_DMA_Init+0x88>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015ee:	603b      	str	r3, [r7, #0]
 80015f0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2100      	movs	r1, #0
 80015f6:	2010      	movs	r0, #16
 80015f8:	f001 f9d3 	bl	80029a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015fc:	2010      	movs	r0, #16
 80015fe:	f001 f9ec 	bl	80029da <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001602:	2200      	movs	r2, #0
 8001604:	2100      	movs	r1, #0
 8001606:	2011      	movs	r0, #17
 8001608:	f001 f9cb 	bl	80029a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800160c:	2011      	movs	r0, #17
 800160e:	f001 f9e4 	bl	80029da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 4);
 8001612:	2204      	movs	r2, #4
 8001614:	2100      	movs	r1, #0
 8001616:	203b      	movs	r0, #59	@ 0x3b
 8001618:	f001 f9c3 	bl	80029a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800161c:	203b      	movs	r0, #59	@ 0x3b
 800161e:	f001 f9dc 	bl	80029da <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 5);
 8001622:	2205      	movs	r2, #5
 8001624:	2100      	movs	r1, #0
 8001626:	2045      	movs	r0, #69	@ 0x45
 8001628:	f001 f9bb 	bl	80029a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800162c:	2045      	movs	r0, #69	@ 0x45
 800162e:	f001 f9d4 	bl	80029da <HAL_NVIC_EnableIRQ>

}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800

08001640 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b08a      	sub	sp, #40	@ 0x28
 8001644:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	605a      	str	r2, [r3, #4]
 8001650:	609a      	str	r2, [r3, #8]
 8001652:	60da      	str	r2, [r3, #12]
 8001654:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	4b31      	ldr	r3, [pc, #196]	@ (8001720 <MX_GPIO_Init+0xe0>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165e:	4a30      	ldr	r2, [pc, #192]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001660:	f043 0304 	orr.w	r3, r3, #4
 8001664:	6313      	str	r3, [r2, #48]	@ 0x30
 8001666:	4b2e      	ldr	r3, [pc, #184]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	f003 0304 	and.w	r3, r3, #4
 800166e:	613b      	str	r3, [r7, #16]
 8001670:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001672:	2300      	movs	r3, #0
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	4b2a      	ldr	r3, [pc, #168]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167a:	4a29      	ldr	r2, [pc, #164]	@ (8001720 <MX_GPIO_Init+0xe0>)
 800167c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001680:	6313      	str	r3, [r2, #48]	@ 0x30
 8001682:	4b27      	ldr	r3, [pc, #156]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001686:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	4b23      	ldr	r3, [pc, #140]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001696:	4a22      	ldr	r2, [pc, #136]	@ (8001720 <MX_GPIO_Init+0xe0>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6313      	str	r3, [r2, #48]	@ 0x30
 800169e:	4b20      	ldr	r3, [pc, #128]	@ (8001720 <MX_GPIO_Init+0xe0>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
 80016a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016aa:	2300      	movs	r3, #0
 80016ac:	607b      	str	r3, [r7, #4]
 80016ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001720 <MX_GPIO_Init+0xe0>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001720 <MX_GPIO_Init+0xe0>)
 80016b4:	f043 0302 	orr.w	r3, r3, #2
 80016b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ba:	4b19      	ldr	r3, [pc, #100]	@ (8001720 <MX_GPIO_Init+0xe0>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	607b      	str	r3, [r7, #4]
 80016c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016c6:	2200      	movs	r2, #0
 80016c8:	2120      	movs	r1, #32
 80016ca:	4816      	ldr	r0, [pc, #88]	@ (8001724 <MX_GPIO_Init+0xe4>)
 80016cc:	f001 ff32 	bl	8003534 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016dc:	2300      	movs	r3, #0
 80016de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016e0:	f107 0314 	add.w	r3, r7, #20
 80016e4:	4619      	mov	r1, r3
 80016e6:	4810      	ldr	r0, [pc, #64]	@ (8001728 <MX_GPIO_Init+0xe8>)
 80016e8:	f001 fda0 	bl	800322c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016ec:	2320      	movs	r3, #32
 80016ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f0:	2301      	movs	r3, #1
 80016f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f4:	2300      	movs	r3, #0
 80016f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016f8:	2300      	movs	r3, #0
 80016fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	4619      	mov	r1, r3
 8001702:	4808      	ldr	r0, [pc, #32]	@ (8001724 <MX_GPIO_Init+0xe4>)
 8001704:	f001 fd92 	bl	800322c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001708:	2200      	movs	r2, #0
 800170a:	2100      	movs	r1, #0
 800170c:	2028      	movs	r0, #40	@ 0x28
 800170e:	f001 f948 	bl	80029a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001712:	2028      	movs	r0, #40	@ 0x28
 8001714:	f001 f961 	bl	80029da <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001718:	bf00      	nop
 800171a:	3728      	adds	r7, #40	@ 0x28
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40023800 	.word	0x40023800
 8001724:	40020000 	.word	0x40020000
 8001728:	40020800 	.word	0x40020800

0800172c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001730:	b672      	cpsid	i
}
 8001732:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
		printf("in error handler\n");
 8001734:	4801      	ldr	r0, [pc, #4]	@ (800173c <Error_Handler+0x10>)
 8001736:	f010 fded 	bl	8012314 <puts>
 800173a:	e7fb      	b.n	8001734 <Error_Handler+0x8>
 800173c:	0801427c 	.word	0x0801427c

08001740 <tud_msc_inquiry_cb>:
//       20 
//               

// 1. Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	60b9      	str	r1, [r7, #8]
 8001748:	607a      	str	r2, [r7, #4]
 800174a:	603b      	str	r3, [r7, #0]
 800174c:	4603      	mov	r3, r0
 800174e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8001750:	2208      	movs	r2, #8
 8001752:	4909      	ldr	r1, [pc, #36]	@ (8001778 <tud_msc_inquiry_cb+0x38>)
 8001754:	68b8      	ldr	r0, [r7, #8]
 8001756:	f010 ff56 	bl	8012606 <memcpy>
  memcpy(product_id, "Hybrid Storage  ", 16);
 800175a:	2210      	movs	r2, #16
 800175c:	4907      	ldr	r1, [pc, #28]	@ (800177c <tud_msc_inquiry_cb+0x3c>)
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f010 ff51 	bl	8012606 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8001764:	2204      	movs	r2, #4
 8001766:	4906      	ldr	r1, [pc, #24]	@ (8001780 <tud_msc_inquiry_cb+0x40>)
 8001768:	6838      	ldr	r0, [r7, #0]
 800176a:	f010 ff4c 	bl	8012606 <memcpy>
}
 800176e:	bf00      	nop
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	08014290 	.word	0x08014290
 800177c:	0801429c 	.word	0x0801429c
 8001780:	080142b0 	.word	0x080142b0

08001784 <tud_msc_test_unit_ready_cb>:

// 2. Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return (HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER);
 800178e:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <tud_msc_test_unit_ready_cb+0x24>)
 8001790:	f003 fb2e 	bl	8004df0 <HAL_SD_GetCardState>
 8001794:	4603      	mov	r3, r0
 8001796:	2b04      	cmp	r3, #4
 8001798:	bf0c      	ite	eq
 800179a:	2301      	moveq	r3, #1
 800179c:	2300      	movne	r3, #0
 800179e:	b2db      	uxtb	r3, r3
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	2000022c 	.word	0x2000022c

080017ac <tud_msc_capacity_cb>:

// 3. Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	4603      	mov	r3, r0
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
 80017b8:	73fb      	strb	r3, [r7, #15]
  (void) lun;

  *block_count = MSC_PUBLIC_SIZE_BLOCKS; // 16GB       4GB  
 80017ba:	4b07      	ldr	r3, [pc, #28]	@ (80017d8 <tud_msc_capacity_cb+0x2c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	085a      	lsrs	r2, r3, #1
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	601a      	str	r2, [r3, #0]
  *block_size  = BLOCK_SIZE;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ca:	801a      	strh	r2, [r3, #0]
}
 80017cc:	bf00      	nop
 80017ce:	3714      	adds	r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	200013f4 	.word	0x200013f4

080017dc <tud_msc_read10_cb>:

// 4. Read (PC  )
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607a      	str	r2, [r7, #4]
 80017e6:	603b      	str	r3, [r7, #0]
 80017e8:	4603      	mov	r3, r0
 80017ea:	73fb      	strb	r3, [r7, #15]
  // PC     
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 80017ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <tud_msc_read10_cb+0x44>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	085b      	lsrs	r3, r3, #1
 80017f2:	68ba      	ldr	r2, [r7, #8]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d302      	bcc.n	80017fe <tud_msc_read10_cb+0x22>
 80017f8:	f04f 33ff 	mov.w	r3, #4294967295
 80017fc:	e00c      	b.n	8001818 <tud_msc_read10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 80017fe:	6a3b      	ldr	r3, [r7, #32]
 8001800:	0a5b      	lsrs	r3, r3, #9
 8001802:	617b      	str	r3, [r7, #20]

  printf("rx: %ld\n", bufsize);
 8001804:	6a39      	ldr	r1, [r7, #32]
 8001806:	4807      	ldr	r0, [pc, #28]	@ (8001824 <tud_msc_read10_cb+0x48>)
 8001808:	f010 fd1c 	bl	8012244 <iprintf>
  SD_Read_DMA_Async(lba, buffer, block_cnt);
 800180c:	697a      	ldr	r2, [r7, #20]
 800180e:	6839      	ldr	r1, [r7, #0]
 8001810:	68b8      	ldr	r0, [r7, #8]
 8001812:	f000 f94b 	bl	8001aac <SD_Read_DMA_Async>

  return bufsize;
 8001816:	6a3b      	ldr	r3, [r7, #32]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	200013f4 	.word	0x200013f4
 8001824:	080142b8 	.word	0x080142b8

08001828 <tud_msc_write10_cb>:

// 5. Write (PC  )
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	4603      	mov	r3, r0
 8001836:	73fb      	strb	r3, [r7, #15]
  // PC     
  if (lba >= MSC_PUBLIC_SIZE_BLOCKS) return -1;
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <tud_msc_write10_cb+0x44>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	085b      	lsrs	r3, r3, #1
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	429a      	cmp	r2, r3
 8001842:	d302      	bcc.n	800184a <tud_msc_write10_cb+0x22>
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	e00c      	b.n	8001864 <tud_msc_write10_cb+0x3c>

  uint32_t block_cnt = bufsize / 512;
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	0a5b      	lsrs	r3, r3, #9
 800184e:	617b      	str	r3, [r7, #20]

  printf("tx: %ld\n", bufsize);
 8001850:	6a39      	ldr	r1, [r7, #32]
 8001852:	4807      	ldr	r0, [pc, #28]	@ (8001870 <tud_msc_write10_cb+0x48>)
 8001854:	f010 fcf6 	bl	8012244 <iprintf>
  SD_Write_DMA_Async(lba, buffer, block_cnt);
 8001858:	697a      	ldr	r2, [r7, #20]
 800185a:	6839      	ldr	r1, [r7, #0]
 800185c:	68b8      	ldr	r0, [r7, #8]
 800185e:	f000 f8fb 	bl	8001a58 <SD_Write_DMA_Async>

  return bufsize;
 8001862:	6a3b      	ldr	r3, [r7, #32]
}
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	200013f4 	.word	0x200013f4
 8001870:	080142c4 	.word	0x080142c4

08001874 <tud_msc_scsi_cb>:

// 6. SCSI ( )
int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize) {
 8001874:	b580      	push	{r7, lr}
 8001876:	b086      	sub	sp, #24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60b9      	str	r1, [r7, #8]
 800187c:	607a      	str	r2, [r7, #4]
 800187e:	461a      	mov	r2, r3
 8001880:	4603      	mov	r3, r0
 8001882:	73fb      	strb	r3, [r7, #15]
 8001884:	4613      	mov	r3, r2
 8001886:	81bb      	strh	r3, [r7, #12]
    void const* response = NULL;
 8001888:	2300      	movs	r3, #0
 800188a:	617b      	str	r3, [r7, #20]
    int32_t resplen = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	613b      	str	r3, [r7, #16]
    switch (scsi_cmd[0]) {
 8001890:	68bb      	ldr	r3, [r7, #8]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b5a      	cmp	r3, #90	@ 0x5a
 8001896:	d00c      	beq.n	80018b2 <tud_msc_scsi_cb+0x3e>
 8001898:	2b5a      	cmp	r3, #90	@ 0x5a
 800189a:	dc0f      	bgt.n	80018bc <tud_msc_scsi_cb+0x48>
 800189c:	2b1a      	cmp	r3, #26
 800189e:	d003      	beq.n	80018a8 <tud_msc_scsi_cb+0x34>
 80018a0:	2b1e      	cmp	r3, #30
 80018a2:	d10b      	bne.n	80018bc <tud_msc_scsi_cb+0x48>
        case 0x1E: return 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	e01f      	b.n	80018e8 <tud_msc_scsi_cb+0x74>
        case 0x1A: { static uint8_t d[] = {0x03,0,0,0}; response = d; resplen=4; break; }
 80018a8:	4b11      	ldr	r3, [pc, #68]	@ (80018f0 <tud_msc_scsi_cb+0x7c>)
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	2304      	movs	r3, #4
 80018ae:	613b      	str	r3, [r7, #16]
 80018b0:	e007      	b.n	80018c2 <tud_msc_scsi_cb+0x4e>
        case 0x5A: { static uint8_t d[] = {0,6,0,0,0,0,0,0}; response = d; resplen=8; break; }
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <tud_msc_scsi_cb+0x80>)
 80018b4:	617b      	str	r3, [r7, #20]
 80018b6:	2308      	movs	r3, #8
 80018b8:	613b      	str	r3, [r7, #16]
 80018ba:	e002      	b.n	80018c2 <tud_msc_scsi_cb+0x4e>
        default: return -1;
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295
 80018c0:	e012      	b.n	80018e8 <tud_msc_scsi_cb+0x74>
    }
    if (response && resplen > 0) {
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00e      	beq.n	80018e6 <tud_msc_scsi_cb+0x72>
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	dd0b      	ble.n	80018e6 <tud_msc_scsi_cb+0x72>
        if (resplen > bufsize) resplen = bufsize;
 80018ce:	89bb      	ldrh	r3, [r7, #12]
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	dd01      	ble.n	80018da <tud_msc_scsi_cb+0x66>
 80018d6:	89bb      	ldrh	r3, [r7, #12]
 80018d8:	613b      	str	r3, [r7, #16]
        memcpy(buffer, response, resplen);
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	461a      	mov	r2, r3
 80018de:	6979      	ldr	r1, [r7, #20]
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f010 fe90 	bl	8012606 <memcpy>
    }
    return resplen;
 80018e6:	693b      	ldr	r3, [r7, #16]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	20000004 	.word	0x20000004
 80018f4:	20000008 	.word	0x20000008

080018f8 <SD_Init>:

//uint8_t g_msc2sd_buffer[4 * KB];
//uint8_t g_vendor2sd_buffer[BLOCK_SIZE];
uint8_t g_sd_buffer[BUFFER_SIZE]__attribute__((aligned(4))); // DMA 

void SD_Init(void) {
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b088      	sub	sp, #32
 80018fc:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef pCardInfo;
	HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 80018fe:	463b      	mov	r3, r7
 8001900:	4619      	mov	r1, r3
 8001902:	4811      	ldr	r0, [pc, #68]	@ (8001948 <SD_Init+0x50>)
 8001904:	f003 f9ae 	bl	8004c64 <HAL_SD_GetCardInfo>

	g_sd_block_nbr = pCardInfo.BlockNbr;
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	4a10      	ldr	r2, [pc, #64]	@ (800194c <SD_Init+0x54>)
 800190c:	6013      	str	r3, [r2, #0]

	g_vendor_start_address = g_sd_block_nbr / 2;
 800190e:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <SD_Init+0x54>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	085b      	lsrs	r3, r3, #1
 8001914:	4a0e      	ldr	r2, [pc, #56]	@ (8001950 <SD_Init+0x58>)
 8001916:	6013      	str	r3, [r2, #0]
	g_ven_header = g_vendor_start_address;
 8001918:	4b0d      	ldr	r3, [pc, #52]	@ (8001950 <SD_Init+0x58>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <SD_Init+0x5c>)
 800191e:	6013      	str	r3, [r2, #0]
	g_ven_info_addr = g_ven_header++;
 8001920:	4b0c      	ldr	r3, [pc, #48]	@ (8001954 <SD_Init+0x5c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	1c5a      	adds	r2, r3, #1
 8001926:	490b      	ldr	r1, [pc, #44]	@ (8001954 <SD_Init+0x5c>)
 8001928:	600a      	str	r2, [r1, #0]
 800192a:	4a0b      	ldr	r2, [pc, #44]	@ (8001958 <SD_Init+0x60>)
 800192c:	6013      	str	r3, [r2, #0]

	printf("[SD_Init] g_sd_block_nbr: %ld g_vendor_start_address: %ld\n\n",
 800192e:	4b07      	ldr	r3, [pc, #28]	@ (800194c <SD_Init+0x54>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a07      	ldr	r2, [pc, #28]	@ (8001950 <SD_Init+0x58>)
 8001934:	6812      	ldr	r2, [r2, #0]
 8001936:	4619      	mov	r1, r3
 8001938:	4808      	ldr	r0, [pc, #32]	@ (800195c <SD_Init+0x64>)
 800193a:	f010 fc83 	bl	8012244 <iprintf>
			g_sd_block_nbr, g_vendor_start_address);

//	vendor_info_update(0);
}
 800193e:	bf00      	nop
 8001940:	3720      	adds	r7, #32
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	2000022c 	.word	0x2000022c
 800194c:	200013f4 	.word	0x200013f4
 8001950:	200013f8 	.word	0x200013f8
 8001954:	20001648 	.word	0x20001648
 8001958:	2000184c 	.word	0x2000184c
 800195c:	080142d0 	.word	0x080142d0

08001960 <HAL_SD_TxCpltCallback>:

	venpack_t *read_pack = (venpack_t*) g_sd_buffer;
	printf("[Read] %s \n", read_pack->command);
}

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; //   ->   
 8001968:	4b04      	ldr	r3, [pc, #16]	@ (800197c <HAL_SD_TxCpltCallback+0x1c>)
 800196a:	2200      	movs	r2, #0
 800196c:	701a      	strb	r2, [r3, #0]
//	printf("[Tx]\n");
}
 800196e:	bf00      	nop
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	200013fc 	.word	0x200013fc

08001980 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; //   ->   
 8001988:	4b04      	ldr	r3, [pc, #16]	@ (800199c <HAL_SD_RxCpltCallback+0x1c>)
 800198a:	2200      	movs	r2, #0
 800198c:	701a      	strb	r2, [r3, #0]
//	printf("[Rx]\n");
}
 800198e:	bf00      	nop
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	200013fc 	.word	0x200013fc

080019a0 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_ERROR; //  
 80019a8:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <HAL_SD_ErrorCallback+0x2c>)
 80019aa:	2203      	movs	r2, #3
 80019ac:	701a      	strb	r2, [r3, #0]
	printf("[Err] Code: %ld, State: %d\n", hsd->ErrorCode, hsd->State);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	461a      	mov	r2, r3
 80019bc:	4804      	ldr	r0, [pc, #16]	@ (80019d0 <HAL_SD_ErrorCallback+0x30>)
 80019be:	f010 fc41 	bl	8012244 <iprintf>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200013fc 	.word	0x200013fc
 80019d0:	0801434c 	.word	0x0801434c

080019d4 <SD_Check_Card_State>:

int SD_Check_Card_State(void) { // SD      10us
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 80019d8:	4b0c      	ldr	r3, [pc, #48]	@ (8001a0c <SD_Check_Card_State+0x38>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2200      	movs	r2, #0
 80019de:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER) { // HAL_SD_GetCardState(&hsd)  
 80019e0:	bf00      	nop
 80019e2:	480b      	ldr	r0, [pc, #44]	@ (8001a10 <SD_Check_Card_State+0x3c>)
 80019e4:	f003 fa04 	bl	8004df0 <HAL_SD_GetCardState>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b04      	cmp	r3, #4
 80019ec:	d1f9      	bne.n	80019e2 <SD_Check_Card_State+0xe>
		return g_sd_card_state;
#endif // ASYNC
//		tud_task();
	} //  
#ifdef TIME_CHECK
	printf("SD card wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim10));
 80019ee:	4b07      	ldr	r3, [pc, #28]	@ (8001a0c <SD_Check_Card_State+0x38>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019f4:	4619      	mov	r1, r3
 80019f6:	4807      	ldr	r0, [pc, #28]	@ (8001a14 <SD_Check_Card_State+0x40>)
 80019f8:	f010 fc24 	bl	8012244 <iprintf>
#endif // TIME_CHECK
	g_sd_card_state = SD_STATE_READY;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <SD_Check_Card_State+0x44>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]
	return g_sd_card_state;
 8001a02:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <SD_Check_Card_State+0x44>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	b2db      	uxtb	r3, r3
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000370 	.word	0x20000370
 8001a10:	2000022c 	.word	0x2000022c
 8001a14:	08014368 	.word	0x08014368
 8001a18:	200013fd 	.word	0x200013fd

08001a1c <SD_Check_State>:

int SD_Check_State(void) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
#ifdef TIME_CHECK
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 8001a20:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <SD_Check_State+0x30>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2200      	movs	r2, #0
 8001a26:	625a      	str	r2, [r3, #36]	@ 0x24
#endif // TIME_CHECK
	while (g_sd_state != SD_STATE_READY) {
 8001a28:	bf00      	nop
 8001a2a:	4b09      	ldr	r3, [pc, #36]	@ (8001a50 <SD_Check_State+0x34>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1fa      	bne.n	8001a2a <SD_Check_State+0xe>
		return g_sd_state;
#endif // ASYNC
//		tud_task();
	} //  
#ifdef TIME_CHECK
	printf("SD DMA wait: %ldus \n", __HAL_TIM_GET_COUNTER(&htim10));
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <SD_Check_State+0x30>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4805      	ldr	r0, [pc, #20]	@ (8001a54 <SD_Check_State+0x38>)
 8001a3e:	f010 fc01 	bl	8012244 <iprintf>
#endif // TIME_CHECK
	return g_sd_state;
 8001a42:	4b03      	ldr	r3, [pc, #12]	@ (8001a50 <SD_Check_State+0x34>)
 8001a44:	781b      	ldrb	r3, [r3, #0]
 8001a46:	b2db      	uxtb	r3, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000370 	.word	0x20000370
 8001a50:	200013fc 	.word	0x200013fc
 8001a54:	08014380 	.word	0x08014380

08001a58 <SD_Write_DMA_Async>:

int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b084      	sub	sp, #16
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	60f8      	str	r0, [r7, #12]
 8001a60:	60b9      	str	r1, [r7, #8]
 8001a62:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 8001a64:	f7ff ffb6 	bl	80019d4 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_TX;
 8001a68:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa0 <SD_Write_DMA_Async+0x48>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_TX;
 8001a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa4 <SD_Write_DMA_Async+0x4c>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	68b9      	ldr	r1, [r7, #8]
 8001a7a:	480b      	ldr	r0, [pc, #44]	@ (8001aa8 <SD_Write_DMA_Async+0x50>)
 8001a7c:	f002 fcd8 	bl	8004430 <HAL_SD_WriteBlocks_DMA>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d005      	beq.n	8001a92 <SD_Write_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <SD_Write_DMA_Async+0x48>)
 8001a88:	2203      	movs	r2, #3
 8001a8a:	701a      	strb	r2, [r3, #0]
		return -3;
 8001a8c:	f06f 0302 	mvn.w	r3, #2
 8001a90:	e002      	b.n	8001a98 <SD_Write_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 8001a92:	f7ff ffc3 	bl	8001a1c <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200013fc 	.word	0x200013fc
 8001aa4:	200013fd 	.word	0x200013fd
 8001aa8:	2000022c 	.word	0x2000022c

08001aac <SD_Read_DMA_Async>:

int SD_Read_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
	SD_Check_Card_State();
 8001ab8:	f7ff ff8c 	bl	80019d4 <SD_Check_Card_State>
#endif // FLAG_WAS_CHECKED

	g_sd_state = SD_STATE_BUSY_RX;
 8001abc:	4b0d      	ldr	r3, [pc, #52]	@ (8001af4 <SD_Read_DMA_Async+0x48>)
 8001abe:	2202      	movs	r2, #2
 8001ac0:	701a      	strb	r2, [r3, #0]
	g_sd_card_state = SD_STATE_BUSY_RX;
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8001af8 <SD_Read_DMA_Async+0x4c>)
 8001ac4:	2202      	movs	r2, #2
 8001ac6:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_ReadBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	68b9      	ldr	r1, [r7, #8]
 8001ace:	480b      	ldr	r0, [pc, #44]	@ (8001afc <SD_Read_DMA_Async+0x50>)
 8001ad0:	f002 fbcc 	bl	800426c <HAL_SD_ReadBlocks_DMA>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d005      	beq.n	8001ae6 <SD_Read_DMA_Async+0x3a>
		g_sd_state = SD_STATE_ERROR;
 8001ada:	4b06      	ldr	r3, [pc, #24]	@ (8001af4 <SD_Read_DMA_Async+0x48>)
 8001adc:	2203      	movs	r2, #3
 8001ade:	701a      	strb	r2, [r3, #0]
		return -3;
 8001ae0:	f06f 0302 	mvn.w	r3, #2
 8001ae4:	e002      	b.n	8001aec <SD_Read_DMA_Async+0x40>
	}

#ifndef FLAG_WAS_CHECKED
	SD_Check_State();
 8001ae6:	f7ff ff99 	bl	8001a1c <SD_Check_State>
#endif // FLAG_WAS_CHECKED

	return 0; //  
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	200013fc 	.word	0x200013fc
 8001af8:	200013fd 	.word	0x200013fd
 8001afc:	2000022c 	.word	0x2000022c

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	2300      	movs	r3, #0
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b0e:	4a0f      	ldr	r2, [pc, #60]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b16:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	603b      	str	r3, [r7, #0]
 8001b26:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	4a08      	ldr	r2, [pc, #32]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001b3e:	2007      	movs	r0, #7
 8001b40:	f000 ff24 	bl	800298c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40023800 	.word	0x40023800

08001b50 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08c      	sub	sp, #48	@ 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 031c 	add.w	r3, r7, #28
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a79      	ldr	r2, [pc, #484]	@ (8001d54 <HAL_SD_MspInit+0x204>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	f040 80eb 	bne.w	8001d4a <HAL_SD_MspInit+0x1fa>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	61bb      	str	r3, [r7, #24]
 8001b78:	4b77      	ldr	r3, [pc, #476]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001b7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b7c:	4a76      	ldr	r2, [pc, #472]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001b7e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b82:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b84:	4b74      	ldr	r3, [pc, #464]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001b86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b8c:	61bb      	str	r3, [r7, #24]
 8001b8e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]
 8001b94:	4b70      	ldr	r3, [pc, #448]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b98:	4a6f      	ldr	r2, [pc, #444]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001b9a:	f043 0301 	orr.w	r3, r3, #1
 8001b9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba0:	4b6d      	ldr	r3, [pc, #436]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	f003 0301 	and.w	r3, r3, #1
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bac:	2300      	movs	r3, #0
 8001bae:	613b      	str	r3, [r7, #16]
 8001bb0:	4b69      	ldr	r3, [pc, #420]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb4:	4a68      	ldr	r2, [pc, #416]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bb6:	f043 0302 	orr.w	r3, r3, #2
 8001bba:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bbc:	4b66      	ldr	r3, [pc, #408]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	613b      	str	r3, [r7, #16]
 8001bc6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	4b62      	ldr	r3, [pc, #392]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd0:	4a61      	ldr	r2, [pc, #388]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bd2:	f043 0304 	orr.w	r3, r3, #4
 8001bd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bd8:	4b5f      	ldr	r3, [pc, #380]	@ (8001d58 <HAL_SD_MspInit+0x208>)
 8001bda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001be4:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bea:	2302      	movs	r3, #2
 8001bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001bf6:	230c      	movs	r3, #12
 8001bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4856      	ldr	r0, [pc, #344]	@ (8001d5c <HAL_SD_MspInit+0x20c>)
 8001c02:	f001 fb13 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001c06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c10:	2300      	movs	r3, #0
 8001c12:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c14:	2303      	movs	r3, #3
 8001c16:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001c18:	230c      	movs	r3, #12
 8001c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1c:	f107 031c 	add.w	r3, r7, #28
 8001c20:	4619      	mov	r1, r3
 8001c22:	484f      	ldr	r0, [pc, #316]	@ (8001d60 <HAL_SD_MspInit+0x210>)
 8001c24:	f001 fb02 	bl	800322c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001c28:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c36:	2303      	movs	r3, #3
 8001c38:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001c3a:	230c      	movs	r3, #12
 8001c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c3e:	f107 031c 	add.w	r3, r7, #28
 8001c42:	4619      	mov	r1, r3
 8001c44:	4847      	ldr	r0, [pc, #284]	@ (8001d64 <HAL_SD_MspInit+0x214>)
 8001c46:	f001 faf1 	bl	800322c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001c4a:	4b47      	ldr	r3, [pc, #284]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c4c:	4a47      	ldr	r2, [pc, #284]	@ (8001d6c <HAL_SD_MspInit+0x21c>)
 8001c4e:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001c50:	4b45      	ldr	r3, [pc, #276]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c52:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c56:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c58:	4b43      	ldr	r3, [pc, #268]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c5e:	4b42      	ldr	r3, [pc, #264]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001c64:	4b40      	ldr	r3, [pc, #256]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c6a:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c6e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c72:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c74:	4b3c      	ldr	r3, [pc, #240]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c76:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c7a:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c7e:	2220      	movs	r2, #32
 8001c80:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001c82:	4b39      	ldr	r3, [pc, #228]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c84:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001c88:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001c8a:	4b37      	ldr	r3, [pc, #220]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c8c:	2204      	movs	r2, #4
 8001c8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001c90:	4b35      	ldr	r3, [pc, #212]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c92:	2203      	movs	r2, #3
 8001c94:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001c96:	4b34      	ldr	r3, [pc, #208]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001c98:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001c9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001c9e:	4b32      	ldr	r3, [pc, #200]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001ca0:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ca4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001ca6:	4830      	ldr	r0, [pc, #192]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001ca8:	f000 feb2 	bl	8002a10 <HAL_DMA_Init>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <HAL_SD_MspInit+0x166>
    {
      Error_Handler();
 8001cb2:	f7ff fd3b 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a2b      	ldr	r2, [pc, #172]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001cba:	641a      	str	r2, [r3, #64]	@ 0x40
 8001cbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001d68 <HAL_SD_MspInit+0x218>)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cc4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d74 <HAL_SD_MspInit+0x224>)
 8001cc6:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001cc8:	4b29      	ldr	r3, [pc, #164]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cca:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001cce:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001cd0:	4b27      	ldr	r3, [pc, #156]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cd2:	2240      	movs	r2, #64	@ 0x40
 8001cd4:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cd6:	4b26      	ldr	r3, [pc, #152]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001cdc:	4b24      	ldr	r3, [pc, #144]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cde:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ce2:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ce4:	4b22      	ldr	r3, [pc, #136]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001ce6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cea:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cec:	4b20      	ldr	r3, [pc, #128]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cee:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001cf2:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cf6:	2220      	movs	r2, #32
 8001cf8:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001cfc:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001d00:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001d02:	4b1b      	ldr	r3, [pc, #108]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d04:	2204      	movs	r2, #4
 8001d06:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001d08:	4b19      	ldr	r3, [pc, #100]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001d0e:	4b18      	ldr	r3, [pc, #96]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d10:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001d14:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001d16:	4b16      	ldr	r3, [pc, #88]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d18:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001d1c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001d1e:	4814      	ldr	r0, [pc, #80]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d20:	f000 fe76 	bl	8002a10 <HAL_DMA_Init>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <HAL_SD_MspInit+0x1de>
    {
      Error_Handler();
 8001d2a:	f7ff fcff 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a0f      	ldr	r2, [pc, #60]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001d34:	4a0e      	ldr	r2, [pc, #56]	@ (8001d70 <HAL_SD_MspInit+0x220>)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 3);
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	2031      	movs	r0, #49	@ 0x31
 8001d40:	f000 fe2f 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001d44:	2031      	movs	r0, #49	@ 0x31
 8001d46:	f000 fe48 	bl	80029da <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001d4a:	bf00      	nop
 8001d4c:	3730      	adds	r7, #48	@ 0x30
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40012c00 	.word	0x40012c00
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	40020000 	.word	0x40020000
 8001d60:	40020400 	.word	0x40020400
 8001d64:	40020800 	.word	0x40020800
 8001d68:	200002b0 	.word	0x200002b0
 8001d6c:	40026458 	.word	0x40026458
 8001d70:	20000310 	.word	0x20000310
 8001d74:	400264a0 	.word	0x400264a0

08001d78 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a18      	ldr	r2, [pc, #96]	@ (8001de8 <HAL_TIM_Base_MspInit+0x70>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d10e      	bne.n	8001da8 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60fb      	str	r3, [r7, #12]
 8001d8e:	4b17      	ldr	r3, [pc, #92]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	4a16      	ldr	r2, [pc, #88]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001d94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d98:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d9a:	4b14      	ldr	r3, [pc, #80]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001da6:	e01a      	b.n	8001dde <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a10      	ldr	r2, [pc, #64]	@ (8001df0 <HAL_TIM_Base_MspInit+0x78>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d115      	bne.n	8001dde <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	4b0d      	ldr	r3, [pc, #52]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001db8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dba:	4a0c      	ldr	r2, [pc, #48]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001dbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001dec <HAL_TIM_Base_MspInit+0x74>)
 8001dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dc6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001dce:	2200      	movs	r2, #0
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	201a      	movs	r0, #26
 8001dd4:	f000 fde5 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001dd8:	201a      	movs	r0, #26
 8001dda:	f000 fdfe 	bl	80029da <HAL_NVIC_EnableIRQ>
}
 8001dde:	bf00      	nop
 8001de0:	3710      	adds	r7, #16
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	40014400 	.word	0x40014400
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40014800 	.word	0x40014800

08001df4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08a      	sub	sp, #40	@ 0x28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	2200      	movs	r2, #0
 8001e02:	601a      	str	r2, [r3, #0]
 8001e04:	605a      	str	r2, [r3, #4]
 8001e06:	609a      	str	r2, [r3, #8]
 8001e08:	60da      	str	r2, [r3, #12]
 8001e0a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a4c      	ldr	r2, [pc, #304]	@ (8001f44 <HAL_UART_MspInit+0x150>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	f040 8091 	bne.w	8001f3a <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e18:	2300      	movs	r3, #0
 8001e1a:	613b      	str	r3, [r7, #16]
 8001e1c:	4b4a      	ldr	r3, [pc, #296]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	4a49      	ldr	r2, [pc, #292]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e26:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e28:	4b47      	ldr	r3, [pc, #284]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e34:	2300      	movs	r3, #0
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	4b43      	ldr	r3, [pc, #268]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e3c:	4a42      	ldr	r2, [pc, #264]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e44:	4b40      	ldr	r3, [pc, #256]	@ (8001f48 <HAL_UART_MspInit+0x154>)
 8001e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	60fb      	str	r3, [r7, #12]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e50:	230c      	movs	r3, #12
 8001e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e54:	2302      	movs	r3, #2
 8001e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e60:	2307      	movs	r3, #7
 8001e62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4838      	ldr	r0, [pc, #224]	@ (8001f4c <HAL_UART_MspInit+0x158>)
 8001e6c:	f001 f9de 	bl	800322c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001e70:	4b37      	ldr	r3, [pc, #220]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e72:	4a38      	ldr	r2, [pc, #224]	@ (8001f54 <HAL_UART_MspInit+0x160>)
 8001e74:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001e76:	4b36      	ldr	r3, [pc, #216]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e78:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e7c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e7e:	4b34      	ldr	r3, [pc, #208]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e84:	4b32      	ldr	r3, [pc, #200]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e8a:	4b31      	ldr	r3, [pc, #196]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e90:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e92:	4b2f      	ldr	r3, [pc, #188]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e94:	2200      	movs	r2, #0
 8001e96:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001e98:	4b2d      	ldr	r3, [pc, #180]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001e9e:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001ea0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ea4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ea6:	4b2a      	ldr	r3, [pc, #168]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eac:	4b28      	ldr	r3, [pc, #160]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001eb2:	4827      	ldr	r0, [pc, #156]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001eb4:	f000 fdac 	bl	8002a10 <HAL_DMA_Init>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d001      	beq.n	8001ec2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001ebe:	f7ff fc35 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a22      	ldr	r2, [pc, #136]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001ec6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001ec8:	4a21      	ldr	r2, [pc, #132]	@ (8001f50 <HAL_UART_MspInit+0x15c>)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001ece:	4b22      	ldr	r3, [pc, #136]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ed0:	4a22      	ldr	r2, [pc, #136]	@ (8001f5c <HAL_UART_MspInit+0x168>)
 8001ed2:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001ed4:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ed6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001eda:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001edc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ede:	2240      	movs	r2, #64	@ 0x40
 8001ee0:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee2:	4b1d      	ldr	r3, [pc, #116]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001eea:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eee:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ef0:	4b19      	ldr	r3, [pc, #100]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ef6:	4b18      	ldr	r3, [pc, #96]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001efc:	4b16      	ldr	r3, [pc, #88]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f02:	4b15      	ldr	r3, [pc, #84]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f08:	4b13      	ldr	r3, [pc, #76]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001f0e:	4812      	ldr	r0, [pc, #72]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001f10:	f000 fd7e 	bl	8002a10 <HAL_DMA_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001f1a:	f7ff fc07 	bl	800172c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a0d      	ldr	r2, [pc, #52]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001f22:	639a      	str	r2, [r3, #56]	@ 0x38
 8001f24:	4a0c      	ldr	r2, [pc, #48]	@ (8001f58 <HAL_UART_MspInit+0x164>)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2026      	movs	r0, #38	@ 0x26
 8001f30:	f000 fd37 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f34:	2026      	movs	r0, #38	@ 0x26
 8001f36:	f000 fd50 	bl	80029da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f3a:	bf00      	nop
 8001f3c:	3728      	adds	r7, #40	@ 0x28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40004400 	.word	0x40004400
 8001f48:	40023800 	.word	0x40023800
 8001f4c:	40020000 	.word	0x40020000
 8001f50:	20000448 	.word	0x20000448
 8001f54:	40026088 	.word	0x40026088
 8001f58:	200004a8 	.word	0x200004a8
 8001f5c:	400260a0 	.word	0x400260a0

08001f60 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b08a      	sub	sp, #40	@ 0x28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f80:	d13a      	bne.n	8001ff8 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	2300      	movs	r3, #0
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	4b1e      	ldr	r3, [pc, #120]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8a:	4a1d      	ldr	r2, [pc, #116]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f92:	4b1b      	ldr	r3, [pc, #108]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f96:	f003 0301 	and.w	r3, r3, #1
 8001f9a:	613b      	str	r3, [r7, #16]
 8001f9c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f9e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fac:	2303      	movs	r3, #3
 8001fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fb0:	230a      	movs	r3, #10
 8001fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb4:	f107 0314 	add.w	r3, r7, #20
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4812      	ldr	r0, [pc, #72]	@ (8002004 <HAL_PCD_MspInit+0xa4>)
 8001fbc:	f001 f936 	bl	800322c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001fc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fc4:	4a0e      	ldr	r2, [pc, #56]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fca:	6353      	str	r3, [r2, #52]	@ 0x34
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	4b0b      	ldr	r3, [pc, #44]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001fd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fda:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fdc:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <HAL_PCD_MspInit+0xa0>)
 8001fde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 6);
 8001fe8:	2206      	movs	r2, #6
 8001fea:	2100      	movs	r1, #0
 8001fec:	2043      	movs	r0, #67	@ 0x43
 8001fee:	f000 fcd8 	bl	80029a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001ff2:	2043      	movs	r0, #67	@ 0x43
 8001ff4:	f000 fcf1 	bl	80029da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001ff8:	bf00      	nop
 8001ffa:	3728      	adds	r7, #40	@ 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40023800 	.word	0x40023800
 8002004:	40020000 	.word	0x40020000

08002008 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800200c:	bf00      	nop
 800200e:	e7fd      	b.n	800200c <NMI_Handler+0x4>

08002010 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002014:	bf00      	nop
 8002016:	e7fd      	b.n	8002014 <HardFault_Handler+0x4>

08002018 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002018:	b480      	push	{r7}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800201c:	bf00      	nop
 800201e:	e7fd      	b.n	800201c <MemManage_Handler+0x4>

08002020 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002024:	bf00      	nop
 8002026:	e7fd      	b.n	8002024 <BusFault_Handler+0x4>

08002028 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002028:	b480      	push	{r7}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800202c:	bf00      	nop
 800202e:	e7fd      	b.n	800202c <UsageFault_Handler+0x4>

08002030 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800203e:	b480      	push	{r7}
 8002040:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002042:	bf00      	nop
 8002044:	46bd      	mov	sp, r7
 8002046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204a:	4770      	bx	lr

0800204c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800205e:	f000 fb81 	bl	8002764 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	bd80      	pop	{r7, pc}
	...

08002068 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <DMA1_Stream5_IRQHandler+0x10>)
 800206e:	f000 fe67 	bl	8002d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000448 	.word	0x20000448

0800207c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002080:	4802      	ldr	r0, [pc, #8]	@ (800208c <DMA1_Stream6_IRQHandler+0x10>)
 8002082:	f000 fe5d 	bl	8002d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200004a8 	.word	0x200004a8

08002090 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002094:	4802      	ldr	r0, [pc, #8]	@ (80020a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002096:	f003 fdc9 	bl	8005c2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	200003b8 	.word	0x200003b8

080020a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020a8:	4802      	ldr	r0, [pc, #8]	@ (80020b4 <USART2_IRQHandler+0x10>)
 80020aa:	f004 fb2f 	bl	800670c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020ae:	bf00      	nop
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	20000400 	.word	0x20000400

080020b8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020bc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80020c0:	f001 fa6c 	bl	800359c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020c4:	bf00      	nop
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80020cc:	4802      	ldr	r0, [pc, #8]	@ (80020d8 <SDIO_IRQHandler+0x10>)
 80020ce:	f002 fa95 	bl	80045fc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80020d2:	bf00      	nop
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	2000022c 	.word	0x2000022c

080020dc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80020e0:	4802      	ldr	r0, [pc, #8]	@ (80020ec <DMA2_Stream3_IRQHandler+0x10>)
 80020e2:	f000 fe2d 	bl	8002d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80020e6:	bf00      	nop
 80020e8:	bd80      	pop	{r7, pc}
 80020ea:	bf00      	nop
 80020ec:	200002b0 	.word	0x200002b0

080020f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
#ifndef WITHOUT_TUD
	tud_int_handler(0);
 80020f4:	2000      	movs	r0, #0
 80020f6:	f00e f913 	bl	8010320 <dcd_int_handler>
	return;
 80020fa:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020fc:	bd80      	pop	{r7, pc}
	...

08002100 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002104:	4802      	ldr	r0, [pc, #8]	@ (8002110 <DMA2_Stream6_IRQHandler+0x10>)
 8002106:	f000 fe1b 	bl	8002d40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000310 	.word	0x20000310

08002114 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
  return 1;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_kill>:

int _kill(int pid, int sig)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800212e:	f010 fa3d 	bl	80125ac <__errno>
 8002132:	4603      	mov	r3, r0
 8002134:	2216      	movs	r2, #22
 8002136:	601a      	str	r2, [r3, #0]
  return -1;
 8002138:	f04f 33ff 	mov.w	r3, #4294967295
}
 800213c:	4618      	mov	r0, r3
 800213e:	3708      	adds	r7, #8
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}

08002144 <_exit>:

void _exit (int status)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800214c:	f04f 31ff 	mov.w	r1, #4294967295
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7ff ffe7 	bl	8002124 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002156:	bf00      	nop
 8002158:	e7fd      	b.n	8002156 <_exit+0x12>

0800215a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b086      	sub	sp, #24
 800215e:	af00      	add	r7, sp, #0
 8002160:	60f8      	str	r0, [r7, #12]
 8002162:	60b9      	str	r1, [r7, #8]
 8002164:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
 800216a:	e00a      	b.n	8002182 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800216c:	f3af 8000 	nop.w
 8002170:	4601      	mov	r1, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	1c5a      	adds	r2, r3, #1
 8002176:	60ba      	str	r2, [r7, #8]
 8002178:	b2ca      	uxtb	r2, r1
 800217a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	3301      	adds	r3, #1
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	429a      	cmp	r2, r3
 8002188:	dbf0      	blt.n	800216c <_read+0x12>
  }

  return len;
 800218a:	687b      	ldr	r3, [r7, #4]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3718      	adds	r7, #24
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800219c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80021bc:	605a      	str	r2, [r3, #4]
  return 0;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <_isatty>:

int _isatty(int file)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b083      	sub	sp, #12
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021d4:	2301      	movs	r3, #1
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr

080021e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021e2:	b480      	push	{r7}
 80021e4:	b085      	sub	sp, #20
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	60b9      	str	r1, [r7, #8]
 80021ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3714      	adds	r7, #20
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b086      	sub	sp, #24
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002204:	4a14      	ldr	r2, [pc, #80]	@ (8002258 <_sbrk+0x5c>)
 8002206:	4b15      	ldr	r3, [pc, #84]	@ (800225c <_sbrk+0x60>)
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002210:	4b13      	ldr	r3, [pc, #76]	@ (8002260 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d102      	bne.n	800221e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002218:	4b11      	ldr	r3, [pc, #68]	@ (8002260 <_sbrk+0x64>)
 800221a:	4a12      	ldr	r2, [pc, #72]	@ (8002264 <_sbrk+0x68>)
 800221c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800221e:	4b10      	ldr	r3, [pc, #64]	@ (8002260 <_sbrk+0x64>)
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	4413      	add	r3, r2
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	429a      	cmp	r2, r3
 800222a:	d207      	bcs.n	800223c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800222c:	f010 f9be 	bl	80125ac <__errno>
 8002230:	4603      	mov	r3, r0
 8002232:	220c      	movs	r2, #12
 8002234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002236:	f04f 33ff 	mov.w	r3, #4294967295
 800223a:	e009      	b.n	8002250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800223c:	4b08      	ldr	r3, [pc, #32]	@ (8002260 <_sbrk+0x64>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002242:	4b07      	ldr	r3, [pc, #28]	@ (8002260 <_sbrk+0x64>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	4a05      	ldr	r2, [pc, #20]	@ (8002260 <_sbrk+0x64>)
 800224c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800224e:	68fb      	ldr	r3, [r7, #12]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3718      	adds	r7, #24
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	20020000 	.word	0x20020000
 800225c:	00001000 	.word	0x00001000
 8002260:	20001400 	.word	0x20001400
 8002264:	20009f20 	.word	0x20009f20

08002268 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800226c:	4b06      	ldr	r3, [pc, #24]	@ (8002288 <SystemInit+0x20>)
 800226e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002272:	4a05      	ldr	r2, [pc, #20]	@ (8002288 <SystemInit+0x20>)
 8002274:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002278:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800227c:	bf00      	nop
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <tud_descriptor_device_cb>:
    .idVendor = 0xCAFE, .idProduct = PID_HID_MSC, .bcdDevice = 0x0100,
    .iManufacturer = 1, .iProduct = 2, .iSerialNumber = 3, .bNumConfigurations = 1
};

// []    Device Descriptor 
uint8_t const * tud_descriptor_device_cb(void) {
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
    switch (g_usb_mode) {
 8002290:	4b0b      	ldr	r3, [pc, #44]	@ (80022c0 <tud_descriptor_device_cb+0x34>)
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	2b02      	cmp	r3, #2
 8002296:	d00a      	beq.n	80022ae <tud_descriptor_device_cb+0x22>
 8002298:	2b02      	cmp	r3, #2
 800229a:	dc0a      	bgt.n	80022b2 <tud_descriptor_device_cb+0x26>
 800229c:	2b00      	cmp	r3, #0
 800229e:	d002      	beq.n	80022a6 <tud_descriptor_device_cb+0x1a>
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d002      	beq.n	80022aa <tud_descriptor_device_cb+0x1e>
 80022a4:	e005      	b.n	80022b2 <tud_descriptor_device_cb+0x26>
        case USB_MODE_CDC:        return (uint8_t const *)&desc_device_cdc;
 80022a6:	4b07      	ldr	r3, [pc, #28]	@ (80022c4 <tud_descriptor_device_cb+0x38>)
 80022a8:	e004      	b.n	80022b4 <tud_descriptor_device_cb+0x28>
        case USB_MODE_MSC_VENDOR: return (uint8_t const *)&desc_device_msc_ven;
 80022aa:	4b07      	ldr	r3, [pc, #28]	@ (80022c8 <tud_descriptor_device_cb+0x3c>)
 80022ac:	e002      	b.n	80022b4 <tud_descriptor_device_cb+0x28>
        case USB_MODE_HID_MSC:    return (uint8_t const *)&desc_device_hid_msc;
 80022ae:	4b07      	ldr	r3, [pc, #28]	@ (80022cc <tud_descriptor_device_cb+0x40>)
 80022b0:	e000      	b.n	80022b4 <tud_descriptor_device_cb+0x28>
        default:                  return (uint8_t const *)&desc_device_cdc; // 
 80022b2:	4b04      	ldr	r3, [pc, #16]	@ (80022c4 <tud_descriptor_device_cb+0x38>)
    }
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	20000000 	.word	0x20000000
 80022c4:	0801457c 	.word	0x0801457c
 80022c8:	08014590 	.word	0x08014590
 80022cc:	080145a4 	.word	0x080145a4

080022d0 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 80022da:	4b03      	ldr	r3, [pc, #12]	@ (80022e8 <tud_hid_descriptor_report_cb+0x18>)
}
 80022dc:	4618      	mov	r0, r3
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	080145b8 	.word	0x080145b8

080022ec <tud_descriptor_configuration_cb>:
    TUD_HID_DESCRIPTOR(1, 0, HID_ITF_PROTOCOL_KEYBOARD, sizeof(desc_hid_report), EPNUM_HID, 16, 10)
};


// []    Configuration Descriptor 
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
    (void) index;
    switch (g_usb_mode) {
 80022f6:	4b0c      	ldr	r3, [pc, #48]	@ (8002328 <tud_descriptor_configuration_cb+0x3c>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d00a      	beq.n	8002314 <tud_descriptor_configuration_cb+0x28>
 80022fe:	2b02      	cmp	r3, #2
 8002300:	dc0a      	bgt.n	8002318 <tud_descriptor_configuration_cb+0x2c>
 8002302:	2b00      	cmp	r3, #0
 8002304:	d002      	beq.n	800230c <tud_descriptor_configuration_cb+0x20>
 8002306:	2b01      	cmp	r3, #1
 8002308:	d002      	beq.n	8002310 <tud_descriptor_configuration_cb+0x24>
 800230a:	e005      	b.n	8002318 <tud_descriptor_configuration_cb+0x2c>
        case USB_MODE_CDC:        return desc_configuration_cdc;
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <tud_descriptor_configuration_cb+0x40>)
 800230e:	e004      	b.n	800231a <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_MSC_VENDOR: return desc_configuration_msc_ven;
 8002310:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <tud_descriptor_configuration_cb+0x44>)
 8002312:	e002      	b.n	800231a <tud_descriptor_configuration_cb+0x2e>
        case USB_MODE_HID_MSC:    return desc_configuration_hid_msc;
 8002314:	4b07      	ldr	r3, [pc, #28]	@ (8002334 <tud_descriptor_configuration_cb+0x48>)
 8002316:	e000      	b.n	800231a <tud_descriptor_configuration_cb+0x2e>
        default:                  return desc_configuration_cdc;
 8002318:	4b04      	ldr	r3, [pc, #16]	@ (800232c <tud_descriptor_configuration_cb+0x40>)
    }
}
 800231a:	4618      	mov	r0, r3
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	20000000 	.word	0x20000000
 800232c:	080145fc 	.word	0x080145fc
 8002330:	08014648 	.word	0x08014648
 8002334:	08014680 	.word	0x08014680

08002338 <tud_descriptor_string_cb>:
    "123456",                      // 3: Serials
};

static uint16_t _desc_str[32];

uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	4603      	mov	r3, r0
 8002340:	460a      	mov	r2, r1
 8002342:	71fb      	strb	r3, [r7, #7]
 8002344:	4613      	mov	r3, r2
 8002346:	80bb      	strh	r3, [r7, #4]
    (void) langid;
    uint8_t chr_count;

    if ( index == 0) {
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d108      	bne.n	8002360 <tud_descriptor_string_cb+0x28>
        memcpy(&_desc_str[1], string_desc_arr[0], 2);
 800234e:	4b21      	ldr	r3, [pc, #132]	@ (80023d4 <tud_descriptor_string_cb+0x9c>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	881b      	ldrh	r3, [r3, #0]
 8002354:	b29a      	uxth	r2, r3
 8002356:	4b20      	ldr	r3, [pc, #128]	@ (80023d8 <tud_descriptor_string_cb+0xa0>)
 8002358:	805a      	strh	r2, [r3, #2]
        chr_count = 1;
 800235a:	2301      	movs	r3, #1
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	e027      	b.n	80023b0 <tud_descriptor_string_cb+0x78>
    } else {
        if ( !(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0])) ) return NULL;
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	2b03      	cmp	r3, #3
 8002364:	d901      	bls.n	800236a <tud_descriptor_string_cb+0x32>
 8002366:	2300      	movs	r3, #0
 8002368:	e02f      	b.n	80023ca <tud_descriptor_string_cb+0x92>

        const char* str = string_desc_arr[index];
 800236a:	79fb      	ldrb	r3, [r7, #7]
 800236c:	4a19      	ldr	r2, [pc, #100]	@ (80023d4 <tud_descriptor_string_cb+0x9c>)
 800236e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002372:	60bb      	str	r3, [r7, #8]

        // Cap at max char
        chr_count = strlen(str);
 8002374:	68b8      	ldr	r0, [r7, #8]
 8002376:	f7fd ff83 	bl	8000280 <strlen>
 800237a:	4603      	mov	r3, r0
 800237c:	73fb      	strb	r3, [r7, #15]
        if ( chr_count > 31 ) chr_count = 31;
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	2b1f      	cmp	r3, #31
 8002382:	d901      	bls.n	8002388 <tud_descriptor_string_cb+0x50>
 8002384:	231f      	movs	r3, #31
 8002386:	73fb      	strb	r3, [r7, #15]

        for(uint8_t i=0; i<chr_count; i++) {
 8002388:	2300      	movs	r3, #0
 800238a:	73bb      	strb	r3, [r7, #14]
 800238c:	e00c      	b.n	80023a8 <tud_descriptor_string_cb+0x70>
            _desc_str[1+i] = str[i];
 800238e:	7bbb      	ldrb	r3, [r7, #14]
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	4413      	add	r3, r2
 8002394:	781a      	ldrb	r2, [r3, #0]
 8002396:	7bbb      	ldrb	r3, [r7, #14]
 8002398:	3301      	adds	r3, #1
 800239a:	4611      	mov	r1, r2
 800239c:	4a0e      	ldr	r2, [pc, #56]	@ (80023d8 <tud_descriptor_string_cb+0xa0>)
 800239e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint8_t i=0; i<chr_count; i++) {
 80023a2:	7bbb      	ldrb	r3, [r7, #14]
 80023a4:	3301      	adds	r3, #1
 80023a6:	73bb      	strb	r3, [r7, #14]
 80023a8:	7bba      	ldrb	r2, [r7, #14]
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d3ee      	bcc.n	800238e <tud_descriptor_string_cb+0x56>
        }
    }

    // first byte is length (including header), second byte is string type
    _desc_str[0] = (TUSB_DESC_STRING << 8 ) | (2*chr_count + 2);
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	3301      	adds	r3, #1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	b21b      	sxth	r3, r3
 80023bc:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	b29a      	uxth	r2, r3
 80023c4:	4b04      	ldr	r3, [pc, #16]	@ (80023d8 <tud_descriptor_string_cb+0xa0>)
 80023c6:	801a      	strh	r2, [r3, #0]

    return _desc_str;
 80023c8:	4b03      	ldr	r3, [pc, #12]	@ (80023d8 <tud_descriptor_string_cb+0xa0>)
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000014 	.word	0x20000014
 80023d8:	20001404 	.word	0x20001404

080023dc <print_venpack>:
	SD_STATE_ERROR    //  
} sd_state_t;

// ------------- inline func

static inline void print_venpack(venpack_t* pkt){
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
    printf("\r\n--- Packet Received ---\r\n");
 80023e4:	480d      	ldr	r0, [pc, #52]	@ (800241c <print_venpack+0x40>)
 80023e6:	f00f ff95 	bl	8012314 <puts>
	printf("[RX] Magic: 0x%08lX\r\n", pkt->magic);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	4619      	mov	r1, r3
 80023f0:	480b      	ldr	r0, [pc, #44]	@ (8002420 <print_venpack+0x44>)
 80023f2:	f00f ff27 	bl	8012244 <iprintf>
	printf("[RX] Info : 0x%02X\r\n", pkt->info);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	791b      	ldrb	r3, [r3, #4]
 80023fa:	4619      	mov	r1, r3
 80023fc:	4809      	ldr	r0, [pc, #36]	@ (8002424 <print_venpack+0x48>)
 80023fe:	f00f ff21 	bl	8012244 <iprintf>
	printf("[RX] Cmd  : %s\r\n", pkt->command);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3307      	adds	r3, #7
 8002406:	4619      	mov	r1, r3
 8002408:	4807      	ldr	r0, [pc, #28]	@ (8002428 <print_venpack+0x4c>)
 800240a:	f00f ff1b 	bl	8012244 <iprintf>
	printf("-----------------------\r\n");
 800240e:	4807      	ldr	r0, [pc, #28]	@ (800242c <print_venpack+0x50>)
 8002410:	f00f ff80 	bl	8012314 <puts>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	080143b4 	.word	0x080143b4
 8002420:	080143d0 	.word	0x080143d0
 8002424:	080143e8 	.word	0x080143e8
 8002428:	08014400 	.word	0x08014400
 800242c:	08014414 	.word	0x08014414

08002430 <vendor_info_update>:
uint32_t g_ven_header;

uint8_t info_buf[512]__attribute__((aligned(4)));
uint32_t g_ven_info_addr;

void vendor_info_update(int len) {
 8002430:	b590      	push	{r4, r7, lr}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	printf("-------------\n[vendor] info update\n");
 8002438:	4820      	ldr	r0, [pc, #128]	@ (80024bc <vendor_info_update+0x8c>)
 800243a:	f00f ff6b 	bl	8012314 <puts>

	venpack_t *init_pack = (venpack_t*) info_buf;
 800243e:	4b20      	ldr	r3, [pc, #128]	@ (80024c0 <vendor_info_update+0x90>)
 8002440:	60fb      	str	r3, [r7, #12]

	init_pack->magic = 0xBEEFCAFE;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	f062 0201 	orn	r2, r2, #1
 800244a:	701a      	strb	r2, [r3, #0]
 800244c:	2200      	movs	r2, #0
 800244e:	f062 0235 	orn	r2, r2, #53	@ 0x35
 8002452:	705a      	strb	r2, [r3, #1]
 8002454:	2200      	movs	r2, #0
 8002456:	f062 0210 	orn	r2, r2, #16
 800245a:	709a      	strb	r2, [r3, #2]
 800245c:	2200      	movs	r2, #0
 800245e:	f062 0241 	orn	r2, r2, #65	@ 0x41
 8002462:	70da      	strb	r2, [r3, #3]
	init_pack->info = 0x1C;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	221c      	movs	r2, #28
 8002468:	711a      	strb	r2, [r3, #4]
	const char *com = "info_struct";
 800246a:	4b16      	ldr	r3, [pc, #88]	@ (80024c4 <vendor_info_update+0x94>)
 800246c:	60bb      	str	r3, [r7, #8]
	init_pack->cmd_len = len;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	b29a      	uxth	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f8a3 2005 	strh.w	r2, [r3, #5]
	memcpy(init_pack->command, com, strlen(com) + 1);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	1ddc      	adds	r4, r3, #7
 800247c:	68b8      	ldr	r0, [r7, #8]
 800247e:	f7fd feff 	bl	8000280 <strlen>
 8002482:	4603      	mov	r3, r0
 8002484:	3301      	adds	r3, #1
 8002486:	461a      	mov	r2, r3
 8002488:	68b9      	ldr	r1, [r7, #8]
 800248a:	4620      	mov	r0, r4
 800248c:	f010 f8bb 	bl	8012606 <memcpy>

	SD_Write_DMA_Async(g_ven_info_addr, info_buf, 1); //  
 8002490:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <vendor_info_update+0x98>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2201      	movs	r2, #1
 8002496:	490a      	ldr	r1, [pc, #40]	@ (80024c0 <vendor_info_update+0x90>)
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fadd 	bl	8001a58 <SD_Write_DMA_Async>
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
			init_pack->cmd_len, g_ven_info_addr);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80024a4:	b29b      	uxth	r3, r3
	printf("[vendor] info len: %d addr: %ld\n-------------\n\n",
 80024a6:	4619      	mov	r1, r3
 80024a8:	4b07      	ldr	r3, [pc, #28]	@ (80024c8 <vendor_info_update+0x98>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	461a      	mov	r2, r3
 80024ae:	4807      	ldr	r0, [pc, #28]	@ (80024cc <vendor_info_update+0x9c>)
 80024b0:	f00f fec8 	bl	8012244 <iprintf>
}
 80024b4:	bf00      	nop
 80024b6:	3714      	adds	r7, #20
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd90      	pop	{r4, r7, pc}
 80024bc:	08014430 	.word	0x08014430
 80024c0:	2000164c 	.word	0x2000164c
 80024c4:	08014454 	.word	0x08014454
 80024c8:	2000184c 	.word	0x2000184c
 80024cc:	08014460 	.word	0x08014460

080024d0 <tud_vendor_rx_cb>:

//  SD          ..?
//     +        
// SDIO   VS 
void tud_vendor_rx_cb(uint8_t itf, uint8_t const *buffer, uint32_t bufsize) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
 80024dc:	73fb      	strb	r3, [r7, #15]
	// 1.   ( )
	if ((g_accum_cnt + bufsize) > VENPACK_SIZE) {
 80024de:	4b25      	ldr	r3, [pc, #148]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4413      	add	r3, r2
 80024e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80024ea:	d903      	bls.n	80024f4 <tud_vendor_rx_cb+0x24>
		printf("[vendor] rx buffer overflow(Vendor faster than SD input)\n");
 80024ec:	4822      	ldr	r0, [pc, #136]	@ (8002578 <tud_vendor_rx_cb+0xa8>)
 80024ee:	f00f ff11 	bl	8012314 <puts>
		//            
		return;
 80024f2:	e03c      	b.n	800256e <tud_vendor_rx_cb+0x9e>
	};

	memcpy(&g_accum_buf[g_accum_cnt], buffer, bufsize);
 80024f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a20      	ldr	r2, [pc, #128]	@ (800257c <tud_vendor_rx_cb+0xac>)
 80024fa:	4413      	add	r3, r2
 80024fc:	687a      	ldr	r2, [r7, #4]
 80024fe:	68b9      	ldr	r1, [r7, #8]
 8002500:	4618      	mov	r0, r3
 8002502:	f010 f880 	bl	8012606 <memcpy>
	g_accum_cnt += bufsize;
 8002506:	4b1b      	ldr	r3, [pc, #108]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4413      	add	r3, r2
 800250e:	4a19      	ldr	r2, [pc, #100]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 8002510:	6013      	str	r3, [r2, #0]

	printf("[vendor] read %ldbyte data\n", g_accum_cnt);
 8002512:	4b18      	ldr	r3, [pc, #96]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4619      	mov	r1, r3
 8002518:	4819      	ldr	r0, [pc, #100]	@ (8002580 <tud_vendor_rx_cb+0xb0>)
 800251a:	f00f fe93 	bl	8012244 <iprintf>

	if (g_accum_cnt < VENPACK_SIZE) {
 800251e:	4b15      	ldr	r3, [pc, #84]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	2bff      	cmp	r3, #255	@ 0xff
 8002524:	d922      	bls.n	800256c <tud_vendor_rx_cb+0x9c>
	}
#endif // ASYNC
	// --------

	// 2.  ! (256)
	venpack_t *pkt = (venpack_t*) g_accum_buf;
 8002526:	4b15      	ldr	r3, [pc, #84]	@ (800257c <tud_vendor_rx_cb+0xac>)
 8002528:	617b      	str	r3, [r7, #20]

	print_venpack(pkt);
 800252a:	6978      	ldr	r0, [r7, #20]
 800252c:	f7ff ff56 	bl	80023dc <print_venpack>

	SD_Write_DMA_Async(g_ven_header++, g_accum_buf, 1); //   
 8002530:	4b14      	ldr	r3, [pc, #80]	@ (8002584 <tud_vendor_rx_cb+0xb4>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	4913      	ldr	r1, [pc, #76]	@ (8002584 <tud_vendor_rx_cb+0xb4>)
 8002538:	600a      	str	r2, [r1, #0]
 800253a:	2201      	movs	r2, #1
 800253c:	490f      	ldr	r1, [pc, #60]	@ (800257c <tud_vendor_rx_cb+0xac>)
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff fa8a 	bl	8001a58 <SD_Write_DMA_Async>
	printf("[vendor] saved sd addr: %ld\n-------------\n\n", g_ven_header - 1);
 8002544:	4b0f      	ldr	r3, [pc, #60]	@ (8002584 <tud_vendor_rx_cb+0xb4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	3b01      	subs	r3, #1
 800254a:	4619      	mov	r1, r3
 800254c:	480e      	ldr	r0, [pc, #56]	@ (8002588 <tud_vendor_rx_cb+0xb8>)
 800254e:	f00f fe79 	bl	8012244 <iprintf>

	g_accum_cnt = 0;
 8002552:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <tud_vendor_rx_cb+0xa4>)
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]

	vendor_info_update(g_ven_header - g_vendor_start_address -1);
 8002558:	4b0a      	ldr	r3, [pc, #40]	@ (8002584 <tud_vendor_rx_cb+0xb4>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <tud_vendor_rx_cb+0xbc>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	3b01      	subs	r3, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff63 	bl	8002430 <vendor_info_update>
 800256a:	e000      	b.n	800256e <tud_vendor_rx_cb+0x9e>
		return;
 800256c:	bf00      	nop
}
 800256e:	3718      	adds	r7, #24
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20001644 	.word	0x20001644
 8002578:	08014490 	.word	0x08014490
 800257c:	20001444 	.word	0x20001444
 8002580:	080144cc 	.word	0x080144cc
 8002584:	20001648 	.word	0x20001648
 8002588:	080144e8 	.word	0x080144e8
 800258c:	200013f8 	.word	0x200013f8

08002590 <ven_send>:

void ven_send(void) {
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
	// info check
	printf("-------------\n[vendor] info check\n");
 8002596:	482d      	ldr	r0, [pc, #180]	@ (800264c <ven_send+0xbc>)
 8002598:	f00f febc 	bl	8012314 <puts>
	SD_Read_DMA_Async(g_ven_info_addr, info_buf, 1);
 800259c:	4b2c      	ldr	r3, [pc, #176]	@ (8002650 <ven_send+0xc0>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2201      	movs	r2, #1
 80025a2:	492c      	ldr	r1, [pc, #176]	@ (8002654 <ven_send+0xc4>)
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff fa81 	bl	8001aac <SD_Read_DMA_Async>

	venpack_t *init_pack = (venpack_t*) info_buf;
 80025aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002654 <ven_send+0xc4>)
 80025ac:	613b      	str	r3, [r7, #16]
	uint16_t send_cnt = init_pack->cmd_len;
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	795a      	ldrb	r2, [r3, #5]
 80025b2:	799b      	ldrb	r3, [r3, #6]
 80025b4:	021b      	lsls	r3, r3, #8
 80025b6:	4313      	orrs	r3, r2
 80025b8:	81fb      	strh	r3, [r7, #14]

	printf("cmd: %s send_cnt: %d\n", init_pack->command, send_cnt);
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	3307      	adds	r3, #7
 80025be:	89fa      	ldrh	r2, [r7, #14]
 80025c0:	4619      	mov	r1, r3
 80025c2:	4825      	ldr	r0, [pc, #148]	@ (8002658 <ven_send+0xc8>)
 80025c4:	f00f fe3e 	bl	8012244 <iprintf>

	for (int i = 0; i < send_cnt; i++) {
 80025c8:	2300      	movs	r3, #0
 80025ca:	617b      	str	r3, [r7, #20]
 80025cc:	e030      	b.n	8002630 <ven_send+0xa0>
		printf("read venpack: %ld\n", g_ven_info_addr+i+1);
 80025ce:	4b20      	ldr	r3, [pc, #128]	@ (8002650 <ven_send+0xc0>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	4413      	add	r3, r2
 80025d6:	3301      	adds	r3, #1
 80025d8:	4619      	mov	r1, r3
 80025da:	4820      	ldr	r0, [pc, #128]	@ (800265c <ven_send+0xcc>)
 80025dc:	f00f fe32 	bl	8012244 <iprintf>
		SD_Read_DMA_Async(g_ven_info_addr+i+1, g_accum_buf, 1);
 80025e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002650 <ven_send+0xc0>)
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	4413      	add	r3, r2
 80025e8:	3301      	adds	r3, #1
 80025ea:	2201      	movs	r2, #1
 80025ec:	491c      	ldr	r1, [pc, #112]	@ (8002660 <ven_send+0xd0>)
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff fa5c 	bl	8001aac <SD_Read_DMA_Async>

		while (tud_vendor_write_available() <= VENPACK_SIZE) {
 80025f4:	e005      	b.n	8002602 <ven_send+0x72>
  tud_task_ext(UINT32_MAX, false);
 80025f6:	2100      	movs	r1, #0
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	f00a fac8 	bl	800cb90 <tud_task_ext>
}
 8002600:	bf00      	nop
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8002602:	2000      	movs	r0, #0
 8002604:	f008 ffa4 	bl	800b550 <tud_vendor_n_write_available>
 8002608:	4603      	mov	r3, r0
 800260a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800260e:	d9f2      	bls.n	80025f6 <ven_send+0x66>
 8002610:	4b13      	ldr	r3, [pc, #76]	@ (8002660 <ven_send+0xd0>)
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002618:	607b      	str	r3, [r7, #4]
  return tud_vendor_n_write(0, buffer, bufsize);
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	2000      	movs	r0, #0
 8002620:	f008 ff50 	bl	800b4c4 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 8002624:	2000      	movs	r0, #0
 8002626:	f008 ff71 	bl	800b50c <tud_vendor_n_write_flush>
	for (int i = 0; i < send_cnt; i++) {
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	3301      	adds	r3, #1
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	89fb      	ldrh	r3, [r7, #14]
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	429a      	cmp	r2, r3
 8002636:	dbca      	blt.n	80025ce <ven_send+0x3e>
		}
		tud_vendor_write(g_accum_buf, VENPACK_SIZE);
		tud_vendor_write_flush();
	}

	g_ven_header = g_vendor_start_address+1;
 8002638:	4b0a      	ldr	r3, [pc, #40]	@ (8002664 <ven_send+0xd4>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	3301      	adds	r3, #1
 800263e:	4a0a      	ldr	r2, [pc, #40]	@ (8002668 <ven_send+0xd8>)
 8002640:	6013      	str	r3, [r2, #0]
//	vendor_info_update(0);
}
 8002642:	bf00      	nop
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	08014514 	.word	0x08014514
 8002650:	2000184c 	.word	0x2000184c
 8002654:	2000164c 	.word	0x2000164c
 8002658:	08014538 	.word	0x08014538
 800265c:	08014550 	.word	0x08014550
 8002660:	20001444 	.word	0x20001444
 8002664:	200013f8 	.word	0x200013f8
 8002668:	20001648 	.word	0x20001648

0800266c <Reset_Handler>:
 800266c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026a4 <LoopFillZerobss+0xe>
 8002670:	f7ff fdfa 	bl	8002268 <SystemInit>
 8002674:	480c      	ldr	r0, [pc, #48]	@ (80026a8 <LoopFillZerobss+0x12>)
 8002676:	490d      	ldr	r1, [pc, #52]	@ (80026ac <LoopFillZerobss+0x16>)
 8002678:	4a0d      	ldr	r2, [pc, #52]	@ (80026b0 <LoopFillZerobss+0x1a>)
 800267a:	2300      	movs	r3, #0
 800267c:	e002      	b.n	8002684 <LoopCopyDataInit>

0800267e <CopyDataInit>:
 800267e:	58d4      	ldr	r4, [r2, r3]
 8002680:	50c4      	str	r4, [r0, r3]
 8002682:	3304      	adds	r3, #4

08002684 <LoopCopyDataInit>:
 8002684:	18c4      	adds	r4, r0, r3
 8002686:	428c      	cmp	r4, r1
 8002688:	d3f9      	bcc.n	800267e <CopyDataInit>
 800268a:	4a0a      	ldr	r2, [pc, #40]	@ (80026b4 <LoopFillZerobss+0x1e>)
 800268c:	4c0a      	ldr	r4, [pc, #40]	@ (80026b8 <LoopFillZerobss+0x22>)
 800268e:	2300      	movs	r3, #0
 8002690:	e001      	b.n	8002696 <LoopFillZerobss>

08002692 <FillZerobss>:
 8002692:	6013      	str	r3, [r2, #0]
 8002694:	3204      	adds	r2, #4

08002696 <LoopFillZerobss>:
 8002696:	42a2      	cmp	r2, r4
 8002698:	d3fb      	bcc.n	8002692 <FillZerobss>
 800269a:	f00f ff8d 	bl	80125b8 <__libc_init_array>
 800269e:	f7fe fdab 	bl	80011f8 <main>
 80026a2:	4770      	bx	lr
 80026a4:	20020000 	.word	0x20020000
 80026a8:	20000000 	.word	0x20000000
 80026ac:	20000210 	.word	0x20000210
 80026b0:	08014afc 	.word	0x08014afc
 80026b4:	20000210 	.word	0x20000210
 80026b8:	20009f20 	.word	0x20009f20

080026bc <ADC_IRQHandler>:
 80026bc:	e7fe      	b.n	80026bc <ADC_IRQHandler>
	...

080026c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002700 <HAL_Init+0x40>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002700 <HAL_Init+0x40>)
 80026ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80026ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <HAL_Init+0x40>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a0a      	ldr	r2, [pc, #40]	@ (8002700 <HAL_Init+0x40>)
 80026d6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026dc:	4b08      	ldr	r3, [pc, #32]	@ (8002700 <HAL_Init+0x40>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a07      	ldr	r2, [pc, #28]	@ (8002700 <HAL_Init+0x40>)
 80026e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026e8:	2003      	movs	r0, #3
 80026ea:	f000 f94f 	bl	800298c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ee:	2000      	movs	r0, #0
 80026f0:	f000 f808 	bl	8002704 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026f4:	f7ff fa04 	bl	8001b00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	40023c00 	.word	0x40023c00

08002704 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b082      	sub	sp, #8
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800270c:	4b12      	ldr	r3, [pc, #72]	@ (8002758 <HAL_InitTick+0x54>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b12      	ldr	r3, [pc, #72]	@ (800275c <HAL_InitTick+0x58>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	4619      	mov	r1, r3
 8002716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800271a:	fbb3 f3f1 	udiv	r3, r3, r1
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	4618      	mov	r0, r3
 8002724:	f000 f967 	bl	80029f6 <HAL_SYSTICK_Config>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e00e      	b.n	8002750 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2b0f      	cmp	r3, #15
 8002736:	d80a      	bhi.n	800274e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002738:	2200      	movs	r2, #0
 800273a:	6879      	ldr	r1, [r7, #4]
 800273c:	f04f 30ff 	mov.w	r0, #4294967295
 8002740:	f000 f92f 	bl	80029a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002744:	4a06      	ldr	r2, [pc, #24]	@ (8002760 <HAL_InitTick+0x5c>)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
 800274c:	e000      	b.n	8002750 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000010 	.word	0x20000010
 800275c:	20000028 	.word	0x20000028
 8002760:	20000024 	.word	0x20000024

08002764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002768:	4b06      	ldr	r3, [pc, #24]	@ (8002784 <HAL_IncTick+0x20>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	461a      	mov	r2, r3
 800276e:	4b06      	ldr	r3, [pc, #24]	@ (8002788 <HAL_IncTick+0x24>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4413      	add	r3, r2
 8002774:	4a04      	ldr	r2, [pc, #16]	@ (8002788 <HAL_IncTick+0x24>)
 8002776:	6013      	str	r3, [r2, #0]
}
 8002778:	bf00      	nop
 800277a:	46bd      	mov	sp, r7
 800277c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	20000028 	.word	0x20000028
 8002788:	20001850 	.word	0x20001850

0800278c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  return uwTick;
 8002790:	4b03      	ldr	r3, [pc, #12]	@ (80027a0 <HAL_GetTick+0x14>)
 8002792:	681b      	ldr	r3, [r3, #0]
}
 8002794:	4618      	mov	r0, r3
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	20001850 	.word	0x20001850

080027a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027ac:	f7ff ffee 	bl	800278c <HAL_GetTick>
 80027b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027bc:	d005      	beq.n	80027ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027be:	4b0a      	ldr	r3, [pc, #40]	@ (80027e8 <HAL_Delay+0x44>)
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	461a      	mov	r2, r3
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	4413      	add	r3, r2
 80027c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027ca:	bf00      	nop
 80027cc:	f7ff ffde 	bl	800278c <HAL_GetTick>
 80027d0:	4602      	mov	r2, r0
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	429a      	cmp	r2, r3
 80027da:	d8f7      	bhi.n	80027cc <HAL_Delay+0x28>
  {
  }
}
 80027dc:	bf00      	nop
 80027de:	bf00      	nop
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20000028 	.word	0x20000028

080027ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b085      	sub	sp, #20
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002830 <__NVIC_SetPriorityGrouping+0x44>)
 80027fe:	68db      	ldr	r3, [r3, #12]
 8002800:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002802:	68ba      	ldr	r2, [r7, #8]
 8002804:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002808:	4013      	ands	r3, r2
 800280a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002814:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800281c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800281e:	4a04      	ldr	r2, [pc, #16]	@ (8002830 <__NVIC_SetPriorityGrouping+0x44>)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	60d3      	str	r3, [r2, #12]
}
 8002824:	bf00      	nop
 8002826:	3714      	adds	r7, #20
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr
 8002830:	e000ed00 	.word	0xe000ed00

08002834 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002838:	4b04      	ldr	r3, [pc, #16]	@ (800284c <__NVIC_GetPriorityGrouping+0x18>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	0a1b      	lsrs	r3, r3, #8
 800283e:	f003 0307 	and.w	r3, r3, #7
}
 8002842:	4618      	mov	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr
 800284c:	e000ed00 	.word	0xe000ed00

08002850 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002850:	b480      	push	{r7}
 8002852:	b083      	sub	sp, #12
 8002854:	af00      	add	r7, sp, #0
 8002856:	4603      	mov	r3, r0
 8002858:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800285e:	2b00      	cmp	r3, #0
 8002860:	db0b      	blt.n	800287a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	f003 021f 	and.w	r2, r3, #31
 8002868:	4907      	ldr	r1, [pc, #28]	@ (8002888 <__NVIC_EnableIRQ+0x38>)
 800286a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800286e:	095b      	lsrs	r3, r3, #5
 8002870:	2001      	movs	r0, #1
 8002872:	fa00 f202 	lsl.w	r2, r0, r2
 8002876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800287a:	bf00      	nop
 800287c:	370c      	adds	r7, #12
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	e000e100 	.word	0xe000e100

0800288c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	6039      	str	r1, [r7, #0]
 8002896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289c:	2b00      	cmp	r3, #0
 800289e:	db0a      	blt.n	80028b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	490c      	ldr	r1, [pc, #48]	@ (80028d8 <__NVIC_SetPriority+0x4c>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	0112      	lsls	r2, r2, #4
 80028ac:	b2d2      	uxtb	r2, r2
 80028ae:	440b      	add	r3, r1
 80028b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b4:	e00a      	b.n	80028cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4908      	ldr	r1, [pc, #32]	@ (80028dc <__NVIC_SetPriority+0x50>)
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	3b04      	subs	r3, #4
 80028c4:	0112      	lsls	r2, r2, #4
 80028c6:	b2d2      	uxtb	r2, r2
 80028c8:	440b      	add	r3, r1
 80028ca:	761a      	strb	r2, [r3, #24]
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d6:	4770      	bx	lr
 80028d8:	e000e100 	.word	0xe000e100
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b089      	sub	sp, #36	@ 0x24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f1c3 0307 	rsb	r3, r3, #7
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	bf28      	it	cs
 80028fe:	2304      	movcs	r3, #4
 8002900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	3304      	adds	r3, #4
 8002906:	2b06      	cmp	r3, #6
 8002908:	d902      	bls.n	8002910 <NVIC_EncodePriority+0x30>
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3b03      	subs	r3, #3
 800290e:	e000      	b.n	8002912 <NVIC_EncodePriority+0x32>
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002914:	f04f 32ff 	mov.w	r2, #4294967295
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43da      	mvns	r2, r3
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	401a      	ands	r2, r3
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002928:	f04f 31ff 	mov.w	r1, #4294967295
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	43d9      	mvns	r1, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002938:	4313      	orrs	r3, r2
         );
}
 800293a:	4618      	mov	r0, r3
 800293c:	3724      	adds	r7, #36	@ 0x24
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr
	...

08002948 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	3b01      	subs	r3, #1
 8002954:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002958:	d301      	bcc.n	800295e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800295a:	2301      	movs	r3, #1
 800295c:	e00f      	b.n	800297e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800295e:	4a0a      	ldr	r2, [pc, #40]	@ (8002988 <SysTick_Config+0x40>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	3b01      	subs	r3, #1
 8002964:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002966:	210f      	movs	r1, #15
 8002968:	f04f 30ff 	mov.w	r0, #4294967295
 800296c:	f7ff ff8e 	bl	800288c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002970:	4b05      	ldr	r3, [pc, #20]	@ (8002988 <SysTick_Config+0x40>)
 8002972:	2200      	movs	r2, #0
 8002974:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002976:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <SysTick_Config+0x40>)
 8002978:	2207      	movs	r2, #7
 800297a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	e000e010 	.word	0xe000e010

0800298c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f7ff ff29 	bl	80027ec <__NVIC_SetPriorityGrouping>
}
 800299a:	bf00      	nop
 800299c:	3708      	adds	r7, #8
 800299e:	46bd      	mov	sp, r7
 80029a0:	bd80      	pop	{r7, pc}

080029a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029a2:	b580      	push	{r7, lr}
 80029a4:	b086      	sub	sp, #24
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	4603      	mov	r3, r0
 80029aa:	60b9      	str	r1, [r7, #8]
 80029ac:	607a      	str	r2, [r7, #4]
 80029ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029b0:	2300      	movs	r3, #0
 80029b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b4:	f7ff ff3e 	bl	8002834 <__NVIC_GetPriorityGrouping>
 80029b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ba:	687a      	ldr	r2, [r7, #4]
 80029bc:	68b9      	ldr	r1, [r7, #8]
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	f7ff ff8e 	bl	80028e0 <NVIC_EncodePriority>
 80029c4:	4602      	mov	r2, r0
 80029c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029ca:	4611      	mov	r1, r2
 80029cc:	4618      	mov	r0, r3
 80029ce:	f7ff ff5d 	bl	800288c <__NVIC_SetPriority>
}
 80029d2:	bf00      	nop
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b082      	sub	sp, #8
 80029de:	af00      	add	r7, sp, #0
 80029e0:	4603      	mov	r3, r0
 80029e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e8:	4618      	mov	r0, r3
 80029ea:	f7ff ff31 	bl	8002850 <__NVIC_EnableIRQ>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b082      	sub	sp, #8
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff ffa2 	bl	8002948 <SysTick_Config>
 8002a04:	4603      	mov	r3, r0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3708      	adds	r7, #8
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
	...

08002a10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b086      	sub	sp, #24
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002a1c:	f7ff feb6 	bl	800278c <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e099      	b.n	8002b60 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0201 	bic.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a4c:	e00f      	b.n	8002a6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002a4e:	f7ff fe9d 	bl	800278c <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b05      	cmp	r3, #5
 8002a5a:	d908      	bls.n	8002a6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2220      	movs	r2, #32
 8002a60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2203      	movs	r2, #3
 8002a66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e078      	b.n	8002b60 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d1e8      	bne.n	8002a4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	4b38      	ldr	r3, [pc, #224]	@ (8002b68 <HAL_DMA_Init+0x158>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685a      	ldr	r2, [r3, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002a9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002aa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ab2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	4313      	orrs	r3, r2
 8002abe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	2b04      	cmp	r3, #4
 8002ac6:	d107      	bne.n	8002ad8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	697a      	ldr	r2, [r7, #20]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	697a      	ldr	r2, [r7, #20]
 8002ade:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	f023 0307 	bic.w	r3, r3, #7
 8002aee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afe:	2b04      	cmp	r3, #4
 8002b00:	d117      	bne.n	8002b32 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d00e      	beq.n	8002b32 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002b14:	6878      	ldr	r0, [r7, #4]
 8002b16:	f000 fb0d 	bl	8003134 <DMA_CheckFifoParam>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d008      	beq.n	8002b32 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2240      	movs	r2, #64	@ 0x40
 8002b24:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2201      	movs	r2, #1
 8002b2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e016      	b.n	8002b60 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f000 fac4 	bl	80030c8 <DMA_CalcBaseAndBitshift>
 8002b40:	4603      	mov	r3, r0
 8002b42:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b48:	223f      	movs	r2, #63	@ 0x3f
 8002b4a:	409a      	lsls	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2200      	movs	r2, #0
 8002b54:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2201      	movs	r2, #1
 8002b5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002b5e:	2300      	movs	r3, #0
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3718      	adds	r7, #24
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	f010803f 	.word	0xf010803f

08002b6c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b086      	sub	sp, #24
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	60b9      	str	r1, [r7, #8]
 8002b76:	607a      	str	r2, [r7, #4]
 8002b78:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b82:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d101      	bne.n	8002b92 <HAL_DMA_Start_IT+0x26>
 8002b8e:	2302      	movs	r3, #2
 8002b90:	e040      	b.n	8002c14 <HAL_DMA_Start_IT+0xa8>
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d12f      	bne.n	8002c06 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2202      	movs	r2, #2
 8002baa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fa56 	bl	800306c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bc4:	223f      	movs	r2, #63	@ 0x3f
 8002bc6:	409a      	lsls	r2, r3
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0216 	orr.w	r2, r2, #22
 8002bda:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d007      	beq.n	8002bf4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f042 0208 	orr.w	r2, r2, #8
 8002bf2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f042 0201 	orr.w	r2, r2, #1
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	e005      	b.n	8002c12 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002c0e:	2302      	movs	r3, #2
 8002c10:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002c12:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c28:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c2a:	f7ff fdaf 	bl	800278c <HAL_GetTick>
 8002c2e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c36:	b2db      	uxtb	r3, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d008      	beq.n	8002c4e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2280      	movs	r2, #128	@ 0x80
 8002c40:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e052      	b.n	8002cf4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f022 0216 	bic.w	r2, r2, #22
 8002c5c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	695a      	ldr	r2, [r3, #20]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002c6c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d103      	bne.n	8002c7e <HAL_DMA_Abort+0x62>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d007      	beq.n	8002c8e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0208 	bic.w	r2, r2, #8
 8002c8c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 0201 	bic.w	r2, r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002c9e:	e013      	b.n	8002cc8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ca0:	f7ff fd74 	bl	800278c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b05      	cmp	r3, #5
 8002cac:	d90c      	bls.n	8002cc8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2220      	movs	r2, #32
 8002cb2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2203      	movs	r2, #3
 8002cb8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002cc4:	2303      	movs	r3, #3
 8002cc6:	e015      	b.n	8002cf4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d1e4      	bne.n	8002ca0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cda:	223f      	movs	r2, #63	@ 0x3f
 8002cdc:	409a      	lsls	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	2b02      	cmp	r3, #2
 8002d0e:	d004      	beq.n	8002d1a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2280      	movs	r2, #128	@ 0x80
 8002d14:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e00c      	b.n	8002d34 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2205      	movs	r2, #5
 8002d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681a      	ldr	r2, [r3, #0]
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f022 0201 	bic.w	r2, r2, #1
 8002d30:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b086      	sub	sp, #24
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002d4c:	4b8e      	ldr	r3, [pc, #568]	@ (8002f88 <HAL_DMA_IRQHandler+0x248>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a8e      	ldr	r2, [pc, #568]	@ (8002f8c <HAL_DMA_IRQHandler+0x24c>)
 8002d52:	fba2 2303 	umull	r2, r3, r2, r3
 8002d56:	0a9b      	lsrs	r3, r3, #10
 8002d58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d6a:	2208      	movs	r2, #8
 8002d6c:	409a      	lsls	r2, r3
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	4013      	ands	r3, r2
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d01a      	beq.n	8002dac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0304 	and.w	r3, r3, #4
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d013      	beq.n	8002dac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f022 0204 	bic.w	r2, r2, #4
 8002d92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d98:	2208      	movs	r2, #8
 8002d9a:	409a      	lsls	r2, r3
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002da4:	f043 0201 	orr.w	r2, r3, #1
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002db0:	2201      	movs	r2, #1
 8002db2:	409a      	lsls	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4013      	ands	r3, r2
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d012      	beq.n	8002de2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00b      	beq.n	8002de2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dce:	2201      	movs	r2, #1
 8002dd0:	409a      	lsls	r2, r3
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dda:	f043 0202 	orr.w	r2, r3, #2
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002de6:	2204      	movs	r2, #4
 8002de8:	409a      	lsls	r2, r3
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	4013      	ands	r3, r2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d012      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0302 	and.w	r3, r3, #2
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d00b      	beq.n	8002e18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e04:	2204      	movs	r2, #4
 8002e06:	409a      	lsls	r2, r3
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e10:	f043 0204 	orr.w	r2, r3, #4
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e1c:	2210      	movs	r2, #16
 8002e1e:	409a      	lsls	r2, r3
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d043      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d03c      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	2210      	movs	r2, #16
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d018      	beq.n	8002e82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d024      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	4798      	blx	r3
 8002e6e:	e01f      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d01b      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e7c:	6878      	ldr	r0, [r7, #4]
 8002e7e:	4798      	blx	r3
 8002e80:	e016      	b.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d107      	bne.n	8002ea0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0208 	bic.w	r2, r2, #8
 8002e9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d003      	beq.n	8002eb0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb4:	2220      	movs	r2, #32
 8002eb6:	409a      	lsls	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	f000 808f 	beq.w	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 0310 	and.w	r3, r3, #16
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	f000 8087 	beq.w	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	409a      	lsls	r2, r3
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b05      	cmp	r3, #5
 8002ee8:	d136      	bne.n	8002f58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f022 0216 	bic.w	r2, r2, #22
 8002ef8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	695a      	ldr	r2, [r3, #20]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d103      	bne.n	8002f1a <HAL_DMA_IRQHandler+0x1da>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d007      	beq.n	8002f2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f022 0208 	bic.w	r2, r2, #8
 8002f28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2e:	223f      	movs	r2, #63	@ 0x3f
 8002f30:	409a      	lsls	r2, r3
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d07e      	beq.n	800304c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	4798      	blx	r3
        }
        return;
 8002f56:	e079      	b.n	800304c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d01d      	beq.n	8002fa2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d10d      	bne.n	8002f90 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d031      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	4798      	blx	r3
 8002f84:	e02c      	b.n	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
 8002f86:	bf00      	nop
 8002f88:	20000010 	.word	0x20000010
 8002f8c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d023      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	4798      	blx	r3
 8002fa0:	e01e      	b.n	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10f      	bne.n	8002fd0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f022 0210 	bic.w	r2, r2, #16
 8002fbe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2200      	movs	r2, #0
 8002fcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d032      	beq.n	800304e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fec:	f003 0301 	and.w	r3, r3, #1
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d022      	beq.n	800303a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2205      	movs	r2, #5
 8002ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 0201 	bic.w	r2, r2, #1
 800300a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	3301      	adds	r3, #1
 8003010:	60bb      	str	r3, [r7, #8]
 8003012:	697a      	ldr	r2, [r7, #20]
 8003014:	429a      	cmp	r2, r3
 8003016:	d307      	bcc.n	8003028 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1f2      	bne.n	800300c <HAL_DMA_IRQHandler+0x2cc>
 8003026:	e000      	b.n	800302a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003028:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2201      	movs	r2, #1
 800302e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800303e:	2b00      	cmp	r3, #0
 8003040:	d005      	beq.n	800304e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003046:	6878      	ldr	r0, [r7, #4]
 8003048:	4798      	blx	r3
 800304a:	e000      	b.n	800304e <HAL_DMA_IRQHandler+0x30e>
        return;
 800304c:	bf00      	nop
    }
  }
}
 800304e:	3718      	adds	r7, #24
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}

08003054 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003060:	4618      	mov	r0, r3
 8003062:	370c      	adds	r7, #12
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr

0800306c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800306c:	b480      	push	{r7}
 800306e:	b085      	sub	sp, #20
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
 8003078:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003088:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	2b40      	cmp	r3, #64	@ 0x40
 8003098:	d108      	bne.n	80030ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	68ba      	ldr	r2, [r7, #8]
 80030a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80030aa:	e007      	b.n	80030bc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	68ba      	ldr	r2, [r7, #8]
 80030b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	60da      	str	r2, [r3, #12]
}
 80030bc:	bf00      	nop
 80030be:	3714      	adds	r7, #20
 80030c0:	46bd      	mov	sp, r7
 80030c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c6:	4770      	bx	lr

080030c8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030c8:	b480      	push	{r7}
 80030ca:	b085      	sub	sp, #20
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	3b10      	subs	r3, #16
 80030d8:	4a14      	ldr	r2, [pc, #80]	@ (800312c <DMA_CalcBaseAndBitshift+0x64>)
 80030da:	fba2 2303 	umull	r2, r3, r2, r3
 80030de:	091b      	lsrs	r3, r3, #4
 80030e0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030e2:	4a13      	ldr	r2, [pc, #76]	@ (8003130 <DMA_CalcBaseAndBitshift+0x68>)
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	4413      	add	r3, r2
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	461a      	mov	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2b03      	cmp	r3, #3
 80030f4:	d909      	bls.n	800310a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80030fe:	f023 0303 	bic.w	r3, r3, #3
 8003102:	1d1a      	adds	r2, r3, #4
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	659a      	str	r2, [r3, #88]	@ 0x58
 8003108:	e007      	b.n	800311a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003112:	f023 0303 	bic.w	r3, r3, #3
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800311e:	4618      	mov	r0, r3
 8003120:	3714      	adds	r7, #20
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	aaaaaaab 	.word	0xaaaaaaab
 8003130:	080146c0 	.word	0x080146c0

08003134 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800313c:	2300      	movs	r3, #0
 800313e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003144:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	699b      	ldr	r3, [r3, #24]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d11f      	bne.n	800318e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	2b03      	cmp	r3, #3
 8003152:	d856      	bhi.n	8003202 <DMA_CheckFifoParam+0xce>
 8003154:	a201      	add	r2, pc, #4	@ (adr r2, 800315c <DMA_CheckFifoParam+0x28>)
 8003156:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800315a:	bf00      	nop
 800315c:	0800316d 	.word	0x0800316d
 8003160:	0800317f 	.word	0x0800317f
 8003164:	0800316d 	.word	0x0800316d
 8003168:	08003203 	.word	0x08003203
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003170:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d046      	beq.n	8003206 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800317c:	e043      	b.n	8003206 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003182:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003186:	d140      	bne.n	800320a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800318c:	e03d      	b.n	800320a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	699b      	ldr	r3, [r3, #24]
 8003192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003196:	d121      	bne.n	80031dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b03      	cmp	r3, #3
 800319c:	d837      	bhi.n	800320e <DMA_CheckFifoParam+0xda>
 800319e:	a201      	add	r2, pc, #4	@ (adr r2, 80031a4 <DMA_CheckFifoParam+0x70>)
 80031a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031a4:	080031b5 	.word	0x080031b5
 80031a8:	080031bb 	.word	0x080031bb
 80031ac:	080031b5 	.word	0x080031b5
 80031b0:	080031cd 	.word	0x080031cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	73fb      	strb	r3, [r7, #15]
      break;
 80031b8:	e030      	b.n	800321c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d025      	beq.n	8003212 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031ca:	e022      	b.n	8003212 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031d4:	d11f      	bne.n	8003216 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031d6:	2301      	movs	r3, #1
 80031d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031da:	e01c      	b.n	8003216 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d903      	bls.n	80031ea <DMA_CheckFifoParam+0xb6>
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b03      	cmp	r3, #3
 80031e6:	d003      	beq.n	80031f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031e8:	e018      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	73fb      	strb	r3, [r7, #15]
      break;
 80031ee:	e015      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d00e      	beq.n	800321a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003200:	e00b      	b.n	800321a <DMA_CheckFifoParam+0xe6>
      break;
 8003202:	bf00      	nop
 8003204:	e00a      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 8003206:	bf00      	nop
 8003208:	e008      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800320a:	bf00      	nop
 800320c:	e006      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800320e:	bf00      	nop
 8003210:	e004      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 8003212:	bf00      	nop
 8003214:	e002      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;   
 8003216:	bf00      	nop
 8003218:	e000      	b.n	800321c <DMA_CheckFifoParam+0xe8>
      break;
 800321a:	bf00      	nop
    }
  } 
  
  return status; 
 800321c:	7bfb      	ldrb	r3, [r7, #15]
}
 800321e:	4618      	mov	r0, r3
 8003220:	3714      	adds	r7, #20
 8003222:	46bd      	mov	sp, r7
 8003224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop

0800322c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	@ 0x24
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800323e:	2300      	movs	r3, #0
 8003240:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003242:	2300      	movs	r3, #0
 8003244:	61fb      	str	r3, [r7, #28]
 8003246:	e159      	b.n	80034fc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003248:	2201      	movs	r2, #1
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	fa02 f303 	lsl.w	r3, r2, r3
 8003250:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	697a      	ldr	r2, [r7, #20]
 8003258:	4013      	ands	r3, r2
 800325a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800325c:	693a      	ldr	r2, [r7, #16]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	429a      	cmp	r2, r3
 8003262:	f040 8148 	bne.w	80034f6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 0303 	and.w	r3, r3, #3
 800326e:	2b01      	cmp	r3, #1
 8003270:	d005      	beq.n	800327e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800327a:	2b02      	cmp	r3, #2
 800327c:	d130      	bne.n	80032e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	005b      	lsls	r3, r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032b4:	2201      	movs	r2, #1
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	69ba      	ldr	r2, [r7, #24]
 80032c0:	4013      	ands	r3, r2
 80032c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	091b      	lsrs	r3, r3, #4
 80032ca:	f003 0201 	and.w	r2, r3, #1
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	69ba      	ldr	r2, [r7, #24]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69ba      	ldr	r2, [r7, #24]
 80032de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f003 0303 	and.w	r3, r3, #3
 80032e8:	2b03      	cmp	r3, #3
 80032ea:	d017      	beq.n	800331c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	68db      	ldr	r3, [r3, #12]
 80032f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	2203      	movs	r2, #3
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	69ba      	ldr	r2, [r7, #24]
 8003300:	4013      	ands	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	005b      	lsls	r3, r3, #1
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	69ba      	ldr	r2, [r7, #24]
 8003312:	4313      	orrs	r3, r2
 8003314:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	69ba      	ldr	r2, [r7, #24]
 800331a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800331c:	683b      	ldr	r3, [r7, #0]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	f003 0303 	and.w	r3, r3, #3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d123      	bne.n	8003370 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	08da      	lsrs	r2, r3, #3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3208      	adds	r2, #8
 8003330:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003334:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	f003 0307 	and.w	r3, r3, #7
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	220f      	movs	r2, #15
 8003340:	fa02 f303 	lsl.w	r3, r2, r3
 8003344:	43db      	mvns	r3, r3
 8003346:	69ba      	ldr	r2, [r7, #24]
 8003348:	4013      	ands	r3, r2
 800334a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	69fb      	ldr	r3, [r7, #28]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	fa02 f303 	lsl.w	r3, r2, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4313      	orrs	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	08da      	lsrs	r2, r3, #3
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3208      	adds	r2, #8
 800336a:	69b9      	ldr	r1, [r7, #24]
 800336c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	2203      	movs	r2, #3
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	69ba      	ldr	r2, [r7, #24]
 8003384:	4013      	ands	r3, r2
 8003386:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f003 0203 	and.w	r2, r3, #3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	005b      	lsls	r3, r3, #1
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	4313      	orrs	r3, r2
 800339c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69ba      	ldr	r2, [r7, #24]
 80033a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	685b      	ldr	r3, [r3, #4]
 80033a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a2 	beq.w	80034f6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	4b57      	ldr	r3, [pc, #348]	@ (8003514 <HAL_GPIO_Init+0x2e8>)
 80033b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ba:	4a56      	ldr	r2, [pc, #344]	@ (8003514 <HAL_GPIO_Init+0x2e8>)
 80033bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033c2:	4b54      	ldr	r3, [pc, #336]	@ (8003514 <HAL_GPIO_Init+0x2e8>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033ce:	4a52      	ldr	r2, [pc, #328]	@ (8003518 <HAL_GPIO_Init+0x2ec>)
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	089b      	lsrs	r3, r3, #2
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80033dc:	69fb      	ldr	r3, [r7, #28]
 80033de:	f003 0303 	and.w	r3, r3, #3
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	220f      	movs	r2, #15
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	4013      	ands	r3, r2
 80033f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a49      	ldr	r2, [pc, #292]	@ (800351c <HAL_GPIO_Init+0x2f0>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d019      	beq.n	800342e <HAL_GPIO_Init+0x202>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a48      	ldr	r2, [pc, #288]	@ (8003520 <HAL_GPIO_Init+0x2f4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d013      	beq.n	800342a <HAL_GPIO_Init+0x1fe>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a47      	ldr	r2, [pc, #284]	@ (8003524 <HAL_GPIO_Init+0x2f8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d00d      	beq.n	8003426 <HAL_GPIO_Init+0x1fa>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a46      	ldr	r2, [pc, #280]	@ (8003528 <HAL_GPIO_Init+0x2fc>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d007      	beq.n	8003422 <HAL_GPIO_Init+0x1f6>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a45      	ldr	r2, [pc, #276]	@ (800352c <HAL_GPIO_Init+0x300>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d101      	bne.n	800341e <HAL_GPIO_Init+0x1f2>
 800341a:	2304      	movs	r3, #4
 800341c:	e008      	b.n	8003430 <HAL_GPIO_Init+0x204>
 800341e:	2307      	movs	r3, #7
 8003420:	e006      	b.n	8003430 <HAL_GPIO_Init+0x204>
 8003422:	2303      	movs	r3, #3
 8003424:	e004      	b.n	8003430 <HAL_GPIO_Init+0x204>
 8003426:	2302      	movs	r3, #2
 8003428:	e002      	b.n	8003430 <HAL_GPIO_Init+0x204>
 800342a:	2301      	movs	r3, #1
 800342c:	e000      	b.n	8003430 <HAL_GPIO_Init+0x204>
 800342e:	2300      	movs	r3, #0
 8003430:	69fa      	ldr	r2, [r7, #28]
 8003432:	f002 0203 	and.w	r2, r2, #3
 8003436:	0092      	lsls	r2, r2, #2
 8003438:	4093      	lsls	r3, r2
 800343a:	69ba      	ldr	r2, [r7, #24]
 800343c:	4313      	orrs	r3, r2
 800343e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003440:	4935      	ldr	r1, [pc, #212]	@ (8003518 <HAL_GPIO_Init+0x2ec>)
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	089b      	lsrs	r3, r3, #2
 8003446:	3302      	adds	r3, #2
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800344e:	4b38      	ldr	r3, [pc, #224]	@ (8003530 <HAL_GPIO_Init+0x304>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	43db      	mvns	r3, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4013      	ands	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003466:	2b00      	cmp	r3, #0
 8003468:	d003      	beq.n	8003472 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	4313      	orrs	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003472:	4a2f      	ldr	r2, [pc, #188]	@ (8003530 <HAL_GPIO_Init+0x304>)
 8003474:	69bb      	ldr	r3, [r7, #24]
 8003476:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003478:	4b2d      	ldr	r3, [pc, #180]	@ (8003530 <HAL_GPIO_Init+0x304>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800347e:	693b      	ldr	r3, [r7, #16]
 8003480:	43db      	mvns	r3, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	4013      	ands	r3, r2
 8003486:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d003      	beq.n	800349c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	4313      	orrs	r3, r2
 800349a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800349c:	4a24      	ldr	r2, [pc, #144]	@ (8003530 <HAL_GPIO_Init+0x304>)
 800349e:	69bb      	ldr	r3, [r7, #24]
 80034a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034a2:	4b23      	ldr	r3, [pc, #140]	@ (8003530 <HAL_GPIO_Init+0x304>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	43db      	mvns	r3, r3
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4013      	ands	r3, r2
 80034b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d003      	beq.n	80034c6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034c6:	4a1a      	ldr	r2, [pc, #104]	@ (8003530 <HAL_GPIO_Init+0x304>)
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034cc:	4b18      	ldr	r3, [pc, #96]	@ (8003530 <HAL_GPIO_Init+0x304>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	43db      	mvns	r3, r3
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	4013      	ands	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d003      	beq.n	80034f0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034f0:	4a0f      	ldr	r2, [pc, #60]	@ (8003530 <HAL_GPIO_Init+0x304>)
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	3301      	adds	r3, #1
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	2b0f      	cmp	r3, #15
 8003500:	f67f aea2 	bls.w	8003248 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003504:	bf00      	nop
 8003506:	bf00      	nop
 8003508:	3724      	adds	r7, #36	@ 0x24
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	40023800 	.word	0x40023800
 8003518:	40013800 	.word	0x40013800
 800351c:	40020000 	.word	0x40020000
 8003520:	40020400 	.word	0x40020400
 8003524:	40020800 	.word	0x40020800
 8003528:	40020c00 	.word	0x40020c00
 800352c:	40021000 	.word	0x40021000
 8003530:	40013c00 	.word	0x40013c00

08003534 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	807b      	strh	r3, [r7, #2]
 8003540:	4613      	mov	r3, r2
 8003542:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003544:	787b      	ldrb	r3, [r7, #1]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d003      	beq.n	8003552 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800354a:	887a      	ldrh	r2, [r7, #2]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003550:	e003      	b.n	800355a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003552:	887b      	ldrh	r3, [r7, #2]
 8003554:	041a      	lsls	r2, r3, #16
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	619a      	str	r2, [r3, #24]
}
 800355a:	bf00      	nop
 800355c:	370c      	adds	r7, #12
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr

08003566 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003566:	b480      	push	{r7}
 8003568:	b085      	sub	sp, #20
 800356a:	af00      	add	r7, sp, #0
 800356c:	6078      	str	r0, [r7, #4]
 800356e:	460b      	mov	r3, r1
 8003570:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003578:	887a      	ldrh	r2, [r7, #2]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4013      	ands	r3, r2
 800357e:	041a      	lsls	r2, r3, #16
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	43d9      	mvns	r1, r3
 8003584:	887b      	ldrh	r3, [r7, #2]
 8003586:	400b      	ands	r3, r1
 8003588:	431a      	orrs	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	619a      	str	r2, [r3, #24]
}
 800358e:	bf00      	nop
 8003590:	3714      	adds	r7, #20
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
	...

0800359c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035a6:	4b08      	ldr	r3, [pc, #32]	@ (80035c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035a8:	695a      	ldr	r2, [r3, #20]
 80035aa:	88fb      	ldrh	r3, [r7, #6]
 80035ac:	4013      	ands	r3, r2
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d006      	beq.n	80035c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035b2:	4a05      	ldr	r2, [pc, #20]	@ (80035c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035b4:	88fb      	ldrh	r3, [r7, #6]
 80035b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80035b8:	88fb      	ldrh	r3, [r7, #6]
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7fd fce0 	bl	8000f80 <HAL_GPIO_EXTI_Callback>
  }
}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40013c00 	.word	0x40013c00

080035cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af02      	add	r7, sp, #8
 80035d2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d101      	bne.n	80035de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e101      	b.n	80037e2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d106      	bne.n	80035fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2200      	movs	r2, #0
 80035f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f7fe fcb1 	bl	8001f60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2203      	movs	r2, #3
 8003602:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800360c:	d102      	bne.n	8003614 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f004 ffb9 	bl	8008590 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6818      	ldr	r0, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	7c1a      	ldrb	r2, [r3, #16]
 8003626:	f88d 2000 	strb.w	r2, [sp]
 800362a:	3304      	adds	r3, #4
 800362c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800362e:	f004 ff4b 	bl	80084c8 <USB_CoreInit>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	d005      	beq.n	8003644 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2202      	movs	r2, #2
 800363c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e0ce      	b.n	80037e2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2100      	movs	r1, #0
 800364a:	4618      	mov	r0, r3
 800364c:	f004 ffb1 	bl	80085b2 <USB_SetCurrentMode>
 8003650:	4603      	mov	r3, r0
 8003652:	2b00      	cmp	r3, #0
 8003654:	d005      	beq.n	8003662 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2202      	movs	r2, #2
 800365a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e0bf      	b.n	80037e2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003662:	2300      	movs	r3, #0
 8003664:	73fb      	strb	r3, [r7, #15]
 8003666:	e04a      	b.n	80036fe <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003668:	7bfa      	ldrb	r2, [r7, #15]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	3315      	adds	r3, #21
 8003678:	2201      	movs	r2, #1
 800367a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800367c:	7bfa      	ldrb	r2, [r7, #15]
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	4613      	mov	r3, r2
 8003682:	00db      	lsls	r3, r3, #3
 8003684:	4413      	add	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	440b      	add	r3, r1
 800368a:	3314      	adds	r3, #20
 800368c:	7bfa      	ldrb	r2, [r7, #15]
 800368e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003690:	7bfa      	ldrb	r2, [r7, #15]
 8003692:	7bfb      	ldrb	r3, [r7, #15]
 8003694:	b298      	uxth	r0, r3
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	4613      	mov	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	4413      	add	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	332e      	adds	r3, #46	@ 0x2e
 80036a4:	4602      	mov	r2, r0
 80036a6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036a8:	7bfa      	ldrb	r2, [r7, #15]
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	4613      	mov	r3, r2
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	3318      	adds	r3, #24
 80036b8:	2200      	movs	r2, #0
 80036ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036bc:	7bfa      	ldrb	r2, [r7, #15]
 80036be:	6879      	ldr	r1, [r7, #4]
 80036c0:	4613      	mov	r3, r2
 80036c2:	00db      	lsls	r3, r3, #3
 80036c4:	4413      	add	r3, r2
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	440b      	add	r3, r1
 80036ca:	331c      	adds	r3, #28
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036d0:	7bfa      	ldrb	r2, [r7, #15]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	4413      	add	r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	3320      	adds	r3, #32
 80036e0:	2200      	movs	r2, #0
 80036e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036e4:	7bfa      	ldrb	r2, [r7, #15]
 80036e6:	6879      	ldr	r1, [r7, #4]
 80036e8:	4613      	mov	r3, r2
 80036ea:	00db      	lsls	r3, r3, #3
 80036ec:	4413      	add	r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	3324      	adds	r3, #36	@ 0x24
 80036f4:	2200      	movs	r2, #0
 80036f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f8:	7bfb      	ldrb	r3, [r7, #15]
 80036fa:	3301      	adds	r3, #1
 80036fc:	73fb      	strb	r3, [r7, #15]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	791b      	ldrb	r3, [r3, #4]
 8003702:	7bfa      	ldrb	r2, [r7, #15]
 8003704:	429a      	cmp	r2, r3
 8003706:	d3af      	bcc.n	8003668 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003708:	2300      	movs	r3, #0
 800370a:	73fb      	strb	r3, [r7, #15]
 800370c:	e044      	b.n	8003798 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800370e:	7bfa      	ldrb	r2, [r7, #15]
 8003710:	6879      	ldr	r1, [r7, #4]
 8003712:	4613      	mov	r3, r2
 8003714:	00db      	lsls	r3, r3, #3
 8003716:	4413      	add	r3, r2
 8003718:	009b      	lsls	r3, r3, #2
 800371a:	440b      	add	r3, r1
 800371c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003720:	2200      	movs	r2, #0
 8003722:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003724:	7bfa      	ldrb	r2, [r7, #15]
 8003726:	6879      	ldr	r1, [r7, #4]
 8003728:	4613      	mov	r3, r2
 800372a:	00db      	lsls	r3, r3, #3
 800372c:	4413      	add	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003736:	7bfa      	ldrb	r2, [r7, #15]
 8003738:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800373a:	7bfa      	ldrb	r2, [r7, #15]
 800373c:	6879      	ldr	r1, [r7, #4]
 800373e:	4613      	mov	r3, r2
 8003740:	00db      	lsls	r3, r3, #3
 8003742:	4413      	add	r3, r2
 8003744:	009b      	lsls	r3, r3, #2
 8003746:	440b      	add	r3, r1
 8003748:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800374c:	2200      	movs	r2, #0
 800374e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003750:	7bfa      	ldrb	r2, [r7, #15]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	00db      	lsls	r3, r3, #3
 8003758:	4413      	add	r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003762:	2200      	movs	r2, #0
 8003764:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003766:	7bfa      	ldrb	r2, [r7, #15]
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	00db      	lsls	r3, r3, #3
 800376e:	4413      	add	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	440b      	add	r3, r1
 8003774:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800377c:	7bfa      	ldrb	r2, [r7, #15]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800378e:	2200      	movs	r2, #0
 8003790:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	3301      	adds	r3, #1
 8003796:	73fb      	strb	r3, [r7, #15]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	791b      	ldrb	r3, [r3, #4]
 800379c:	7bfa      	ldrb	r2, [r7, #15]
 800379e:	429a      	cmp	r2, r3
 80037a0:	d3b5      	bcc.n	800370e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6818      	ldr	r0, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	7c1a      	ldrb	r2, [r3, #16]
 80037aa:	f88d 2000 	strb.w	r2, [sp]
 80037ae:	3304      	adds	r3, #4
 80037b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037b2:	f004 ff4b 	bl	800864c <USB_DevInit>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d005      	beq.n	80037c8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2202      	movs	r2, #2
 80037c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e00c      	b.n	80037e2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4618      	mov	r0, r3
 80037dc:	f005 f913 	bl	8008a06 <USB_DevDisconnect>

  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
	...

080037ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e267      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	2b00      	cmp	r3, #0
 8003808:	d075      	beq.n	80038f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800380a:	4b88      	ldr	r3, [pc, #544]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	f003 030c 	and.w	r3, r3, #12
 8003812:	2b04      	cmp	r3, #4
 8003814:	d00c      	beq.n	8003830 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003816:	4b85      	ldr	r3, [pc, #532]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800381e:	2b08      	cmp	r3, #8
 8003820:	d112      	bne.n	8003848 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003822:	4b82      	ldr	r3, [pc, #520]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800382a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800382e:	d10b      	bne.n	8003848 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003830:	4b7e      	ldr	r3, [pc, #504]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003838:	2b00      	cmp	r3, #0
 800383a:	d05b      	beq.n	80038f4 <HAL_RCC_OscConfig+0x108>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d157      	bne.n	80038f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e242      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003850:	d106      	bne.n	8003860 <HAL_RCC_OscConfig+0x74>
 8003852:	4b76      	ldr	r3, [pc, #472]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a75      	ldr	r2, [pc, #468]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800385c:	6013      	str	r3, [r2, #0]
 800385e:	e01d      	b.n	800389c <HAL_RCC_OscConfig+0xb0>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003868:	d10c      	bne.n	8003884 <HAL_RCC_OscConfig+0x98>
 800386a:	4b70      	ldr	r3, [pc, #448]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a6f      	ldr	r2, [pc, #444]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003870:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003874:	6013      	str	r3, [r2, #0]
 8003876:	4b6d      	ldr	r3, [pc, #436]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	4a6c      	ldr	r2, [pc, #432]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800387c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003880:	6013      	str	r3, [r2, #0]
 8003882:	e00b      	b.n	800389c <HAL_RCC_OscConfig+0xb0>
 8003884:	4b69      	ldr	r3, [pc, #420]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a68      	ldr	r2, [pc, #416]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800388a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800388e:	6013      	str	r3, [r2, #0]
 8003890:	4b66      	ldr	r3, [pc, #408]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a65      	ldr	r2, [pc, #404]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003896:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800389a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d013      	beq.n	80038cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038a4:	f7fe ff72 	bl	800278c <HAL_GetTick>
 80038a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038aa:	e008      	b.n	80038be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038ac:	f7fe ff6e 	bl	800278c <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	2b64      	cmp	r3, #100	@ 0x64
 80038b8:	d901      	bls.n	80038be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e207      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038be:	4b5b      	ldr	r3, [pc, #364]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d0f0      	beq.n	80038ac <HAL_RCC_OscConfig+0xc0>
 80038ca:	e014      	b.n	80038f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038cc:	f7fe ff5e 	bl	800278c <HAL_GetTick>
 80038d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038d2:	e008      	b.n	80038e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038d4:	f7fe ff5a 	bl	800278c <HAL_GetTick>
 80038d8:	4602      	mov	r2, r0
 80038da:	693b      	ldr	r3, [r7, #16]
 80038dc:	1ad3      	subs	r3, r2, r3
 80038de:	2b64      	cmp	r3, #100	@ 0x64
 80038e0:	d901      	bls.n	80038e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038e2:	2303      	movs	r3, #3
 80038e4:	e1f3      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e6:	4b51      	ldr	r3, [pc, #324]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f0      	bne.n	80038d4 <HAL_RCC_OscConfig+0xe8>
 80038f2:	e000      	b.n	80038f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d063      	beq.n	80039ca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003902:	4b4a      	ldr	r3, [pc, #296]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f003 030c 	and.w	r3, r3, #12
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00b      	beq.n	8003926 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800390e:	4b47      	ldr	r3, [pc, #284]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003916:	2b08      	cmp	r3, #8
 8003918:	d11c      	bne.n	8003954 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800391a:	4b44      	ldr	r3, [pc, #272]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d116      	bne.n	8003954 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003926:	4b41      	ldr	r3, [pc, #260]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0302 	and.w	r3, r3, #2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d005      	beq.n	800393e <HAL_RCC_OscConfig+0x152>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	2b01      	cmp	r3, #1
 8003938:	d001      	beq.n	800393e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e1c7      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	691b      	ldr	r3, [r3, #16]
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	4937      	ldr	r1, [pc, #220]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800394e:	4313      	orrs	r3, r2
 8003950:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003952:	e03a      	b.n	80039ca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	68db      	ldr	r3, [r3, #12]
 8003958:	2b00      	cmp	r3, #0
 800395a:	d020      	beq.n	800399e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800395c:	4b34      	ldr	r3, [pc, #208]	@ (8003a30 <HAL_RCC_OscConfig+0x244>)
 800395e:	2201      	movs	r2, #1
 8003960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003962:	f7fe ff13 	bl	800278c <HAL_GetTick>
 8003966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003968:	e008      	b.n	800397c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800396a:	f7fe ff0f 	bl	800278c <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	693b      	ldr	r3, [r7, #16]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d901      	bls.n	800397c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003978:	2303      	movs	r3, #3
 800397a:	e1a8      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800397c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0302 	and.w	r3, r3, #2
 8003984:	2b00      	cmp	r3, #0
 8003986:	d0f0      	beq.n	800396a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003988:	4b28      	ldr	r3, [pc, #160]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	00db      	lsls	r3, r3, #3
 8003996:	4925      	ldr	r1, [pc, #148]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003998:	4313      	orrs	r3, r2
 800399a:	600b      	str	r3, [r1, #0]
 800399c:	e015      	b.n	80039ca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800399e:	4b24      	ldr	r3, [pc, #144]	@ (8003a30 <HAL_RCC_OscConfig+0x244>)
 80039a0:	2200      	movs	r2, #0
 80039a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039a4:	f7fe fef2 	bl	800278c <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ac:	f7fe feee 	bl	800278c <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b02      	cmp	r3, #2
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e187      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039be:	4b1b      	ldr	r3, [pc, #108]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d1f0      	bne.n	80039ac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d036      	beq.n	8003a44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d016      	beq.n	8003a0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039de:	4b15      	ldr	r3, [pc, #84]	@ (8003a34 <HAL_RCC_OscConfig+0x248>)
 80039e0:	2201      	movs	r2, #1
 80039e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039e4:	f7fe fed2 	bl	800278c <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039ec:	f7fe fece 	bl	800278c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e167      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039fe:	4b0b      	ldr	r3, [pc, #44]	@ (8003a2c <HAL_RCC_OscConfig+0x240>)
 8003a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0f0      	beq.n	80039ec <HAL_RCC_OscConfig+0x200>
 8003a0a:	e01b      	b.n	8003a44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a0c:	4b09      	ldr	r3, [pc, #36]	@ (8003a34 <HAL_RCC_OscConfig+0x248>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a12:	f7fe febb 	bl	800278c <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a18:	e00e      	b.n	8003a38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a1a:	f7fe feb7 	bl	800278c <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d907      	bls.n	8003a38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e150      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	42470000 	.word	0x42470000
 8003a34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a38:	4b88      	ldr	r3, [pc, #544]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003a3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a3c:	f003 0302 	and.w	r3, r3, #2
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d1ea      	bne.n	8003a1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0304 	and.w	r3, r3, #4
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f000 8097 	beq.w	8003b80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a52:	2300      	movs	r3, #0
 8003a54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a56:	4b81      	ldr	r3, [pc, #516]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d10f      	bne.n	8003a82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a62:	2300      	movs	r3, #0
 8003a64:	60bb      	str	r3, [r7, #8]
 8003a66:	4b7d      	ldr	r3, [pc, #500]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003a6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a72:	4b7a      	ldr	r3, [pc, #488]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a7a:	60bb      	str	r3, [r7, #8]
 8003a7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a82:	4b77      	ldr	r3, [pc, #476]	@ (8003c60 <HAL_RCC_OscConfig+0x474>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d118      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a8e:	4b74      	ldr	r3, [pc, #464]	@ (8003c60 <HAL_RCC_OscConfig+0x474>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a73      	ldr	r2, [pc, #460]	@ (8003c60 <HAL_RCC_OscConfig+0x474>)
 8003a94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a9a:	f7fe fe77 	bl	800278c <HAL_GetTick>
 8003a9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa0:	e008      	b.n	8003ab4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003aa2:	f7fe fe73 	bl	800278c <HAL_GetTick>
 8003aa6:	4602      	mov	r2, r0
 8003aa8:	693b      	ldr	r3, [r7, #16]
 8003aaa:	1ad3      	subs	r3, r2, r3
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d901      	bls.n	8003ab4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	e10c      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab4:	4b6a      	ldr	r3, [pc, #424]	@ (8003c60 <HAL_RCC_OscConfig+0x474>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d0f0      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCC_OscConfig+0x2ea>
 8003ac8:	4b64      	ldr	r3, [pc, #400]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003acc:	4a63      	ldr	r2, [pc, #396]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003ace:	f043 0301 	orr.w	r3, r3, #1
 8003ad2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ad4:	e01c      	b.n	8003b10 <HAL_RCC_OscConfig+0x324>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2b05      	cmp	r3, #5
 8003adc:	d10c      	bne.n	8003af8 <HAL_RCC_OscConfig+0x30c>
 8003ade:	4b5f      	ldr	r3, [pc, #380]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003ae0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ae2:	4a5e      	ldr	r2, [pc, #376]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003ae4:	f043 0304 	orr.w	r3, r3, #4
 8003ae8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003aea:	4b5c      	ldr	r3, [pc, #368]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aee:	4a5b      	ldr	r2, [pc, #364]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003af0:	f043 0301 	orr.w	r3, r3, #1
 8003af4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003af6:	e00b      	b.n	8003b10 <HAL_RCC_OscConfig+0x324>
 8003af8:	4b58      	ldr	r3, [pc, #352]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afc:	4a57      	ldr	r2, [pc, #348]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003afe:	f023 0301 	bic.w	r3, r3, #1
 8003b02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b04:	4b55      	ldr	r3, [pc, #340]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b08:	4a54      	ldr	r2, [pc, #336]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b0a:	f023 0304 	bic.w	r3, r3, #4
 8003b0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d015      	beq.n	8003b44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b18:	f7fe fe38 	bl	800278c <HAL_GetTick>
 8003b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b1e:	e00a      	b.n	8003b36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b20:	f7fe fe34 	bl	800278c <HAL_GetTick>
 8003b24:	4602      	mov	r2, r0
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	1ad3      	subs	r3, r2, r3
 8003b2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2e:	4293      	cmp	r3, r2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e0cb      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b36:	4b49      	ldr	r3, [pc, #292]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0ee      	beq.n	8003b20 <HAL_RCC_OscConfig+0x334>
 8003b42:	e014      	b.n	8003b6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b44:	f7fe fe22 	bl	800278c <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b4a:	e00a      	b.n	8003b62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4c:	f7fe fe1e 	bl	800278c <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d901      	bls.n	8003b62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e0b5      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b62:	4b3e      	ldr	r3, [pc, #248]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1ee      	bne.n	8003b4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b6e:	7dfb      	ldrb	r3, [r7, #23]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d105      	bne.n	8003b80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b74:	4b39      	ldr	r3, [pc, #228]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b78:	4a38      	ldr	r2, [pc, #224]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	f000 80a1 	beq.w	8003ccc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b8a:	4b34      	ldr	r3, [pc, #208]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f003 030c 	and.w	r3, r3, #12
 8003b92:	2b08      	cmp	r3, #8
 8003b94:	d05c      	beq.n	8003c50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d141      	bne.n	8003c22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b9e:	4b31      	ldr	r3, [pc, #196]	@ (8003c64 <HAL_RCC_OscConfig+0x478>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ba4:	f7fe fdf2 	bl	800278c <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003baa:	e008      	b.n	8003bbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bac:	f7fe fdee 	bl	800278c <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d901      	bls.n	8003bbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e087      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bbe:	4b27      	ldr	r3, [pc, #156]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d1f0      	bne.n	8003bac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69da      	ldr	r2, [r3, #28]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a1b      	ldr	r3, [r3, #32]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd8:	019b      	lsls	r3, r3, #6
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be0:	085b      	lsrs	r3, r3, #1
 8003be2:	3b01      	subs	r3, #1
 8003be4:	041b      	lsls	r3, r3, #16
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bec:	061b      	lsls	r3, r3, #24
 8003bee:	491b      	ldr	r1, [pc, #108]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8003c64 <HAL_RCC_OscConfig+0x478>)
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bfa:	f7fe fdc7 	bl	800278c <HAL_GetTick>
 8003bfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c00:	e008      	b.n	8003c14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c02:	f7fe fdc3 	bl	800278c <HAL_GetTick>
 8003c06:	4602      	mov	r2, r0
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	1ad3      	subs	r3, r2, r3
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d901      	bls.n	8003c14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c10:	2303      	movs	r3, #3
 8003c12:	e05c      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c14:	4b11      	ldr	r3, [pc, #68]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0f0      	beq.n	8003c02 <HAL_RCC_OscConfig+0x416>
 8003c20:	e054      	b.n	8003ccc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c22:	4b10      	ldr	r3, [pc, #64]	@ (8003c64 <HAL_RCC_OscConfig+0x478>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c28:	f7fe fdb0 	bl	800278c <HAL_GetTick>
 8003c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c2e:	e008      	b.n	8003c42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c30:	f7fe fdac 	bl	800278c <HAL_GetTick>
 8003c34:	4602      	mov	r2, r0
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d901      	bls.n	8003c42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c3e:	2303      	movs	r3, #3
 8003c40:	e045      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c42:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <HAL_RCC_OscConfig+0x470>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f0      	bne.n	8003c30 <HAL_RCC_OscConfig+0x444>
 8003c4e:	e03d      	b.n	8003ccc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d107      	bne.n	8003c68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e038      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
 8003c5c:	40023800 	.word	0x40023800
 8003c60:	40007000 	.word	0x40007000
 8003c64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	@ (8003cd8 <HAL_RCC_OscConfig+0x4ec>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	699b      	ldr	r3, [r3, #24]
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	d028      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d121      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d11a      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003c98:	4013      	ands	r3, r2
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003c9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d111      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cae:	085b      	lsrs	r3, r3, #1
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d107      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d001      	beq.n	8003ccc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	3718      	adds	r7, #24
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	40023800 	.word	0x40023800

08003cdc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d101      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0cc      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cf0:	4b68      	ldr	r3, [pc, #416]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 0307 	and.w	r3, r3, #7
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d90c      	bls.n	8003d18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfe:	4b65      	ldr	r3, [pc, #404]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003d00:	683a      	ldr	r2, [r7, #0]
 8003d02:	b2d2      	uxtb	r2, r2
 8003d04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d06:	4b63      	ldr	r3, [pc, #396]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f003 0307 	and.w	r3, r3, #7
 8003d0e:	683a      	ldr	r2, [r7, #0]
 8003d10:	429a      	cmp	r2, r3
 8003d12:	d001      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e0b8      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d020      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d005      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d30:	4b59      	ldr	r3, [pc, #356]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	4a58      	ldr	r2, [pc, #352]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d005      	beq.n	8003d54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d48:	4b53      	ldr	r3, [pc, #332]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	4a52      	ldr	r2, [pc, #328]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d54:	4b50      	ldr	r3, [pc, #320]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	494d      	ldr	r1, [pc, #308]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d044      	beq.n	8003dfc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d107      	bne.n	8003d8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d7a:	4b47      	ldr	r3, [pc, #284]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d119      	bne.n	8003dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e07f      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d003      	beq.n	8003d9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d107      	bne.n	8003daa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d109      	bne.n	8003dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e06f      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003daa:	4b3b      	ldr	r3, [pc, #236]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e067      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dba:	4b37      	ldr	r3, [pc, #220]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f023 0203 	bic.w	r2, r3, #3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	4934      	ldr	r1, [pc, #208]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003dcc:	f7fe fcde 	bl	800278c <HAL_GetTick>
 8003dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dd4:	f7fe fcda 	bl	800278c <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e04f      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dea:	4b2b      	ldr	r3, [pc, #172]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	f003 020c 	and.w	r2, r3, #12
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d1eb      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dfc:	4b25      	ldr	r3, [pc, #148]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0307 	and.w	r3, r3, #7
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d20c      	bcs.n	8003e24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e0a:	4b22      	ldr	r3, [pc, #136]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e12:	4b20      	ldr	r3, [pc, #128]	@ (8003e94 <HAL_RCC_ClockConfig+0x1b8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d001      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e032      	b.n	8003e8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e30:	4b19      	ldr	r3, [pc, #100]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	4916      	ldr	r1, [pc, #88]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0308 	and.w	r3, r3, #8
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d009      	beq.n	8003e62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e4e:	4b12      	ldr	r3, [pc, #72]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	691b      	ldr	r3, [r3, #16]
 8003e5a:	00db      	lsls	r3, r3, #3
 8003e5c:	490e      	ldr	r1, [pc, #56]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e62:	f000 f821 	bl	8003ea8 <HAL_RCC_GetSysClockFreq>
 8003e66:	4602      	mov	r2, r0
 8003e68:	4b0b      	ldr	r3, [pc, #44]	@ (8003e98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	091b      	lsrs	r3, r3, #4
 8003e6e:	f003 030f 	and.w	r3, r3, #15
 8003e72:	490a      	ldr	r1, [pc, #40]	@ (8003e9c <HAL_RCC_ClockConfig+0x1c0>)
 8003e74:	5ccb      	ldrb	r3, [r1, r3]
 8003e76:	fa22 f303 	lsr.w	r3, r2, r3
 8003e7a:	4a09      	ldr	r2, [pc, #36]	@ (8003ea0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe fc3e 	bl	8002704 <HAL_InitTick>

  return HAL_OK;
 8003e88:	2300      	movs	r3, #0
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3710      	adds	r7, #16
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	40023c00 	.word	0x40023c00
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	08014564 	.word	0x08014564
 8003ea0:	20000010 	.word	0x20000010
 8003ea4:	20000024 	.word	0x20000024

08003ea8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003eac:	b094      	sub	sp, #80	@ 0x50
 8003eae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ec0:	4b79      	ldr	r3, [pc, #484]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ec2:	689b      	ldr	r3, [r3, #8]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d00d      	beq.n	8003ee8 <HAL_RCC_GetSysClockFreq+0x40>
 8003ecc:	2b08      	cmp	r3, #8
 8003ece:	f200 80e1 	bhi.w	8004094 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d002      	beq.n	8003edc <HAL_RCC_GetSysClockFreq+0x34>
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d003      	beq.n	8003ee2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003eda:	e0db      	b.n	8004094 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003edc:	4b73      	ldr	r3, [pc, #460]	@ (80040ac <HAL_RCC_GetSysClockFreq+0x204>)
 8003ede:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ee0:	e0db      	b.n	800409a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ee2:	4b73      	ldr	r3, [pc, #460]	@ (80040b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003ee4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ee6:	e0d8      	b.n	800409a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ee8:	4b6f      	ldr	r3, [pc, #444]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ef0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ef2:	4b6d      	ldr	r3, [pc, #436]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d063      	beq.n	8003fc6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003efe:	4b6a      	ldr	r3, [pc, #424]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	099b      	lsrs	r3, r3, #6
 8003f04:	2200      	movs	r2, #0
 8003f06:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f08:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f10:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f12:	2300      	movs	r3, #0
 8003f14:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f16:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003f1a:	4622      	mov	r2, r4
 8003f1c:	462b      	mov	r3, r5
 8003f1e:	f04f 0000 	mov.w	r0, #0
 8003f22:	f04f 0100 	mov.w	r1, #0
 8003f26:	0159      	lsls	r1, r3, #5
 8003f28:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f2c:	0150      	lsls	r0, r2, #5
 8003f2e:	4602      	mov	r2, r0
 8003f30:	460b      	mov	r3, r1
 8003f32:	4621      	mov	r1, r4
 8003f34:	1a51      	subs	r1, r2, r1
 8003f36:	6139      	str	r1, [r7, #16]
 8003f38:	4629      	mov	r1, r5
 8003f3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003f3e:	617b      	str	r3, [r7, #20]
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f4c:	4659      	mov	r1, fp
 8003f4e:	018b      	lsls	r3, r1, #6
 8003f50:	4651      	mov	r1, sl
 8003f52:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f56:	4651      	mov	r1, sl
 8003f58:	018a      	lsls	r2, r1, #6
 8003f5a:	4651      	mov	r1, sl
 8003f5c:	ebb2 0801 	subs.w	r8, r2, r1
 8003f60:	4659      	mov	r1, fp
 8003f62:	eb63 0901 	sbc.w	r9, r3, r1
 8003f66:	f04f 0200 	mov.w	r2, #0
 8003f6a:	f04f 0300 	mov.w	r3, #0
 8003f6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f7a:	4690      	mov	r8, r2
 8003f7c:	4699      	mov	r9, r3
 8003f7e:	4623      	mov	r3, r4
 8003f80:	eb18 0303 	adds.w	r3, r8, r3
 8003f84:	60bb      	str	r3, [r7, #8]
 8003f86:	462b      	mov	r3, r5
 8003f88:	eb49 0303 	adc.w	r3, r9, r3
 8003f8c:	60fb      	str	r3, [r7, #12]
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	f04f 0300 	mov.w	r3, #0
 8003f96:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003f9a:	4629      	mov	r1, r5
 8003f9c:	024b      	lsls	r3, r1, #9
 8003f9e:	4621      	mov	r1, r4
 8003fa0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003fa4:	4621      	mov	r1, r4
 8003fa6:	024a      	lsls	r2, r1, #9
 8003fa8:	4610      	mov	r0, r2
 8003faa:	4619      	mov	r1, r3
 8003fac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fae:	2200      	movs	r2, #0
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003fb4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003fb8:	f7fc fdfe 	bl	8000bb8 <__aeabi_uldivmod>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	460b      	mov	r3, r1
 8003fc0:	4613      	mov	r3, r2
 8003fc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003fc4:	e058      	b.n	8004078 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc6:	4b38      	ldr	r3, [pc, #224]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	099b      	lsrs	r3, r3, #6
 8003fcc:	2200      	movs	r2, #0
 8003fce:	4618      	mov	r0, r3
 8003fd0:	4611      	mov	r1, r2
 8003fd2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003fd6:	623b      	str	r3, [r7, #32]
 8003fd8:	2300      	movs	r3, #0
 8003fda:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fdc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003fe0:	4642      	mov	r2, r8
 8003fe2:	464b      	mov	r3, r9
 8003fe4:	f04f 0000 	mov.w	r0, #0
 8003fe8:	f04f 0100 	mov.w	r1, #0
 8003fec:	0159      	lsls	r1, r3, #5
 8003fee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ff2:	0150      	lsls	r0, r2, #5
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	460b      	mov	r3, r1
 8003ff8:	4641      	mov	r1, r8
 8003ffa:	ebb2 0a01 	subs.w	sl, r2, r1
 8003ffe:	4649      	mov	r1, r9
 8004000:	eb63 0b01 	sbc.w	fp, r3, r1
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	f04f 0300 	mov.w	r3, #0
 800400c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004010:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004014:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004018:	ebb2 040a 	subs.w	r4, r2, sl
 800401c:	eb63 050b 	sbc.w	r5, r3, fp
 8004020:	f04f 0200 	mov.w	r2, #0
 8004024:	f04f 0300 	mov.w	r3, #0
 8004028:	00eb      	lsls	r3, r5, #3
 800402a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800402e:	00e2      	lsls	r2, r4, #3
 8004030:	4614      	mov	r4, r2
 8004032:	461d      	mov	r5, r3
 8004034:	4643      	mov	r3, r8
 8004036:	18e3      	adds	r3, r4, r3
 8004038:	603b      	str	r3, [r7, #0]
 800403a:	464b      	mov	r3, r9
 800403c:	eb45 0303 	adc.w	r3, r5, r3
 8004040:	607b      	str	r3, [r7, #4]
 8004042:	f04f 0200 	mov.w	r2, #0
 8004046:	f04f 0300 	mov.w	r3, #0
 800404a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800404e:	4629      	mov	r1, r5
 8004050:	028b      	lsls	r3, r1, #10
 8004052:	4621      	mov	r1, r4
 8004054:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004058:	4621      	mov	r1, r4
 800405a:	028a      	lsls	r2, r1, #10
 800405c:	4610      	mov	r0, r2
 800405e:	4619      	mov	r1, r3
 8004060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004062:	2200      	movs	r2, #0
 8004064:	61bb      	str	r3, [r7, #24]
 8004066:	61fa      	str	r2, [r7, #28]
 8004068:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800406c:	f7fc fda4 	bl	8000bb8 <__aeabi_uldivmod>
 8004070:	4602      	mov	r2, r0
 8004072:	460b      	mov	r3, r1
 8004074:	4613      	mov	r3, r2
 8004076:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004078:	4b0b      	ldr	r3, [pc, #44]	@ (80040a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	0c1b      	lsrs	r3, r3, #16
 800407e:	f003 0303 	and.w	r3, r3, #3
 8004082:	3301      	adds	r3, #1
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004088:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800408a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800408c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004090:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004092:	e002      	b.n	800409a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004094:	4b05      	ldr	r3, [pc, #20]	@ (80040ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004096:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004098:	bf00      	nop
    }
  }
  return sysclockfreq;
 800409a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800409c:	4618      	mov	r0, r3
 800409e:	3750      	adds	r7, #80	@ 0x50
 80040a0:	46bd      	mov	sp, r7
 80040a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040a6:	bf00      	nop
 80040a8:	40023800 	.word	0x40023800
 80040ac:	00f42400 	.word	0x00f42400
 80040b0:	007a1200 	.word	0x007a1200

080040b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040b4:	b480      	push	{r7}
 80040b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040b8:	4b03      	ldr	r3, [pc, #12]	@ (80040c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80040ba:	681b      	ldr	r3, [r3, #0]
}
 80040bc:	4618      	mov	r0, r3
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop
 80040c8:	20000010 	.word	0x20000010

080040cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80040d0:	f7ff fff0 	bl	80040b4 <HAL_RCC_GetHCLKFreq>
 80040d4:	4602      	mov	r2, r0
 80040d6:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	0a9b      	lsrs	r3, r3, #10
 80040dc:	f003 0307 	and.w	r3, r3, #7
 80040e0:	4903      	ldr	r1, [pc, #12]	@ (80040f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80040e2:	5ccb      	ldrb	r3, [r1, r3]
 80040e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040e8:	4618      	mov	r0, r3
 80040ea:	bd80      	pop	{r7, pc}
 80040ec:	40023800 	.word	0x40023800
 80040f0:	08014574 	.word	0x08014574

080040f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80040f8:	f7ff ffdc 	bl	80040b4 <HAL_RCC_GetHCLKFreq>
 80040fc:	4602      	mov	r2, r0
 80040fe:	4b05      	ldr	r3, [pc, #20]	@ (8004114 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	0b5b      	lsrs	r3, r3, #13
 8004104:	f003 0307 	and.w	r3, r3, #7
 8004108:	4903      	ldr	r1, [pc, #12]	@ (8004118 <HAL_RCC_GetPCLK2Freq+0x24>)
 800410a:	5ccb      	ldrb	r3, [r1, r3]
 800410c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004110:	4618      	mov	r0, r3
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800
 8004118:	08014574 	.word	0x08014574

0800411c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d101      	bne.n	800412e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e022      	b.n	8004174 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b00      	cmp	r3, #0
 8004138:	d105      	bne.n	8004146 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f7fd fd05 	bl	8001b50 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2203      	movs	r2, #3
 800414a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 f814 	bl	800417c <HAL_SD_InitCard>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d001      	beq.n	800415e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e00a      	b.n	8004174 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004172:	2300      	movs	r3, #0
}
 8004174:	4618      	mov	r0, r3
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800417c:	b5b0      	push	{r4, r5, r7, lr}
 800417e:	b08e      	sub	sp, #56	@ 0x38
 8004180:	af04      	add	r7, sp, #16
 8004182:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004184:	2300      	movs	r3, #0
 8004186:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004188:	2300      	movs	r3, #0
 800418a:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800418c:	2300      	movs	r3, #0
 800418e:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004190:	2300      	movs	r3, #0
 8004192:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004194:	2300      	movs	r3, #0
 8004196:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004198:	2376      	movs	r3, #118	@ 0x76
 800419a:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681d      	ldr	r5, [r3, #0]
 80041a0:	466c      	mov	r4, sp
 80041a2:	f107 0318 	add.w	r3, r7, #24
 80041a6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80041aa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80041ae:	f107 030c 	add.w	r3, r7, #12
 80041b2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80041b4:	4628      	mov	r0, r5
 80041b6:	f003 fc13 	bl	80079e0 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80041ba:	4b2a      	ldr	r3, [pc, #168]	@ (8004264 <HAL_SD_InitCard+0xe8>)
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f003 fc54 	bl	8007a72 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80041ca:	4b26      	ldr	r3, [pc, #152]	@ (8004264 <HAL_SD_InitCard+0xe8>)
 80041cc:	2201      	movs	r2, #1
 80041ce:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80041d0:	2002      	movs	r0, #2
 80041d2:	f7fe fae7 	bl	80027a4 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f001 f806 	bl	80051e8 <SD_PowerON>
 80041dc:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80041de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d00b      	beq.n	80041fc <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2201      	movs	r2, #1
 80041e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f2:	431a      	orrs	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e02e      	b.n	800425a <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 ff25 	bl	800504c <SD_InitCard>
 8004202:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00b      	beq.n	8004222 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004218:	431a      	orrs	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e01b      	b.n	800425a <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800422a:	4618      	mov	r0, r3
 800422c:	f003 fcb3 	bl	8007b96 <SDMMC_CmdBlockLength>
 8004230:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004234:	2b00      	cmp	r3, #0
 8004236:	d00f      	beq.n	8004258 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a0a      	ldr	r2, [pc, #40]	@ (8004268 <HAL_SD_InitCard+0xec>)
 800423e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004246:	431a      	orrs	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e000      	b.n	800425a <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	3728      	adds	r7, #40	@ 0x28
 800425e:	46bd      	mov	sp, r7
 8004260:	bdb0      	pop	{r4, r5, r7, pc}
 8004262:	bf00      	nop
 8004264:	422580a0 	.word	0x422580a0
 8004268:	004005ff 	.word	0x004005ff

0800426c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08c      	sub	sp, #48	@ 0x30
 8004270:	af00      	add	r7, sp, #0
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	2b00      	cmp	r3, #0
 8004282:	d107      	bne.n	8004294 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004288:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e0c0      	b.n	8004416 <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	f040 80b9 	bne.w	8004414 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2200      	movs	r2, #0
 80042a6:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80042a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	441a      	add	r2, r3
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d907      	bls.n	80042c6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042ba:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e0a7      	b.n	8004416 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	2203      	movs	r2, #3
 80042ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2200      	movs	r2, #0
 80042d4:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	6812      	ldr	r2, [r2, #0]
 80042e0:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 80042e4:	f043 0302 	orr.w	r3, r3, #2
 80042e8:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	4a4c      	ldr	r2, [pc, #304]	@ (8004420 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80042f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f6:	4a4b      	ldr	r2, [pc, #300]	@ (8004424 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80042f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fe:	2200      	movs	r2, #0
 8004300:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004306:	2200      	movs	r2, #0
 8004308:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	689a      	ldr	r2, [r3, #8]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3380      	adds	r3, #128	@ 0x80
 8004330:	4619      	mov	r1, r3
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	025b      	lsls	r3, r3, #9
 8004338:	089b      	lsrs	r3, r3, #2
 800433a:	f7fe fc17 	bl	8002b6c <HAL_DMA_Start_IT>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d017      	beq.n	8004374 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8004352:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4a33      	ldr	r2, [pc, #204]	@ (8004428 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800435a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004360:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e050      	b.n	8004416 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004374:	4b2d      	ldr	r3, [pc, #180]	@ (800442c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004376:	2201      	movs	r2, #1
 8004378:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800437e:	2b01      	cmp	r3, #1
 8004380:	d002      	beq.n	8004388 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8004382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004384:	025b      	lsls	r3, r3, #9
 8004386:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004388:	f04f 33ff 	mov.w	r3, #4294967295
 800438c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	025b      	lsls	r3, r3, #9
 8004392:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004394:	2390      	movs	r3, #144	@ 0x90
 8004396:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004398:	2302      	movs	r3, #2
 800439a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800439c:	2300      	movs	r3, #0
 800439e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80043a0:	2301      	movs	r3, #1
 80043a2:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f107 0210 	add.w	r2, r7, #16
 80043ac:	4611      	mov	r1, r2
 80043ae:	4618      	mov	r0, r3
 80043b0:	f003 fbc5 	bl	8007b3e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d90a      	bls.n	80043d0 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2282      	movs	r2, #130	@ 0x82
 80043be:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043c6:	4618      	mov	r0, r3
 80043c8:	f003 fc29 	bl	8007c1e <SDMMC_CmdReadMultiBlock>
 80043cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80043ce:	e009      	b.n	80043e4 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2281      	movs	r2, #129	@ 0x81
 80043d4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043dc:	4618      	mov	r0, r3
 80043de:	f003 fbfc 	bl	8007bda <SDMMC_CmdReadSingleBlock>
 80043e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80043e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d012      	beq.n	8004410 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a0e      	ldr	r2, [pc, #56]	@ (8004428 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80043f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80043f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043f8:	431a      	orrs	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2201      	movs	r2, #1
 8004402:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e002      	b.n	8004416 <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8004410:	2300      	movs	r3, #0
 8004412:	e000      	b.n	8004416 <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8004414:	2302      	movs	r3, #2
  }
}
 8004416:	4618      	mov	r0, r3
 8004418:	3730      	adds	r7, #48	@ 0x30
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	08004e5b 	.word	0x08004e5b
 8004424:	08004ecd 	.word	0x08004ecd
 8004428:	004005ff 	.word	0x004005ff
 800442c:	4225858c 	.word	0x4225858c

08004430 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b08c      	sub	sp, #48	@ 0x30
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d107      	bne.n	8004458 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800444c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0c5      	b.n	80045e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b01      	cmp	r3, #1
 8004462:	f040 80be 	bne.w	80045e2 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	2200      	movs	r2, #0
 800446a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800446c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	441a      	add	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004476:	429a      	cmp	r2, r3
 8004478:	d907      	bls.n	800448a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800447e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e0ac      	b.n	80045e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2203      	movs	r2, #3
 800448e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	2200      	movs	r2, #0
 8004498:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	68fa      	ldr	r2, [r7, #12]
 80044a2:	6812      	ldr	r2, [r2, #0]
 80044a4:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 80044a8:	f043 0302 	orr.w	r3, r3, #2
 80044ac:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044b2:	4a4e      	ldr	r2, [pc, #312]	@ (80045ec <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80044b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044ba:	4a4d      	ldr	r2, [pc, #308]	@ (80045f0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80044bc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c2:	2200      	movs	r2, #0
 80044c4:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d002      	beq.n	80044d4 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80044ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d0:	025b      	lsls	r3, r3, #9
 80044d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d90a      	bls.n	80044f0 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	22a0      	movs	r2, #160	@ 0xa0
 80044de:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044e6:	4618      	mov	r0, r3
 80044e8:	f003 fbdd 	bl	8007ca6 <SDMMC_CmdWriteMultiBlock>
 80044ec:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80044ee:	e009      	b.n	8004504 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2290      	movs	r2, #144	@ 0x90
 80044f4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044fc:	4618      	mov	r0, r3
 80044fe:	f003 fbb0 	bl	8007c62 <SDMMC_CmdWriteSingleBlock>
 8004502:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004506:	2b00      	cmp	r3, #0
 8004508:	d012      	beq.n	8004530 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a39      	ldr	r2, [pc, #228]	@ (80045f4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004510:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004518:	431a      	orrs	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2201      	movs	r2, #1
 8004522:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2200      	movs	r2, #0
 800452a:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e059      	b.n	80045e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004530:	4b31      	ldr	r3, [pc, #196]	@ (80045f8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8004532:	2201      	movs	r2, #1
 8004534:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800453a:	2240      	movs	r2, #64	@ 0x40
 800453c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800454e:	689a      	ldr	r2, [r3, #8]
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800455e:	68b9      	ldr	r1, [r7, #8]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	3380      	adds	r3, #128	@ 0x80
 8004566:	461a      	mov	r2, r3
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	025b      	lsls	r3, r3, #9
 800456c:	089b      	lsrs	r3, r3, #2
 800456e:	f7fe fafd 	bl	8002b6c <HAL_DMA_Start_IT>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01c      	beq.n	80045b2 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800457e:	68fa      	ldr	r2, [r7, #12]
 8004580:	6812      	ldr	r2, [r2, #0]
 8004582:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004586:	f023 0302 	bic.w	r3, r3, #2
 800458a:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a18      	ldr	r2, [pc, #96]	@ (80045f4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004592:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004598:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2200      	movs	r2, #0
 80045ac:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e018      	b.n	80045e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80045b2:	f04f 33ff 	mov.w	r3, #4294967295
 80045b6:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	025b      	lsls	r3, r3, #9
 80045bc:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80045be:	2390      	movs	r3, #144	@ 0x90
 80045c0:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80045c2:	2300      	movs	r3, #0
 80045c4:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80045c6:	2300      	movs	r3, #0
 80045c8:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80045ca:	2301      	movs	r3, #1
 80045cc:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f107 0210 	add.w	r2, r7, #16
 80045d6:	4611      	mov	r1, r2
 80045d8:	4618      	mov	r0, r3
 80045da:	f003 fab0 	bl	8007b3e <SDIO_ConfigData>

      return HAL_OK;
 80045de:	2300      	movs	r3, #0
 80045e0:	e000      	b.n	80045e4 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80045e2:	2302      	movs	r3, #2
  }
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3730      	adds	r7, #48	@ 0x30
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	08004e31 	.word	0x08004e31
 80045f0:	08004ecd 	.word	0x08004ecd
 80045f4:	004005ff 	.word	0x004005ff
 80045f8:	4225858c 	.word	0x4225858c

080045fc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80045fc:	b580      	push	{r7, lr}
 80045fe:	b084      	sub	sp, #16
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004608:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004614:	2b00      	cmp	r3, #0
 8004616:	d008      	beq.n	800462a <HAL_SD_IRQHandler+0x2e>
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f003 0308 	and.w	r3, r3, #8
 800461e:	2b00      	cmp	r3, #0
 8004620:	d003      	beq.n	800462a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f001 f806 	bl	8005634 <SD_Read_IT>
 8004628:	e165      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004630:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004634:	2b00      	cmp	r3, #0
 8004636:	f000 808f 	beq.w	8004758 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004642:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800464a:	687a      	ldr	r2, [r7, #4]
 800464c:	6812      	ldr	r2, [r2, #0]
 800464e:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8004652:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004656:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f022 0201 	bic.w	r2, r2, #1
 8004666:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d039      	beq.n	80046e6 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d104      	bne.n	8004686 <HAL_SD_IRQHandler+0x8a>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f003 0320 	and.w	r3, r3, #32
 8004682:	2b00      	cmp	r3, #0
 8004684:	d011      	beq.n	80046aa <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4618      	mov	r0, r3
 800468c:	f003 fb2e 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004690:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d008      	beq.n	80046aa <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	431a      	orrs	r2, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f7fd f97b 	bl	80019a0 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f240 523a 	movw	r2, #1338	@ 0x53a
 80046b2:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d104      	bne.n	80046d6 <HAL_SD_IRQHandler+0xda>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f7fd f952 	bl	8001980 <HAL_SD_RxCpltCallback>
 80046dc:	e10b      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fd f93e 	bl	8001960 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80046e4:	e107      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 8102 	beq.w	80048f6 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f003 0320 	and.w	r3, r3, #32
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d011      	beq.n	8004720 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4618      	mov	r0, r3
 8004702:	f003 faf3 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004706:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d008      	beq.n	8004720 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7fd f940 	bl	80019a0 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f003 0301 	and.w	r3, r3, #1
 8004726:	2b00      	cmp	r3, #0
 8004728:	f040 80e5 	bne.w	80048f6 <HAL_SD_IRQHandler+0x2fa>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	f040 80df 	bne.w	80048f6 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0208 	bic.w	r2, r2, #8
 8004746:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004750:	6878      	ldr	r0, [r7, #4]
 8004752:	f7fd f905 	bl	8001960 <HAL_SD_TxCpltCallback>
}
 8004756:	e0ce      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800475e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d008      	beq.n	8004778 <HAL_SD_IRQHandler+0x17c>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f003 0308 	and.w	r3, r3, #8
 800476c:	2b00      	cmp	r3, #0
 800476e:	d003      	beq.n	8004778 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 ffb0 	bl	80056d6 <SD_Write_IT>
 8004776:	e0be      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800477e:	f240 233a 	movw	r3, #570	@ 0x23a
 8004782:	4013      	ands	r3, r2
 8004784:	2b00      	cmp	r3, #0
 8004786:	f000 80b6 	beq.w	80048f6 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004790:	f003 0302 	and.w	r3, r3, #2
 8004794:	2b00      	cmp	r3, #0
 8004796:	d005      	beq.n	80047a4 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800479c:	f043 0202 	orr.w	r2, r3, #2
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047aa:	f003 0308 	and.w	r3, r3, #8
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d005      	beq.n	80047be <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b6:	f043 0208 	orr.w	r2, r3, #8
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047c4:	f003 0320 	and.w	r3, r3, #32
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d005      	beq.n	80047d8 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047d0:	f043 0220 	orr.w	r2, r3, #32
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047de:	f003 0310 	and.w	r3, r3, #16
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d005      	beq.n	80047f2 <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ea:	f043 0210 	orr.w	r2, r3, #16
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d005      	beq.n	800480c <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	f043 0208 	orr.w	r2, r3, #8
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f240 723a 	movw	r2, #1850	@ 0x73a
 8004814:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6812      	ldr	r2, [r2, #0]
 8004820:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004824:	f023 0302 	bic.w	r3, r3, #2
 8004828:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4618      	mov	r0, r3
 8004830:	f003 fa5c 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004834:	4602      	mov	r2, r0
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483a:	431a      	orrs	r2, r3
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f003 0308 	and.w	r3, r3, #8
 8004846:	2b00      	cmp	r3, #0
 8004848:	d00a      	beq.n	8004860 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2201      	movs	r2, #1
 800484e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7fd f8a1 	bl	80019a0 <HAL_SD_ErrorCallback>
}
 800485e:	e04a      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004866:	2b00      	cmp	r3, #0
 8004868:	d045      	beq.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f003 0310 	and.w	r3, r3, #16
 8004870:	2b00      	cmp	r3, #0
 8004872:	d104      	bne.n	800487e <HAL_SD_IRQHandler+0x282>
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f003 0320 	and.w	r3, r3, #32
 800487a:	2b00      	cmp	r3, #0
 800487c:	d011      	beq.n	80048a2 <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	4a1f      	ldr	r2, [pc, #124]	@ (8004900 <HAL_SD_IRQHandler+0x304>)
 8004884:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800488a:	4618      	mov	r0, r3
 800488c:	f7fe fa36 	bl	8002cfc <HAL_DMA_Abort_IT>
 8004890:	4603      	mov	r3, r0
 8004892:	2b00      	cmp	r3, #0
 8004894:	d02f      	beq.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800489a:	4618      	mov	r0, r3
 800489c:	f000 fb68 	bl	8004f70 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80048a0:	e029      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	f003 0301 	and.w	r3, r3, #1
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d104      	bne.n	80048b6 <HAL_SD_IRQHandler+0x2ba>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f003 0302 	and.w	r3, r3, #2
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d011      	beq.n	80048da <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ba:	4a12      	ldr	r2, [pc, #72]	@ (8004904 <HAL_SD_IRQHandler+0x308>)
 80048bc:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fe fa1a 	bl	8002cfc <HAL_DMA_Abort_IT>
 80048c8:	4603      	mov	r3, r0
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d013      	beq.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fb83 	bl	8004fde <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80048d8:	e00d      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f80a 	bl	8004908 <HAL_SD_AbortCallback>
}
 80048f4:	e7ff      	b.n	80048f6 <HAL_SD_IRQHandler+0x2fa>
 80048f6:	bf00      	nop
 80048f8:	3710      	adds	r7, #16
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	08004f71 	.word	0x08004f71
 8004904:	08004fdf 	.word	0x08004fdf

08004908 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8004908:	b480      	push	{r7}
 800490a:	b083      	sub	sp, #12
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8004910:	bf00      	nop
 8004912:	370c      	adds	r7, #12
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
 8004924:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800492a:	0f9b      	lsrs	r3, r3, #30
 800492c:	b2da      	uxtb	r2, r3
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004936:	0e9b      	lsrs	r3, r3, #26
 8004938:	b2db      	uxtb	r3, r3
 800493a:	f003 030f 	and.w	r3, r3, #15
 800493e:	b2da      	uxtb	r2, r3
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004948:	0e1b      	lsrs	r3, r3, #24
 800494a:	b2db      	uxtb	r3, r3
 800494c:	f003 0303 	and.w	r3, r3, #3
 8004950:	b2da      	uxtb	r2, r3
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800495a:	0c1b      	lsrs	r3, r3, #16
 800495c:	b2da      	uxtb	r2, r3
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	b2da      	uxtb	r2, r3
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004972:	b2da      	uxtb	r2, r3
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800497c:	0d1b      	lsrs	r3, r3, #20
 800497e:	b29a      	uxth	r2, r3
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004988:	0c1b      	lsrs	r3, r3, #16
 800498a:	b2db      	uxtb	r3, r3
 800498c:	f003 030f 	and.w	r3, r3, #15
 8004990:	b2da      	uxtb	r2, r3
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800499a:	0bdb      	lsrs	r3, r3, #15
 800499c:	b2db      	uxtb	r3, r3
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	b2da      	uxtb	r2, r3
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049ac:	0b9b      	lsrs	r3, r3, #14
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	f003 0301 	and.w	r3, r3, #1
 80049b4:	b2da      	uxtb	r2, r3
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049be:	0b5b      	lsrs	r3, r3, #13
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049d0:	0b1b      	lsrs	r3, r3, #12
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	f003 0301 	and.w	r3, r3, #1
 80049d8:	b2da      	uxtb	r2, r3
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	2200      	movs	r2, #0
 80049e2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d163      	bne.n	8004ab4 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049f0:	009a      	lsls	r2, r3, #2
 80049f2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80049f6:	4013      	ands	r3, r2
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80049fc:	0f92      	lsrs	r2, r2, #30
 80049fe:	431a      	orrs	r2, r3
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a08:	0edb      	lsrs	r3, r3, #27
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a1a:	0e1b      	lsrs	r3, r3, #24
 8004a1c:	b2db      	uxtb	r3, r3
 8004a1e:	f003 0307 	and.w	r3, r3, #7
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a2c:	0d5b      	lsrs	r3, r3, #21
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a3e:	0c9b      	lsrs	r3, r3, #18
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	f003 0307 	and.w	r3, r3, #7
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a50:	0bdb      	lsrs	r3, r3, #15
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	f003 0307 	and.w	r3, r3, #7
 8004a58:	b2da      	uxtb	r2, r3
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	691b      	ldr	r3, [r3, #16]
 8004a62:	1c5a      	adds	r2, r3, #1
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	7e1b      	ldrb	r3, [r3, #24]
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	f003 0307 	and.w	r3, r3, #7
 8004a72:	3302      	adds	r3, #2
 8004a74:	2201      	movs	r2, #1
 8004a76:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7a:	687a      	ldr	r2, [r7, #4]
 8004a7c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004a7e:	fb03 f202 	mul.w	r2, r3, r2
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	7a1b      	ldrb	r3, [r3, #8]
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	f003 030f 	and.w	r3, r3, #15
 8004a90:	2201      	movs	r2, #1
 8004a92:	409a      	lsls	r2, r3
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004aa0:	0a52      	lsrs	r2, r2, #9
 8004aa2:	fb03 f202 	mul.w	r2, r3, r2
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ab0:	661a      	str	r2, [r3, #96]	@ 0x60
 8004ab2:	e031      	b.n	8004b18 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab8:	2b01      	cmp	r3, #1
 8004aba:	d11d      	bne.n	8004af8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac0:	041b      	lsls	r3, r3, #16
 8004ac2:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aca:	0c1b      	lsrs	r3, r3, #16
 8004acc:	431a      	orrs	r2, r3
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	029a      	lsls	r2, r3, #10
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aec:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	661a      	str	r2, [r3, #96]	@ 0x60
 8004af6:	e00f      	b.n	8004b18 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a58      	ldr	r2, [pc, #352]	@ (8004c60 <HAL_SD_GetCardCSD+0x344>)
 8004afe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	e09d      	b.n	8004c54 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b1c:	0b9b      	lsrs	r3, r3, #14
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	b2da      	uxtb	r2, r3
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b2e:	09db      	lsrs	r3, r3, #7
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b36:	b2da      	uxtb	r2, r3
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b46:	b2da      	uxtb	r2, r3
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b50:	0fdb      	lsrs	r3, r3, #31
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b5c:	0f5b      	lsrs	r3, r3, #29
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	f003 0303 	and.w	r3, r3, #3
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6e:	0e9b      	lsrs	r3, r3, #26
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	b2da      	uxtb	r2, r3
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b80:	0d9b      	lsrs	r3, r3, #22
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	b2da      	uxtb	r2, r3
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b92:	0d5b      	lsrs	r3, r3, #21
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	f003 0301 	and.w	r3, r3, #1
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bae:	0c1b      	lsrs	r3, r3, #16
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc2:	0bdb      	lsrs	r3, r3, #15
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	b2da      	uxtb	r2, r3
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bd6:	0b9b      	lsrs	r3, r3, #14
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	f003 0301 	and.w	r3, r3, #1
 8004bde:	b2da      	uxtb	r2, r3
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bea:	0b5b      	lsrs	r3, r3, #13
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bfe:	0b1b      	lsrs	r3, r3, #12
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	f003 0301 	and.w	r3, r3, #1
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c12:	0a9b      	lsrs	r3, r3, #10
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	f003 0303 	and.w	r3, r3, #3
 8004c1a:	b2da      	uxtb	r2, r3
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c26:	0a1b      	lsrs	r3, r3, #8
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c3a:	085b      	lsrs	r3, r3, #1
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004c52:	2300      	movs	r3, #0
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	370c      	adds	r7, #12
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5e:	4770      	bx	lr
 8004c60:	004005ff 	.word	0x004005ff

08004c64 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
 8004c6c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	370c      	adds	r7, #12
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cba:	4770      	bx	lr

08004cbc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8004cbc:	b5b0      	push	{r4, r5, r7, lr}
 8004cbe:	b08e      	sub	sp, #56	@ 0x38
 8004cc0:	af04      	add	r7, sp, #16
 8004cc2:	6078      	str	r0, [r7, #4]
 8004cc4:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2203      	movs	r2, #3
 8004cd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cd8:	2b03      	cmp	r3, #3
 8004cda:	d02e      	beq.n	8004d3a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ce2:	d106      	bne.n	8004cf2 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	639a      	str	r2, [r3, #56]	@ 0x38
 8004cf0:	e029      	b.n	8004d46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8004cf2:	683b      	ldr	r3, [r7, #0]
 8004cf4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004cf8:	d10a      	bne.n	8004d10 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fb2a 	bl	8005354 <SD_WideBus_Enable>
 8004d00:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d06:	6a3b      	ldr	r3, [r7, #32]
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d0e:	e01a      	b.n	8004d46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d10a      	bne.n	8004d2c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fb67 	bl	80053ea <SD_WideBus_Disable>
 8004d1c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d22:	6a3b      	ldr	r3, [r7, #32]
 8004d24:	431a      	orrs	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d2a:	e00c      	b.n	8004d46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d30:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	639a      	str	r2, [r3, #56]	@ 0x38
 8004d38:	e005      	b.n	8004d46 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d3e:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00b      	beq.n	8004d66 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	4a26      	ldr	r2, [pc, #152]	@ (8004dec <HAL_SD_ConfigWideBusOperation+0x130>)
 8004d54:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004d64:	e01f      	b.n	8004da6 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681d      	ldr	r5, [r3, #0]
 8004d8c:	466c      	mov	r4, sp
 8004d8e:	f107 0314 	add.w	r3, r7, #20
 8004d92:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004d96:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004d9a:	f107 0308 	add.w	r3, r7, #8
 8004d9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004da0:	4628      	mov	r0, r5
 8004da2:	f002 fe1d 	bl	80079e0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004dae:	4618      	mov	r0, r3
 8004db0:	f002 fef1 	bl	8007b96 <SDMMC_CmdBlockLength>
 8004db4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004db6:	6a3b      	ldr	r3, [r7, #32]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00c      	beq.n	8004dd6 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8004dec <HAL_SD_ConfigWideBusOperation+0x130>)
 8004dc2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dc8:	6a3b      	ldr	r3, [r7, #32]
 8004dca:	431a      	orrs	r2, r3
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2201      	movs	r2, #1
 8004dda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8004dde:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3728      	adds	r7, #40	@ 0x28
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bdb0      	pop	{r4, r5, r7, pc}
 8004dea:	bf00      	nop
 8004dec:	004005ff 	.word	0x004005ff

08004df0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004dfc:	f107 030c 	add.w	r3, r7, #12
 8004e00:	4619      	mov	r1, r3
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 fa7e 	bl	8005304 <SD_SendStatus>
 8004e08:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d005      	beq.n	8004e1c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	431a      	orrs	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	0a5b      	lsrs	r3, r3, #9
 8004e20:	f003 030f 	and.w	r3, r3, #15
 8004e24:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004e26:	693b      	ldr	r3, [r7, #16]
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3718      	adds	r7, #24
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3c:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e4c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004e4e:	bf00      	nop
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b084      	sub	sp, #16
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e66:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	2b82      	cmp	r3, #130	@ 0x82
 8004e6e:	d111      	bne.n	8004e94 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4618      	mov	r0, r3
 8004e76:	f002 ff39 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004e7a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d008      	beq.n	8004e94 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	431a      	orrs	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f7fc fd86 	bl	80019a0 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f022 0208 	bic.w	r2, r2, #8
 8004ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004eac:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	2200      	movs	r2, #0
 8004eba:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f7fc fd5f 	bl	8001980 <HAL_SD_RxCpltCallback>
#endif
}
 8004ec2:	bf00      	nop
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b086      	sub	sp, #24
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed8:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f7fe f8ba 	bl	8003054 <HAL_DMA_GetError>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d03e      	beq.n	8004f64 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eec:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004eee:	697b      	ldr	r3, [r7, #20]
 8004ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ef2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ef4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d002      	beq.n	8004f02 <SD_DMAError+0x36>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d12d      	bne.n	8004f5e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a19      	ldr	r2, [pc, #100]	@ (8004f6c <SD_DMAError+0xa0>)
 8004f08:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004f18:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004f26:	6978      	ldr	r0, [r7, #20]
 8004f28:	f7ff ff62 	bl	8004df0 <HAL_SD_GetCardState>
 8004f2c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2b06      	cmp	r3, #6
 8004f32:	d002      	beq.n	8004f3a <SD_DMAError+0x6e>
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	2b05      	cmp	r3, #5
 8004f38:	d10a      	bne.n	8004f50 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f002 fed4 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004f44:	4602      	mov	r2, r0
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004f58:	697b      	ldr	r3, [r7, #20]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004f5e:	6978      	ldr	r0, [r7, #20]
 8004f60:	f7fc fd1e 	bl	80019a0 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004f64:	bf00      	nop
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	004005ff 	.word	0x004005ff

08004f70 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f7c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004f86:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f7ff ff31 	bl	8004df0 <HAL_SD_GetCardState>
 8004f8e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b06      	cmp	r3, #6
 8004fa2:	d002      	beq.n	8004faa <SD_DMATxAbort+0x3a>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b05      	cmp	r3, #5
 8004fa8:	d10a      	bne.n	8004fc0 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f002 fe9c 	bl	8007cec <SDMMC_CmdStopTransfer>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fba:	431a      	orrs	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f7ff fc9d 	bl	8004908 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004fce:	e002      	b.n	8004fd6 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f7fc fce5 	bl	80019a0 <HAL_SD_ErrorCallback>
}
 8004fd6:	bf00      	nop
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b084      	sub	sp, #16
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fea:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004ff4:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f7ff fefa 	bl	8004df0 <HAL_SD_GetCardState>
 8004ffc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b06      	cmp	r3, #6
 8005010:	d002      	beq.n	8005018 <SD_DMARxAbort+0x3a>
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	2b05      	cmp	r3, #5
 8005016:	d10a      	bne.n	800502e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4618      	mov	r0, r3
 800501e:	f002 fe65 	bl	8007cec <SDMMC_CmdStopTransfer>
 8005022:	4602      	mov	r2, r0
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005028:	431a      	orrs	r2, r3
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005032:	2b00      	cmp	r3, #0
 8005034:	d103      	bne.n	800503e <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff fc66 	bl	8004908 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800503c:	e002      	b.n	8005044 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f7fc fcae 	bl	80019a0 <HAL_SD_ErrorCallback>
}
 8005044:	bf00      	nop
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800504c:	b5b0      	push	{r4, r5, r7, lr}
 800504e:	b094      	sub	sp, #80	@ 0x50
 8005050:	af04      	add	r7, sp, #16
 8005052:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8005054:	2301      	movs	r3, #1
 8005056:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4618      	mov	r0, r3
 800505e:	f002 fd16 	bl	8007a8e <SDIO_GetPowerState>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d102      	bne.n	800506e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005068:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800506c:	e0b8      	b.n	80051e0 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005072:	2b03      	cmp	r3, #3
 8005074:	d02f      	beq.n	80050d6 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4618      	mov	r0, r3
 800507c:	f002 ff40 	bl	8007f00 <SDMMC_CmdSendCID>
 8005080:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d001      	beq.n	800508c <SD_InitCard+0x40>
    {
      return errorstate;
 8005088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800508a:	e0a9      	b.n	80051e0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2100      	movs	r1, #0
 8005092:	4618      	mov	r0, r3
 8005094:	f002 fd40 	bl	8007b18 <SDIO_GetResponse>
 8005098:	4602      	mov	r2, r0
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2104      	movs	r1, #4
 80050a4:	4618      	mov	r0, r3
 80050a6:	f002 fd37 	bl	8007b18 <SDIO_GetResponse>
 80050aa:	4602      	mov	r2, r0
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2108      	movs	r1, #8
 80050b6:	4618      	mov	r0, r3
 80050b8:	f002 fd2e 	bl	8007b18 <SDIO_GetResponse>
 80050bc:	4602      	mov	r2, r0
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	210c      	movs	r1, #12
 80050c8:	4618      	mov	r0, r3
 80050ca:	f002 fd25 	bl	8007b18 <SDIO_GetResponse>
 80050ce:	4602      	mov	r2, r0
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d00d      	beq.n	80050fa <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f107 020e 	add.w	r2, r7, #14
 80050e6:	4611      	mov	r1, r2
 80050e8:	4618      	mov	r0, r3
 80050ea:	f002 ff46 	bl	8007f7a <SDMMC_CmdSetRelAdd>
 80050ee:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80050f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <SD_InitCard+0xae>
    {
      return errorstate;
 80050f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050f8:	e072      	b.n	80051e0 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050fe:	2b03      	cmp	r3, #3
 8005100:	d036      	beq.n	8005170 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8005102:	89fb      	ldrh	r3, [r7, #14]
 8005104:	461a      	mov	r2, r3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005112:	041b      	lsls	r3, r3, #16
 8005114:	4619      	mov	r1, r3
 8005116:	4610      	mov	r0, r2
 8005118:	f002 ff10 	bl	8007f3c <SDMMC_CmdSendCSD>
 800511c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800511e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005120:	2b00      	cmp	r3, #0
 8005122:	d001      	beq.n	8005128 <SD_InitCard+0xdc>
    {
      return errorstate;
 8005124:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005126:	e05b      	b.n	80051e0 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	2100      	movs	r1, #0
 800512e:	4618      	mov	r0, r3
 8005130:	f002 fcf2 	bl	8007b18 <SDIO_GetResponse>
 8005134:	4602      	mov	r2, r0
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2104      	movs	r1, #4
 8005140:	4618      	mov	r0, r3
 8005142:	f002 fce9 	bl	8007b18 <SDIO_GetResponse>
 8005146:	4602      	mov	r2, r0
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	2108      	movs	r1, #8
 8005152:	4618      	mov	r0, r3
 8005154:	f002 fce0 	bl	8007b18 <SDIO_GetResponse>
 8005158:	4602      	mov	r2, r0
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	210c      	movs	r1, #12
 8005164:	4618      	mov	r0, r3
 8005166:	f002 fcd7 	bl	8007b18 <SDIO_GetResponse>
 800516a:	4602      	mov	r2, r0
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	2104      	movs	r1, #4
 8005176:	4618      	mov	r0, r3
 8005178:	f002 fcce 	bl	8007b18 <SDIO_GetResponse>
 800517c:	4603      	mov	r3, r0
 800517e:	0d1a      	lsrs	r2, r3, #20
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005184:	f107 0310 	add.w	r3, r7, #16
 8005188:	4619      	mov	r1, r3
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7ff fbc6 	bl	800491c <HAL_SD_GetCardCSD>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005196:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800519a:	e021      	b.n	80051e0 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6819      	ldr	r1, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a4:	041b      	lsls	r3, r3, #16
 80051a6:	2200      	movs	r2, #0
 80051a8:	461c      	mov	r4, r3
 80051aa:	4615      	mov	r5, r2
 80051ac:	4622      	mov	r2, r4
 80051ae:	462b      	mov	r3, r5
 80051b0:	4608      	mov	r0, r1
 80051b2:	f002 fdbd 	bl	8007d30 <SDMMC_CmdSelDesel>
 80051b6:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80051b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d001      	beq.n	80051c2 <SD_InitCard+0x176>
  {
    return errorstate;
 80051be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051c0:	e00e      	b.n	80051e0 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681d      	ldr	r5, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	466c      	mov	r4, sp
 80051ca:	f103 0210 	add.w	r2, r3, #16
 80051ce:	ca07      	ldmia	r2, {r0, r1, r2}
 80051d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80051d4:	3304      	adds	r3, #4
 80051d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051d8:	4628      	mov	r0, r5
 80051da:	f002 fc01 	bl	80079e0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3740      	adds	r7, #64	@ 0x40
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bdb0      	pop	{r4, r5, r7, pc}

080051e8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b086      	sub	sp, #24
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80051f0:	2300      	movs	r3, #0
 80051f2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80051f4:	2300      	movs	r3, #0
 80051f6:	617b      	str	r3, [r7, #20]
 80051f8:	2300      	movs	r3, #0
 80051fa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4618      	mov	r0, r3
 8005202:	f002 fdb8 	bl	8007d76 <SDMMC_CmdGoIdleState>
 8005206:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <SD_PowerON+0x2a>
  {
    return errorstate;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	e072      	b.n	80052f8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	4618      	mov	r0, r3
 8005218:	f002 fdcb 	bl	8007db2 <SDMMC_CmdOperCond>
 800521c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d00d      	beq.n	8005240 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4618      	mov	r0, r3
 8005230:	f002 fda1 	bl	8007d76 <SDMMC_CmdGoIdleState>
 8005234:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d004      	beq.n	8005246 <SD_PowerON+0x5e>
    {
      return errorstate;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	e05b      	b.n	80052f8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800524a:	2b01      	cmp	r3, #1
 800524c:	d137      	bne.n	80052be <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	2100      	movs	r1, #0
 8005254:	4618      	mov	r0, r3
 8005256:	f002 fdcb 	bl	8007df0 <SDMMC_CmdAppCommand>
 800525a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d02d      	beq.n	80052be <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005262:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005266:	e047      	b.n	80052f8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	2100      	movs	r1, #0
 800526e:	4618      	mov	r0, r3
 8005270:	f002 fdbe 	bl	8007df0 <SDMMC_CmdAppCommand>
 8005274:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <SD_PowerON+0x98>
    {
      return errorstate;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	e03b      	b.n	80052f8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	491e      	ldr	r1, [pc, #120]	@ (8005300 <SD_PowerON+0x118>)
 8005286:	4618      	mov	r0, r3
 8005288:	f002 fdd4 	bl	8007e34 <SDMMC_CmdAppOperCommand>
 800528c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d002      	beq.n	800529a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005294:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005298:	e02e      	b.n	80052f8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2100      	movs	r1, #0
 80052a0:	4618      	mov	r0, r3
 80052a2:	f002 fc39 	bl	8007b18 <SDIO_GetResponse>
 80052a6:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	0fdb      	lsrs	r3, r3, #31
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d101      	bne.n	80052b4 <SD_PowerON+0xcc>
 80052b0:	2301      	movs	r3, #1
 80052b2:	e000      	b.n	80052b6 <SD_PowerON+0xce>
 80052b4:	2300      	movs	r3, #0
 80052b6:	613b      	str	r3, [r7, #16]

    count++;
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	3301      	adds	r3, #1
 80052bc:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d802      	bhi.n	80052ce <SD_PowerON+0xe6>
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d0cc      	beq.n	8005268 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d902      	bls.n	80052de <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80052d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80052dc:	e00c      	b.n	80052f8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d003      	beq.n	80052f0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	645a      	str	r2, [r3, #68]	@ 0x44
 80052ee:	e002      	b.n	80052f6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}
 8005300:	c1100000 	.word	0xc1100000

08005304 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b084      	sub	sp, #16
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d102      	bne.n	800531a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005314:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005318:	e018      	b.n	800534c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005322:	041b      	lsls	r3, r3, #16
 8005324:	4619      	mov	r1, r3
 8005326:	4610      	mov	r0, r2
 8005328:	f002 fe48 	bl	8007fbc <SDMMC_CmdSendStatus>
 800532c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d001      	beq.n	8005338 <SD_SendStatus+0x34>
  {
    return errorstate;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	e009      	b.n	800534c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2100      	movs	r1, #0
 800533e:	4618      	mov	r0, r3
 8005340:	f002 fbea 	bl	8007b18 <SDIO_GetResponse>
 8005344:	4602      	mov	r2, r0
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800534a:	2300      	movs	r3, #0
}
 800534c:	4618      	mov	r0, r3
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b086      	sub	sp, #24
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	2300      	movs	r3, #0
 8005362:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2100      	movs	r1, #0
 800536a:	4618      	mov	r0, r3
 800536c:	f002 fbd4 	bl	8007b18 <SDIO_GetResponse>
 8005370:	4603      	mov	r3, r0
 8005372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005376:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800537a:	d102      	bne.n	8005382 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800537c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005380:	e02f      	b.n	80053e2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005382:	f107 030c 	add.w	r3, r7, #12
 8005386:	4619      	mov	r1, r3
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 f879 	bl	8005480 <SD_FindSCR>
 800538e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d001      	beq.n	800539a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	e023      	b.n	80053e2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d01c      	beq.n	80053de <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ac:	041b      	lsls	r3, r3, #16
 80053ae:	4619      	mov	r1, r3
 80053b0:	4610      	mov	r0, r2
 80053b2:	f002 fd1d 	bl	8007df0 <SDMMC_CmdAppCommand>
 80053b6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d001      	beq.n	80053c2 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	e00f      	b.n	80053e2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	2102      	movs	r1, #2
 80053c8:	4618      	mov	r0, r3
 80053ca:	f002 fd56 	bl	8007e7a <SDMMC_CmdBusWidth>
 80053ce:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d001      	beq.n	80053da <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	e003      	b.n	80053e2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80053da:	2300      	movs	r3, #0
 80053dc:	e001      	b.n	80053e2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80053de:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 80053e2:	4618      	mov	r0, r3
 80053e4:	3718      	adds	r7, #24
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}

080053ea <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80053ea:	b580      	push	{r7, lr}
 80053ec:	b086      	sub	sp, #24
 80053ee:	af00      	add	r7, sp, #0
 80053f0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80053f2:	2300      	movs	r3, #0
 80053f4:	60fb      	str	r3, [r7, #12]
 80053f6:	2300      	movs	r3, #0
 80053f8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	2100      	movs	r1, #0
 8005400:	4618      	mov	r0, r3
 8005402:	f002 fb89 	bl	8007b18 <SDIO_GetResponse>
 8005406:	4603      	mov	r3, r0
 8005408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800540c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005410:	d102      	bne.n	8005418 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005416:	e02f      	b.n	8005478 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005418:	f107 030c 	add.w	r3, r7, #12
 800541c:	4619      	mov	r1, r3
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f82e 	bl	8005480 <SD_FindSCR>
 8005424:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d001      	beq.n	8005430 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	e023      	b.n	8005478 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005436:	2b00      	cmp	r3, #0
 8005438:	d01c      	beq.n	8005474 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005442:	041b      	lsls	r3, r3, #16
 8005444:	4619      	mov	r1, r3
 8005446:	4610      	mov	r0, r2
 8005448:	f002 fcd2 	bl	8007df0 <SDMMC_CmdAppCommand>
 800544c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	e00f      	b.n	8005478 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2100      	movs	r1, #0
 800545e:	4618      	mov	r0, r3
 8005460:	f002 fd0b 	bl	8007e7a <SDMMC_CmdBusWidth>
 8005464:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005466:	697b      	ldr	r3, [r7, #20]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d001      	beq.n	8005470 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	e003      	b.n	8005478 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005470:	2300      	movs	r3, #0
 8005472:	e001      	b.n	8005478 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005474:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005480:	b590      	push	{r4, r7, lr}
 8005482:	b08f      	sub	sp, #60	@ 0x3c
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800548a:	f7fd f97f 	bl	800278c <HAL_GetTick>
 800548e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8005490:	2300      	movs	r3, #0
 8005492:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005494:	2300      	movs	r3, #0
 8005496:	60bb      	str	r3, [r7, #8]
 8005498:	2300      	movs	r3, #0
 800549a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	2108      	movs	r1, #8
 80054a6:	4618      	mov	r0, r3
 80054a8:	f002 fb75 	bl	8007b96 <SDMMC_CmdBlockLength>
 80054ac:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d001      	beq.n	80054b8 <SD_FindSCR+0x38>
  {
    return errorstate;
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	e0b9      	b.n	800562c <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681a      	ldr	r2, [r3, #0]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054c0:	041b      	lsls	r3, r3, #16
 80054c2:	4619      	mov	r1, r3
 80054c4:	4610      	mov	r0, r2
 80054c6:	f002 fc93 	bl	8007df0 <SDMMC_CmdAppCommand>
 80054ca:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80054cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d001      	beq.n	80054d6 <SD_FindSCR+0x56>
  {
    return errorstate;
 80054d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d4:	e0aa      	b.n	800562c <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80054d6:	f04f 33ff 	mov.w	r3, #4294967295
 80054da:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80054dc:	2308      	movs	r3, #8
 80054de:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80054e0:	2330      	movs	r3, #48	@ 0x30
 80054e2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80054e4:	2302      	movs	r3, #2
 80054e6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80054e8:	2300      	movs	r3, #0
 80054ea:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80054ec:	2301      	movs	r3, #1
 80054ee:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f107 0210 	add.w	r2, r7, #16
 80054f8:	4611      	mov	r1, r2
 80054fa:	4618      	mov	r0, r3
 80054fc:	f002 fb1f 	bl	8007b3e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4618      	mov	r0, r3
 8005506:	f002 fcda 	bl	8007ebe <SDMMC_CmdSendSCR>
 800550a:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800550c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550e:	2b00      	cmp	r3, #0
 8005510:	d02a      	beq.n	8005568 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8005512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005514:	e08a      	b.n	800562c <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800551c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00f      	beq.n	8005544 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6819      	ldr	r1, [r3, #0]
 8005528:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	f107 0208 	add.w	r2, r7, #8
 8005530:	18d4      	adds	r4, r2, r3
 8005532:	4608      	mov	r0, r1
 8005534:	f002 fa7f 	bl	8007a36 <SDIO_ReadFIFO>
 8005538:	4603      	mov	r3, r0
 800553a:	6023      	str	r3, [r4, #0]
      index++;
 800553c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800553e:	3301      	adds	r3, #1
 8005540:	637b      	str	r3, [r7, #52]	@ 0x34
 8005542:	e006      	b.n	8005552 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800554a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800554e:	2b00      	cmp	r3, #0
 8005550:	d012      	beq.n	8005578 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005552:	f7fd f91b 	bl	800278c <HAL_GetTick>
 8005556:	4602      	mov	r2, r0
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	1ad3      	subs	r3, r2, r3
 800555c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005560:	d102      	bne.n	8005568 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005562:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005566:	e061      	b.n	800562c <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800556e:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8005572:	2b00      	cmp	r3, #0
 8005574:	d0cf      	beq.n	8005516 <SD_FindSCR+0x96>
 8005576:	e000      	b.n	800557a <SD_FindSCR+0xfa>
      break;
 8005578:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005580:	f003 0308 	and.w	r3, r3, #8
 8005584:	2b00      	cmp	r3, #0
 8005586:	d106      	bne.n	8005596 <SD_FindSCR+0x116>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800558e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005592:	2b00      	cmp	r3, #0
 8005594:	d005      	beq.n	80055a2 <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	2208      	movs	r2, #8
 800559c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800559e:	2308      	movs	r3, #8
 80055a0:	e044      	b.n	800562c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d005      	beq.n	80055bc <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2202      	movs	r2, #2
 80055b6:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80055b8:	2302      	movs	r3, #2
 80055ba:	e037      	b.n	800562c <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055c2:	f003 0320 	and.w	r3, r3, #32
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2220      	movs	r2, #32
 80055d0:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80055d2:	2320      	movs	r3, #32
 80055d4:	e02a      	b.n	800562c <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f240 523a 	movw	r2, #1338	@ 0x53a
 80055de:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	061a      	lsls	r2, r3, #24
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	021b      	lsls	r3, r3, #8
 80055e8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80055ec:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	0a1b      	lsrs	r3, r3, #8
 80055f2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80055f6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	0e1b      	lsrs	r3, r3, #24
 80055fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80055fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005600:	601a      	str	r2, [r3, #0]
    scr++;
 8005602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005604:	3304      	adds	r3, #4
 8005606:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	061a      	lsls	r2, r3, #24
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	021b      	lsls	r3, r3, #8
 8005610:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005614:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	0a1b      	lsrs	r3, r3, #8
 800561a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800561e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	0e1b      	lsrs	r3, r3, #24
 8005624:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005628:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	373c      	adds	r7, #60	@ 0x3c
 8005630:	46bd      	mov	sp, r7
 8005632:	bd90      	pop	{r4, r7, pc}

08005634 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005640:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005646:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005648:	693b      	ldr	r3, [r7, #16]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d03f      	beq.n	80056ce <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	e033      	b.n	80056bc <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	4618      	mov	r0, r3
 800565a:	f002 f9ec 	bl	8007a36 <SDIO_ReadFIFO>
 800565e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	b2da      	uxtb	r2, r3
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	3301      	adds	r3, #1
 800566c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	3b01      	subs	r3, #1
 8005672:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	0a1b      	lsrs	r3, r3, #8
 8005678:	b2da      	uxtb	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	3301      	adds	r3, #1
 8005682:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	3b01      	subs	r3, #1
 8005688:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	0c1b      	lsrs	r3, r3, #16
 800568e:	b2da      	uxtb	r2, r3
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	3301      	adds	r3, #1
 8005698:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	3b01      	subs	r3, #1
 800569e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	0e1b      	lsrs	r3, r3, #24
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	701a      	strb	r2, [r3, #0]
      tmp++;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	3301      	adds	r3, #1
 80056ae:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	3b01      	subs	r3, #1
 80056b4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	3301      	adds	r3, #1
 80056ba:	617b      	str	r3, [r7, #20]
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	2b07      	cmp	r3, #7
 80056c0:	d9c8      	bls.n	8005654 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	693a      	ldr	r2, [r7, #16]
 80056cc:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 80056ce:	bf00      	nop
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}

080056d6 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80056d6:	b580      	push	{r7, lr}
 80056d8:	b086      	sub	sp, #24
 80056da:	af00      	add	r7, sp, #0
 80056dc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a1b      	ldr	r3, [r3, #32]
 80056e2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d043      	beq.n	8005778 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80056f0:	2300      	movs	r3, #0
 80056f2:	617b      	str	r3, [r7, #20]
 80056f4:	e037      	b.n	8005766 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	60bb      	str	r3, [r7, #8]
      tmp++;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	3301      	adds	r3, #1
 8005700:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	3b01      	subs	r3, #1
 8005706:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	781b      	ldrb	r3, [r3, #0]
 800570c:	021a      	lsls	r2, r3, #8
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	4313      	orrs	r3, r2
 8005712:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	3301      	adds	r3, #1
 8005718:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800571a:	693b      	ldr	r3, [r7, #16]
 800571c:	3b01      	subs	r3, #1
 800571e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	781b      	ldrb	r3, [r3, #0]
 8005724:	041a      	lsls	r2, r3, #16
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	4313      	orrs	r3, r2
 800572a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	3301      	adds	r3, #1
 8005730:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	3b01      	subs	r3, #1
 8005736:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	781b      	ldrb	r3, [r3, #0]
 800573c:	061a      	lsls	r2, r3, #24
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	4313      	orrs	r3, r2
 8005742:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	3301      	adds	r3, #1
 8005748:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	3b01      	subs	r3, #1
 800574e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f107 0208 	add.w	r2, r7, #8
 8005758:	4611      	mov	r1, r2
 800575a:	4618      	mov	r0, r3
 800575c:	f002 f978 	bl	8007a50 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	3301      	adds	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2b07      	cmp	r3, #7
 800576a:	d9c4      	bls.n	80056f6 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	693a      	ldr	r2, [r7, #16]
 8005776:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005778:	bf00      	nop
 800577a:	3718      	adds	r7, #24
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b082      	sub	sp, #8
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d101      	bne.n	8005792 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e041      	b.n	8005816 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b00      	cmp	r3, #0
 800579c:	d106      	bne.n	80057ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f7fc fae6 	bl	8001d78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	3304      	adds	r3, #4
 80057bc:	4619      	mov	r1, r3
 80057be:	4610      	mov	r0, r2
 80057c0:	f000 fba8 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2201      	movs	r2, #1
 80057c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2201      	movs	r2, #1
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2201      	movs	r2, #1
 80057e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2201      	movs	r2, #1
 80057f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2201      	movs	r2, #1
 8005800:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b082      	sub	sp, #8
 8005822:	af00      	add	r7, sp, #0
 8005824:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d101      	bne.n	8005830 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e041      	b.n	80058b4 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b00      	cmp	r3, #0
 800583a:	d106      	bne.n	800584a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f000 f839 	bl	80058bc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2202      	movs	r2, #2
 800584e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681a      	ldr	r2, [r3, #0]
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	3304      	adds	r3, #4
 800585a:	4619      	mov	r1, r3
 800585c:	4610      	mov	r0, r2
 800585e:	f000 fb59 	bl	8005f14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2201      	movs	r2, #1
 8005866:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2201      	movs	r2, #1
 800586e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2201      	movs	r2, #1
 800587e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	2201      	movs	r2, #1
 800588e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2201      	movs	r2, #1
 80058ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b084      	sub	sp, #16
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
 80058d8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d109      	bne.n	80058f4 <HAL_TIM_OC_Start+0x24>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058e6:	b2db      	uxtb	r3, r3
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	bf14      	ite	ne
 80058ec:	2301      	movne	r3, #1
 80058ee:	2300      	moveq	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	e022      	b.n	800593a <HAL_TIM_OC_Start+0x6a>
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	2b04      	cmp	r3, #4
 80058f8:	d109      	bne.n	800590e <HAL_TIM_OC_Start+0x3e>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b01      	cmp	r3, #1
 8005904:	bf14      	ite	ne
 8005906:	2301      	movne	r3, #1
 8005908:	2300      	moveq	r3, #0
 800590a:	b2db      	uxtb	r3, r3
 800590c:	e015      	b.n	800593a <HAL_TIM_OC_Start+0x6a>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	2b08      	cmp	r3, #8
 8005912:	d109      	bne.n	8005928 <HAL_TIM_OC_Start+0x58>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800591a:	b2db      	uxtb	r3, r3
 800591c:	2b01      	cmp	r3, #1
 800591e:	bf14      	ite	ne
 8005920:	2301      	movne	r3, #1
 8005922:	2300      	moveq	r3, #0
 8005924:	b2db      	uxtb	r3, r3
 8005926:	e008      	b.n	800593a <HAL_TIM_OC_Start+0x6a>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800592e:	b2db      	uxtb	r3, r3
 8005930:	2b01      	cmp	r3, #1
 8005932:	bf14      	ite	ne
 8005934:	2301      	movne	r3, #1
 8005936:	2300      	moveq	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	2b00      	cmp	r3, #0
 800593c:	d001      	beq.n	8005942 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e068      	b.n	8005a14 <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d104      	bne.n	8005952 <HAL_TIM_OC_Start+0x82>
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2202      	movs	r2, #2
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005950:	e013      	b.n	800597a <HAL_TIM_OC_Start+0xaa>
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2b04      	cmp	r3, #4
 8005956:	d104      	bne.n	8005962 <HAL_TIM_OC_Start+0x92>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2202      	movs	r2, #2
 800595c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005960:	e00b      	b.n	800597a <HAL_TIM_OC_Start+0xaa>
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b08      	cmp	r3, #8
 8005966:	d104      	bne.n	8005972 <HAL_TIM_OC_Start+0xa2>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005970:	e003      	b.n	800597a <HAL_TIM_OC_Start+0xaa>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2202      	movs	r2, #2
 8005976:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2201      	movs	r2, #1
 8005980:	6839      	ldr	r1, [r7, #0]
 8005982:	4618      	mov	r0, r3
 8005984:	f000 fcd8 	bl	8006338 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a23      	ldr	r2, [pc, #140]	@ (8005a1c <HAL_TIM_OC_Start+0x14c>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d107      	bne.n	80059a2 <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	4a1d      	ldr	r2, [pc, #116]	@ (8005a1c <HAL_TIM_OC_Start+0x14c>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d018      	beq.n	80059de <HAL_TIM_OC_Start+0x10e>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059b4:	d013      	beq.n	80059de <HAL_TIM_OC_Start+0x10e>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <HAL_TIM_OC_Start+0x150>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d00e      	beq.n	80059de <HAL_TIM_OC_Start+0x10e>
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	4a17      	ldr	r2, [pc, #92]	@ (8005a24 <HAL_TIM_OC_Start+0x154>)
 80059c6:	4293      	cmp	r3, r2
 80059c8:	d009      	beq.n	80059de <HAL_TIM_OC_Start+0x10e>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a16      	ldr	r2, [pc, #88]	@ (8005a28 <HAL_TIM_OC_Start+0x158>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d004      	beq.n	80059de <HAL_TIM_OC_Start+0x10e>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a14      	ldr	r2, [pc, #80]	@ (8005a2c <HAL_TIM_OC_Start+0x15c>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d111      	bne.n	8005a02 <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	f003 0307 	and.w	r3, r3, #7
 80059e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2b06      	cmp	r3, #6
 80059ee:	d010      	beq.n	8005a12 <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	681a      	ldr	r2, [r3, #0]
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f042 0201 	orr.w	r2, r2, #1
 80059fe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a00:	e007      	b.n	8005a12 <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f042 0201 	orr.w	r2, r2, #1
 8005a10:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a12:	2300      	movs	r3, #0
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	40010000 	.word	0x40010000
 8005a20:	40000400 	.word	0x40000400
 8005a24:	40000800 	.word	0x40000800
 8005a28:	40000c00 	.word	0x40000c00
 8005a2c:	40014000 	.word	0x40014000

08005a30 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a3e:	683b      	ldr	r3, [r7, #0]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d109      	bne.n	8005a58 <HAL_TIM_OC_Start_IT+0x28>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a4a:	b2db      	uxtb	r3, r3
 8005a4c:	2b01      	cmp	r3, #1
 8005a4e:	bf14      	ite	ne
 8005a50:	2301      	movne	r3, #1
 8005a52:	2300      	moveq	r3, #0
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	e022      	b.n	8005a9e <HAL_TIM_OC_Start_IT+0x6e>
 8005a58:	683b      	ldr	r3, [r7, #0]
 8005a5a:	2b04      	cmp	r3, #4
 8005a5c:	d109      	bne.n	8005a72 <HAL_TIM_OC_Start_IT+0x42>
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a64:	b2db      	uxtb	r3, r3
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	bf14      	ite	ne
 8005a6a:	2301      	movne	r3, #1
 8005a6c:	2300      	moveq	r3, #0
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	e015      	b.n	8005a9e <HAL_TIM_OC_Start_IT+0x6e>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b08      	cmp	r3, #8
 8005a76:	d109      	bne.n	8005a8c <HAL_TIM_OC_Start_IT+0x5c>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	bf14      	ite	ne
 8005a84:	2301      	movne	r3, #1
 8005a86:	2300      	moveq	r3, #0
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	e008      	b.n	8005a9e <HAL_TIM_OC_Start_IT+0x6e>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	bf14      	ite	ne
 8005a98:	2301      	movne	r3, #1
 8005a9a:	2300      	moveq	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d001      	beq.n	8005aa6 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	e0b3      	b.n	8005c0e <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d104      	bne.n	8005ab6 <HAL_TIM_OC_Start_IT+0x86>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab4:	e013      	b.n	8005ade <HAL_TIM_OC_Start_IT+0xae>
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	2b04      	cmp	r3, #4
 8005aba:	d104      	bne.n	8005ac6 <HAL_TIM_OC_Start_IT+0x96>
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2202      	movs	r2, #2
 8005ac0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac4:	e00b      	b.n	8005ade <HAL_TIM_OC_Start_IT+0xae>
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b08      	cmp	r3, #8
 8005aca:	d104      	bne.n	8005ad6 <HAL_TIM_OC_Start_IT+0xa6>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad4:	e003      	b.n	8005ade <HAL_TIM_OC_Start_IT+0xae>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	2202      	movs	r2, #2
 8005ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b0c      	cmp	r3, #12
 8005ae2:	d841      	bhi.n	8005b68 <HAL_TIM_OC_Start_IT+0x138>
 8005ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8005aec <HAL_TIM_OC_Start_IT+0xbc>)
 8005ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aea:	bf00      	nop
 8005aec:	08005b21 	.word	0x08005b21
 8005af0:	08005b69 	.word	0x08005b69
 8005af4:	08005b69 	.word	0x08005b69
 8005af8:	08005b69 	.word	0x08005b69
 8005afc:	08005b33 	.word	0x08005b33
 8005b00:	08005b69 	.word	0x08005b69
 8005b04:	08005b69 	.word	0x08005b69
 8005b08:	08005b69 	.word	0x08005b69
 8005b0c:	08005b45 	.word	0x08005b45
 8005b10:	08005b69 	.word	0x08005b69
 8005b14:	08005b69 	.word	0x08005b69
 8005b18:	08005b69 	.word	0x08005b69
 8005b1c:	08005b57 	.word	0x08005b57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	68da      	ldr	r2, [r3, #12]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f042 0202 	orr.w	r2, r2, #2
 8005b2e:	60da      	str	r2, [r3, #12]
      break;
 8005b30:	e01d      	b.n	8005b6e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	68da      	ldr	r2, [r3, #12]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f042 0204 	orr.w	r2, r2, #4
 8005b40:	60da      	str	r2, [r3, #12]
      break;
 8005b42:	e014      	b.n	8005b6e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0208 	orr.w	r2, r2, #8
 8005b52:	60da      	str	r2, [r3, #12]
      break;
 8005b54:	e00b      	b.n	8005b6e <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68da      	ldr	r2, [r3, #12]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f042 0210 	orr.w	r2, r2, #16
 8005b64:	60da      	str	r2, [r3, #12]
      break;
 8005b66:	e002      	b.n	8005b6e <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b6e:	7bfb      	ldrb	r3, [r7, #15]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d14b      	bne.n	8005c0c <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2201      	movs	r2, #1
 8005b7a:	6839      	ldr	r1, [r7, #0]
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f000 fbdb 	bl	8006338 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4a24      	ldr	r2, [pc, #144]	@ (8005c18 <HAL_TIM_OC_Start_IT+0x1e8>)
 8005b88:	4293      	cmp	r3, r2
 8005b8a:	d107      	bne.n	8005b9c <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b9a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c18 <HAL_TIM_OC_Start_IT+0x1e8>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d018      	beq.n	8005bd8 <HAL_TIM_OC_Start_IT+0x1a8>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bae:	d013      	beq.n	8005bd8 <HAL_TIM_OC_Start_IT+0x1a8>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a19      	ldr	r2, [pc, #100]	@ (8005c1c <HAL_TIM_OC_Start_IT+0x1ec>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00e      	beq.n	8005bd8 <HAL_TIM_OC_Start_IT+0x1a8>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a18      	ldr	r2, [pc, #96]	@ (8005c20 <HAL_TIM_OC_Start_IT+0x1f0>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d009      	beq.n	8005bd8 <HAL_TIM_OC_Start_IT+0x1a8>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a16      	ldr	r2, [pc, #88]	@ (8005c24 <HAL_TIM_OC_Start_IT+0x1f4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d004      	beq.n	8005bd8 <HAL_TIM_OC_Start_IT+0x1a8>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a15      	ldr	r2, [pc, #84]	@ (8005c28 <HAL_TIM_OC_Start_IT+0x1f8>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d111      	bne.n	8005bfc <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 0307 	and.w	r3, r3, #7
 8005be2:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	2b06      	cmp	r3, #6
 8005be8:	d010      	beq.n	8005c0c <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f042 0201 	orr.w	r2, r2, #1
 8005bf8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bfa:	e007      	b.n	8005c0c <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0201 	orr.w	r2, r2, #1
 8005c0a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}
 8005c16:	bf00      	nop
 8005c18:	40010000 	.word	0x40010000
 8005c1c:	40000400 	.word	0x40000400
 8005c20:	40000800 	.word	0x40000800
 8005c24:	40000c00 	.word	0x40000c00
 8005c28:	40014000 	.word	0x40014000

08005c2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	691b      	ldr	r3, [r3, #16]
 8005c42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0302 	and.w	r3, r3, #2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d020      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01b      	beq.n	8005c90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0202 	mvn.w	r2, #2
 8005c60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2201      	movs	r2, #1
 8005c66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	f003 0303 	and.w	r3, r3, #3
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d003      	beq.n	8005c7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f92e 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8005c7c:	e005      	b.n	8005c8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7fb f968 	bl	8000f54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c84:	6878      	ldr	r0, [r7, #4]
 8005c86:	f000 f931 	bl	8005eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005c90:	68bb      	ldr	r3, [r7, #8]
 8005c92:	f003 0304 	and.w	r3, r3, #4
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d020      	beq.n	8005cdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	f003 0304 	and.w	r3, r3, #4
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d01b      	beq.n	8005cdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f06f 0204 	mvn.w	r2, #4
 8005cac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 f908 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8005cc8:	e005      	b.n	8005cd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f7fb f942 	bl	8000f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005cd0:	6878      	ldr	r0, [r7, #4]
 8005cd2:	f000 f90b 	bl	8005eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2200      	movs	r2, #0
 8005cda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d020      	beq.n	8005d28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f003 0308 	and.w	r3, r3, #8
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d01b      	beq.n	8005d28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f06f 0208 	mvn.w	r2, #8
 8005cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2204      	movs	r2, #4
 8005cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	69db      	ldr	r3, [r3, #28]
 8005d06:	f003 0303 	and.w	r3, r3, #3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d003      	beq.n	8005d16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f8e2 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8005d14:	e005      	b.n	8005d22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f7fb f91c 	bl	8000f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 f8e5 	bl	8005eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f003 0310 	and.w	r3, r3, #16
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d020      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	f003 0310 	and.w	r3, r3, #16
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d01b      	beq.n	8005d74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f06f 0210 	mvn.w	r2, #16
 8005d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2208      	movs	r2, #8
 8005d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d003      	beq.n	8005d62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 f8bc 	bl	8005ed8 <HAL_TIM_IC_CaptureCallback>
 8005d60:	e005      	b.n	8005d6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f7fb f8f6 	bl	8000f54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f000 f8bf 	bl	8005eec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00c      	beq.n	8005d98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f003 0301 	and.w	r3, r3, #1
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d007      	beq.n	8005d98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f06f 0201 	mvn.w	r2, #1
 8005d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f896 	bl	8005ec4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d00c      	beq.n	8005dbc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d007      	beq.n	8005dbc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005db4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005db6:	6878      	ldr	r0, [r7, #4]
 8005db8:	f000 faed 	bl	8006396 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00c      	beq.n	8005de0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d007      	beq.n	8005de0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005dd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f890 	bl	8005f00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	f003 0320 	and.w	r3, r3, #32
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d00c      	beq.n	8005e04 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f003 0320 	and.w	r3, r3, #32
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d007      	beq.n	8005e04 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f06f 0220 	mvn.w	r2, #32
 8005dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fabf 	bl	8006382 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e04:	bf00      	nop
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b086      	sub	sp, #24
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d101      	bne.n	8005e2a <HAL_TIM_OC_ConfigChannel+0x1e>
 8005e26:	2302      	movs	r3, #2
 8005e28:	e048      	b.n	8005ebc <HAL_TIM_OC_ConfigChannel+0xb0>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2201      	movs	r2, #1
 8005e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b0c      	cmp	r3, #12
 8005e36:	d839      	bhi.n	8005eac <HAL_TIM_OC_ConfigChannel+0xa0>
 8005e38:	a201      	add	r2, pc, #4	@ (adr r2, 8005e40 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e3e:	bf00      	nop
 8005e40:	08005e75 	.word	0x08005e75
 8005e44:	08005ead 	.word	0x08005ead
 8005e48:	08005ead 	.word	0x08005ead
 8005e4c:	08005ead 	.word	0x08005ead
 8005e50:	08005e83 	.word	0x08005e83
 8005e54:	08005ead 	.word	0x08005ead
 8005e58:	08005ead 	.word	0x08005ead
 8005e5c:	08005ead 	.word	0x08005ead
 8005e60:	08005e91 	.word	0x08005e91
 8005e64:	08005ead 	.word	0x08005ead
 8005e68:	08005ead 	.word	0x08005ead
 8005e6c:	08005ead 	.word	0x08005ead
 8005e70:	08005e9f 	.word	0x08005e9f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68b9      	ldr	r1, [r7, #8]
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	f000 f8d0 	bl	8006020 <TIM_OC1_SetConfig>
      break;
 8005e80:	e017      	b.n	8005eb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 f92f 	bl	80060ec <TIM_OC2_SetConfig>
      break;
 8005e8e:	e010      	b.n	8005eb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	68b9      	ldr	r1, [r7, #8]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f000 f994 	bl	80061c4 <TIM_OC3_SetConfig>
      break;
 8005e9c:	e009      	b.n	8005eb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68b9      	ldr	r1, [r7, #8]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f000 f9f7 	bl	8006298 <TIM_OC4_SetConfig>
      break;
 8005eaa:	e002      	b.n	8005eb2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	75fb      	strb	r3, [r7, #23]
      break;
 8005eb0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005eba:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3718      	adds	r7, #24
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ec4:	b480      	push	{r7}
 8005ec6:	b083      	sub	sp, #12
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005ecc:	bf00      	nop
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed6:	4770      	bx	lr

08005ed8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ed8:	b480      	push	{r7}
 8005eda:	b083      	sub	sp, #12
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ee0:	bf00      	nop
 8005ee2:	370c      	adds	r7, #12
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr

08005eec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ef4:	bf00      	nop
 8005ef6:	370c      	adds	r7, #12
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efe:	4770      	bx	lr

08005f00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b085      	sub	sp, #20
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
 8005f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a37      	ldr	r2, [pc, #220]	@ (8006004 <TIM_Base_SetConfig+0xf0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d00f      	beq.n	8005f4c <TIM_Base_SetConfig+0x38>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f32:	d00b      	beq.n	8005f4c <TIM_Base_SetConfig+0x38>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a34      	ldr	r2, [pc, #208]	@ (8006008 <TIM_Base_SetConfig+0xf4>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d007      	beq.n	8005f4c <TIM_Base_SetConfig+0x38>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	4a33      	ldr	r2, [pc, #204]	@ (800600c <TIM_Base_SetConfig+0xf8>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d003      	beq.n	8005f4c <TIM_Base_SetConfig+0x38>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a32      	ldr	r2, [pc, #200]	@ (8006010 <TIM_Base_SetConfig+0xfc>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d108      	bne.n	8005f5e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a28      	ldr	r2, [pc, #160]	@ (8006004 <TIM_Base_SetConfig+0xf0>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d01b      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f6c:	d017      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a25      	ldr	r2, [pc, #148]	@ (8006008 <TIM_Base_SetConfig+0xf4>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d013      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a24      	ldr	r2, [pc, #144]	@ (800600c <TIM_Base_SetConfig+0xf8>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d00f      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a23      	ldr	r2, [pc, #140]	@ (8006010 <TIM_Base_SetConfig+0xfc>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00b      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a22      	ldr	r2, [pc, #136]	@ (8006014 <TIM_Base_SetConfig+0x100>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d007      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a21      	ldr	r2, [pc, #132]	@ (8006018 <TIM_Base_SetConfig+0x104>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d003      	beq.n	8005f9e <TIM_Base_SetConfig+0x8a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a20      	ldr	r2, [pc, #128]	@ (800601c <TIM_Base_SetConfig+0x108>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d108      	bne.n	8005fb0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	4313      	orrs	r3, r2
 8005fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	695b      	ldr	r3, [r3, #20]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	689a      	ldr	r2, [r3, #8]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	681a      	ldr	r2, [r3, #0]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a0c      	ldr	r2, [pc, #48]	@ (8006004 <TIM_Base_SetConfig+0xf0>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d103      	bne.n	8005fde <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	691a      	ldr	r2, [r3, #16]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f043 0204 	orr.w	r2, r3, #4
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	68fa      	ldr	r2, [r7, #12]
 8005ff4:	601a      	str	r2, [r3, #0]
}
 8005ff6:	bf00      	nop
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr
 8006002:	bf00      	nop
 8006004:	40010000 	.word	0x40010000
 8006008:	40000400 	.word	0x40000400
 800600c:	40000800 	.word	0x40000800
 8006010:	40000c00 	.word	0x40000c00
 8006014:	40014000 	.word	0x40014000
 8006018:	40014400 	.word	0x40014400
 800601c:	40014800 	.word	0x40014800

08006020 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a1b      	ldr	r3, [r3, #32]
 8006034:	f023 0201 	bic.w	r2, r3, #1
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	699b      	ldr	r3, [r3, #24]
 8006046:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800604e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	f023 0303 	bic.w	r3, r3, #3
 8006056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f023 0302 	bic.w	r3, r3, #2
 8006068:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	697a      	ldr	r2, [r7, #20]
 8006070:	4313      	orrs	r3, r2
 8006072:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a1c      	ldr	r2, [pc, #112]	@ (80060e8 <TIM_OC1_SetConfig+0xc8>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d10c      	bne.n	8006096 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	f023 0308 	bic.w	r3, r3, #8
 8006082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	697a      	ldr	r2, [r7, #20]
 800608a:	4313      	orrs	r3, r2
 800608c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	f023 0304 	bic.w	r3, r3, #4
 8006094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a13      	ldr	r2, [pc, #76]	@ (80060e8 <TIM_OC1_SetConfig+0xc8>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d111      	bne.n	80060c2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	693a      	ldr	r2, [r7, #16]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	699b      	ldr	r3, [r3, #24]
 80060bc:	693a      	ldr	r2, [r7, #16]
 80060be:	4313      	orrs	r3, r2
 80060c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68fa      	ldr	r2, [r7, #12]
 80060cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685a      	ldr	r2, [r3, #4]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	697a      	ldr	r2, [r7, #20]
 80060da:	621a      	str	r2, [r3, #32]
}
 80060dc:	bf00      	nop
 80060de:	371c      	adds	r7, #28
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr
 80060e8:	40010000 	.word	0x40010000

080060ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b087      	sub	sp, #28
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
 80060f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6a1b      	ldr	r3, [r3, #32]
 8006100:	f023 0210 	bic.w	r2, r3, #16
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	699b      	ldr	r3, [r3, #24]
 8006112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800611a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006122:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	021b      	lsls	r3, r3, #8
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	4313      	orrs	r3, r2
 800612e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	f023 0320 	bic.w	r3, r3, #32
 8006136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	011b      	lsls	r3, r3, #4
 800613e:	697a      	ldr	r2, [r7, #20]
 8006140:	4313      	orrs	r3, r2
 8006142:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	4a1e      	ldr	r2, [pc, #120]	@ (80061c0 <TIM_OC2_SetConfig+0xd4>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d10d      	bne.n	8006168 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800614c:	697b      	ldr	r3, [r7, #20]
 800614e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006152:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	011b      	lsls	r3, r3, #4
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	4313      	orrs	r3, r2
 800615e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006166:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	4a15      	ldr	r2, [pc, #84]	@ (80061c0 <TIM_OC2_SetConfig+0xd4>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d113      	bne.n	8006198 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800617e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	695b      	ldr	r3, [r3, #20]
 8006184:	009b      	lsls	r3, r3, #2
 8006186:	693a      	ldr	r2, [r7, #16]
 8006188:	4313      	orrs	r3, r2
 800618a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	693a      	ldr	r2, [r7, #16]
 8006194:	4313      	orrs	r3, r2
 8006196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	68fa      	ldr	r2, [r7, #12]
 80061a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685a      	ldr	r2, [r3, #4]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	621a      	str	r2, [r3, #32]
}
 80061b2:	bf00      	nop
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40010000 	.word	0x40010000

080061c4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b087      	sub	sp, #28
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	6a1b      	ldr	r3, [r3, #32]
 80061d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800620c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	021b      	lsls	r3, r3, #8
 8006214:	697a      	ldr	r2, [r7, #20]
 8006216:	4313      	orrs	r3, r2
 8006218:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a1d      	ldr	r2, [pc, #116]	@ (8006294 <TIM_OC3_SetConfig+0xd0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d10d      	bne.n	800623e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006228:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	68db      	ldr	r3, [r3, #12]
 800622e:	021b      	lsls	r3, r3, #8
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	4313      	orrs	r3, r2
 8006234:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800623c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a14      	ldr	r2, [pc, #80]	@ (8006294 <TIM_OC3_SetConfig+0xd0>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d113      	bne.n	800626e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006246:	693b      	ldr	r3, [r7, #16]
 8006248:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800624c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	695b      	ldr	r3, [r3, #20]
 800625a:	011b      	lsls	r3, r3, #4
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	4313      	orrs	r3, r2
 8006260:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	011b      	lsls	r3, r3, #4
 8006268:	693a      	ldr	r2, [r7, #16]
 800626a:	4313      	orrs	r3, r2
 800626c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	693a      	ldr	r2, [r7, #16]
 8006272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	685a      	ldr	r2, [r3, #4]
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	621a      	str	r2, [r3, #32]
}
 8006288:	bf00      	nop
 800628a:	371c      	adds	r7, #28
 800628c:	46bd      	mov	sp, r7
 800628e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006292:	4770      	bx	lr
 8006294:	40010000 	.word	0x40010000

08006298 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006298:	b480      	push	{r7}
 800629a:	b087      	sub	sp, #28
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	6a1b      	ldr	r3, [r3, #32]
 80062ac:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	685b      	ldr	r3, [r3, #4]
 80062b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	69db      	ldr	r3, [r3, #28]
 80062be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	021b      	lsls	r3, r3, #8
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	031b      	lsls	r3, r3, #12
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	4313      	orrs	r3, r2
 80062ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	4a10      	ldr	r2, [pc, #64]	@ (8006334 <TIM_OC4_SetConfig+0x9c>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d109      	bne.n	800630c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	695b      	ldr	r3, [r3, #20]
 8006304:	019b      	lsls	r3, r3, #6
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	4313      	orrs	r3, r2
 800630a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	697a      	ldr	r2, [r7, #20]
 8006310:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	68fa      	ldr	r2, [r7, #12]
 8006316:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	685a      	ldr	r2, [r3, #4]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	621a      	str	r2, [r3, #32]
}
 8006326:	bf00      	nop
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr
 8006332:	bf00      	nop
 8006334:	40010000 	.word	0x40010000

08006338 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	60b9      	str	r1, [r7, #8]
 8006342:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	f003 031f 	and.w	r3, r3, #31
 800634a:	2201      	movs	r2, #1
 800634c:	fa02 f303 	lsl.w	r3, r2, r3
 8006350:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6a1a      	ldr	r2, [r3, #32]
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	43db      	mvns	r3, r3
 800635a:	401a      	ands	r2, r3
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	6a1a      	ldr	r2, [r3, #32]
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	f003 031f 	and.w	r3, r3, #31
 800636a:	6879      	ldr	r1, [r7, #4]
 800636c:	fa01 f303 	lsl.w	r3, r1, r3
 8006370:	431a      	orrs	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	621a      	str	r2, [r3, #32]
}
 8006376:	bf00      	nop
 8006378:	371c      	adds	r7, #28
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr

08006382 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006382:	b480      	push	{r7}
 8006384:	b083      	sub	sp, #12
 8006386:	af00      	add	r7, sp, #0
 8006388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800638a:	bf00      	nop
 800638c:	370c      	adds	r7, #12
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr

08006396 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006396:	b480      	push	{r7}
 8006398:	b083      	sub	sp, #12
 800639a:	af00      	add	r7, sp, #0
 800639c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800639e:	bf00      	nop
 80063a0:	370c      	adds	r7, #12
 80063a2:	46bd      	mov	sp, r7
 80063a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a8:	4770      	bx	lr

080063aa <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063aa:	b580      	push	{r7, lr}
 80063ac:	b082      	sub	sp, #8
 80063ae:	af00      	add	r7, sp, #0
 80063b0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d101      	bne.n	80063bc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e042      	b.n	8006442 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d106      	bne.n	80063d6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f7fb fd0f 	bl	8001df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2224      	movs	r2, #36	@ 0x24
 80063da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80063ec:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80063ee:	6878      	ldr	r0, [r7, #4]
 80063f0:	f001 f882 	bl	80074f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	691a      	ldr	r2, [r3, #16]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006402:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	695a      	ldr	r2, [r3, #20]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006412:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	68da      	ldr	r2, [r3, #12]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006422:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2220      	movs	r2, #32
 800642e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2220      	movs	r2, #32
 8006436:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3708      	adds	r7, #8
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b08a      	sub	sp, #40	@ 0x28
 800644e:	af02      	add	r7, sp, #8
 8006450:	60f8      	str	r0, [r7, #12]
 8006452:	60b9      	str	r1, [r7, #8]
 8006454:	603b      	str	r3, [r7, #0]
 8006456:	4613      	mov	r3, r2
 8006458:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006464:	b2db      	uxtb	r3, r3
 8006466:	2b20      	cmp	r3, #32
 8006468:	d175      	bne.n	8006556 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d002      	beq.n	8006476 <HAL_UART_Transmit+0x2c>
 8006470:	88fb      	ldrh	r3, [r7, #6]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e06e      	b.n	8006558 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2221      	movs	r2, #33	@ 0x21
 8006484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006488:	f7fc f980 	bl	800278c <HAL_GetTick>
 800648c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	88fa      	ldrh	r2, [r7, #6]
 8006498:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064a2:	d108      	bne.n	80064b6 <HAL_UART_Transmit+0x6c>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d104      	bne.n	80064b6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064ac:	2300      	movs	r3, #0
 80064ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	61bb      	str	r3, [r7, #24]
 80064b4:	e003      	b.n	80064be <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064ba:	2300      	movs	r3, #0
 80064bc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064be:	e02e      	b.n	800651e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	9300      	str	r3, [sp, #0]
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2200      	movs	r2, #0
 80064c8:	2180      	movs	r1, #128	@ 0x80
 80064ca:	68f8      	ldr	r0, [r7, #12]
 80064cc:	f000 fd53 	bl	8006f76 <UART_WaitOnFlagUntilTimeout>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d005      	beq.n	80064e2 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	2220      	movs	r2, #32
 80064da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e03a      	b.n	8006558 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d10b      	bne.n	8006500 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	881b      	ldrh	r3, [r3, #0]
 80064ec:	461a      	mov	r2, r3
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064f6:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	3302      	adds	r3, #2
 80064fc:	61bb      	str	r3, [r7, #24]
 80064fe:	e007      	b.n	8006510 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006500:	69fb      	ldr	r3, [r7, #28]
 8006502:	781a      	ldrb	r2, [r3, #0]
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800650a:	69fb      	ldr	r3, [r7, #28]
 800650c:	3301      	adds	r3, #1
 800650e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006514:	b29b      	uxth	r3, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	b29a      	uxth	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006522:	b29b      	uxth	r3, r3
 8006524:	2b00      	cmp	r3, #0
 8006526:	d1cb      	bne.n	80064c0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	9300      	str	r3, [sp, #0]
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	2200      	movs	r2, #0
 8006530:	2140      	movs	r1, #64	@ 0x40
 8006532:	68f8      	ldr	r0, [r7, #12]
 8006534:	f000 fd1f 	bl	8006f76 <UART_WaitOnFlagUntilTimeout>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2220      	movs	r2, #32
 8006542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	e006      	b.n	8006558 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2220      	movs	r2, #32
 800654e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006552:	2300      	movs	r3, #0
 8006554:	e000      	b.n	8006558 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006556:	2302      	movs	r3, #2
  }
}
 8006558:	4618      	mov	r0, r3
 800655a:	3720      	adds	r7, #32
 800655c:	46bd      	mov	sp, r7
 800655e:	bd80      	pop	{r7, pc}

08006560 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b08c      	sub	sp, #48	@ 0x30
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	4613      	mov	r3, r2
 800656c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006574:	b2db      	uxtb	r3, r3
 8006576:	2b20      	cmp	r3, #32
 8006578:	d162      	bne.n	8006640 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <HAL_UART_Transmit_DMA+0x26>
 8006580:	88fb      	ldrh	r3, [r7, #6]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006586:	2301      	movs	r3, #1
 8006588:	e05b      	b.n	8006642 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 800658a:	68ba      	ldr	r2, [r7, #8]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	88fa      	ldrh	r2, [r7, #6]
 8006594:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	88fa      	ldrh	r2, [r7, #6]
 800659a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2200      	movs	r2, #0
 80065a0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2221      	movs	r2, #33	@ 0x21
 80065a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ae:	4a27      	ldr	r2, [pc, #156]	@ (800664c <HAL_UART_Transmit_DMA+0xec>)
 80065b0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b6:	4a26      	ldr	r2, [pc, #152]	@ (8006650 <HAL_UART_Transmit_DMA+0xf0>)
 80065b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	4a25      	ldr	r2, [pc, #148]	@ (8006654 <HAL_UART_Transmit_DMA+0xf4>)
 80065c0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065c6:	2200      	movs	r2, #0
 80065c8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80065ca:	f107 0308 	add.w	r3, r7, #8
 80065ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80065d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065d6:	6819      	ldr	r1, [r3, #0]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	3304      	adds	r3, #4
 80065de:	461a      	mov	r2, r3
 80065e0:	88fb      	ldrh	r3, [r7, #6]
 80065e2:	f7fc fac3 	bl	8002b6c <HAL_DMA_Start_IT>
 80065e6:	4603      	mov	r3, r0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d008      	beq.n	80065fe <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2210      	movs	r2, #16
 80065f0:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2220      	movs	r2, #32
 80065f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e021      	b.n	8006642 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006606:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3314      	adds	r3, #20
 800660e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006610:	69bb      	ldr	r3, [r7, #24]
 8006612:	e853 3f00 	ldrex	r3, [r3]
 8006616:	617b      	str	r3, [r7, #20]
   return(result);
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800661e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	3314      	adds	r3, #20
 8006626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006628:	627a      	str	r2, [r7, #36]	@ 0x24
 800662a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800662c:	6a39      	ldr	r1, [r7, #32]
 800662e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006630:	e841 2300 	strex	r3, r2, [r1]
 8006634:	61fb      	str	r3, [r7, #28]
   return(result);
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1e5      	bne.n	8006608 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 800663c:	2300      	movs	r3, #0
 800663e:	e000      	b.n	8006642 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006640:	2302      	movs	r3, #2
  }
}
 8006642:	4618      	mov	r0, r3
 8006644:	3730      	adds	r7, #48	@ 0x30
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	08006cc5 	.word	0x08006cc5
 8006650:	08006d5f 	.word	0x08006d5f
 8006654:	08006ee3 	.word	0x08006ee3

08006658 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b08c      	sub	sp, #48	@ 0x30
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	4613      	mov	r3, r2
 8006664:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800666c:	b2db      	uxtb	r3, r3
 800666e:	2b20      	cmp	r3, #32
 8006670:	d146      	bne.n	8006700 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d002      	beq.n	800667e <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006678:	88fb      	ldrh	r3, [r7, #6]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d101      	bne.n	8006682 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	e03f      	b.n	8006702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2201      	movs	r2, #1
 8006686:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2200      	movs	r2, #0
 800668c:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800668e:	88fb      	ldrh	r3, [r7, #6]
 8006690:	461a      	mov	r2, r3
 8006692:	68b9      	ldr	r1, [r7, #8]
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fcc7 	bl	8007028 <UART_Start_Receive_DMA>
 800669a:	4603      	mov	r3, r0
 800669c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d125      	bne.n	80066f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80066a8:	2300      	movs	r3, #0
 80066aa:	613b      	str	r3, [r7, #16]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	613b      	str	r3, [r7, #16]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	613b      	str	r3, [r7, #16]
 80066bc:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	330c      	adds	r3, #12
 80066c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	e853 3f00 	ldrex	r3, [r3]
 80066cc:	617b      	str	r3, [r7, #20]
   return(result);
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f043 0310 	orr.w	r3, r3, #16
 80066d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	330c      	adds	r3, #12
 80066dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80066de:	627a      	str	r2, [r7, #36]	@ 0x24
 80066e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	6a39      	ldr	r1, [r7, #32]
 80066e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066e6:	e841 2300 	strex	r3, r2, [r1]
 80066ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80066ec:	69fb      	ldr	r3, [r7, #28]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1e5      	bne.n	80066be <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 80066f2:	e002      	b.n	80066fa <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 80066fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80066fe:	e000      	b.n	8006702 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006700:	2302      	movs	r3, #2
  }
}
 8006702:	4618      	mov	r0, r3
 8006704:	3730      	adds	r7, #48	@ 0x30
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b0ba      	sub	sp, #232	@ 0xe8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006732:	2300      	movs	r3, #0
 8006734:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006738:	2300      	movs	r3, #0
 800673a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800673e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006742:	f003 030f 	and.w	r3, r3, #15
 8006746:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800674a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10f      	bne.n	8006772 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006752:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006756:	f003 0320 	and.w	r3, r3, #32
 800675a:	2b00      	cmp	r3, #0
 800675c:	d009      	beq.n	8006772 <HAL_UART_IRQHandler+0x66>
 800675e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fe06 	bl	800737c <UART_Receive_IT>
      return;
 8006770:	e273      	b.n	8006c5a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006776:	2b00      	cmp	r3, #0
 8006778:	f000 80de 	beq.w	8006938 <HAL_UART_IRQHandler+0x22c>
 800677c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b00      	cmp	r3, #0
 8006786:	d106      	bne.n	8006796 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006788:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800678c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006790:	2b00      	cmp	r3, #0
 8006792:	f000 80d1 	beq.w	8006938 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800679a:	f003 0301 	and.w	r3, r3, #1
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00b      	beq.n	80067ba <HAL_UART_IRQHandler+0xae>
 80067a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80067a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d005      	beq.n	80067ba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067b2:	f043 0201 	orr.w	r2, r3, #1
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067be:	f003 0304 	and.w	r3, r3, #4
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d00b      	beq.n	80067de <HAL_UART_IRQHandler+0xd2>
 80067c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067ca:	f003 0301 	and.w	r3, r3, #1
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d005      	beq.n	80067de <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067d6:	f043 0202 	orr.w	r2, r3, #2
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067e2:	f003 0302 	and.w	r3, r3, #2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00b      	beq.n	8006802 <HAL_UART_IRQHandler+0xf6>
 80067ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d005      	beq.n	8006802 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067fa:	f043 0204 	orr.w	r2, r3, #4
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006806:	f003 0308 	and.w	r3, r3, #8
 800680a:	2b00      	cmp	r3, #0
 800680c:	d011      	beq.n	8006832 <HAL_UART_IRQHandler+0x126>
 800680e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006812:	f003 0320 	and.w	r3, r3, #32
 8006816:	2b00      	cmp	r3, #0
 8006818:	d105      	bne.n	8006826 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800681a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	d005      	beq.n	8006832 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800682a:	f043 0208 	orr.w	r2, r3, #8
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 820a 	beq.w	8006c50 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800683c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b00      	cmp	r3, #0
 8006846:	d008      	beq.n	800685a <HAL_UART_IRQHandler+0x14e>
 8006848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800684c:	f003 0320 	and.w	r3, r3, #32
 8006850:	2b00      	cmp	r3, #0
 8006852:	d002      	beq.n	800685a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 fd91 	bl	800737c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	695b      	ldr	r3, [r3, #20]
 8006860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006864:	2b40      	cmp	r3, #64	@ 0x40
 8006866:	bf0c      	ite	eq
 8006868:	2301      	moveq	r3, #1
 800686a:	2300      	movne	r3, #0
 800686c:	b2db      	uxtb	r3, r3
 800686e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006876:	f003 0308 	and.w	r3, r3, #8
 800687a:	2b00      	cmp	r3, #0
 800687c:	d103      	bne.n	8006886 <HAL_UART_IRQHandler+0x17a>
 800687e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006882:	2b00      	cmp	r3, #0
 8006884:	d04f      	beq.n	8006926 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f000 fc9c 	bl	80071c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006896:	2b40      	cmp	r3, #64	@ 0x40
 8006898:	d141      	bne.n	800691e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3314      	adds	r3, #20
 80068a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80068a8:	e853 3f00 	ldrex	r3, [r3]
 80068ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80068b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80068b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	3314      	adds	r3, #20
 80068c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80068c6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80068ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80068d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80068d6:	e841 2300 	strex	r3, r2, [r1]
 80068da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80068de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d1d9      	bne.n	800689a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d013      	beq.n	8006916 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068f2:	4a8a      	ldr	r2, [pc, #552]	@ (8006b1c <HAL_UART_IRQHandler+0x410>)
 80068f4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fc f9fe 	bl	8002cfc <HAL_DMA_Abort_IT>
 8006900:	4603      	mov	r3, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	d016      	beq.n	8006934 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800690a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006910:	4610      	mov	r0, r2
 8006912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006914:	e00e      	b.n	8006934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f9ca 	bl	8006cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800691c:	e00a      	b.n	8006934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800691e:	6878      	ldr	r0, [r7, #4]
 8006920:	f000 f9c6 	bl	8006cb0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006924:	e006      	b.n	8006934 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f9c2 	bl	8006cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2200      	movs	r2, #0
 8006930:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006932:	e18d      	b.n	8006c50 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006934:	bf00      	nop
    return;
 8006936:	e18b      	b.n	8006c50 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693c:	2b01      	cmp	r3, #1
 800693e:	f040 8167 	bne.w	8006c10 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006946:	f003 0310 	and.w	r3, r3, #16
 800694a:	2b00      	cmp	r3, #0
 800694c:	f000 8160 	beq.w	8006c10 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006950:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006954:	f003 0310 	and.w	r3, r3, #16
 8006958:	2b00      	cmp	r3, #0
 800695a:	f000 8159 	beq.w	8006c10 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800695e:	2300      	movs	r3, #0
 8006960:	60bb      	str	r3, [r7, #8]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	60bb      	str	r3, [r7, #8]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	60bb      	str	r3, [r7, #8]
 8006972:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800697e:	2b40      	cmp	r3, #64	@ 0x40
 8006980:	f040 80ce 	bne.w	8006b20 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	685b      	ldr	r3, [r3, #4]
 800698c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006990:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006994:	2b00      	cmp	r3, #0
 8006996:	f000 80a9 	beq.w	8006aec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800699e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069a2:	429a      	cmp	r2, r3
 80069a4:	f080 80a2 	bcs.w	8006aec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80069ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ba:	f000 8088 	beq.w	8006ace <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	330c      	adds	r3, #12
 80069c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80069cc:	e853 3f00 	ldrex	r3, [r3]
 80069d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80069d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80069d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	330c      	adds	r3, #12
 80069e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80069ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80069ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80069f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80069fa:	e841 2300 	strex	r3, r2, [r1]
 80069fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006a02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1d9      	bne.n	80069be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3314      	adds	r3, #20
 8006a10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006a14:	e853 3f00 	ldrex	r3, [r3]
 8006a18:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006a1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006a1c:	f023 0301 	bic.w	r3, r3, #1
 8006a20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	3314      	adds	r3, #20
 8006a2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006a2e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006a32:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a34:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006a36:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006a3a:	e841 2300 	strex	r3, r2, [r1]
 8006a3e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006a40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1e1      	bne.n	8006a0a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	3314      	adds	r3, #20
 8006a4c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006a50:	e853 3f00 	ldrex	r3, [r3]
 8006a54:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006a56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a58:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	3314      	adds	r3, #20
 8006a66:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006a6a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006a6c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a6e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006a70:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006a72:	e841 2300 	strex	r3, r2, [r1]
 8006a76:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006a78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1e3      	bne.n	8006a46 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a96:	e853 3f00 	ldrex	r3, [r3]
 8006a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006a9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a9e:	f023 0310 	bic.w	r3, r3, #16
 8006aa2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	330c      	adds	r3, #12
 8006aac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006ab0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006ab2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ab4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006ab6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006ab8:	e841 2300 	strex	r3, r2, [r1]
 8006abc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006abe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d1e3      	bne.n	8006a8c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ac8:	4618      	mov	r0, r3
 8006aca:	f7fc f8a7 	bl	8002c1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2202      	movs	r2, #2
 8006ad2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	1ad3      	subs	r3, r2, r3
 8006ae0:	b29b      	uxth	r3, r3
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7fa fae3 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006aea:	e0b3      	b.n	8006c54 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006af0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006af4:	429a      	cmp	r2, r3
 8006af6:	f040 80ad 	bne.w	8006c54 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006afe:	69db      	ldr	r3, [r3, #28]
 8006b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b04:	f040 80a6 	bne.w	8006c54 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2202      	movs	r2, #2
 8006b0c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006b12:	4619      	mov	r1, r3
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f7fa facb 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
      return;
 8006b1a:	e09b      	b.n	8006c54 <HAL_UART_IRQHandler+0x548>
 8006b1c:	0800728b 	.word	0x0800728b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	1ad3      	subs	r3, r2, r3
 8006b2c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	f000 808e 	beq.w	8006c58 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006b3c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8089 	beq.w	8006c58 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	330c      	adds	r3, #12
 8006b4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006b50:	e853 3f00 	ldrex	r3, [r3]
 8006b54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006b56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b58:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	330c      	adds	r3, #12
 8006b66:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006b6a:	647a      	str	r2, [r7, #68]	@ 0x44
 8006b6c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006b70:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006b72:	e841 2300 	strex	r3, r2, [r1]
 8006b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d1e3      	bne.n	8006b46 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	3314      	adds	r3, #20
 8006b84:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b88:	e853 3f00 	ldrex	r3, [r3]
 8006b8c:	623b      	str	r3, [r7, #32]
   return(result);
 8006b8e:	6a3b      	ldr	r3, [r7, #32]
 8006b90:	f023 0301 	bic.w	r3, r3, #1
 8006b94:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	3314      	adds	r3, #20
 8006b9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006ba2:	633a      	str	r2, [r7, #48]	@ 0x30
 8006ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ba8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006bb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e3      	bne.n	8006b7e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	2220      	movs	r2, #32
 8006bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	330c      	adds	r3, #12
 8006bca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bcc:	693b      	ldr	r3, [r7, #16]
 8006bce:	e853 3f00 	ldrex	r3, [r3]
 8006bd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f023 0310 	bic.w	r3, r3, #16
 8006bda:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	330c      	adds	r3, #12
 8006be4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006be8:	61fa      	str	r2, [r7, #28]
 8006bea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bec:	69b9      	ldr	r1, [r7, #24]
 8006bee:	69fa      	ldr	r2, [r7, #28]
 8006bf0:	e841 2300 	strex	r3, r2, [r1]
 8006bf4:	617b      	str	r3, [r7, #20]
   return(result);
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1e3      	bne.n	8006bc4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c02:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006c06:	4619      	mov	r1, r3
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f7fa fa51 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c0e:	e023      	b.n	8006c58 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d009      	beq.n	8006c30 <HAL_UART_IRQHandler+0x524>
 8006c1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fb3f 	bl	80072ac <UART_Transmit_IT>
    return;
 8006c2e:	e014      	b.n	8006c5a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d00e      	beq.n	8006c5a <HAL_UART_IRQHandler+0x54e>
 8006c3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d008      	beq.n	8006c5a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f000 fb7f 	bl	800734c <UART_EndTransmit_IT>
    return;
 8006c4e:	e004      	b.n	8006c5a <HAL_UART_IRQHandler+0x54e>
    return;
 8006c50:	bf00      	nop
 8006c52:	e002      	b.n	8006c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8006c54:	bf00      	nop
 8006c56:	e000      	b.n	8006c5a <HAL_UART_IRQHandler+0x54e>
      return;
 8006c58:	bf00      	nop
  }
}
 8006c5a:	37e8      	adds	r7, #232	@ 0xe8
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}

08006c60 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c60:	b480      	push	{r7}
 8006c62:	b083      	sub	sp, #12
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c68:	bf00      	nop
 8006c6a:	370c      	adds	r7, #12
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b090      	sub	sp, #64	@ 0x40
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d137      	bne.n	8006d50 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8006ce0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006ce6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	3314      	adds	r3, #20
 8006cec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf0:	e853 3f00 	ldrex	r3, [r3]
 8006cf4:	623b      	str	r3, [r7, #32]
   return(result);
 8006cf6:	6a3b      	ldr	r3, [r7, #32]
 8006cf8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006cfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	3314      	adds	r3, #20
 8006d04:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006d06:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d0c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d0e:	e841 2300 	strex	r3, r2, [r1]
 8006d12:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1e5      	bne.n	8006ce6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	330c      	adds	r3, #12
 8006d20:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	e853 3f00 	ldrex	r3, [r3]
 8006d28:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	330c      	adds	r3, #12
 8006d38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d3a:	61fa      	str	r2, [r7, #28]
 8006d3c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	69b9      	ldr	r1, [r7, #24]
 8006d40:	69fa      	ldr	r2, [r7, #28]
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	617b      	str	r3, [r7, #20]
   return(result);
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e5      	bne.n	8006d1a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d4e:	e002      	b.n	8006d56 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8006d50:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8006d52:	f7ff ff85 	bl	8006c60 <HAL_UART_TxCpltCallback>
}
 8006d56:	bf00      	nop
 8006d58:	3740      	adds	r7, #64	@ 0x40
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	bd80      	pop	{r7, pc}

08006d5e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d5e:	b580      	push	{r7, lr}
 8006d60:	b084      	sub	sp, #16
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f7ff ff81 	bl	8006c74 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d72:	bf00      	nop
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}

08006d7a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006d7a:	b580      	push	{r7, lr}
 8006d7c:	b09c      	sub	sp, #112	@ 0x70
 8006d7e:	af00      	add	r7, sp, #0
 8006d80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d86:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d172      	bne.n	8006e7c <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006d96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d98:	2200      	movs	r2, #0
 8006d9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	330c      	adds	r3, #12
 8006da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006da6:	e853 3f00 	ldrex	r3, [r3]
 8006daa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006dac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006dae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006db2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006db4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	330c      	adds	r3, #12
 8006dba:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8006dbc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006dbe:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006dc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006dc4:	e841 2300 	strex	r3, r2, [r1]
 8006dc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006dca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1e5      	bne.n	8006d9c <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dd0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3314      	adds	r3, #20
 8006dd6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dda:	e853 3f00 	ldrex	r3, [r3]
 8006dde:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006de2:	f023 0301 	bic.w	r3, r3, #1
 8006de6:	667b      	str	r3, [r7, #100]	@ 0x64
 8006de8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	3314      	adds	r3, #20
 8006dee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006df0:	647a      	str	r2, [r7, #68]	@ 0x44
 8006df2:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006df6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006df8:	e841 2300 	strex	r3, r2, [r1]
 8006dfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1e5      	bne.n	8006dd0 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006e04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3314      	adds	r3, #20
 8006e0a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e0e:	e853 3f00 	ldrex	r3, [r3]
 8006e12:	623b      	str	r3, [r7, #32]
   return(result);
 8006e14:	6a3b      	ldr	r3, [r7, #32]
 8006e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	3314      	adds	r3, #20
 8006e22:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006e24:	633a      	str	r2, [r7, #48]	@ 0x30
 8006e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e2c:	e841 2300 	strex	r3, r2, [r1]
 8006e30:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d1e5      	bne.n	8006e04 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006e38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e3a:	2220      	movs	r2, #32
 8006e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e40:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d119      	bne.n	8006e7c <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	330c      	adds	r3, #12
 8006e4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	e853 3f00 	ldrex	r3, [r3]
 8006e56:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f023 0310 	bic.w	r3, r3, #16
 8006e5e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e60:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	330c      	adds	r3, #12
 8006e66:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006e68:	61fa      	str	r2, [r7, #28]
 8006e6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e6c:	69b9      	ldr	r1, [r7, #24]
 8006e6e:	69fa      	ldr	r2, [r7, #28]
 8006e70:	e841 2300 	strex	r3, r2, [r1]
 8006e74:	617b      	str	r3, [r7, #20]
   return(result);
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e5      	bne.n	8006e48 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e7e:	2200      	movs	r2, #0
 8006e80:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d106      	bne.n	8006e98 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e8e:	4619      	mov	r1, r3
 8006e90:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e92:	f7fa f90d 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006e96:	e002      	b.n	8006e9e <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006e98:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006e9a:	f7ff fef5 	bl	8006c88 <HAL_UART_RxCpltCallback>
}
 8006e9e:	bf00      	nop
 8006ea0:	3770      	adds	r7, #112	@ 0x70
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}

08006ea6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006ea6:	b580      	push	{r7, lr}
 8006ea8:	b084      	sub	sp, #16
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ebe:	2b01      	cmp	r3, #1
 8006ec0:	d108      	bne.n	8006ed4 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ec6:	085b      	lsrs	r3, r3, #1
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	4619      	mov	r1, r3
 8006ecc:	68f8      	ldr	r0, [r7, #12]
 8006ece:	f7fa f8ef 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006ed2:	e002      	b.n	8006eda <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006ed4:	68f8      	ldr	r0, [r7, #12]
 8006ed6:	f7ff fee1 	bl	8006c9c <HAL_UART_RxHalfCpltCallback>
}
 8006eda:	bf00      	nop
 8006edc:	3710      	adds	r7, #16
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}

08006ee2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006ee2:	b580      	push	{r7, lr}
 8006ee4:	b084      	sub	sp, #16
 8006ee6:	af00      	add	r7, sp, #0
 8006ee8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	695b      	ldr	r3, [r3, #20]
 8006efa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006efe:	2b80      	cmp	r3, #128	@ 0x80
 8006f00:	bf0c      	ite	eq
 8006f02:	2301      	moveq	r3, #1
 8006f04:	2300      	movne	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006f0a:	68bb      	ldr	r3, [r7, #8]
 8006f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b21      	cmp	r3, #33	@ 0x21
 8006f14:	d108      	bne.n	8006f28 <UART_DMAError+0x46>
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d005      	beq.n	8006f28 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8006f22:	68b8      	ldr	r0, [r7, #8]
 8006f24:	f000 f926 	bl	8007174 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	695b      	ldr	r3, [r3, #20]
 8006f2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f32:	2b40      	cmp	r3, #64	@ 0x40
 8006f34:	bf0c      	ite	eq
 8006f36:	2301      	moveq	r3, #1
 8006f38:	2300      	movne	r3, #0
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b22      	cmp	r3, #34	@ 0x22
 8006f48:	d108      	bne.n	8006f5c <UART_DMAError+0x7a>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d005      	beq.n	8006f5c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006f50:	68bb      	ldr	r3, [r7, #8]
 8006f52:	2200      	movs	r2, #0
 8006f54:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8006f56:	68b8      	ldr	r0, [r7, #8]
 8006f58:	f000 f934 	bl	80071c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f60:	f043 0210 	orr.w	r2, r3, #16
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f68:	68b8      	ldr	r0, [r7, #8]
 8006f6a:	f7ff fea1 	bl	8006cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f6e:	bf00      	nop
 8006f70:	3710      	adds	r7, #16
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b086      	sub	sp, #24
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	60f8      	str	r0, [r7, #12]
 8006f7e:	60b9      	str	r1, [r7, #8]
 8006f80:	603b      	str	r3, [r7, #0]
 8006f82:	4613      	mov	r3, r2
 8006f84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f86:	e03b      	b.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f88:	6a3b      	ldr	r3, [r7, #32]
 8006f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f8e:	d037      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f90:	f7fb fbfc 	bl	800278c <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	6a3a      	ldr	r2, [r7, #32]
 8006f9c:	429a      	cmp	r2, r3
 8006f9e:	d302      	bcc.n	8006fa6 <UART_WaitOnFlagUntilTimeout+0x30>
 8006fa0:	6a3b      	ldr	r3, [r7, #32]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d101      	bne.n	8006faa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e03a      	b.n	8007020 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	68db      	ldr	r3, [r3, #12]
 8006fb0:	f003 0304 	and.w	r3, r3, #4
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d023      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	2b80      	cmp	r3, #128	@ 0x80
 8006fbc:	d020      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	2b40      	cmp	r3, #64	@ 0x40
 8006fc2:	d01d      	beq.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 0308 	and.w	r3, r3, #8
 8006fce:	2b08      	cmp	r3, #8
 8006fd0:	d116      	bne.n	8007000 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	617b      	str	r3, [r7, #20]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fe8:	68f8      	ldr	r0, [r7, #12]
 8006fea:	f000 f8eb 	bl	80071c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	e00f      	b.n	8007020 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	4013      	ands	r3, r2
 800700a:	68ba      	ldr	r2, [r7, #8]
 800700c:	429a      	cmp	r2, r3
 800700e:	bf0c      	ite	eq
 8007010:	2301      	moveq	r3, #1
 8007012:	2300      	movne	r3, #0
 8007014:	b2db      	uxtb	r3, r3
 8007016:	461a      	mov	r2, r3
 8007018:	79fb      	ldrb	r3, [r7, #7]
 800701a:	429a      	cmp	r2, r3
 800701c:	d0b4      	beq.n	8006f88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800701e:	2300      	movs	r3, #0
}
 8007020:	4618      	mov	r0, r3
 8007022:	3718      	adds	r7, #24
 8007024:	46bd      	mov	sp, r7
 8007026:	bd80      	pop	{r7, pc}

08007028 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b098      	sub	sp, #96	@ 0x60
 800702c:	af00      	add	r7, sp, #0
 800702e:	60f8      	str	r0, [r7, #12]
 8007030:	60b9      	str	r1, [r7, #8]
 8007032:	4613      	mov	r3, r2
 8007034:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007036:	68ba      	ldr	r2, [r7, #8]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	88fa      	ldrh	r2, [r7, #6]
 8007040:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	2200      	movs	r2, #0
 8007046:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2222      	movs	r2, #34	@ 0x22
 800704c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007054:	4a44      	ldr	r2, [pc, #272]	@ (8007168 <UART_Start_Receive_DMA+0x140>)
 8007056:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800705c:	4a43      	ldr	r2, [pc, #268]	@ (800716c <UART_Start_Receive_DMA+0x144>)
 800705e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007064:	4a42      	ldr	r2, [pc, #264]	@ (8007170 <UART_Start_Receive_DMA+0x148>)
 8007066:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706c:	2200      	movs	r2, #0
 800706e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007070:	f107 0308 	add.w	r3, r7, #8
 8007074:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	3304      	adds	r3, #4
 8007080:	4619      	mov	r1, r3
 8007082:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	88fb      	ldrh	r3, [r7, #6]
 8007088:	f7fb fd70 	bl	8002b6c <HAL_DMA_Start_IT>
 800708c:	4603      	mov	r3, r0
 800708e:	2b00      	cmp	r3, #0
 8007090:	d008      	beq.n	80070a4 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2210      	movs	r2, #16
 8007096:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2220      	movs	r2, #32
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e05d      	b.n	8007160 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80070a4:	2300      	movs	r3, #0
 80070a6:	613b      	str	r3, [r7, #16]
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	613b      	str	r3, [r7, #16]
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	613b      	str	r3, [r7, #16]
 80070b8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d019      	beq.n	80070f6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	330c      	adds	r3, #12
 80070c8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070cc:	e853 3f00 	ldrex	r3, [r3]
 80070d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80070d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	330c      	adds	r3, #12
 80070e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80070e2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80070e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80070e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80070ea:	e841 2300 	strex	r3, r2, [r1]
 80070ee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1e5      	bne.n	80070c2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	3314      	adds	r3, #20
 80070fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007100:	e853 3f00 	ldrex	r3, [r3]
 8007104:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007108:	f043 0301 	orr.w	r3, r3, #1
 800710c:	657b      	str	r3, [r7, #84]	@ 0x54
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	3314      	adds	r3, #20
 8007114:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007116:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007118:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800711a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800711c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800711e:	e841 2300 	strex	r3, r2, [r1]
 8007122:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007126:	2b00      	cmp	r3, #0
 8007128:	d1e5      	bne.n	80070f6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	3314      	adds	r3, #20
 8007130:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	e853 3f00 	ldrex	r3, [r3]
 8007138:	617b      	str	r3, [r7, #20]
   return(result);
 800713a:	697b      	ldr	r3, [r7, #20]
 800713c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007140:	653b      	str	r3, [r7, #80]	@ 0x50
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	3314      	adds	r3, #20
 8007148:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800714a:	627a      	str	r2, [r7, #36]	@ 0x24
 800714c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714e:	6a39      	ldr	r1, [r7, #32]
 8007150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007152:	e841 2300 	strex	r3, r2, [r1]
 8007156:	61fb      	str	r3, [r7, #28]
   return(result);
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d1e5      	bne.n	800712a <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	4618      	mov	r0, r3
 8007162:	3760      	adds	r7, #96	@ 0x60
 8007164:	46bd      	mov	sp, r7
 8007166:	bd80      	pop	{r7, pc}
 8007168:	08006d7b 	.word	0x08006d7b
 800716c:	08006ea7 	.word	0x08006ea7
 8007170:	08006ee3 	.word	0x08006ee3

08007174 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007174:	b480      	push	{r7}
 8007176:	b089      	sub	sp, #36	@ 0x24
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	e853 3f00 	ldrex	r3, [r3]
 800718a:	60bb      	str	r3, [r7, #8]
   return(result);
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007192:	61fb      	str	r3, [r7, #28]
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	330c      	adds	r3, #12
 800719a:	69fa      	ldr	r2, [r7, #28]
 800719c:	61ba      	str	r2, [r7, #24]
 800719e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a0:	6979      	ldr	r1, [r7, #20]
 80071a2:	69ba      	ldr	r2, [r7, #24]
 80071a4:	e841 2300 	strex	r3, r2, [r1]
 80071a8:	613b      	str	r3, [r7, #16]
   return(result);
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d1e5      	bne.n	800717c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2220      	movs	r2, #32
 80071b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80071b8:	bf00      	nop
 80071ba:	3724      	adds	r7, #36	@ 0x24
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b095      	sub	sp, #84	@ 0x54
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	330c      	adds	r3, #12
 80071d2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d6:	e853 3f00 	ldrex	r3, [r3]
 80071da:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80071dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071de:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	330c      	adds	r3, #12
 80071ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80071ec:	643a      	str	r2, [r7, #64]	@ 0x40
 80071ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80071f2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80071f4:	e841 2300 	strex	r3, r2, [r1]
 80071f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80071fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d1e5      	bne.n	80071cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	3314      	adds	r3, #20
 8007206:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	6a3b      	ldr	r3, [r7, #32]
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	f023 0301 	bic.w	r3, r3, #1
 8007216:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	3314      	adds	r3, #20
 800721e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007220:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007222:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007224:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007226:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007228:	e841 2300 	strex	r3, r2, [r1]
 800722c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800722e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1e5      	bne.n	8007200 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007238:	2b01      	cmp	r3, #1
 800723a:	d119      	bne.n	8007270 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	330c      	adds	r3, #12
 8007242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	e853 3f00 	ldrex	r3, [r3]
 800724a:	60bb      	str	r3, [r7, #8]
   return(result);
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f023 0310 	bic.w	r3, r3, #16
 8007252:	647b      	str	r3, [r7, #68]	@ 0x44
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	330c      	adds	r3, #12
 800725a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800725c:	61ba      	str	r2, [r7, #24]
 800725e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007260:	6979      	ldr	r1, [r7, #20]
 8007262:	69ba      	ldr	r2, [r7, #24]
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	613b      	str	r3, [r7, #16]
   return(result);
 800726a:	693b      	ldr	r3, [r7, #16]
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e5      	bne.n	800723c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	2220      	movs	r2, #32
 8007274:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800727e:	bf00      	nop
 8007280:	3754      	adds	r7, #84	@ 0x54
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800728a:	b580      	push	{r7, lr}
 800728c:	b084      	sub	sp, #16
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007296:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	2200      	movs	r2, #0
 800729c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800729e:	68f8      	ldr	r0, [r7, #12]
 80072a0:	f7ff fd06 	bl	8006cb0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072a4:	bf00      	nop
 80072a6:	3710      	adds	r7, #16
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80072ba:	b2db      	uxtb	r3, r3
 80072bc:	2b21      	cmp	r3, #33	@ 0x21
 80072be:	d13e      	bne.n	800733e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072c8:	d114      	bne.n	80072f4 <UART_Transmit_IT+0x48>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d110      	bne.n	80072f4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6a1b      	ldr	r3, [r3, #32]
 80072d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	881b      	ldrh	r3, [r3, #0]
 80072dc:	461a      	mov	r2, r3
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072e6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6a1b      	ldr	r3, [r3, #32]
 80072ec:	1c9a      	adds	r2, r3, #2
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	621a      	str	r2, [r3, #32]
 80072f2:	e008      	b.n	8007306 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6a1b      	ldr	r3, [r3, #32]
 80072f8:	1c59      	adds	r1, r3, #1
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	6211      	str	r1, [r2, #32]
 80072fe:	781a      	ldrb	r2, [r3, #0]
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800730a:	b29b      	uxth	r3, r3
 800730c:	3b01      	subs	r3, #1
 800730e:	b29b      	uxth	r3, r3
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	4619      	mov	r1, r3
 8007314:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10f      	bne.n	800733a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68da      	ldr	r2, [r3, #12]
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007328:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007338:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800733a:	2300      	movs	r3, #0
 800733c:	e000      	b.n	8007340 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800733e:	2302      	movs	r3, #2
  }
}
 8007340:	4618      	mov	r0, r3
 8007342:	3714      	adds	r7, #20
 8007344:	46bd      	mov	sp, r7
 8007346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734a:	4770      	bx	lr

0800734c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b082      	sub	sp, #8
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	68da      	ldr	r2, [r3, #12]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007362:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2220      	movs	r2, #32
 8007368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f7ff fc77 	bl	8006c60 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3708      	adds	r7, #8
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b08c      	sub	sp, #48	@ 0x30
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007384:	2300      	movs	r3, #0
 8007386:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007388:	2300      	movs	r3, #0
 800738a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b22      	cmp	r3, #34	@ 0x22
 8007396:	f040 80aa 	bne.w	80074ee <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	689b      	ldr	r3, [r3, #8]
 800739e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073a2:	d115      	bne.n	80073d0 <UART_Receive_IT+0x54>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	691b      	ldr	r3, [r3, #16]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d111      	bne.n	80073d0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685b      	ldr	r3, [r3, #4]
 80073b8:	b29b      	uxth	r3, r3
 80073ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073be:	b29a      	uxth	r2, r3
 80073c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c8:	1c9a      	adds	r2, r3, #2
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80073ce:	e024      	b.n	800741a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073de:	d007      	beq.n	80073f0 <UART_Receive_IT+0x74>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10a      	bne.n	80073fe <UART_Receive_IT+0x82>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d106      	bne.n	80073fe <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685b      	ldr	r3, [r3, #4]
 80073f6:	b2da      	uxtb	r2, r3
 80073f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073fa:	701a      	strb	r2, [r3, #0]
 80073fc:	e008      	b.n	8007410 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	b2db      	uxtb	r3, r3
 8007406:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800740a:	b2da      	uxtb	r2, r3
 800740c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800740e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29b      	uxth	r3, r3
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	4619      	mov	r1, r3
 8007428:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800742a:	2b00      	cmp	r3, #0
 800742c:	d15d      	bne.n	80074ea <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68da      	ldr	r2, [r3, #12]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f022 0220 	bic.w	r2, r2, #32
 800743c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	68da      	ldr	r2, [r3, #12]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800744c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	695a      	ldr	r2, [r3, #20]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f022 0201 	bic.w	r2, r2, #1
 800745c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	2220      	movs	r2, #32
 8007462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	2200      	movs	r2, #0
 800746a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007470:	2b01      	cmp	r3, #1
 8007472:	d135      	bne.n	80074e0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	330c      	adds	r3, #12
 8007480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	e853 3f00 	ldrex	r3, [r3]
 8007488:	613b      	str	r3, [r7, #16]
   return(result);
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	f023 0310 	bic.w	r3, r3, #16
 8007490:	627b      	str	r3, [r7, #36]	@ 0x24
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	330c      	adds	r3, #12
 8007498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800749a:	623a      	str	r2, [r7, #32]
 800749c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800749e:	69f9      	ldr	r1, [r7, #28]
 80074a0:	6a3a      	ldr	r2, [r7, #32]
 80074a2:	e841 2300 	strex	r3, r2, [r1]
 80074a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80074a8:	69bb      	ldr	r3, [r7, #24]
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d1e5      	bne.n	800747a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f003 0310 	and.w	r3, r3, #16
 80074b8:	2b10      	cmp	r3, #16
 80074ba:	d10a      	bne.n	80074d2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80074bc:	2300      	movs	r3, #0
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	60fb      	str	r3, [r7, #12]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	685b      	ldr	r3, [r3, #4]
 80074ce:	60fb      	str	r3, [r7, #12]
 80074d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074d6:	4619      	mov	r1, r3
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f7f9 fde9 	bl	80010b0 <HAL_UARTEx_RxEventCallback>
 80074de:	e002      	b.n	80074e6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f7ff fbd1 	bl	8006c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80074e6:	2300      	movs	r3, #0
 80074e8:	e002      	b.n	80074f0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80074ea:	2300      	movs	r3, #0
 80074ec:	e000      	b.n	80074f0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80074ee:	2302      	movs	r3, #2
  }
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3730      	adds	r7, #48	@ 0x30
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80074f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074fc:	b0c0      	sub	sp, #256	@ 0x100
 80074fe:	af00      	add	r7, sp, #0
 8007500:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	691b      	ldr	r3, [r3, #16]
 800750c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007514:	68d9      	ldr	r1, [r3, #12]
 8007516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800751a:	681a      	ldr	r2, [r3, #0]
 800751c:	ea40 0301 	orr.w	r3, r0, r1
 8007520:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007526:	689a      	ldr	r2, [r3, #8]
 8007528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800752c:	691b      	ldr	r3, [r3, #16]
 800752e:	431a      	orrs	r2, r3
 8007530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007534:	695b      	ldr	r3, [r3, #20]
 8007536:	431a      	orrs	r2, r3
 8007538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800753c:	69db      	ldr	r3, [r3, #28]
 800753e:	4313      	orrs	r3, r2
 8007540:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	68db      	ldr	r3, [r3, #12]
 800754c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007550:	f021 010c 	bic.w	r1, r1, #12
 8007554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800755e:	430b      	orrs	r3, r1
 8007560:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007562:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800756e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007572:	6999      	ldr	r1, [r3, #24]
 8007574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007578:	681a      	ldr	r2, [r3, #0]
 800757a:	ea40 0301 	orr.w	r3, r0, r1
 800757e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4b8f      	ldr	r3, [pc, #572]	@ (80077c4 <UART_SetConfig+0x2cc>)
 8007588:	429a      	cmp	r2, r3
 800758a:	d005      	beq.n	8007598 <UART_SetConfig+0xa0>
 800758c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b8d      	ldr	r3, [pc, #564]	@ (80077c8 <UART_SetConfig+0x2d0>)
 8007594:	429a      	cmp	r2, r3
 8007596:	d104      	bne.n	80075a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007598:	f7fc fdac 	bl	80040f4 <HAL_RCC_GetPCLK2Freq>
 800759c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80075a0:	e003      	b.n	80075aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80075a2:	f7fc fd93 	bl	80040cc <HAL_RCC_GetPCLK1Freq>
 80075a6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075ae:	69db      	ldr	r3, [r3, #28]
 80075b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075b4:	f040 810c 	bne.w	80077d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80075b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80075bc:	2200      	movs	r2, #0
 80075be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80075c2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80075c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80075ca:	4622      	mov	r2, r4
 80075cc:	462b      	mov	r3, r5
 80075ce:	1891      	adds	r1, r2, r2
 80075d0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80075d2:	415b      	adcs	r3, r3
 80075d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80075d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80075da:	4621      	mov	r1, r4
 80075dc:	eb12 0801 	adds.w	r8, r2, r1
 80075e0:	4629      	mov	r1, r5
 80075e2:	eb43 0901 	adc.w	r9, r3, r1
 80075e6:	f04f 0200 	mov.w	r2, #0
 80075ea:	f04f 0300 	mov.w	r3, #0
 80075ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80075f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80075f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80075fa:	4690      	mov	r8, r2
 80075fc:	4699      	mov	r9, r3
 80075fe:	4623      	mov	r3, r4
 8007600:	eb18 0303 	adds.w	r3, r8, r3
 8007604:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007608:	462b      	mov	r3, r5
 800760a:	eb49 0303 	adc.w	r3, r9, r3
 800760e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800761e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007622:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007626:	460b      	mov	r3, r1
 8007628:	18db      	adds	r3, r3, r3
 800762a:	653b      	str	r3, [r7, #80]	@ 0x50
 800762c:	4613      	mov	r3, r2
 800762e:	eb42 0303 	adc.w	r3, r2, r3
 8007632:	657b      	str	r3, [r7, #84]	@ 0x54
 8007634:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007638:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800763c:	f7f9 fabc 	bl	8000bb8 <__aeabi_uldivmod>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4b61      	ldr	r3, [pc, #388]	@ (80077cc <UART_SetConfig+0x2d4>)
 8007646:	fba3 2302 	umull	r2, r3, r3, r2
 800764a:	095b      	lsrs	r3, r3, #5
 800764c:	011c      	lsls	r4, r3, #4
 800764e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007652:	2200      	movs	r2, #0
 8007654:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007658:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800765c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007660:	4642      	mov	r2, r8
 8007662:	464b      	mov	r3, r9
 8007664:	1891      	adds	r1, r2, r2
 8007666:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007668:	415b      	adcs	r3, r3
 800766a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800766c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007670:	4641      	mov	r1, r8
 8007672:	eb12 0a01 	adds.w	sl, r2, r1
 8007676:	4649      	mov	r1, r9
 8007678:	eb43 0b01 	adc.w	fp, r3, r1
 800767c:	f04f 0200 	mov.w	r2, #0
 8007680:	f04f 0300 	mov.w	r3, #0
 8007684:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007688:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800768c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007690:	4692      	mov	sl, r2
 8007692:	469b      	mov	fp, r3
 8007694:	4643      	mov	r3, r8
 8007696:	eb1a 0303 	adds.w	r3, sl, r3
 800769a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800769e:	464b      	mov	r3, r9
 80076a0:	eb4b 0303 	adc.w	r3, fp, r3
 80076a4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80076a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076ac:	685b      	ldr	r3, [r3, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076b4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80076b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80076bc:	460b      	mov	r3, r1
 80076be:	18db      	adds	r3, r3, r3
 80076c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80076c2:	4613      	mov	r3, r2
 80076c4:	eb42 0303 	adc.w	r3, r2, r3
 80076c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80076ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80076ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80076d2:	f7f9 fa71 	bl	8000bb8 <__aeabi_uldivmod>
 80076d6:	4602      	mov	r2, r0
 80076d8:	460b      	mov	r3, r1
 80076da:	4611      	mov	r1, r2
 80076dc:	4b3b      	ldr	r3, [pc, #236]	@ (80077cc <UART_SetConfig+0x2d4>)
 80076de:	fba3 2301 	umull	r2, r3, r3, r1
 80076e2:	095b      	lsrs	r3, r3, #5
 80076e4:	2264      	movs	r2, #100	@ 0x64
 80076e6:	fb02 f303 	mul.w	r3, r2, r3
 80076ea:	1acb      	subs	r3, r1, r3
 80076ec:	00db      	lsls	r3, r3, #3
 80076ee:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80076f2:	4b36      	ldr	r3, [pc, #216]	@ (80077cc <UART_SetConfig+0x2d4>)
 80076f4:	fba3 2302 	umull	r2, r3, r3, r2
 80076f8:	095b      	lsrs	r3, r3, #5
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007700:	441c      	add	r4, r3
 8007702:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007706:	2200      	movs	r2, #0
 8007708:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800770c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007710:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007714:	4642      	mov	r2, r8
 8007716:	464b      	mov	r3, r9
 8007718:	1891      	adds	r1, r2, r2
 800771a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800771c:	415b      	adcs	r3, r3
 800771e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007720:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007724:	4641      	mov	r1, r8
 8007726:	1851      	adds	r1, r2, r1
 8007728:	6339      	str	r1, [r7, #48]	@ 0x30
 800772a:	4649      	mov	r1, r9
 800772c:	414b      	adcs	r3, r1
 800772e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007730:	f04f 0200 	mov.w	r2, #0
 8007734:	f04f 0300 	mov.w	r3, #0
 8007738:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800773c:	4659      	mov	r1, fp
 800773e:	00cb      	lsls	r3, r1, #3
 8007740:	4651      	mov	r1, sl
 8007742:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007746:	4651      	mov	r1, sl
 8007748:	00ca      	lsls	r2, r1, #3
 800774a:	4610      	mov	r0, r2
 800774c:	4619      	mov	r1, r3
 800774e:	4603      	mov	r3, r0
 8007750:	4642      	mov	r2, r8
 8007752:	189b      	adds	r3, r3, r2
 8007754:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007758:	464b      	mov	r3, r9
 800775a:	460a      	mov	r2, r1
 800775c:	eb42 0303 	adc.w	r3, r2, r3
 8007760:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007768:	685b      	ldr	r3, [r3, #4]
 800776a:	2200      	movs	r2, #0
 800776c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007770:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007774:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007778:	460b      	mov	r3, r1
 800777a:	18db      	adds	r3, r3, r3
 800777c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800777e:	4613      	mov	r3, r2
 8007780:	eb42 0303 	adc.w	r3, r2, r3
 8007784:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007786:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800778a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800778e:	f7f9 fa13 	bl	8000bb8 <__aeabi_uldivmod>
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4b0d      	ldr	r3, [pc, #52]	@ (80077cc <UART_SetConfig+0x2d4>)
 8007798:	fba3 1302 	umull	r1, r3, r3, r2
 800779c:	095b      	lsrs	r3, r3, #5
 800779e:	2164      	movs	r1, #100	@ 0x64
 80077a0:	fb01 f303 	mul.w	r3, r1, r3
 80077a4:	1ad3      	subs	r3, r2, r3
 80077a6:	00db      	lsls	r3, r3, #3
 80077a8:	3332      	adds	r3, #50	@ 0x32
 80077aa:	4a08      	ldr	r2, [pc, #32]	@ (80077cc <UART_SetConfig+0x2d4>)
 80077ac:	fba2 2303 	umull	r2, r3, r2, r3
 80077b0:	095b      	lsrs	r3, r3, #5
 80077b2:	f003 0207 	and.w	r2, r3, #7
 80077b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4422      	add	r2, r4
 80077be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80077c0:	e106      	b.n	80079d0 <UART_SetConfig+0x4d8>
 80077c2:	bf00      	nop
 80077c4:	40011000 	.word	0x40011000
 80077c8:	40011400 	.word	0x40011400
 80077cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80077d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077d4:	2200      	movs	r2, #0
 80077d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80077da:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80077de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80077e2:	4642      	mov	r2, r8
 80077e4:	464b      	mov	r3, r9
 80077e6:	1891      	adds	r1, r2, r2
 80077e8:	6239      	str	r1, [r7, #32]
 80077ea:	415b      	adcs	r3, r3
 80077ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80077ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80077f2:	4641      	mov	r1, r8
 80077f4:	1854      	adds	r4, r2, r1
 80077f6:	4649      	mov	r1, r9
 80077f8:	eb43 0501 	adc.w	r5, r3, r1
 80077fc:	f04f 0200 	mov.w	r2, #0
 8007800:	f04f 0300 	mov.w	r3, #0
 8007804:	00eb      	lsls	r3, r5, #3
 8007806:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800780a:	00e2      	lsls	r2, r4, #3
 800780c:	4614      	mov	r4, r2
 800780e:	461d      	mov	r5, r3
 8007810:	4643      	mov	r3, r8
 8007812:	18e3      	adds	r3, r4, r3
 8007814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007818:	464b      	mov	r3, r9
 800781a:	eb45 0303 	adc.w	r3, r5, r3
 800781e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800782e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007832:	f04f 0200 	mov.w	r2, #0
 8007836:	f04f 0300 	mov.w	r3, #0
 800783a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800783e:	4629      	mov	r1, r5
 8007840:	008b      	lsls	r3, r1, #2
 8007842:	4621      	mov	r1, r4
 8007844:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007848:	4621      	mov	r1, r4
 800784a:	008a      	lsls	r2, r1, #2
 800784c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007850:	f7f9 f9b2 	bl	8000bb8 <__aeabi_uldivmod>
 8007854:	4602      	mov	r2, r0
 8007856:	460b      	mov	r3, r1
 8007858:	4b60      	ldr	r3, [pc, #384]	@ (80079dc <UART_SetConfig+0x4e4>)
 800785a:	fba3 2302 	umull	r2, r3, r3, r2
 800785e:	095b      	lsrs	r3, r3, #5
 8007860:	011c      	lsls	r4, r3, #4
 8007862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007866:	2200      	movs	r2, #0
 8007868:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800786c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007870:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007874:	4642      	mov	r2, r8
 8007876:	464b      	mov	r3, r9
 8007878:	1891      	adds	r1, r2, r2
 800787a:	61b9      	str	r1, [r7, #24]
 800787c:	415b      	adcs	r3, r3
 800787e:	61fb      	str	r3, [r7, #28]
 8007880:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007884:	4641      	mov	r1, r8
 8007886:	1851      	adds	r1, r2, r1
 8007888:	6139      	str	r1, [r7, #16]
 800788a:	4649      	mov	r1, r9
 800788c:	414b      	adcs	r3, r1
 800788e:	617b      	str	r3, [r7, #20]
 8007890:	f04f 0200 	mov.w	r2, #0
 8007894:	f04f 0300 	mov.w	r3, #0
 8007898:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800789c:	4659      	mov	r1, fp
 800789e:	00cb      	lsls	r3, r1, #3
 80078a0:	4651      	mov	r1, sl
 80078a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80078a6:	4651      	mov	r1, sl
 80078a8:	00ca      	lsls	r2, r1, #3
 80078aa:	4610      	mov	r0, r2
 80078ac:	4619      	mov	r1, r3
 80078ae:	4603      	mov	r3, r0
 80078b0:	4642      	mov	r2, r8
 80078b2:	189b      	adds	r3, r3, r2
 80078b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80078b8:	464b      	mov	r3, r9
 80078ba:	460a      	mov	r2, r1
 80078bc:	eb42 0303 	adc.w	r3, r2, r3
 80078c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80078c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80078ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80078d0:	f04f 0200 	mov.w	r2, #0
 80078d4:	f04f 0300 	mov.w	r3, #0
 80078d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80078dc:	4649      	mov	r1, r9
 80078de:	008b      	lsls	r3, r1, #2
 80078e0:	4641      	mov	r1, r8
 80078e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078e6:	4641      	mov	r1, r8
 80078e8:	008a      	lsls	r2, r1, #2
 80078ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80078ee:	f7f9 f963 	bl	8000bb8 <__aeabi_uldivmod>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4611      	mov	r1, r2
 80078f8:	4b38      	ldr	r3, [pc, #224]	@ (80079dc <UART_SetConfig+0x4e4>)
 80078fa:	fba3 2301 	umull	r2, r3, r3, r1
 80078fe:	095b      	lsrs	r3, r3, #5
 8007900:	2264      	movs	r2, #100	@ 0x64
 8007902:	fb02 f303 	mul.w	r3, r2, r3
 8007906:	1acb      	subs	r3, r1, r3
 8007908:	011b      	lsls	r3, r3, #4
 800790a:	3332      	adds	r3, #50	@ 0x32
 800790c:	4a33      	ldr	r2, [pc, #204]	@ (80079dc <UART_SetConfig+0x4e4>)
 800790e:	fba2 2303 	umull	r2, r3, r2, r3
 8007912:	095b      	lsrs	r3, r3, #5
 8007914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007918:	441c      	add	r4, r3
 800791a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800791e:	2200      	movs	r2, #0
 8007920:	673b      	str	r3, [r7, #112]	@ 0x70
 8007922:	677a      	str	r2, [r7, #116]	@ 0x74
 8007924:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007928:	4642      	mov	r2, r8
 800792a:	464b      	mov	r3, r9
 800792c:	1891      	adds	r1, r2, r2
 800792e:	60b9      	str	r1, [r7, #8]
 8007930:	415b      	adcs	r3, r3
 8007932:	60fb      	str	r3, [r7, #12]
 8007934:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007938:	4641      	mov	r1, r8
 800793a:	1851      	adds	r1, r2, r1
 800793c:	6039      	str	r1, [r7, #0]
 800793e:	4649      	mov	r1, r9
 8007940:	414b      	adcs	r3, r1
 8007942:	607b      	str	r3, [r7, #4]
 8007944:	f04f 0200 	mov.w	r2, #0
 8007948:	f04f 0300 	mov.w	r3, #0
 800794c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007950:	4659      	mov	r1, fp
 8007952:	00cb      	lsls	r3, r1, #3
 8007954:	4651      	mov	r1, sl
 8007956:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800795a:	4651      	mov	r1, sl
 800795c:	00ca      	lsls	r2, r1, #3
 800795e:	4610      	mov	r0, r2
 8007960:	4619      	mov	r1, r3
 8007962:	4603      	mov	r3, r0
 8007964:	4642      	mov	r2, r8
 8007966:	189b      	adds	r3, r3, r2
 8007968:	66bb      	str	r3, [r7, #104]	@ 0x68
 800796a:	464b      	mov	r3, r9
 800796c:	460a      	mov	r2, r1
 800796e:	eb42 0303 	adc.w	r3, r2, r3
 8007972:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007978:	685b      	ldr	r3, [r3, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	663b      	str	r3, [r7, #96]	@ 0x60
 800797e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	f04f 0300 	mov.w	r3, #0
 8007988:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800798c:	4649      	mov	r1, r9
 800798e:	008b      	lsls	r3, r1, #2
 8007990:	4641      	mov	r1, r8
 8007992:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007996:	4641      	mov	r1, r8
 8007998:	008a      	lsls	r2, r1, #2
 800799a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800799e:	f7f9 f90b 	bl	8000bb8 <__aeabi_uldivmod>
 80079a2:	4602      	mov	r2, r0
 80079a4:	460b      	mov	r3, r1
 80079a6:	4b0d      	ldr	r3, [pc, #52]	@ (80079dc <UART_SetConfig+0x4e4>)
 80079a8:	fba3 1302 	umull	r1, r3, r3, r2
 80079ac:	095b      	lsrs	r3, r3, #5
 80079ae:	2164      	movs	r1, #100	@ 0x64
 80079b0:	fb01 f303 	mul.w	r3, r1, r3
 80079b4:	1ad3      	subs	r3, r2, r3
 80079b6:	011b      	lsls	r3, r3, #4
 80079b8:	3332      	adds	r3, #50	@ 0x32
 80079ba:	4a08      	ldr	r2, [pc, #32]	@ (80079dc <UART_SetConfig+0x4e4>)
 80079bc:	fba2 2303 	umull	r2, r3, r2, r3
 80079c0:	095b      	lsrs	r3, r3, #5
 80079c2:	f003 020f 	and.w	r2, r3, #15
 80079c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4422      	add	r2, r4
 80079ce:	609a      	str	r2, [r3, #8]
}
 80079d0:	bf00      	nop
 80079d2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80079d6:	46bd      	mov	sp, r7
 80079d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079dc:	51eb851f 	.word	0x51eb851f

080079e0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80079e0:	b084      	sub	sp, #16
 80079e2:	b480      	push	{r7}
 80079e4:	b085      	sub	sp, #20
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
 80079ea:	f107 001c 	add.w	r0, r7, #28
 80079ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80079f6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80079f8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80079fa:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80079fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80079fe:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8007a02:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8007a06:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8007a0a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	685b      	ldr	r3, [r3, #4]
 8007a16:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8007a1a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a1e:	68fa      	ldr	r2, [r7, #12]
 8007a20:	431a      	orrs	r2, r3
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007a26:	2300      	movs	r3, #0
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	b004      	add	sp, #16
 8007a34:	4770      	bx	lr

08007a36 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007a36:	b480      	push	{r7}
 8007a38:	b083      	sub	sp, #12
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007a72:	b480      	push	{r7}
 8007a74:	b083      	sub	sp, #12
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2203      	movs	r2, #3
 8007a7e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007a80:	2300      	movs	r3, #0
}
 8007a82:	4618      	mov	r0, r3
 8007a84:	370c      	adds	r7, #12
 8007a86:	46bd      	mov	sp, r7
 8007a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8c:	4770      	bx	lr

08007a8e <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007a8e:	b480      	push	{r7}
 8007a90:	b083      	sub	sp, #12
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f003 0303 	and.w	r3, r3, #3
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	370c      	adds	r7, #12
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa8:	4770      	bx	lr

08007aaa <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007aaa:	b480      	push	{r7}
 8007aac:	b085      	sub	sp, #20
 8007aae:	af00      	add	r7, sp, #0
 8007ab0:	6078      	str	r0, [r7, #4]
 8007ab2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007ac8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007ace:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007ad4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007ae4:	f023 030f 	bic.w	r3, r3, #15
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	431a      	orrs	r2, r3
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3714      	adds	r7, #20
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	691b      	ldr	r3, [r3, #16]
 8007b0a:	b2db      	uxtb	r3, r3
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	370c      	adds	r7, #12
 8007b10:	46bd      	mov	sp, r7
 8007b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b16:	4770      	bx	lr

08007b18 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b085      	sub	sp, #20
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	3314      	adds	r3, #20
 8007b26:	461a      	mov	r2, r3
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	4413      	add	r3, r2
 8007b2c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
}  
 8007b32:	4618      	mov	r0, r3
 8007b34:	3714      	adds	r7, #20
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr

08007b3e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007b3e:	b480      	push	{r7}
 8007b40:	b085      	sub	sp, #20
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
 8007b46:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007b4c:	683b      	ldr	r3, [r7, #0]
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007b54:	683b      	ldr	r3, [r7, #0]
 8007b56:	685a      	ldr	r2, [r3, #4]
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007b64:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007b6a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007b70:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007b72:	68fa      	ldr	r2, [r7, #12]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7c:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	431a      	orrs	r2, r3
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007b88:	2300      	movs	r3, #0

}
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	3714      	adds	r7, #20
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b94:	4770      	bx	lr

08007b96 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b088      	sub	sp, #32
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007ba0:	683b      	ldr	r3, [r7, #0]
 8007ba2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007ba4:	2310      	movs	r3, #16
 8007ba6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ba8:	2340      	movs	r3, #64	@ 0x40
 8007baa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bac:	2300      	movs	r3, #0
 8007bae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bb4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bb6:	f107 0308 	add.w	r3, r7, #8
 8007bba:	4619      	mov	r1, r3
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f7ff ff74 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bc6:	2110      	movs	r1, #16
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f000 fa19 	bl	8008000 <SDMMC_GetCmdResp1>
 8007bce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bd0:	69fb      	ldr	r3, [r7, #28]
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3720      	adds	r7, #32
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}

08007bda <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b088      	sub	sp, #32
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
 8007be2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007be8:	2311      	movs	r3, #17
 8007bea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bec:	2340      	movs	r3, #64	@ 0x40
 8007bee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bf8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bfa:	f107 0308 	add.w	r3, r7, #8
 8007bfe:	4619      	mov	r1, r3
 8007c00:	6878      	ldr	r0, [r7, #4]
 8007c02:	f7ff ff52 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c0a:	2111      	movs	r1, #17
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f000 f9f7 	bl	8008000 <SDMMC_GetCmdResp1>
 8007c12:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c14:	69fb      	ldr	r3, [r7, #28]
}
 8007c16:	4618      	mov	r0, r3
 8007c18:	3720      	adds	r7, #32
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	bd80      	pop	{r7, pc}

08007c1e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007c1e:	b580      	push	{r7, lr}
 8007c20:	b088      	sub	sp, #32
 8007c22:	af00      	add	r7, sp, #0
 8007c24:	6078      	str	r0, [r7, #4]
 8007c26:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007c2c:	2312      	movs	r3, #18
 8007c2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c30:	2340      	movs	r3, #64	@ 0x40
 8007c32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c34:	2300      	movs	r3, #0
 8007c36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c3e:	f107 0308 	add.w	r3, r7, #8
 8007c42:	4619      	mov	r1, r3
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f7ff ff30 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007c4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c4e:	2112      	movs	r1, #18
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 f9d5 	bl	8008000 <SDMMC_GetCmdResp1>
 8007c56:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c58:	69fb      	ldr	r3, [r7, #28]
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3720      	adds	r7, #32
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b088      	sub	sp, #32
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007c6c:	683b      	ldr	r3, [r7, #0]
 8007c6e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007c70:	2318      	movs	r3, #24
 8007c72:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c74:	2340      	movs	r3, #64	@ 0x40
 8007c76:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c7c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c80:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c82:	f107 0308 	add.w	r3, r7, #8
 8007c86:	4619      	mov	r1, r3
 8007c88:	6878      	ldr	r0, [r7, #4]
 8007c8a:	f7ff ff0e 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007c8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c92:	2118      	movs	r1, #24
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 f9b3 	bl	8008000 <SDMMC_GetCmdResp1>
 8007c9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c9c:	69fb      	ldr	r3, [r7, #28]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3720      	adds	r7, #32
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}

08007ca6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007ca6:	b580      	push	{r7, lr}
 8007ca8:	b088      	sub	sp, #32
 8007caa:	af00      	add	r7, sp, #0
 8007cac:	6078      	str	r0, [r7, #4]
 8007cae:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007cb4:	2319      	movs	r3, #25
 8007cb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007cb8:	2340      	movs	r3, #64	@ 0x40
 8007cba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007cc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cc4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007cc6:	f107 0308 	add.w	r3, r7, #8
 8007cca:	4619      	mov	r1, r3
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7ff feec 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cd6:	2119      	movs	r1, #25
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f000 f991 	bl	8008000 <SDMMC_GetCmdResp1>
 8007cde:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ce0:	69fb      	ldr	r3, [r7, #28]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3720      	adds	r7, #32
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bd80      	pop	{r7, pc}
	...

08007cec <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b088      	sub	sp, #32
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007cf8:	230c      	movs	r3, #12
 8007cfa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007cfc:	2340      	movs	r3, #64	@ 0x40
 8007cfe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d00:	2300      	movs	r3, #0
 8007d02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d08:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d0a:	f107 0308 	add.w	r3, r7, #8
 8007d0e:	4619      	mov	r1, r3
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f7ff feca 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007d16:	4a05      	ldr	r2, [pc, #20]	@ (8007d2c <SDMMC_CmdStopTransfer+0x40>)
 8007d18:	210c      	movs	r1, #12
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 f970 	bl	8008000 <SDMMC_GetCmdResp1>
 8007d20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d22:	69fb      	ldr	r3, [r7, #28]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3720      	adds	r7, #32
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	05f5e100 	.word	0x05f5e100

08007d30 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	b08a      	sub	sp, #40	@ 0x28
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	60f8      	str	r0, [r7, #12]
 8007d38:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007d40:	2307      	movs	r3, #7
 8007d42:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d44:	2340      	movs	r3, #64	@ 0x40
 8007d46:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d50:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d52:	f107 0310 	add.w	r3, r7, #16
 8007d56:	4619      	mov	r1, r3
 8007d58:	68f8      	ldr	r0, [r7, #12]
 8007d5a:	f7ff fea6 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d62:	2107      	movs	r1, #7
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 f94b 	bl	8008000 <SDMMC_GetCmdResp1>
 8007d6a:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3728      	adds	r7, #40	@ 0x28
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}

08007d76 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007d76:	b580      	push	{r7, lr}
 8007d78:	b088      	sub	sp, #32
 8007d7a:	af00      	add	r7, sp, #0
 8007d7c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007d82:	2300      	movs	r3, #0
 8007d84:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007d86:	2300      	movs	r3, #0
 8007d88:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d8e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d92:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d94:	f107 0308 	add.w	r3, r7, #8
 8007d98:	4619      	mov	r1, r3
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7ff fe85 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007da0:	6878      	ldr	r0, [r7, #4]
 8007da2:	f000 fb65 	bl	8008470 <SDMMC_GetCmdError>
 8007da6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007da8:	69fb      	ldr	r3, [r7, #28]
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3720      	adds	r7, #32
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}

08007db2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b088      	sub	sp, #32
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007dba:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007dbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007dc0:	2308      	movs	r3, #8
 8007dc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007dc4:	2340      	movs	r3, #64	@ 0x40
 8007dc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007dcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dd0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007dd2:	f107 0308 	add.w	r3, r7, #8
 8007dd6:	4619      	mov	r1, r3
 8007dd8:	6878      	ldr	r0, [r7, #4]
 8007dda:	f7ff fe66 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f000 faf8 	bl	80083d4 <SDMMC_GetCmdResp7>
 8007de4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007de6:	69fb      	ldr	r3, [r7, #28]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3720      	adds	r7, #32
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007dfe:	2337      	movs	r3, #55	@ 0x37
 8007e00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e02:	2340      	movs	r3, #64	@ 0x40
 8007e04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e06:	2300      	movs	r3, #0
 8007e08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e10:	f107 0308 	add.w	r3, r7, #8
 8007e14:	4619      	mov	r1, r3
 8007e16:	6878      	ldr	r0, [r7, #4]
 8007e18:	f7ff fe47 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007e1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e20:	2137      	movs	r1, #55	@ 0x37
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f000 f8ec 	bl	8008000 <SDMMC_GetCmdResp1>
 8007e28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e2a:	69fb      	ldr	r3, [r7, #28]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3720      	adds	r7, #32
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b088      	sub	sp, #32
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007e44:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007e48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007e4a:	2329      	movs	r3, #41	@ 0x29
 8007e4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e4e:	2340      	movs	r3, #64	@ 0x40
 8007e50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e52:	2300      	movs	r3, #0
 8007e54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e5c:	f107 0308 	add.w	r3, r7, #8
 8007e60:	4619      	mov	r1, r3
 8007e62:	6878      	ldr	r0, [r7, #4]
 8007e64:	f7ff fe21 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f9ff 	bl	800826c <SDMMC_GetCmdResp3>
 8007e6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e70:	69fb      	ldr	r3, [r7, #28]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3720      	adds	r7, #32
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b088      	sub	sp, #32
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	6078      	str	r0, [r7, #4]
 8007e82:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8007e88:	2306      	movs	r3, #6
 8007e8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e8c:	2340      	movs	r3, #64	@ 0x40
 8007e8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e90:	2300      	movs	r3, #0
 8007e92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e98:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e9a:	f107 0308 	add.w	r3, r7, #8
 8007e9e:	4619      	mov	r1, r3
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f7ff fe02 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8007ea6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eaa:	2106      	movs	r1, #6
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 f8a7 	bl	8008000 <SDMMC_GetCmdResp1>
 8007eb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007eb4:	69fb      	ldr	r3, [r7, #28]
}
 8007eb6:	4618      	mov	r0, r3
 8007eb8:	3720      	adds	r7, #32
 8007eba:	46bd      	mov	sp, r7
 8007ebc:	bd80      	pop	{r7, pc}

08007ebe <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8007ebe:	b580      	push	{r7, lr}
 8007ec0:	b088      	sub	sp, #32
 8007ec2:	af00      	add	r7, sp, #0
 8007ec4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8007eca:	2333      	movs	r3, #51	@ 0x33
 8007ecc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ece:	2340      	movs	r3, #64	@ 0x40
 8007ed0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007eda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007edc:	f107 0308 	add.w	r3, r7, #8
 8007ee0:	4619      	mov	r1, r3
 8007ee2:	6878      	ldr	r0, [r7, #4]
 8007ee4:	f7ff fde1 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8007ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eec:	2133      	movs	r1, #51	@ 0x33
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f000 f886 	bl	8008000 <SDMMC_GetCmdResp1>
 8007ef4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ef6:	69fb      	ldr	r3, [r7, #28]
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3720      	adds	r7, #32
 8007efc:	46bd      	mov	sp, r7
 8007efe:	bd80      	pop	{r7, pc}

08007f00 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b088      	sub	sp, #32
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007f10:	23c0      	movs	r3, #192	@ 0xc0
 8007f12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f14:	2300      	movs	r3, #0
 8007f16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f1e:	f107 0308 	add.w	r3, r7, #8
 8007f22:	4619      	mov	r1, r3
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7ff fdc0 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f000 f956 	bl	80081dc <SDMMC_GetCmdResp2>
 8007f30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f32:	69fb      	ldr	r3, [r7, #28]
}
 8007f34:	4618      	mov	r0, r3
 8007f36:	3720      	adds	r7, #32
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	bd80      	pop	{r7, pc}

08007f3c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b088      	sub	sp, #32
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007f4a:	2309      	movs	r3, #9
 8007f4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007f4e:	23c0      	movs	r3, #192	@ 0xc0
 8007f50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f52:	2300      	movs	r3, #0
 8007f54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f5c:	f107 0308 	add.w	r3, r7, #8
 8007f60:	4619      	mov	r1, r3
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f7ff fda1 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007f68:	6878      	ldr	r0, [r7, #4]
 8007f6a:	f000 f937 	bl	80081dc <SDMMC_GetCmdResp2>
 8007f6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007f70:	69fb      	ldr	r3, [r7, #28]
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3720      	adds	r7, #32
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}

08007f7a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007f7a:	b580      	push	{r7, lr}
 8007f7c:	b088      	sub	sp, #32
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	6078      	str	r0, [r7, #4]
 8007f82:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007f84:	2300      	movs	r3, #0
 8007f86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007f88:	2303      	movs	r3, #3
 8007f8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007f8c:	2340      	movs	r3, #64	@ 0x40
 8007f8e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007f90:	2300      	movs	r3, #0
 8007f92:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007f94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f98:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007f9a:	f107 0308 	add.w	r3, r7, #8
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f7ff fd82 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007fa6:	683a      	ldr	r2, [r7, #0]
 8007fa8:	2103      	movs	r1, #3
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f000 f99c 	bl	80082e8 <SDMMC_GetCmdResp6>
 8007fb0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fb2:	69fb      	ldr	r3, [r7, #28]
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3720      	adds	r7, #32
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b088      	sub	sp, #32
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007fca:	230d      	movs	r3, #13
 8007fcc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007fce:	2340      	movs	r3, #64	@ 0x40
 8007fd0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007fd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fda:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007fdc:	f107 0308 	add.w	r3, r7, #8
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	6878      	ldr	r0, [r7, #4]
 8007fe4:	f7ff fd61 	bl	8007aaa <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007fe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fec:	210d      	movs	r1, #13
 8007fee:	6878      	ldr	r0, [r7, #4]
 8007ff0:	f000 f806 	bl	8008000 <SDMMC_GetCmdResp1>
 8007ff4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ff6:	69fb      	ldr	r3, [r7, #28]
}
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	3720      	adds	r7, #32
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	bd80      	pop	{r7, pc}

08008000 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b088      	sub	sp, #32
 8008004:	af00      	add	r7, sp, #0
 8008006:	60f8      	str	r0, [r7, #12]
 8008008:	460b      	mov	r3, r1
 800800a:	607a      	str	r2, [r7, #4]
 800800c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800800e:	4b70      	ldr	r3, [pc, #448]	@ (80081d0 <SDMMC_GetCmdResp1+0x1d0>)
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a70      	ldr	r2, [pc, #448]	@ (80081d4 <SDMMC_GetCmdResp1+0x1d4>)
 8008014:	fba2 2303 	umull	r2, r3, r2, r3
 8008018:	0a5a      	lsrs	r2, r3, #9
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	fb02 f303 	mul.w	r3, r2, r3
 8008020:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	1e5a      	subs	r2, r3, #1
 8008026:	61fa      	str	r2, [r7, #28]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d102      	bne.n	8008032 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800802c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008030:	e0c9      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008036:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800803e:	2b00      	cmp	r3, #0
 8008040:	d0ef      	beq.n	8008022 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1ea      	bne.n	8008022 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008050:	f003 0304 	and.w	r3, r3, #4
 8008054:	2b00      	cmp	r3, #0
 8008056:	d004      	beq.n	8008062 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2204      	movs	r2, #4
 800805c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800805e:	2304      	movs	r3, #4
 8008060:	e0b1      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d004      	beq.n	8008078 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	2201      	movs	r2, #1
 8008072:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008074:	2301      	movs	r3, #1
 8008076:	e0a6      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	22c5      	movs	r2, #197	@ 0xc5
 800807c:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800807e:	68f8      	ldr	r0, [r7, #12]
 8008080:	f7ff fd3d 	bl	8007afe <SDIO_GetCommandResponse>
 8008084:	4603      	mov	r3, r0
 8008086:	461a      	mov	r2, r3
 8008088:	7afb      	ldrb	r3, [r7, #11]
 800808a:	4293      	cmp	r3, r2
 800808c:	d001      	beq.n	8008092 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800808e:	2301      	movs	r3, #1
 8008090:	e099      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008092:	2100      	movs	r1, #0
 8008094:	68f8      	ldr	r0, [r7, #12]
 8008096:	f7ff fd3f 	bl	8007b18 <SDIO_GetResponse>
 800809a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800809c:	697a      	ldr	r2, [r7, #20]
 800809e:	4b4e      	ldr	r3, [pc, #312]	@ (80081d8 <SDMMC_GetCmdResp1+0x1d8>)
 80080a0:	4013      	ands	r3, r2
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d101      	bne.n	80080aa <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80080a6:	2300      	movs	r3, #0
 80080a8:	e08d      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	da02      	bge.n	80080b6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80080b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80080b4:	e087      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d001      	beq.n	80080c4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80080c0:	2340      	movs	r3, #64	@ 0x40
 80080c2:	e080      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d001      	beq.n	80080d2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80080ce:	2380      	movs	r3, #128	@ 0x80
 80080d0:	e079      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d002      	beq.n	80080e2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80080dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080e0:	e071      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80080e2:	697b      	ldr	r3, [r7, #20]
 80080e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d002      	beq.n	80080f2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80080ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080f0:	e069      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80080fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008100:	e061      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d002      	beq.n	8008112 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800810c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008110:	e059      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008118:	2b00      	cmp	r3, #0
 800811a:	d002      	beq.n	8008122 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800811c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008120:	e051      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008128:	2b00      	cmp	r3, #0
 800812a:	d002      	beq.n	8008132 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800812c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008130:	e049      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008138:	2b00      	cmp	r3, #0
 800813a:	d002      	beq.n	8008142 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800813c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008140:	e041      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d002      	beq.n	8008152 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800814c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008150:	e039      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008152:	697b      	ldr	r3, [r7, #20]
 8008154:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008158:	2b00      	cmp	r3, #0
 800815a:	d002      	beq.n	8008162 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800815c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008160:	e031      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008168:	2b00      	cmp	r3, #0
 800816a:	d002      	beq.n	8008172 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800816c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008170:	e029      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008178:	2b00      	cmp	r3, #0
 800817a:	d002      	beq.n	8008182 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800817c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008180:	e021      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800818c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008190:	e019      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008192:	697b      	ldr	r3, [r7, #20]
 8008194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008198:	2b00      	cmp	r3, #0
 800819a:	d002      	beq.n	80081a2 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800819c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80081a0:	e011      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80081ac:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80081b0:	e009      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	f003 0308 	and.w	r3, r3, #8
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d002      	beq.n	80081c2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80081bc:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80081c0:	e001      	b.n	80081c6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80081c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80081c6:	4618      	mov	r0, r3
 80081c8:	3720      	adds	r7, #32
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bd80      	pop	{r7, pc}
 80081ce:	bf00      	nop
 80081d0:	20000010 	.word	0x20000010
 80081d4:	10624dd3 	.word	0x10624dd3
 80081d8:	fdffe008 	.word	0xfdffe008

080081dc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80081e4:	4b1f      	ldr	r3, [pc, #124]	@ (8008264 <SDMMC_GetCmdResp2+0x88>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008268 <SDMMC_GetCmdResp2+0x8c>)
 80081ea:	fba2 2303 	umull	r2, r3, r2, r3
 80081ee:	0a5b      	lsrs	r3, r3, #9
 80081f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081f4:	fb02 f303 	mul.w	r3, r2, r3
 80081f8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	1e5a      	subs	r2, r3, #1
 80081fe:	60fa      	str	r2, [r7, #12]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d102      	bne.n	800820a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008204:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008208:	e026      	b.n	8008258 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800820e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008216:	2b00      	cmp	r3, #0
 8008218:	d0ef      	beq.n	80081fa <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008220:	2b00      	cmp	r3, #0
 8008222:	d1ea      	bne.n	80081fa <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008228:	f003 0304 	and.w	r3, r3, #4
 800822c:	2b00      	cmp	r3, #0
 800822e:	d004      	beq.n	800823a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2204      	movs	r2, #4
 8008234:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008236:	2304      	movs	r3, #4
 8008238:	e00e      	b.n	8008258 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800823e:	f003 0301 	and.w	r3, r3, #1
 8008242:	2b00      	cmp	r3, #0
 8008244:	d004      	beq.n	8008250 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2201      	movs	r2, #1
 800824a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800824c:	2301      	movs	r3, #1
 800824e:	e003      	b.n	8008258 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	22c5      	movs	r2, #197	@ 0xc5
 8008254:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	3714      	adds	r7, #20
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr
 8008264:	20000010 	.word	0x20000010
 8008268:	10624dd3 	.word	0x10624dd3

0800826c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800826c:	b480      	push	{r7}
 800826e:	b085      	sub	sp, #20
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008274:	4b1a      	ldr	r3, [pc, #104]	@ (80082e0 <SDMMC_GetCmdResp3+0x74>)
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	4a1a      	ldr	r2, [pc, #104]	@ (80082e4 <SDMMC_GetCmdResp3+0x78>)
 800827a:	fba2 2303 	umull	r2, r3, r2, r3
 800827e:	0a5b      	lsrs	r3, r3, #9
 8008280:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008284:	fb02 f303 	mul.w	r3, r2, r3
 8008288:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	1e5a      	subs	r2, r3, #1
 800828e:	60fa      	str	r2, [r7, #12]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008294:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008298:	e01b      	b.n	80082d2 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800829e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d0ef      	beq.n	800828a <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d1ea      	bne.n	800828a <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082b8:	f003 0304 	and.w	r3, r3, #4
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d004      	beq.n	80082ca <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2204      	movs	r2, #4
 80082c4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80082c6:	2304      	movs	r3, #4
 80082c8:	e003      	b.n	80082d2 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	22c5      	movs	r2, #197	@ 0xc5
 80082ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80082d0:	2300      	movs	r3, #0
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3714      	adds	r7, #20
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr
 80082de:	bf00      	nop
 80082e0:	20000010 	.word	0x20000010
 80082e4:	10624dd3 	.word	0x10624dd3

080082e8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80082e8:	b580      	push	{r7, lr}
 80082ea:	b088      	sub	sp, #32
 80082ec:	af00      	add	r7, sp, #0
 80082ee:	60f8      	str	r0, [r7, #12]
 80082f0:	460b      	mov	r3, r1
 80082f2:	607a      	str	r2, [r7, #4]
 80082f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80082f6:	4b35      	ldr	r3, [pc, #212]	@ (80083cc <SDMMC_GetCmdResp6+0xe4>)
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	4a35      	ldr	r2, [pc, #212]	@ (80083d0 <SDMMC_GetCmdResp6+0xe8>)
 80082fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008300:	0a5b      	lsrs	r3, r3, #9
 8008302:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008306:	fb02 f303 	mul.w	r3, r2, r3
 800830a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	1e5a      	subs	r2, r3, #1
 8008310:	61fa      	str	r2, [r7, #28]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d102      	bne.n	800831c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008316:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800831a:	e052      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008320:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008328:	2b00      	cmp	r3, #0
 800832a:	d0ef      	beq.n	800830c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1ea      	bne.n	800830c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800833a:	f003 0304 	and.w	r3, r3, #4
 800833e:	2b00      	cmp	r3, #0
 8008340:	d004      	beq.n	800834c <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2204      	movs	r2, #4
 8008346:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008348:	2304      	movs	r3, #4
 800834a:	e03a      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008350:	f003 0301 	and.w	r3, r3, #1
 8008354:	2b00      	cmp	r3, #0
 8008356:	d004      	beq.n	8008362 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2201      	movs	r2, #1
 800835c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800835e:	2301      	movs	r3, #1
 8008360:	e02f      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008362:	68f8      	ldr	r0, [r7, #12]
 8008364:	f7ff fbcb 	bl	8007afe <SDIO_GetCommandResponse>
 8008368:	4603      	mov	r3, r0
 800836a:	461a      	mov	r2, r3
 800836c:	7afb      	ldrb	r3, [r7, #11]
 800836e:	4293      	cmp	r3, r2
 8008370:	d001      	beq.n	8008376 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008372:	2301      	movs	r3, #1
 8008374:	e025      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	22c5      	movs	r2, #197	@ 0xc5
 800837a:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800837c:	2100      	movs	r1, #0
 800837e:	68f8      	ldr	r0, [r7, #12]
 8008380:	f7ff fbca 	bl	8007b18 <SDIO_GetResponse>
 8008384:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d106      	bne.n	800839e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008390:	697b      	ldr	r3, [r7, #20]
 8008392:	0c1b      	lsrs	r3, r3, #16
 8008394:	b29a      	uxth	r2, r3
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800839a:	2300      	movs	r3, #0
 800839c:	e011      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d002      	beq.n	80083ae <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80083a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80083ac:	e009      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d002      	beq.n	80083be <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80083b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80083bc:	e001      	b.n	80083c2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80083be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3720      	adds	r7, #32
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20000010 	.word	0x20000010
 80083d0:	10624dd3 	.word	0x10624dd3

080083d4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b085      	sub	sp, #20
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80083dc:	4b22      	ldr	r3, [pc, #136]	@ (8008468 <SDMMC_GetCmdResp7+0x94>)
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	4a22      	ldr	r2, [pc, #136]	@ (800846c <SDMMC_GetCmdResp7+0x98>)
 80083e2:	fba2 2303 	umull	r2, r3, r2, r3
 80083e6:	0a5b      	lsrs	r3, r3, #9
 80083e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083ec:	fb02 f303 	mul.w	r3, r2, r3
 80083f0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	1e5a      	subs	r2, r3, #1
 80083f6:	60fa      	str	r2, [r7, #12]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d102      	bne.n	8008402 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80083fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008400:	e02c      	b.n	800845c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008406:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008408:	68bb      	ldr	r3, [r7, #8]
 800840a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800840e:	2b00      	cmp	r3, #0
 8008410:	d0ef      	beq.n	80083f2 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1ea      	bne.n	80083f2 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008420:	f003 0304 	and.w	r3, r3, #4
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2204      	movs	r2, #4
 800842c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800842e:	2304      	movs	r3, #4
 8008430:	e014      	b.n	800845c <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b00      	cmp	r3, #0
 800843c:	d004      	beq.n	8008448 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2201      	movs	r2, #1
 8008442:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008444:	2301      	movs	r3, #1
 8008446:	e009      	b.n	800845c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800844c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008450:	2b00      	cmp	r3, #0
 8008452:	d002      	beq.n	800845a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	2240      	movs	r2, #64	@ 0x40
 8008458:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800845a:	2300      	movs	r3, #0
  
}
 800845c:	4618      	mov	r0, r3
 800845e:	3714      	adds	r7, #20
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr
 8008468:	20000010 	.word	0x20000010
 800846c:	10624dd3 	.word	0x10624dd3

08008470 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008470:	b480      	push	{r7}
 8008472:	b085      	sub	sp, #20
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008478:	4b11      	ldr	r3, [pc, #68]	@ (80084c0 <SDMMC_GetCmdError+0x50>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	4a11      	ldr	r2, [pc, #68]	@ (80084c4 <SDMMC_GetCmdError+0x54>)
 800847e:	fba2 2303 	umull	r2, r3, r2, r3
 8008482:	0a5b      	lsrs	r3, r3, #9
 8008484:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008488:	fb02 f303 	mul.w	r3, r2, r3
 800848c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	1e5a      	subs	r2, r3, #1
 8008492:	60fa      	str	r2, [r7, #12]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d102      	bne.n	800849e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008498:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800849c:	e009      	b.n	80084b2 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80084a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d0f1      	beq.n	800848e <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	22c5      	movs	r2, #197	@ 0xc5
 80084ae:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80084b0:	2300      	movs	r3, #0
}
 80084b2:	4618      	mov	r0, r3
 80084b4:	3714      	adds	r7, #20
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	20000010 	.word	0x20000010
 80084c4:	10624dd3 	.word	0x10624dd3

080084c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084c8:	b084      	sub	sp, #16
 80084ca:	b580      	push	{r7, lr}
 80084cc:	b084      	sub	sp, #16
 80084ce:	af00      	add	r7, sp, #0
 80084d0:	6078      	str	r0, [r7, #4]
 80084d2:	f107 001c 	add.w	r0, r7, #28
 80084d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80084de:	2b01      	cmp	r3, #1
 80084e0:	d123      	bne.n	800852a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	68db      	ldr	r3, [r3, #12]
 80084f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80084f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	68db      	ldr	r3, [r3, #12]
 8008502:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800850a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800850e:	2b01      	cmp	r3, #1
 8008510:	d105      	bne.n	800851e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800851e:	6878      	ldr	r0, [r7, #4]
 8008520:	f000 faa0 	bl	8008a64 <USB_CoreReset>
 8008524:	4603      	mov	r3, r0
 8008526:	73fb      	strb	r3, [r7, #15]
 8008528:	e01b      	b.n	8008562 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	68db      	ldr	r3, [r3, #12]
 800852e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 fa94 	bl	8008a64 <USB_CoreReset>
 800853c:	4603      	mov	r3, r0
 800853e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008540:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008544:	2b00      	cmp	r3, #0
 8008546:	d106      	bne.n	8008556 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800854c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	639a      	str	r2, [r3, #56]	@ 0x38
 8008554:	e005      	b.n	8008562 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800855a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008562:	7fbb      	ldrb	r3, [r7, #30]
 8008564:	2b01      	cmp	r3, #1
 8008566:	d10b      	bne.n	8008580 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f043 0206 	orr.w	r2, r3, #6
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	f043 0220 	orr.w	r2, r3, #32
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008580:	7bfb      	ldrb	r3, [r7, #15]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800858c:	b004      	add	sp, #16
 800858e:	4770      	bx	lr

08008590 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	689b      	ldr	r3, [r3, #8]
 800859c:	f023 0201 	bic.w	r2, r3, #1
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	370c      	adds	r7, #12
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
 80085ba:	460b      	mov	r3, r1
 80085bc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80085be:	2300      	movs	r3, #0
 80085c0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	68db      	ldr	r3, [r3, #12]
 80085c6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80085ce:	78fb      	ldrb	r3, [r7, #3]
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d115      	bne.n	8008600 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	68db      	ldr	r3, [r3, #12]
 80085d8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80085e0:	200a      	movs	r0, #10
 80085e2:	f7fa f8df 	bl	80027a4 <HAL_Delay>
      ms += 10U;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	330a      	adds	r3, #10
 80085ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 fa2b 	bl	8008a48 <USB_GetMode>
 80085f2:	4603      	mov	r3, r0
 80085f4:	2b01      	cmp	r3, #1
 80085f6:	d01e      	beq.n	8008636 <USB_SetCurrentMode+0x84>
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80085fc:	d9f0      	bls.n	80085e0 <USB_SetCurrentMode+0x2e>
 80085fe:	e01a      	b.n	8008636 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008600:	78fb      	ldrb	r3, [r7, #3]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d115      	bne.n	8008632 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008612:	200a      	movs	r0, #10
 8008614:	f7fa f8c6 	bl	80027a4 <HAL_Delay>
      ms += 10U;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	330a      	adds	r3, #10
 800861c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fa12 	bl	8008a48 <USB_GetMode>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <USB_SetCurrentMode+0x84>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2bc7      	cmp	r3, #199	@ 0xc7
 800862e:	d9f0      	bls.n	8008612 <USB_SetCurrentMode+0x60>
 8008630:	e001      	b.n	8008636 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e005      	b.n	8008642 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	2bc8      	cmp	r3, #200	@ 0xc8
 800863a:	d101      	bne.n	8008640 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800863c:	2301      	movs	r3, #1
 800863e:	e000      	b.n	8008642 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008640:	2300      	movs	r3, #0
}
 8008642:	4618      	mov	r0, r3
 8008644:	3710      	adds	r7, #16
 8008646:	46bd      	mov	sp, r7
 8008648:	bd80      	pop	{r7, pc}
	...

0800864c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800864c:	b084      	sub	sp, #16
 800864e:	b580      	push	{r7, lr}
 8008650:	b086      	sub	sp, #24
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800865a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800865e:	2300      	movs	r3, #0
 8008660:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008666:	2300      	movs	r3, #0
 8008668:	613b      	str	r3, [r7, #16]
 800866a:	e009      	b.n	8008680 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800866c:	687a      	ldr	r2, [r7, #4]
 800866e:	693b      	ldr	r3, [r7, #16]
 8008670:	3340      	adds	r3, #64	@ 0x40
 8008672:	009b      	lsls	r3, r3, #2
 8008674:	4413      	add	r3, r2
 8008676:	2200      	movs	r2, #0
 8008678:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800867a:	693b      	ldr	r3, [r7, #16]
 800867c:	3301      	adds	r3, #1
 800867e:	613b      	str	r3, [r7, #16]
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	2b0e      	cmp	r3, #14
 8008684:	d9f2      	bls.n	800866c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008686:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800868a:	2b00      	cmp	r3, #0
 800868c:	d11c      	bne.n	80086c8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008694:	685b      	ldr	r3, [r3, #4]
 8008696:	68fa      	ldr	r2, [r7, #12]
 8008698:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800869c:	f043 0302 	orr.w	r3, r3, #2
 80086a0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086b2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086be:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80086c6:	e00b      	b.n	80086e0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086cc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086d8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80086e6:	461a      	mov	r2, r3
 80086e8:	2300      	movs	r3, #0
 80086ea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80086ec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d10d      	bne.n	8008710 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80086f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d104      	bne.n	8008706 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80086fc:	2100      	movs	r1, #0
 80086fe:	6878      	ldr	r0, [r7, #4]
 8008700:	f000 f968 	bl	80089d4 <USB_SetDevSpeed>
 8008704:	e008      	b.n	8008718 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008706:	2101      	movs	r1, #1
 8008708:	6878      	ldr	r0, [r7, #4]
 800870a:	f000 f963 	bl	80089d4 <USB_SetDevSpeed>
 800870e:	e003      	b.n	8008718 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008710:	2103      	movs	r1, #3
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f95e 	bl	80089d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008718:	2110      	movs	r1, #16
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f8fa 	bl	8008914 <USB_FlushTxFifo>
 8008720:	4603      	mov	r3, r0
 8008722:	2b00      	cmp	r3, #0
 8008724:	d001      	beq.n	800872a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800872a:	6878      	ldr	r0, [r7, #4]
 800872c:	f000 f924 	bl	8008978 <USB_FlushRxFifo>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d001      	beq.n	800873a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008736:	2301      	movs	r3, #1
 8008738:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008740:	461a      	mov	r2, r3
 8008742:	2300      	movs	r3, #0
 8008744:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800874c:	461a      	mov	r2, r3
 800874e:	2300      	movs	r3, #0
 8008750:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008758:	461a      	mov	r2, r3
 800875a:	2300      	movs	r3, #0
 800875c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800875e:	2300      	movs	r3, #0
 8008760:	613b      	str	r3, [r7, #16]
 8008762:	e043      	b.n	80087ec <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	015a      	lsls	r2, r3, #5
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	4413      	add	r3, r2
 800876c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008776:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800877a:	d118      	bne.n	80087ae <USB_DevInit+0x162>
    {
      if (i == 0U)
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10a      	bne.n	8008798 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	015a      	lsls	r2, r3, #5
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	4413      	add	r3, r2
 800878a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800878e:	461a      	mov	r2, r3
 8008790:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008794:	6013      	str	r3, [r2, #0]
 8008796:	e013      	b.n	80087c0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	015a      	lsls	r2, r3, #5
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4413      	add	r3, r2
 80087a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087a4:	461a      	mov	r2, r3
 80087a6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80087aa:	6013      	str	r3, [r2, #0]
 80087ac:	e008      	b.n	80087c0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	015a      	lsls	r2, r3, #5
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	4413      	add	r3, r2
 80087b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087ba:	461a      	mov	r2, r3
 80087bc:	2300      	movs	r3, #0
 80087be:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80087c0:	693b      	ldr	r3, [r7, #16]
 80087c2:	015a      	lsls	r2, r3, #5
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	4413      	add	r3, r2
 80087c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087cc:	461a      	mov	r2, r3
 80087ce:	2300      	movs	r3, #0
 80087d0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	015a      	lsls	r2, r3, #5
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	4413      	add	r3, r2
 80087da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087de:	461a      	mov	r2, r3
 80087e0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80087e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	3301      	adds	r3, #1
 80087ea:	613b      	str	r3, [r7, #16]
 80087ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80087f0:	461a      	mov	r2, r3
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	4293      	cmp	r3, r2
 80087f6:	d3b5      	bcc.n	8008764 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80087f8:	2300      	movs	r3, #0
 80087fa:	613b      	str	r3, [r7, #16]
 80087fc:	e043      	b.n	8008886 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008810:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008814:	d118      	bne.n	8008848 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d10a      	bne.n	8008832 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800881c:	693b      	ldr	r3, [r7, #16]
 800881e:	015a      	lsls	r2, r3, #5
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	4413      	add	r3, r2
 8008824:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008828:	461a      	mov	r2, r3
 800882a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800882e:	6013      	str	r3, [r2, #0]
 8008830:	e013      	b.n	800885a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008832:	693b      	ldr	r3, [r7, #16]
 8008834:	015a      	lsls	r2, r3, #5
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	4413      	add	r3, r2
 800883a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800883e:	461a      	mov	r2, r3
 8008840:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008844:	6013      	str	r3, [r2, #0]
 8008846:	e008      	b.n	800885a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	015a      	lsls	r2, r3, #5
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	4413      	add	r3, r2
 8008850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008854:	461a      	mov	r2, r3
 8008856:	2300      	movs	r3, #0
 8008858:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800885a:	693b      	ldr	r3, [r7, #16]
 800885c:	015a      	lsls	r2, r3, #5
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	4413      	add	r3, r2
 8008862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008866:	461a      	mov	r2, r3
 8008868:	2300      	movs	r3, #0
 800886a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	015a      	lsls	r2, r3, #5
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	4413      	add	r3, r2
 8008874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008878:	461a      	mov	r2, r3
 800887a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800887e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	3301      	adds	r3, #1
 8008884:	613b      	str	r3, [r7, #16]
 8008886:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800888a:	461a      	mov	r2, r3
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	4293      	cmp	r3, r2
 8008890:	d3b5      	bcc.n	80087fe <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	68fa      	ldr	r2, [r7, #12]
 800889c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80088a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2200      	movs	r2, #0
 80088aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80088b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80088b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d105      	bne.n	80088c8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	699b      	ldr	r3, [r3, #24]
 80088c0:	f043 0210 	orr.w	r2, r3, #16
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	699a      	ldr	r2, [r3, #24]
 80088cc:	4b10      	ldr	r3, [pc, #64]	@ (8008910 <USB_DevInit+0x2c4>)
 80088ce:	4313      	orrs	r3, r2
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80088d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d005      	beq.n	80088e8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	699b      	ldr	r3, [r3, #24]
 80088e0:	f043 0208 	orr.w	r2, r3, #8
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80088e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d107      	bne.n	8008900 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80088f8:	f043 0304 	orr.w	r3, r3, #4
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008900:	7dfb      	ldrb	r3, [r7, #23]
}
 8008902:	4618      	mov	r0, r3
 8008904:	3718      	adds	r7, #24
 8008906:	46bd      	mov	sp, r7
 8008908:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800890c:	b004      	add	sp, #16
 800890e:	4770      	bx	lr
 8008910:	803c3800 	.word	0x803c3800

08008914 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008914:	b480      	push	{r7}
 8008916:	b085      	sub	sp, #20
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800891e:	2300      	movs	r3, #0
 8008920:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	3301      	adds	r3, #1
 8008926:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800892e:	d901      	bls.n	8008934 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008930:	2303      	movs	r3, #3
 8008932:	e01b      	b.n	800896c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	2b00      	cmp	r3, #0
 800893a:	daf2      	bge.n	8008922 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800893c:	2300      	movs	r3, #0
 800893e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	019b      	lsls	r3, r3, #6
 8008944:	f043 0220 	orr.w	r2, r3, #32
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	3301      	adds	r3, #1
 8008950:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008958:	d901      	bls.n	800895e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800895a:	2303      	movs	r3, #3
 800895c:	e006      	b.n	800896c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	691b      	ldr	r3, [r3, #16]
 8008962:	f003 0320 	and.w	r3, r3, #32
 8008966:	2b20      	cmp	r3, #32
 8008968:	d0f0      	beq.n	800894c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3714      	adds	r7, #20
 8008970:	46bd      	mov	sp, r7
 8008972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008976:	4770      	bx	lr

08008978 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008978:	b480      	push	{r7}
 800897a:	b085      	sub	sp, #20
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008980:	2300      	movs	r3, #0
 8008982:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	3301      	adds	r3, #1
 8008988:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008990:	d901      	bls.n	8008996 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e018      	b.n	80089c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	daf2      	bge.n	8008984 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800899e:	2300      	movs	r3, #0
 80089a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2210      	movs	r2, #16
 80089a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	3301      	adds	r3, #1
 80089ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089b4:	d901      	bls.n	80089ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80089b6:	2303      	movs	r3, #3
 80089b8:	e006      	b.n	80089c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	f003 0310 	and.w	r3, r3, #16
 80089c2:	2b10      	cmp	r3, #16
 80089c4:	d0f0      	beq.n	80089a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80089c6:	2300      	movs	r3, #0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3714      	adds	r7, #20
 80089cc:	46bd      	mov	sp, r7
 80089ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d2:	4770      	bx	lr

080089d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
 80089dc:	460b      	mov	r3, r1
 80089de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80089ea:	681a      	ldr	r2, [r3, #0]
 80089ec:	78fb      	ldrb	r3, [r7, #3]
 80089ee:	68f9      	ldr	r1, [r7, #12]
 80089f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80089f4:	4313      	orrs	r3, r2
 80089f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80089f8:	2300      	movs	r3, #0
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3714      	adds	r7, #20
 80089fe:	46bd      	mov	sp, r7
 8008a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a04:	4770      	bx	lr

08008a06 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a06:	b480      	push	{r7}
 8008a08:	b085      	sub	sp, #20
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008a20:	f023 0303 	bic.w	r3, r3, #3
 8008a24:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a2c:	685b      	ldr	r3, [r3, #4]
 8008a2e:	68fa      	ldr	r2, [r7, #12]
 8008a30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a34:	f043 0302 	orr.w	r3, r3, #2
 8008a38:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a3a:	2300      	movs	r3, #0
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3714      	adds	r7, #20
 8008a40:	46bd      	mov	sp, r7
 8008a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a46:	4770      	bx	lr

08008a48 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b083      	sub	sp, #12
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	695b      	ldr	r3, [r3, #20]
 8008a54:	f003 0301 	and.w	r3, r3, #1
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	370c      	adds	r7, #12
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr

08008a64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008a64:	b480      	push	{r7}
 8008a66:	b085      	sub	sp, #20
 8008a68:	af00      	add	r7, sp, #0
 8008a6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	3301      	adds	r3, #1
 8008a74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008a7c:	d901      	bls.n	8008a82 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008a7e:	2303      	movs	r3, #3
 8008a80:	e022      	b.n	8008ac8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	691b      	ldr	r3, [r3, #16]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	daf2      	bge.n	8008a70 <USB_CoreReset+0xc>

  count = 10U;
 8008a8a:	230a      	movs	r3, #10
 8008a8c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008a8e:	e002      	b.n	8008a96 <USB_CoreReset+0x32>
  {
    count--;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	3b01      	subs	r3, #1
 8008a94:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1f9      	bne.n	8008a90 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	691b      	ldr	r3, [r3, #16]
 8008aa0:	f043 0201 	orr.w	r2, r3, #1
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ab4:	d901      	bls.n	8008aba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e006      	b.n	8008ac8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	691b      	ldr	r3, [r3, #16]
 8008abe:	f003 0301 	and.w	r3, r3, #1
 8008ac2:	2b01      	cmp	r3, #1
 8008ac4:	d0f0      	beq.n	8008aa8 <USB_CoreReset+0x44>

  return HAL_OK;
 8008ac6:	2300      	movs	r3, #0
}
 8008ac8:	4618      	mov	r0, r3
 8008aca:	3714      	adds	r7, #20
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	4603      	mov	r3, r0
 8008adc:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8008ade:	bf00      	nop
 8008ae0:	370c      	adds	r7, #12
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr

08008aea <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 8008aea:	b480      	push	{r7}
 8008aec:	b083      	sub	sp, #12
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	4603      	mov	r3, r0
 8008af2:	460a      	mov	r2, r1
 8008af4:	71fb      	strb	r3, [r7, #7]
 8008af6:	4613      	mov	r3, r2
 8008af8:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 8008afa:	bf00      	nop
 8008afc:	370c      	adds	r7, #12
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr

08008b06 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8008b06:	b480      	push	{r7}
 8008b08:	b083      	sub	sp, #12
 8008b0a:	af00      	add	r7, sp, #0
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8008b10:	bf00      	nop
 8008b12:	370c      	adds	r7, #12
 8008b14:	46bd      	mov	sp, r7
 8008b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1a:	4770      	bx	lr

08008b1c <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 8008b1c:	b480      	push	{r7}
 8008b1e:	b083      	sub	sp, #12
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	4603      	mov	r3, r0
 8008b24:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr

08008b32 <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 8008b32:	b480      	push	{r7}
 8008b34:	b083      	sub	sp, #12
 8008b36:	af00      	add	r7, sp, #0
 8008b38:	4603      	mov	r3, r0
 8008b3a:	71fb      	strb	r3, [r7, #7]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	71bb      	strb	r3, [r7, #6]
 8008b40:	4613      	mov	r3, r2
 8008b42:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	4603      	mov	r3, r0
 8008b58:	6039      	str	r1, [r7, #0]
 8008b5a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 8008b5c:	bf00      	nop
 8008b5e:	370c      	adds	r7, #12
 8008b60:	46bd      	mov	sp, r7
 8008b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b66:	4770      	bx	lr

08008b68 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8008b68:	b480      	push	{r7}
 8008b6a:	b083      	sub	sp, #12
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	4603      	mov	r3, r0
 8008b70:	460a      	mov	r2, r1
 8008b72:	71fb      	strb	r3, [r7, #7]
 8008b74:	4613      	mov	r3, r2
 8008b76:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8008b78:	bf00      	nop
 8008b7a:	370c      	adds	r7, #12
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b82:	4770      	bx	lr

08008b84 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 8008b8e:	79fb      	ldrb	r3, [r7, #7]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <tud_cdc_n_connected+0x14>
 8008b94:	2300      	movs	r3, #0
 8008b96:	e034      	b.n	8008c02 <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8008b98:	f003 fe5a 	bl	800c850 <tud_mounted>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 8008ba0:	f003 fe68 	bl	800c874 <tud_suspended>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8008ba8:	7dfb      	ldrb	r3, [r7, #23]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d007      	beq.n	8008bbe <tud_cdc_n_connected+0x3a>
 8008bae:	7dbb      	ldrb	r3, [r7, #22]
 8008bb0:	f083 0301 	eor.w	r3, r3, #1
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d001      	beq.n	8008bbe <tud_cdc_n_connected+0x3a>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	e000      	b.n	8008bc0 <tud_cdc_n_connected+0x3c>
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	f003 0301 	and.w	r3, r3, #1
 8008bc4:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8008bc6:	f083 0301 	eor.w	r3, r3, #1
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d001      	beq.n	8008bd4 <tud_cdc_n_connected+0x50>
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	e016      	b.n	8008c02 <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8008bd4:	79fb      	ldrb	r3, [r7, #7]
 8008bd6:	4a0d      	ldr	r2, [pc, #52]	@ (8008c0c <tud_cdc_n_connected+0x88>)
 8008bd8:	21b4      	movs	r1, #180	@ 0xb4
 8008bda:	fb01 f303 	mul.w	r3, r1, r3
 8008bde:	4413      	add	r3, r2
 8008be0:	3303      	adds	r3, #3
 8008be2:	781b      	ldrb	r3, [r3, #0]
 8008be4:	613b      	str	r3, [r7, #16]
 8008be6:	2300      	movs	r3, #0
 8008be8:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8008bea:	7bfb      	ldrb	r3, [r7, #15]
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf2:	f003 0301 	and.w	r3, r3, #1
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	bf14      	ite	ne
 8008bfa:	2301      	movne	r3, #1
 8008bfc:	2300      	moveq	r3, #0
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	bf00      	nop
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3718      	adds	r7, #24
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	20001854 	.word	0x20001854

08008c10 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8008c10:	b480      	push	{r7}
 8008c12:	b089      	sub	sp, #36	@ 0x24
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	4603      	mov	r3, r0
 8008c18:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8008c1a:	79fb      	ldrb	r3, [r7, #7]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d001      	beq.n	8008c24 <tud_cdc_n_available+0x14>
 8008c20:	2300      	movs	r3, #0
 8008c22:	e034      	b.n	8008c8e <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8008c24:	79fb      	ldrb	r3, [r7, #7]
 8008c26:	22b4      	movs	r2, #180	@ 0xb4
 8008c28:	fb02 f303 	mul.w	r3, r2, r3
 8008c2c:	3318      	adds	r3, #24
 8008c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8008c9c <tud_cdc_n_available+0x8c>)
 8008c30:	4413      	add	r3, r2
 8008c32:	3308      	adds	r3, #8
 8008c34:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	3308      	adds	r3, #8
 8008c3a:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8008c3c:	69bb      	ldr	r3, [r7, #24]
 8008c3e:	8899      	ldrh	r1, [r3, #4]
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	891b      	ldrh	r3, [r3, #8]
 8008c44:	b29a      	uxth	r2, r3
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	895b      	ldrh	r3, [r3, #10]
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	82f9      	strh	r1, [r7, #22]
 8008c4e:	82ba      	strh	r2, [r7, #20]
 8008c50:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 8008c52:	8aba      	ldrh	r2, [r7, #20]
 8008c54:	8a7b      	ldrh	r3, [r7, #18]
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d304      	bcc.n	8008c64 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8008c5a:	8aba      	ldrh	r2, [r7, #20]
 8008c5c:	8a7b      	ldrh	r3, [r7, #18]
 8008c5e:	1ad3      	subs	r3, r2, r3
 8008c60:	b29b      	uxth	r3, r3
 8008c62:	e008      	b.n	8008c76 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008c64:	8afb      	ldrh	r3, [r7, #22]
 8008c66:	005b      	lsls	r3, r3, #1
 8008c68:	b29a      	uxth	r2, r3
 8008c6a:	8ab9      	ldrh	r1, [r7, #20]
 8008c6c:	8a7b      	ldrh	r3, [r7, #18]
 8008c6e:	1acb      	subs	r3, r1, r3
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	4413      	add	r3, r2
 8008c74:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	8892      	ldrh	r2, [r2, #4]
 8008c7a:	823b      	strh	r3, [r7, #16]
 8008c7c:	4613      	mov	r3, r2
 8008c7e:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008c80:	8a3a      	ldrh	r2, [r7, #16]
 8008c82:	89fb      	ldrh	r3, [r7, #14]
 8008c84:	4293      	cmp	r3, r2
 8008c86:	bf28      	it	cs
 8008c88:	4613      	movcs	r3, r2
 8008c8a:	b29b      	uxth	r3, r3
 8008c8c:	bf00      	nop
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	3724      	adds	r7, #36	@ 0x24
 8008c92:	46bd      	mov	sp, r7
 8008c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c98:	4770      	bx	lr
 8008c9a:	bf00      	nop
 8008c9c:	20001854 	.word	0x20001854

08008ca0 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 8008ca0:	b580      	push	{r7, lr}
 8008ca2:	b086      	sub	sp, #24
 8008ca4:	af00      	add	r7, sp, #0
 8008ca6:	4603      	mov	r3, r0
 8008ca8:	60b9      	str	r1, [r7, #8]
 8008caa:	607a      	str	r2, [r7, #4]
 8008cac:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8008cae:	7bfb      	ldrb	r3, [r7, #15]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d001      	beq.n	8008cb8 <tud_cdc_n_read+0x18>
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	e010      	b.n	8008cda <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8008cb8:	7bfb      	ldrb	r3, [r7, #15]
 8008cba:	22b4      	movs	r2, #180	@ 0xb4
 8008cbc:	fb02 f303 	mul.w	r3, r2, r3
 8008cc0:	4a08      	ldr	r2, [pc, #32]	@ (8008ce4 <tud_cdc_n_read+0x44>)
 8008cc2:	4413      	add	r3, r2
 8008cc4:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	7818      	ldrb	r0, [r3, #0]
 8008cca:	697b      	ldr	r3, [r7, #20]
 8008ccc:	f103 0120 	add.w	r1, r3, #32
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	f008 fd7c 	bl	80117d0 <tu_edpt_stream_read>
 8008cd8:	4603      	mov	r3, r0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3718      	adds	r7, #24
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bd80      	pop	{r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	20001854 	.word	0x20001854

08008ce8 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	4603      	mov	r3, r0
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
 8008cf4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 8008cf6:	7bfb      	ldrb	r3, [r7, #15]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d001      	beq.n	8008d00 <tud_cdc_n_write+0x18>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	e010      	b.n	8008d22 <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8008d00:	7bfb      	ldrb	r3, [r7, #15]
 8008d02:	22b4      	movs	r2, #180	@ 0xb4
 8008d04:	fb02 f303 	mul.w	r3, r2, r3
 8008d08:	4a08      	ldr	r2, [pc, #32]	@ (8008d2c <tud_cdc_n_write+0x44>)
 8008d0a:	4413      	add	r3, r2
 8008d0c:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	7818      	ldrb	r0, [r3, #0]
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	f103 010c 	add.w	r1, r3, #12
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	f008 fa64 	bl	80111e8 <tu_edpt_stream_write>
 8008d20:	4603      	mov	r3, r0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	3718      	adds	r7, #24
 8008d26:	46bd      	mov	sp, r7
 8008d28:	bd80      	pop	{r7, pc}
 8008d2a:	bf00      	nop
 8008d2c:	20001854 	.word	0x20001854

08008d30 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b088      	sub	sp, #32
 8008d34:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 8008d36:	22b4      	movs	r2, #180	@ 0xb4
 8008d38:	2100      	movs	r1, #0
 8008d3a:	4829      	ldr	r0, [pc, #164]	@ (8008de0 <cdcd_init+0xb0>)
 8008d3c:	f009 fbe4 	bl	8012508 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008d40:	2300      	movs	r3, #0
 8008d42:	73fb      	strb	r3, [r7, #15]
 8008d44:	e044      	b.n	8008dd0 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 8008d46:	7bfb      	ldrb	r3, [r7, #15]
 8008d48:	22b4      	movs	r2, #180	@ 0xb4
 8008d4a:	fb02 f303 	mul.w	r3, r2, r3
 8008d4e:	4a24      	ldr	r2, [pc, #144]	@ (8008de0 <cdcd_init+0xb0>)
 8008d50:	4413      	add	r3, r2
 8008d52:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 8008d54:	68bb      	ldr	r3, [r7, #8]
 8008d56:	22ff      	movs	r2, #255	@ 0xff
 8008d58:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8008d60:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	2200      	movs	r2, #0
 8008d66:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	2208      	movs	r2, #8
 8008d72:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 8008d74:	2300      	movs	r3, #0
 8008d76:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	f103 0020 	add.w	r0, r3, #32
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	3374      	adds	r3, #116	@ 0x74
 8008d86:	2240      	movs	r2, #64	@ 0x40
 8008d88:	9203      	str	r2, [sp, #12]
 8008d8a:	687a      	ldr	r2, [r7, #4]
 8008d8c:	9202      	str	r2, [sp, #8]
 8008d8e:	2240      	movs	r2, #64	@ 0x40
 8008d90:	9201      	str	r2, [sp, #4]
 8008d92:	9300      	str	r3, [sp, #0]
 8008d94:	2300      	movs	r3, #0
 8008d96:	2200      	movs	r2, #0
 8008d98:	2100      	movs	r1, #0
 8008d9a:	f008 f888 	bl	8010eae <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8008d9e:	68bb      	ldr	r3, [r7, #8]
 8008da0:	f103 000c 	add.w	r0, r3, #12
 8008da4:	4b0f      	ldr	r3, [pc, #60]	@ (8008de4 <cdcd_init+0xb4>)
 8008da6:	781b      	ldrb	r3, [r3, #0]
 8008da8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008dac:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 8008dae:	68bb      	ldr	r3, [r7, #8]
 8008db0:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 8008db2:	2240      	movs	r2, #64	@ 0x40
 8008db4:	9203      	str	r2, [sp, #12]
 8008db6:	683a      	ldr	r2, [r7, #0]
 8008db8:	9202      	str	r2, [sp, #8]
 8008dba:	2240      	movs	r2, #64	@ 0x40
 8008dbc:	9201      	str	r2, [sp, #4]
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	460b      	mov	r3, r1
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	2100      	movs	r1, #0
 8008dc6:	f008 f872 	bl	8010eae <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008dca:	7bfb      	ldrb	r3, [r7, #15]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	73fb      	strb	r3, [r7, #15]
 8008dd0:	7bfb      	ldrb	r3, [r7, #15]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d0b7      	beq.n	8008d46 <cdcd_init+0x16>
  }
}
 8008dd6:	bf00      	nop
 8008dd8:	bf00      	nop
 8008dda:	3710      	adds	r7, #16
 8008ddc:	46bd      	mov	sp, r7
 8008dde:	bd80      	pop	{r7, pc}
 8008de0:	20001854 	.word	0x20001854
 8008de4:	2000002c 	.word	0x2000002c

08008de8 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008dee:	2300      	movs	r3, #0
 8008df0:	71fb      	strb	r3, [r7, #7]
 8008df2:	e013      	b.n	8008e1c <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8008df4:	79fb      	ldrb	r3, [r7, #7]
 8008df6:	22b4      	movs	r2, #180	@ 0xb4
 8008df8:	fb02 f303 	mul.w	r3, r2, r3
 8008dfc:	4a0b      	ldr	r2, [pc, #44]	@ (8008e2c <cdcd_deinit+0x44>)
 8008dfe:	4413      	add	r3, r2
 8008e00:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	3320      	adds	r3, #32
 8008e06:	4618      	mov	r0, r3
 8008e08:	f008 f879 	bl	8010efe <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	330c      	adds	r3, #12
 8008e10:	4618      	mov	r0, r3
 8008e12:	f008 f874 	bl	8010efe <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008e16:	79fb      	ldrb	r3, [r7, #7]
 8008e18:	3301      	adds	r3, #1
 8008e1a:	71fb      	strb	r3, [r7, #7]
 8008e1c:	79fb      	ldrb	r3, [r7, #7]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d0e8      	beq.n	8008df4 <cdcd_deinit+0xc>
  }
  return true;
 8008e22:	2301      	movs	r3, #1
}
 8008e24:	4618      	mov	r0, r3
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}
 8008e2c:	20001854 	.word	0x20001854

08008e30 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	4603      	mov	r3, r0
 8008e38:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	75fb      	strb	r3, [r7, #23]
 8008e3e:	e028      	b.n	8008e92 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8008e40:	7dfb      	ldrb	r3, [r7, #23]
 8008e42:	22b4      	movs	r2, #180	@ 0xb4
 8008e44:	fb02 f303 	mul.w	r3, r2, r3
 8008e48:	4a16      	ldr	r2, [pc, #88]	@ (8008ea4 <cdcd_reset+0x74>)
 8008e4a:	4413      	add	r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 8008e4e:	2204      	movs	r2, #4
 8008e50:	2100      	movs	r1, #0
 8008e52:	6938      	ldr	r0, [r7, #16]
 8008e54:	f009 fb58 	bl	8012508 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 8008e58:	693b      	ldr	r3, [r7, #16]
 8008e5a:	f103 0214 	add.w	r2, r3, #20
 8008e5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ea8 <cdcd_reset+0x78>)
 8008e60:	781b      	ldrb	r3, [r3, #0]
 8008e62:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8008e66:	b2db      	uxtb	r3, r3
 8008e68:	4619      	mov	r1, r3
 8008e6a:	4610      	mov	r0, r2
 8008e6c:	f002 fe4e 	bl	800bb0c <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	3320      	adds	r3, #32
 8008e74:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	705a      	strb	r2, [r3, #1]
}
 8008e7c:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 8008e7e:	693b      	ldr	r3, [r7, #16]
 8008e80:	330c      	adds	r3, #12
 8008e82:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	2200      	movs	r2, #0
 8008e88:	705a      	strb	r2, [r3, #1]
}
 8008e8a:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8008e8c:	7dfb      	ldrb	r3, [r7, #23]
 8008e8e:	3301      	adds	r3, #1
 8008e90:	75fb      	strb	r3, [r7, #23]
 8008e92:	7dfb      	ldrb	r3, [r7, #23]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d0d3      	beq.n	8008e40 <cdcd_reset+0x10>
  }
}
 8008e98:	bf00      	nop
 8008e9a:	bf00      	nop
 8008e9c:	3718      	adds	r7, #24
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
 8008ea2:	bf00      	nop
 8008ea4:	20001854 	.word	0x20001854
 8008ea8:	2000002c 	.word	0x2000002c

08008eac <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b0b0      	sub	sp, #192	@ 0xc0
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	6039      	str	r1, [r7, #0]
 8008eb6:	71fb      	strb	r3, [r7, #7]
 8008eb8:	4613      	mov	r3, r2
 8008eba:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	795b      	ldrb	r3, [r3, #5]
 8008ec0:	2b02      	cmp	r3, #2
 8008ec2:	d103      	bne.n	8008ecc <cdcd_open+0x20>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	799b      	ldrb	r3, [r3, #6]
 8008ec8:	2b02      	cmp	r3, #2
 8008eca:	d001      	beq.n	8008ed0 <cdcd_open+0x24>
 8008ecc:	2300      	movs	r3, #0
 8008ece:	e207      	b.n	80092e0 <cdcd_open+0x434>
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8008edc:	e02a      	b.n	8008f34 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8008ede:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8008ee2:	22b4      	movs	r2, #180	@ 0xb4
 8008ee4:	fb02 f303 	mul.w	r3, r2, r3
 8008ee8:	4aa3      	ldr	r2, [pc, #652]	@ (8009178 <cdcd_open+0x2cc>)
 8008eea:	4413      	add	r3, r2
 8008eec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008ef0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008ef4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8008ef8:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008efc:	429a      	cmp	r2, r3
 8008efe:	d011      	beq.n	8008f24 <cdcd_open+0x78>
 8008f00:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f04:	7b5b      	ldrb	r3, [r3, #13]
 8008f06:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008f0a:	429a      	cmp	r2, r3
 8008f0c:	d00a      	beq.n	8008f24 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8008f0e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008f12:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8008f14:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8008f18:	429a      	cmp	r2, r3
 8008f1a:	d106      	bne.n	8008f2a <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8008f1c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d002      	beq.n	8008f2a <cdcd_open+0x7e>
      return idx;
 8008f24:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8008f28:	e009      	b.n	8008f3e <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8008f2a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8008f2e:	3301      	adds	r3, #1
 8008f30:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8008f34:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d0d0      	beq.n	8008ede <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 8008f3c:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 8008f3e:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 8008f42:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00c      	beq.n	8008f64 <cdcd_open+0xb8>
 8008f4a:	4b8c      	ldr	r3, [pc, #560]	@ (800917c <cdcd_open+0x2d0>)
 8008f4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008f50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0301 	and.w	r3, r3, #1
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d000      	beq.n	8008f60 <cdcd_open+0xb4>
 8008f5e:	be00      	bkpt	0x0000
 8008f60:	2300      	movs	r3, #0
 8008f62:	e1bd      	b.n	80092e0 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 8008f64:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8008f68:	22b4      	movs	r2, #180	@ 0xb4
 8008f6a:	fb02 f303 	mul.w	r3, r2, r3
 8008f6e:	4a82      	ldr	r2, [pc, #520]	@ (8009178 <cdcd_open+0x2cc>)
 8008f70:	4413      	add	r3, r2
 8008f72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 8008f76:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008f7a:	79fa      	ldrb	r2, [r7, #7]
 8008f7c:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	789a      	ldrb	r2, [r3, #2]
 8008f82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008f86:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 8008f8e:	88bb      	ldrh	r3, [r7, #4]
 8008f90:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8008f94:	4413      	add	r3, r2
 8008f96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008f9a:	683b      	ldr	r3, [r7, #0]
 8008f9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008f9e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008fa0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008fa2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008fa4:	781b      	ldrb	r3, [r3, #0]
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008faa:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 8008fac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8008fb0:	e00b      	b.n	8008fca <cdcd_open+0x11e>
 8008fb2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008fb6:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008fb8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008fba:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008fbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	461a      	mov	r2, r3
 8008fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008fc4:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8008fc6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008fca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008fce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008fd0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008fd4:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8008fd6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008fd8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fda:	429a      	cmp	r2, r3
 8008fdc:	d301      	bcc.n	8008fe2 <cdcd_open+0x136>
    return false;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	e00e      	b.n	8009000 <cdcd_open+0x154>
 8008fe2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fe4:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008fe6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fe8:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008fea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008fec:	781b      	ldrb	r3, [r3, #0]
 8008fee:	461a      	mov	r2, r3
 8008ff0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008ff2:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8008ff4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	bf2c      	ite	cs
 8008ffa:	2301      	movcs	r3, #1
 8008ffc:	2300      	movcc	r3, #0
 8008ffe:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8009000:	2b00      	cmp	r3, #0
 8009002:	d007      	beq.n	8009014 <cdcd_open+0x168>
 8009004:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009008:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800900a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800900c:	3301      	adds	r3, #1
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	2b24      	cmp	r3, #36	@ 0x24
 8009012:	d0ce      	beq.n	8008fb2 <cdcd_open+0x106>
 8009014:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009018:	65bb      	str	r3, [r7, #88]	@ 0x58
 800901a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800901c:	3301      	adds	r3, #1
 800901e:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8009020:	2b05      	cmp	r3, #5
 8009022:	d12e      	bne.n	8009082 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8009024:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009028:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8009032:	4618      	mov	r0, r3
 8009034:	f004 fffe 	bl	800e034 <usbd_edpt_open>
 8009038:	4603      	mov	r3, r0
 800903a:	f083 0301 	eor.w	r3, r3, #1
 800903e:	b2db      	uxtb	r3, r3
 8009040:	2b00      	cmp	r3, #0
 8009042:	d00c      	beq.n	800905e <cdcd_open+0x1b2>
 8009044:	4b4d      	ldr	r3, [pc, #308]	@ (800917c <cdcd_open+0x2d0>)
 8009046:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800904a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 0301 	and.w	r3, r3, #1
 8009054:	2b00      	cmp	r3, #0
 8009056:	d000      	beq.n	800905a <cdcd_open+0x1ae>
 8009058:	be00      	bkpt	0x0000
 800905a:	2300      	movs	r3, #0
 800905c:	e140      	b.n	80092e0 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 800905e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009062:	789a      	ldrb	r2, [r3, #2]
 8009064:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009068:	709a      	strb	r2, [r3, #2]
 800906a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800906e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8009070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009072:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8009074:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	461a      	mov	r2, r3
 800907a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800907c:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 800907e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009082:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009086:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8009088:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800908a:	3301      	adds	r3, #1
 800908c:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 800908e:	2b04      	cmp	r3, #4
 8009090:	f040 8121 	bne.w	80092d6 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8009094:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8009098:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 800909c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80090a0:	795b      	ldrb	r3, [r3, #5]
 80090a2:	2b0a      	cmp	r3, #10
 80090a4:	f040 8117 	bne.w	80092d6 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 80090a8:	2300      	movs	r3, #0
 80090aa:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 80090ae:	e0fc      	b.n	80092aa <cdcd_open+0x3fe>
 80090b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80090b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80090b6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80090ba:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 80090bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80090be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d301      	bcc.n	80090c8 <cdcd_open+0x21c>
    return false;
 80090c4:	2300      	movs	r3, #0
 80090c6:	e00e      	b.n	80090e6 <cdcd_open+0x23a>
 80090c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090ca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 80090cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80090ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 80090d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	461a      	mov	r2, r3
 80090d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090d8:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 80090da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090dc:	429a      	cmp	r2, r3
 80090de:	bf2c      	ite	cs
 80090e0:	2301      	movcs	r3, #1
 80090e2:	2300      	movcc	r3, #0
 80090e4:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 80090e6:	f083 0301 	eor.w	r3, r3, #1
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	f040 80e5 	bne.w	80092bc <cdcd_open+0x410>
 80090f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80090f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 80090f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090fa:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 80090fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	461a      	mov	r2, r3
 8009102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009104:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8009106:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 800910a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800910e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8009112:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009116:	785b      	ldrb	r3, [r3, #1]
 8009118:	2b05      	cmp	r3, #5
 800911a:	d107      	bne.n	800912c <cdcd_open+0x280>
 800911c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009120:	78db      	ldrb	r3, [r3, #3]
 8009122:	f003 0303 	and.w	r3, r3, #3
 8009126:	b2db      	uxtb	r3, r3
 8009128:	2b02      	cmp	r3, #2
 800912a:	d00c      	beq.n	8009146 <cdcd_open+0x29a>
 800912c:	4b13      	ldr	r3, [pc, #76]	@ (800917c <cdcd_open+0x2d0>)
 800912e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009132:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f003 0301 	and.w	r3, r3, #1
 800913c:	2b00      	cmp	r3, #0
 800913e:	d000      	beq.n	8009142 <cdcd_open+0x296>
 8009140:	be00      	bkpt	0x0000
 8009142:	2300      	movs	r3, #0
 8009144:	e0cc      	b.n	80092e0 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8009146:	79fb      	ldrb	r3, [r7, #7]
 8009148:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800914c:	4618      	mov	r0, r3
 800914e:	f004 ff71 	bl	800e034 <usbd_edpt_open>
 8009152:	4603      	mov	r3, r0
 8009154:	f083 0301 	eor.w	r3, r3, #1
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2b00      	cmp	r3, #0
 800915c:	d010      	beq.n	8009180 <cdcd_open+0x2d4>
 800915e:	4b07      	ldr	r3, [pc, #28]	@ (800917c <cdcd_open+0x2d0>)
 8009160:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009164:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	f003 0301 	and.w	r3, r3, #1
 800916e:	2b00      	cmp	r3, #0
 8009170:	d000      	beq.n	8009174 <cdcd_open+0x2c8>
 8009172:	be00      	bkpt	0x0000
 8009174:	2300      	movs	r3, #0
 8009176:	e0b3      	b.n	80092e0 <cdcd_open+0x434>
 8009178:	20001854 	.word	0x20001854
 800917c:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8009180:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009184:	789b      	ldrb	r3, [r3, #2]
 8009186:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800918a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800918e:	09db      	lsrs	r3, r3, #7
 8009190:	b2db      	uxtb	r3, r3
 8009192:	2b01      	cmp	r3, #1
 8009194:	d139      	bne.n	800920a <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8009196:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800919a:	330c      	adds	r3, #12
 800919c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80091a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80091aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 80091ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091ae:	789a      	ldrb	r2, [r3, #2]
 80091b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80091b2:	705a      	strb	r2, [r3, #1]
 80091b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091b6:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 80091b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ba:	889b      	ldrh	r3, [r3, #4]
 80091bc:	b29b      	uxth	r3, r3
 80091be:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80091c2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80091c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80091c8:	bf0c      	ite	eq
 80091ca:	2301      	moveq	r3, #1
 80091cc:	2300      	movne	r3, #0
 80091ce:	b2d9      	uxtb	r1, r3
 80091d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80091d2:	7813      	ldrb	r3, [r2, #0]
 80091d4:	f361 0341 	bfi	r3, r1, #1, #1
 80091d8:	7013      	strb	r3, [r2, #0]
}
 80091da:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 80091dc:	4b42      	ldr	r3, [pc, #264]	@ (80092e8 <cdcd_open+0x43c>)
 80091de:	781b      	ldrb	r3, [r3, #0]
 80091e0:	f003 0302 	and.w	r3, r3, #2
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d006      	beq.n	80091f8 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 80091ea:	79fb      	ldrb	r3, [r7, #7]
 80091ec:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80091f0:	4618      	mov	r0, r3
 80091f2:	f007 ff29 	bl	8011048 <tu_edpt_stream_write_xfer>
 80091f6:	e053      	b.n	80092a0 <cdcd_open+0x3f4>
 80091f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80091fc:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 80091fe:	6a3b      	ldr	r3, [r7, #32]
 8009200:	3308      	adds	r3, #8
 8009202:	4618      	mov	r0, r3
 8009204:	f002 fc71 	bl	800baea <tu_fifo_clear>
 8009208:	e04a      	b.n	80092a0 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 800920a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800920e:	3320      	adds	r3, #32
 8009210:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009214:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009218:	61fb      	str	r3, [r7, #28]
 800921a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800921e:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8009220:	69bb      	ldr	r3, [r7, #24]
 8009222:	789a      	ldrb	r2, [r3, #2]
 8009224:	69fb      	ldr	r3, [r7, #28]
 8009226:	705a      	strb	r2, [r3, #1]
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	617b      	str	r3, [r7, #20]
 800922c:	697b      	ldr	r3, [r7, #20]
 800922e:	889b      	ldrh	r3, [r3, #4]
 8009230:	b29b      	uxth	r3, r3
 8009232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8009236:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8009238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800923c:	bf0c      	ite	eq
 800923e:	2301      	moveq	r3, #1
 8009240:	2300      	movne	r3, #0
 8009242:	b2d9      	uxtb	r1, r3
 8009244:	69fa      	ldr	r2, [r7, #28]
 8009246:	7813      	ldrb	r3, [r2, #0]
 8009248:	f361 0341 	bfi	r3, r1, #1, #1
 800924c:	7013      	strb	r3, [r2, #0]
}
 800924e:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8009250:	4b25      	ldr	r3, [pc, #148]	@ (80092e8 <cdcd_open+0x43c>)
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009258:	b2db      	uxtb	r3, r3
 800925a:	f083 0301 	eor.w	r3, r3, #1
 800925e:	b2db      	uxtb	r3, r3
 8009260:	2b00      	cmp	r3, #0
 8009262:	d007      	beq.n	8009274 <cdcd_open+0x3c8>
 8009264:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009268:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	3308      	adds	r3, #8
 800926e:	4618      	mov	r0, r3
 8009270:	f002 fc3b 	bl	800baea <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8009274:	79fb      	ldrb	r3, [r7, #7]
 8009276:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 800927a:	4618      	mov	r0, r3
 800927c:	f008 f90c 	bl	8011498 <tu_edpt_stream_read_xfer>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d10c      	bne.n	80092a0 <cdcd_open+0x3f4>
 8009286:	4b19      	ldr	r3, [pc, #100]	@ (80092ec <cdcd_open+0x440>)
 8009288:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800928c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	f003 0301 	and.w	r3, r3, #1
 8009296:	2b00      	cmp	r3, #0
 8009298:	d000      	beq.n	800929c <cdcd_open+0x3f0>
 800929a:	be00      	bkpt	0x0000
 800929c:	2300      	movs	r3, #0
 800929e:	e01f      	b.n	80092e0 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 80092a0:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 80092a4:	3301      	adds	r3, #1
 80092a6:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 80092aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80092ae:	791b      	ldrb	r3, [r3, #4]
 80092b0:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 80092b4:	429a      	cmp	r2, r3
 80092b6:	f4ff aefb 	bcc.w	80090b0 <cdcd_open+0x204>
 80092ba:	e000      	b.n	80092be <cdcd_open+0x412>
          break;
 80092bc:	bf00      	nop
 80092be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80092c2:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	781b      	ldrb	r3, [r3, #0]
 80092cc:	461a      	mov	r2, r3
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 80092d2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 80092d6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	1ad3      	subs	r3, r2, r3
 80092de:	b29b      	uxth	r3, r3
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	37c0      	adds	r7, #192	@ 0xc0
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}
 80092e8:	2000002c 	.word	0x2000002c
 80092ec:	e000edf0 	.word	0xe000edf0

080092f0 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b08a      	sub	sp, #40	@ 0x28
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	4603      	mov	r3, r0
 80092f8:	603a      	str	r2, [r7, #0]
 80092fa:	71fb      	strb	r3, [r7, #7]
 80092fc:	460b      	mov	r3, r1
 80092fe:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009308:	b2db      	uxtb	r3, r3
 800930a:	2b20      	cmp	r3, #32
 800930c:	d001      	beq.n	8009312 <cdcd_control_xfer_cb+0x22>
 800930e:	2300      	movs	r3, #0
 8009310:	e0d9      	b.n	80094c6 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8009312:	2300      	movs	r3, #0
 8009314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009318:	e014      	b.n	8009344 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 800931a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800931e:	22b4      	movs	r2, #180	@ 0xb4
 8009320:	fb02 f303 	mul.w	r3, r2, r3
 8009324:	4a6a      	ldr	r2, [pc, #424]	@ (80094d0 <cdcd_control_xfer_cb+0x1e0>)
 8009326:	4413      	add	r3, r2
 8009328:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 800932a:	6a3b      	ldr	r3, [r7, #32]
 800932c:	785b      	ldrb	r3, [r3, #1]
 800932e:	461a      	mov	r2, r3
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	889b      	ldrh	r3, [r3, #4]
 8009334:	b29b      	uxth	r3, r3
 8009336:	429a      	cmp	r2, r3
 8009338:	d009      	beq.n	800934e <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 800933a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800933e:	3301      	adds	r3, #1
 8009340:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009344:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009348:	2b00      	cmp	r3, #0
 800934a:	d0e6      	beq.n	800931a <cdcd_control_xfer_cb+0x2a>
 800934c:	e000      	b.n	8009350 <cdcd_control_xfer_cb+0x60>
      break;
 800934e:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8009350:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009354:	2b00      	cmp	r3, #0
 8009356:	d001      	beq.n	800935c <cdcd_control_xfer_cb+0x6c>
 8009358:	2300      	movs	r3, #0
 800935a:	e0b4      	b.n	80094c6 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	785b      	ldrb	r3, [r3, #1]
 8009360:	3b20      	subs	r3, #32
 8009362:	2b03      	cmp	r3, #3
 8009364:	f200 80a5 	bhi.w	80094b2 <cdcd_control_xfer_cb+0x1c2>
 8009368:	a201      	add	r2, pc, #4	@ (adr r2, 8009370 <cdcd_control_xfer_cb+0x80>)
 800936a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800936e:	bf00      	nop
 8009370:	08009381 	.word	0x08009381
 8009374:	080093b1 	.word	0x080093b1
 8009378:	080093c9 	.word	0x080093c9
 800937c:	08009487 	.word	0x08009487
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8009380:	79bb      	ldrb	r3, [r7, #6]
 8009382:	2b01      	cmp	r3, #1
 8009384:	d107      	bne.n	8009396 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8009386:	6a3b      	ldr	r3, [r7, #32]
 8009388:	1d1a      	adds	r2, r3, #4
 800938a:	79f8      	ldrb	r0, [r7, #7]
 800938c:	2307      	movs	r3, #7
 800938e:	6839      	ldr	r1, [r7, #0]
 8009390:	f005 f960 	bl	800e654 <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8009394:	e08f      	b.n	80094b6 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009396:	79bb      	ldrb	r3, [r7, #6]
 8009398:	2b03      	cmp	r3, #3
 800939a:	f040 808c 	bne.w	80094b6 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800939e:	6a3b      	ldr	r3, [r7, #32]
 80093a0:	1d1a      	adds	r2, r3, #4
 80093a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093a6:	4611      	mov	r1, r2
 80093a8:	4618      	mov	r0, r3
 80093aa:	f7ff fbd1 	bl	8008b50 <tud_cdc_line_coding_cb>
      break;
 80093ae:	e082      	b.n	80094b6 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 80093b0:	79bb      	ldrb	r3, [r7, #6]
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	f040 8081 	bne.w	80094ba <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 80093b8:	6a3b      	ldr	r3, [r7, #32]
 80093ba:	1d1a      	adds	r2, r3, #4
 80093bc:	79f8      	ldrb	r0, [r7, #7]
 80093be:	2307      	movs	r3, #7
 80093c0:	6839      	ldr	r1, [r7, #0]
 80093c2:	f005 f947 	bl	800e654 <tud_control_xfer>
      }
      break;
 80093c6:	e078      	b.n	80094ba <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 80093c8:	79bb      	ldrb	r3, [r7, #6]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d105      	bne.n	80093da <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 80093ce:	79fb      	ldrb	r3, [r7, #7]
 80093d0:	6839      	ldr	r1, [r7, #0]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f005 f8ba 	bl	800e54c <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 80093d8:	e071      	b.n	80094be <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 80093da:	79bb      	ldrb	r3, [r7, #6]
 80093dc:	2b03      	cmp	r3, #3
 80093de:	d16e      	bne.n	80094be <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	885b      	ldrh	r3, [r3, #2]
 80093e4:	b29b      	uxth	r3, r3
 80093e6:	613b      	str	r3, [r7, #16]
 80093e8:	2300      	movs	r3, #0
 80093ea:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80093ec:	7bfb      	ldrb	r3, [r7, #15]
 80093ee:	693a      	ldr	r2, [r7, #16]
 80093f0:	fa22 f303 	lsr.w	r3, r2, r3
 80093f4:	f003 0301 	and.w	r3, r3, #1
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	bf14      	ite	ne
 80093fc:	2301      	movne	r3, #1
 80093fe:	2300      	moveq	r3, #0
 8009400:	b2db      	uxtb	r3, r3
 8009402:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	885b      	ldrh	r3, [r3, #2]
 8009408:	b29b      	uxth	r3, r3
 800940a:	61bb      	str	r3, [r7, #24]
 800940c:	2301      	movs	r3, #1
 800940e:	75fb      	strb	r3, [r7, #23]
 8009410:	7dfb      	ldrb	r3, [r7, #23]
 8009412:	69ba      	ldr	r2, [r7, #24]
 8009414:	fa22 f303 	lsr.w	r3, r2, r3
 8009418:	f003 0301 	and.w	r3, r3, #1
 800941c:	2b00      	cmp	r3, #0
 800941e:	bf14      	ite	ne
 8009420:	2301      	movne	r3, #1
 8009422:	2300      	moveq	r3, #0
 8009424:	b2db      	uxtb	r3, r3
 8009426:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	885b      	ldrh	r3, [r3, #2]
 800942c:	b29b      	uxth	r3, r3
 800942e:	b2da      	uxtb	r2, r3
 8009430:	6a3b      	ldr	r3, [r7, #32]
 8009432:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8009434:	4b27      	ldr	r3, [pc, #156]	@ (80094d4 <cdcd_control_xfer_cb+0x1e4>)
 8009436:	781b      	ldrb	r3, [r3, #0]
 8009438:	f003 0304 	and.w	r3, r3, #4
 800943c:	b2db      	uxtb	r3, r3
 800943e:	2b00      	cmp	r3, #0
 8009440:	d013      	beq.n	800946a <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8009442:	6a3b      	ldr	r3, [r7, #32]
 8009444:	f103 0214 	add.w	r2, r3, #20
 8009448:	7ffb      	ldrb	r3, [r7, #31]
 800944a:	2b00      	cmp	r3, #0
 800944c:	bf14      	ite	ne
 800944e:	2301      	movne	r3, #1
 8009450:	2300      	moveq	r3, #0
 8009452:	b2db      	uxtb	r3, r3
 8009454:	f083 0301 	eor.w	r3, r3, #1
 8009458:	b2db      	uxtb	r3, r3
 800945a:	f003 0301 	and.w	r3, r3, #1
 800945e:	b2db      	uxtb	r3, r3
 8009460:	4619      	mov	r1, r3
 8009462:	4610      	mov	r0, r2
 8009464:	f002 fb52 	bl	800bb0c <tu_fifo_set_overwritable>
 8009468:	e005      	b.n	8009476 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 800946a:	6a3b      	ldr	r3, [r7, #32]
 800946c:	3314      	adds	r3, #20
 800946e:	2100      	movs	r1, #0
 8009470:	4618      	mov	r0, r3
 8009472:	f002 fb4b 	bl	800bb0c <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8009476:	7fba      	ldrb	r2, [r7, #30]
 8009478:	7ff9      	ldrb	r1, [r7, #31]
 800947a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800947e:	4618      	mov	r0, r3
 8009480:	f7ff fb57 	bl	8008b32 <tud_cdc_line_state_cb>
      break;
 8009484:	e01b      	b.n	80094be <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8009486:	79bb      	ldrb	r3, [r7, #6]
 8009488:	2b01      	cmp	r3, #1
 800948a:	d105      	bne.n	8009498 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 800948c:	79fb      	ldrb	r3, [r7, #7]
 800948e:	6839      	ldr	r1, [r7, #0]
 8009490:	4618      	mov	r0, r3
 8009492:	f005 f85b 	bl	800e54c <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8009496:	e014      	b.n	80094c2 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8009498:	79bb      	ldrb	r3, [r7, #6]
 800949a:	2b03      	cmp	r3, #3
 800949c:	d111      	bne.n	80094c2 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	885b      	ldrh	r3, [r3, #2]
 80094a2:	b29a      	uxth	r2, r3
 80094a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80094a8:	4611      	mov	r1, r2
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7ff fb5c 	bl	8008b68 <tud_cdc_send_break_cb>
      break;
 80094b0:	e007      	b.n	80094c2 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 80094b2:	2300      	movs	r3, #0
 80094b4:	e007      	b.n	80094c6 <cdcd_control_xfer_cb+0x1d6>
      break;
 80094b6:	bf00      	nop
 80094b8:	e004      	b.n	80094c4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80094ba:	bf00      	nop
 80094bc:	e002      	b.n	80094c4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80094be:	bf00      	nop
 80094c0:	e000      	b.n	80094c4 <cdcd_control_xfer_cb+0x1d4>
      break;
 80094c2:	bf00      	nop
  }

  return true;
 80094c4:	2301      	movs	r3, #1
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	3728      	adds	r7, #40	@ 0x28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	bd80      	pop	{r7, pc}
 80094ce:	bf00      	nop
 80094d0:	20001854 	.word	0x20001854
 80094d4:	2000002c 	.word	0x2000002c

080094d8 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80094d8:	b580      	push	{r7, lr}
 80094da:	b098      	sub	sp, #96	@ 0x60
 80094dc:	af00      	add	r7, sp, #0
 80094de:	603b      	str	r3, [r7, #0]
 80094e0:	4603      	mov	r3, r0
 80094e2:	71fb      	strb	r3, [r7, #7]
 80094e4:	460b      	mov	r3, r1
 80094e6:	71bb      	strb	r3, [r7, #6]
 80094e8:	4613      	mov	r3, r2
 80094ea:	717b      	strb	r3, [r7, #5]
 80094ec:	79bb      	ldrb	r3, [r7, #6]
 80094ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 80094f2:	2300      	movs	r3, #0
 80094f4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80094f8:	e026      	b.n	8009548 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 80094fa:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80094fe:	22b4      	movs	r2, #180	@ 0xb4
 8009500:	fb02 f303 	mul.w	r3, r2, r3
 8009504:	4a81      	ldr	r2, [pc, #516]	@ (800970c <cdcd_xfer_cb+0x234>)
 8009506:	4413      	add	r3, r2
 8009508:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 800950a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800950c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009510:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009514:	429a      	cmp	r2, r3
 8009516:	d00f      	beq.n	8009538 <cdcd_xfer_cb+0x60>
 8009518:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800951a:	7b5b      	ldrb	r3, [r3, #13]
 800951c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009520:	429a      	cmp	r2, r3
 8009522:	d009      	beq.n	8009538 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009526:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8009528:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800952c:	429a      	cmp	r2, r3
 800952e:	d106      	bne.n	800953e <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8009530:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009534:	2b00      	cmp	r3, #0
 8009536:	d002      	beq.n	800953e <cdcd_xfer_cb+0x66>
      return idx;
 8009538:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800953c:	e009      	b.n	8009552 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800953e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8009542:	3301      	adds	r3, #1
 8009544:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8009548:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800954c:	2b00      	cmp	r3, #0
 800954e:	d0d4      	beq.n	80094fa <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8009550:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8009552:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8009556:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800955a:	2b00      	cmp	r3, #0
 800955c:	d00a      	beq.n	8009574 <cdcd_xfer_cb+0x9c>
 800955e:	4b6c      	ldr	r3, [pc, #432]	@ (8009710 <cdcd_xfer_cb+0x238>)
 8009560:	647b      	str	r3, [r7, #68]	@ 0x44
 8009562:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	f003 0301 	and.w	r3, r3, #1
 800956a:	2b00      	cmp	r3, #0
 800956c:	d000      	beq.n	8009570 <cdcd_xfer_cb+0x98>
 800956e:	be00      	bkpt	0x0000
 8009570:	2300      	movs	r3, #0
 8009572:	e0c7      	b.n	8009704 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8009574:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009578:	22b4      	movs	r2, #180	@ 0xb4
 800957a:	fb02 f303 	mul.w	r3, r2, r3
 800957e:	4a63      	ldr	r2, [pc, #396]	@ (800970c <cdcd_xfer_cb+0x234>)
 8009580:	4413      	add	r3, r2
 8009582:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8009584:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009586:	3320      	adds	r3, #32
 8009588:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 800958a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800958c:	330c      	adds	r3, #12
 800958e:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8009590:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009592:	785b      	ldrb	r3, [r3, #1]
 8009594:	79ba      	ldrb	r2, [r7, #6]
 8009596:	429a      	cmp	r2, r3
 8009598:	f040 8091 	bne.w	80096be <cdcd_xfer_cb+0x1e6>
 800959c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800959e:	63bb      	str	r3, [r7, #56]	@ 0x38
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 80095a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095a6:	3308      	adds	r3, #8
 80095a8:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 80095aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ac:	889b      	ldrh	r3, [r3, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d014      	beq.n	80095dc <cdcd_xfer_cb+0x104>
 80095b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095b4:	685b      	ldr	r3, [r3, #4]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d010      	beq.n	80095dc <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 80095ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095bc:	f103 0208 	add.w	r2, r3, #8
 80095c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80095c6:	b289      	uxth	r1, r1
 80095c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80095ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80095cc:	460b      	mov	r3, r1
 80095ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 80095d0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80095d2:	2300      	movs	r3, #0
 80095d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80095d8:	f002 fdd4 	bl	800c184 <tu_fifo_write_n_access_mode>
}
 80095dc:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 80095de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095e0:	7adb      	ldrb	r3, [r3, #11]
 80095e2:	2bff      	cmp	r3, #255	@ 0xff
 80095e4:	d04a      	beq.n	800967c <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 80095e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095e8:	3308      	adds	r3, #8
 80095ea:	f107 0208 	add.w	r2, r7, #8
 80095ee:	4611      	mov	r1, r2
 80095f0:	4618      	mov	r0, r3
 80095f2:	f003 f80e 	bl	800c612 <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 80095f6:	8a3b      	ldrh	r3, [r7, #16]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d005      	beq.n	8009608 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 80095fc:	697a      	ldr	r2, [r7, #20]
 80095fe:	8a3b      	ldrh	r3, [r7, #16]
 8009600:	3b01      	subs	r3, #1
 8009602:	4413      	add	r3, r2
 8009604:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009606:	e00a      	b.n	800961e <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8009608:	893b      	ldrh	r3, [r7, #8]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d005      	beq.n	800961a <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	893b      	ldrh	r3, [r7, #8]
 8009612:	3b01      	subs	r3, #1
 8009614:	4413      	add	r3, r2
 8009616:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009618:	e001      	b.n	800961e <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800961a:	2300      	movs	r3, #0
 800961c:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800961e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009620:	2b00      	cmp	r3, #0
 8009622:	d02b      	beq.n	800967c <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8009624:	2300      	movs	r3, #0
 8009626:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009628:	e022      	b.n	8009670 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800962a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800962c:	7ada      	ldrb	r2, [r3, #11]
 800962e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009630:	781b      	ldrb	r3, [r3, #0]
 8009632:	429a      	cmp	r2, r3
 8009634:	d108      	bne.n	8009648 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8009636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009638:	7ada      	ldrb	r2, [r3, #11]
 800963a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800963e:	4611      	mov	r1, r2
 8009640:	4618      	mov	r0, r3
 8009642:	f7ff fa52 	bl	8008aea <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8009646:	e019      	b.n	800967c <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800964c:	429a      	cmp	r2, r3
 800964e:	d105      	bne.n	800965c <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	893b      	ldrh	r3, [r7, #8]
 8009654:	3b01      	subs	r3, #1
 8009656:	4413      	add	r3, r2
 8009658:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800965a:	e006      	b.n	800966a <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8009660:	429a      	cmp	r2, r3
 8009662:	d00a      	beq.n	800967a <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 8009664:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009666:	3b01      	subs	r3, #1
 8009668:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 800966a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800966c:	3301      	adds	r3, #1
 800966e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009670:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	429a      	cmp	r2, r3
 8009676:	d3d8      	bcc.n	800962a <cdcd_xfer_cb+0x152>
 8009678:	e000      	b.n	800967c <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 800967a:	bf00      	nop
 800967c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800967e:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 8009680:	6a3b      	ldr	r3, [r7, #32]
 8009682:	3308      	adds	r3, #8
 8009684:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 8009686:	69fb      	ldr	r3, [r7, #28]
 8009688:	891b      	ldrh	r3, [r3, #8]
 800968a:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 800968c:	69fb      	ldr	r3, [r7, #28]
 800968e:	895b      	ldrh	r3, [r3, #10]
 8009690:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 8009692:	8b7a      	ldrh	r2, [r7, #26]
 8009694:	8b3b      	ldrh	r3, [r7, #24]
 8009696:	429a      	cmp	r2, r3
 8009698:	bf0c      	ite	eq
 800969a:	2301      	moveq	r3, #1
 800969c:	2300      	movne	r3, #0
 800969e:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 80096a0:	f083 0301 	eor.w	r3, r3, #1
 80096a4:	b2db      	uxtb	r3, r3
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d004      	beq.n	80096b4 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 80096aa:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80096ae:	4618      	mov	r0, r3
 80096b0:	f7ff fa10 	bl	8008ad4 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 80096b4:	79fb      	ldrb	r3, [r7, #7]
 80096b6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80096b8:	4618      	mov	r0, r3
 80096ba:	f007 feed 	bl	8011498 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 80096be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096c0:	785b      	ldrb	r3, [r3, #1]
 80096c2:	79ba      	ldrb	r2, [r7, #6]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d112      	bne.n	80096ee <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 80096c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80096cc:	4618      	mov	r0, r3
 80096ce:	f7ff fa1a 	bl	8008b06 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 80096d2:	79fb      	ldrb	r3, [r7, #7]
 80096d4:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80096d6:	4618      	mov	r0, r3
 80096d8:	f007 fcb6 	bl	8011048 <tu_edpt_stream_write_xfer>
 80096dc:	4603      	mov	r3, r0
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d105      	bne.n	80096ee <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 80096e2:	79fb      	ldrb	r3, [r7, #7]
 80096e4:	683a      	ldr	r2, [r7, #0]
 80096e6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80096e8:	4618      	mov	r0, r3
 80096ea:	f007 fc13 	bl	8010f14 <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 80096ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096f0:	789b      	ldrb	r3, [r3, #2]
 80096f2:	79ba      	ldrb	r2, [r7, #6]
 80096f4:	429a      	cmp	r2, r3
 80096f6:	d104      	bne.n	8009702 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 80096f8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80096fc:	4618      	mov	r0, r3
 80096fe:	f7ff fa0d 	bl	8008b1c <tud_cdc_notify_complete_cb>
  }

  return true;
 8009702:	2301      	movs	r3, #1
}
 8009704:	4618      	mov	r0, r3
 8009706:	3760      	adds	r7, #96	@ 0x60
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	20001854 	.word	0x20001854
 8009710:	e000edf0 	.word	0xe000edf0

08009714 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8009714:	b480      	push	{r7}
 8009716:	b083      	sub	sp, #12
 8009718:	af00      	add	r7, sp, #0
 800971a:	4603      	mov	r3, r0
 800971c:	460a      	mov	r2, r1
 800971e:	71fb      	strb	r3, [r7, #7]
 8009720:	4613      	mov	r3, r2
 8009722:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8009724:	bf00      	nop
 8009726:	370c      	adds	r7, #12
 8009728:	46bd      	mov	sp, r7
 800972a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972e:	4770      	bx	lr

08009730 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8009730:	b480      	push	{r7}
 8009732:	b083      	sub	sp, #12
 8009734:	af00      	add	r7, sp, #0
 8009736:	4603      	mov	r3, r0
 8009738:	460a      	mov	r2, r1
 800973a:	71fb      	strb	r3, [r7, #7]
 800973c:	4613      	mov	r3, r2
 800973e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8009740:	2301      	movs	r3, #1
}
 8009742:	4618      	mov	r0, r3
 8009744:	370c      	adds	r7, #12
 8009746:	46bd      	mov	sp, r7
 8009748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974c:	4770      	bx	lr

0800974e <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800974e:	b480      	push	{r7}
 8009750:	b083      	sub	sp, #12
 8009752:	af00      	add	r7, sp, #0
 8009754:	4603      	mov	r3, r0
 8009756:	6039      	str	r1, [r7, #0]
 8009758:	71fb      	strb	r3, [r7, #7]
 800975a:	4613      	mov	r3, r2
 800975c:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr

0800976a <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 800976a:	b480      	push	{r7}
 800976c:	b083      	sub	sp, #12
 800976e:	af00      	add	r7, sp, #0
 8009770:	603a      	str	r2, [r7, #0]
 8009772:	461a      	mov	r2, r3
 8009774:	4603      	mov	r3, r0
 8009776:	71fb      	strb	r3, [r7, #7]
 8009778:	460b      	mov	r3, r1
 800977a:	71bb      	strb	r3, [r7, #6]
 800977c:	4613      	mov	r3, r2
 800977e:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 8009780:	bf00      	nop
 8009782:	370c      	adds	r7, #12
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr

0800978c <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 800978c:	b580      	push	{r7, lr}
 800978e:	af00      	add	r7, sp, #0
  hidd_reset(0);
 8009790:	2000      	movs	r0, #0
 8009792:	f000 f80b 	bl	80097ac <hidd_reset>
}
 8009796:	bf00      	nop
 8009798:	bd80      	pop	{r7, pc}

0800979a <hidd_deinit>:

bool hidd_deinit(void) {
 800979a:	b480      	push	{r7}
 800979c:	af00      	add	r7, sp, #0
  return true;
 800979e:	2301      	movs	r3, #1
}
 80097a0:	4618      	mov	r0, r3
 80097a2:	46bd      	mov	sp, r7
 80097a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a8:	4770      	bx	lr
	...

080097ac <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b082      	sub	sp, #8
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	4603      	mov	r3, r0
 80097b4:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 80097b6:	220c      	movs	r2, #12
 80097b8:	2100      	movs	r1, #0
 80097ba:	4803      	ldr	r0, [pc, #12]	@ (80097c8 <hidd_reset+0x1c>)
 80097bc:	f008 fea4 	bl	8012508 <memset>
}
 80097c0:	bf00      	nop
 80097c2:	3708      	adds	r7, #8
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}
 80097c8:	20001908 	.word	0x20001908

080097cc <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b094      	sub	sp, #80	@ 0x50
 80097d0:	af02      	add	r7, sp, #8
 80097d2:	4603      	mov	r3, r0
 80097d4:	6039      	str	r1, [r7, #0]
 80097d6:	71fb      	strb	r3, [r7, #7]
 80097d8:	4613      	mov	r3, r2
 80097da:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	795b      	ldrb	r3, [r3, #5]
 80097e0:	2b03      	cmp	r3, #3
 80097e2:	d001      	beq.n	80097e8 <hidd_open+0x1c>
 80097e4:	2300      	movs	r3, #0
 80097e6:	e0d0      	b.n	800998a <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	791b      	ldrb	r3, [r3, #4]
 80097ec:	461a      	mov	r2, r3
 80097ee:	00d2      	lsls	r2, r2, #3
 80097f0:	1ad3      	subs	r3, r2, r3
 80097f2:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 80097f4:	3312      	adds	r3, #18
 80097f6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 80097fa:	88ba      	ldrh	r2, [r7, #4]
 80097fc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009800:	429a      	cmp	r2, r3
 8009802:	d20a      	bcs.n	800981a <hidd_open+0x4e>
 8009804:	4b63      	ldr	r3, [pc, #396]	@ (8009994 <hidd_open+0x1c8>)
 8009806:	627b      	str	r3, [r7, #36]	@ 0x24
 8009808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	f003 0301 	and.w	r3, r3, #1
 8009810:	2b00      	cmp	r3, #0
 8009812:	d000      	beq.n	8009816 <hidd_open+0x4a>
 8009814:	be00      	bkpt	0x0000
 8009816:	2300      	movs	r3, #0
 8009818:	e0b7      	b.n	800998a <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800981a:	2300      	movs	r3, #0
 800981c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009820:	e011      	b.n	8009846 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8009822:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009826:	4613      	mov	r3, r2
 8009828:	005b      	lsls	r3, r3, #1
 800982a:	4413      	add	r3, r2
 800982c:	009b      	lsls	r3, r3, #2
 800982e:	4a5a      	ldr	r2, [pc, #360]	@ (8009998 <hidd_open+0x1cc>)
 8009830:	4413      	add	r3, r2
 8009832:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8009834:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009836:	785b      	ldrb	r3, [r3, #1]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d009      	beq.n	8009850 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800983c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009840:	3301      	adds	r3, #1
 8009842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009846:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800984a:	2b00      	cmp	r3, #0
 800984c:	d0e9      	beq.n	8009822 <hidd_open+0x56>
 800984e:	e000      	b.n	8009852 <hidd_open+0x86>
      break;
 8009850:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8009852:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00a      	beq.n	8009870 <hidd_open+0xa4>
 800985a:	4b4e      	ldr	r3, [pc, #312]	@ (8009994 <hidd_open+0x1c8>)
 800985c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800985e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f003 0301 	and.w	r3, r3, #1
 8009866:	2b00      	cmp	r3, #0
 8009868:	d000      	beq.n	800986c <hidd_open+0xa0>
 800986a:	be00      	bkpt	0x0000
 800986c:	2300      	movs	r3, #0
 800986e:	e08c      	b.n	800998a <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 8009870:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8009874:	4613      	mov	r3, r2
 8009876:	005b      	lsls	r3, r3, #1
 8009878:	4413      	add	r3, r2
 800987a:	011b      	lsls	r3, r3, #4
 800987c:	4a47      	ldr	r2, [pc, #284]	@ (800999c <hidd_open+0x1d0>)
 800987e:	4413      	add	r3, r2
 8009880:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009888:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800988a:	69fb      	ldr	r3, [r7, #28]
 800988c:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800988e:	69bb      	ldr	r3, [r7, #24]
 8009890:	781b      	ldrb	r3, [r3, #0]
 8009892:	461a      	mov	r2, r3
 8009894:	69bb      	ldr	r3, [r7, #24]
 8009896:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8009898:	63bb      	str	r3, [r7, #56]	@ 0x38
 800989a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800989c:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800989e:	6a3b      	ldr	r3, [r7, #32]
 80098a0:	3301      	adds	r3, #1
 80098a2:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 80098a4:	2b21      	cmp	r3, #33	@ 0x21
 80098a6:	d00a      	beq.n	80098be <hidd_open+0xf2>
 80098a8:	4b3a      	ldr	r3, [pc, #232]	@ (8009994 <hidd_open+0x1c8>)
 80098aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f003 0301 	and.w	r3, r3, #1
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d000      	beq.n	80098ba <hidd_open+0xee>
 80098b8:	be00      	bkpt	0x0000
 80098ba:	2300      	movs	r3, #0
 80098bc:	e065      	b.n	800998a <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 80098be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80098c2:	609a      	str	r2, [r3, #8]
 80098c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c6:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80098c8:	697b      	ldr	r3, [r7, #20]
 80098ca:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	461a      	mov	r2, r3
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 80098d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	7919      	ldrb	r1, [r3, #4]
 80098dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80098de:	3302      	adds	r3, #2
 80098e0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098e2:	3201      	adds	r2, #1
 80098e4:	79f8      	ldrb	r0, [r7, #7]
 80098e6:	9201      	str	r2, [sp, #4]
 80098e8:	9300      	str	r3, [sp, #0]
 80098ea:	2303      	movs	r3, #3
 80098ec:	460a      	mov	r2, r1
 80098ee:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80098f0:	f004 fb38 	bl	800df64 <usbd_open_edpt_pair>
 80098f4:	4603      	mov	r3, r0
 80098f6:	f083 0301 	eor.w	r3, r3, #1
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00a      	beq.n	8009916 <hidd_open+0x14a>
 8009900:	4b24      	ldr	r3, [pc, #144]	@ (8009994 <hidd_open+0x1c8>)
 8009902:	633b      	str	r3, [r7, #48]	@ 0x30
 8009904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f003 0301 	and.w	r3, r3, #1
 800990c:	2b00      	cmp	r3, #0
 800990e:	d000      	beq.n	8009912 <hidd_open+0x146>
 8009910:	be00      	bkpt	0x0000
 8009912:	2300      	movs	r3, #0
 8009914:	e039      	b.n	800998a <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	799b      	ldrb	r3, [r3, #6]
 800991a:	2b01      	cmp	r3, #1
 800991c:	d103      	bne.n	8009926 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	79da      	ldrb	r2, [r3, #7]
 8009922:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009924:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8009926:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009928:	2201      	movs	r2, #1
 800992a:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	789a      	ldrb	r2, [r3, #2]
 8009930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009932:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8009934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	3307      	adds	r3, #7
 800993a:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	881a      	ldrh	r2, [r3, #0]
 8009940:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009942:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8009944:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009946:	789b      	ldrb	r3, [r3, #2]
 8009948:	2b00      	cmp	r3, #0
 800994a:	d01c      	beq.n	8009986 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800994c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800994e:	7899      	ldrb	r1, [r3, #2]
 8009950:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009952:	f103 0220 	add.w	r2, r3, #32
 8009956:	79f8      	ldrb	r0, [r7, #7]
 8009958:	2300      	movs	r3, #0
 800995a:	9300      	str	r3, [sp, #0]
 800995c:	2310      	movs	r3, #16
 800995e:	f004 fbff 	bl	800e160 <usbd_edpt_xfer>
 8009962:	4603      	mov	r3, r0
 8009964:	f083 0301 	eor.w	r3, r3, #1
 8009968:	b2db      	uxtb	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00b      	beq.n	8009986 <hidd_open+0x1ba>
 800996e:	4b09      	ldr	r3, [pc, #36]	@ (8009994 <hidd_open+0x1c8>)
 8009970:	637b      	str	r3, [r7, #52]	@ 0x34
 8009972:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b00      	cmp	r3, #0
 800997c:	d000      	beq.n	8009980 <hidd_open+0x1b4>
 800997e:	be00      	bkpt	0x0000
 8009980:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009984:	e001      	b.n	800998a <hidd_open+0x1be>
  }

  return drv_len;
 8009986:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 800998a:	4618      	mov	r0, r3
 800998c:	3748      	adds	r7, #72	@ 0x48
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	e000edf0 	.word	0xe000edf0
 8009998:	20001908 	.word	0x20001908
 800999c:	20001914 	.word	0x20001914

080099a0 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b094      	sub	sp, #80	@ 0x50
 80099a4:	af02      	add	r7, sp, #8
 80099a6:	4603      	mov	r3, r0
 80099a8:	603a      	str	r2, [r7, #0]
 80099aa:	71fb      	strb	r3, [r7, #7]
 80099ac:	460b      	mov	r3, r1
 80099ae:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	781b      	ldrb	r3, [r3, #0]
 80099b4:	f003 031f 	and.w	r3, r3, #31
 80099b8:	b2db      	uxtb	r3, r3
 80099ba:	2b01      	cmp	r3, #1
 80099bc:	d001      	beq.n	80099c2 <hidd_control_xfer_cb+0x22>
 80099be:	2300      	movs	r3, #0
 80099c0:	e1d6      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	889b      	ldrh	r3, [r3, #4]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	b2db      	uxtb	r3, r3
 80099ca:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80099cc:	2300      	movs	r3, #0
 80099ce:	77bb      	strb	r3, [r7, #30]
 80099d0:	e00f      	b.n	80099f2 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 80099d2:	7fba      	ldrb	r2, [r7, #30]
 80099d4:	498f      	ldr	r1, [pc, #572]	@ (8009c14 <hidd_control_xfer_cb+0x274>)
 80099d6:	4613      	mov	r3, r2
 80099d8:	005b      	lsls	r3, r3, #1
 80099da:	4413      	add	r3, r2
 80099dc:	009b      	lsls	r3, r3, #2
 80099de:	440b      	add	r3, r1
 80099e0:	781b      	ldrb	r3, [r3, #0]
 80099e2:	7ffa      	ldrb	r2, [r7, #31]
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d101      	bne.n	80099ec <hidd_control_xfer_cb+0x4c>
      return i;
 80099e8:	7fbb      	ldrb	r3, [r7, #30]
 80099ea:	e006      	b.n	80099fa <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 80099ec:	7fbb      	ldrb	r3, [r7, #30]
 80099ee:	3301      	adds	r3, #1
 80099f0:	77bb      	strb	r3, [r7, #30]
 80099f2:	7fbb      	ldrb	r3, [r7, #30]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d0ec      	beq.n	80099d2 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 80099f8:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 80099fa:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 80099fe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d001      	beq.n	8009a0a <hidd_control_xfer_cb+0x6a>
 8009a06:	2300      	movs	r3, #0
 8009a08:	e1b2      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 8009a0a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8009a0e:	4613      	mov	r3, r2
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	4413      	add	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4a7f      	ldr	r2, [pc, #508]	@ (8009c14 <hidd_control_xfer_cb+0x274>)
 8009a18:	4413      	add	r3, r2
 8009a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 8009a1c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8009a20:	4613      	mov	r3, r2
 8009a22:	005b      	lsls	r3, r3, #1
 8009a24:	4413      	add	r3, r2
 8009a26:	011b      	lsls	r3, r3, #4
 8009a28:	4a7b      	ldr	r2, [pc, #492]	@ (8009c18 <hidd_control_xfer_cb+0x278>)
 8009a2a:	4413      	add	r3, r2
 8009a2c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d145      	bne.n	8009ac8 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 8009a3c:	79bb      	ldrb	r3, [r7, #6]
 8009a3e:	2b01      	cmp	r3, #1
 8009a40:	f040 8195 	bne.w	8009d6e <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	885b      	ldrh	r3, [r3, #2]
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009a4c:	8bbb      	ldrh	r3, [r7, #28]
 8009a4e:	0a1b      	lsrs	r3, r3, #8
 8009a50:	b29b      	uxth	r3, r3
 8009a52:	b2db      	uxtb	r3, r3
 8009a54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8009a58:	683b      	ldr	r3, [r7, #0]
 8009a5a:	785b      	ldrb	r3, [r3, #1]
 8009a5c:	2b06      	cmp	r3, #6
 8009a5e:	d11b      	bne.n	8009a98 <hidd_control_xfer_cb+0xf8>
 8009a60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009a64:	2b21      	cmp	r3, #33	@ 0x21
 8009a66:	d117      	bne.n	8009a98 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 8009a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d101      	bne.n	8009a74 <hidd_control_xfer_cb+0xd4>
 8009a70:	2300      	movs	r3, #0
 8009a72:	e17d      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 8009a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a76:	689a      	ldr	r2, [r3, #8]
 8009a78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a7a:	689b      	ldr	r3, [r3, #8]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	79f8      	ldrb	r0, [r7, #7]
 8009a80:	6839      	ldr	r1, [r7, #0]
 8009a82:	f004 fde7 	bl	800e654 <tud_control_xfer>
 8009a86:	4603      	mov	r3, r0
 8009a88:	f083 0301 	eor.w	r3, r3, #1
 8009a8c:	b2db      	uxtb	r3, r3
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	f000 816d 	beq.w	8009d6e <hidd_control_xfer_cb+0x3ce>
 8009a94:	2300      	movs	r3, #0
 8009a96:	e16b      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8009a98:	683b      	ldr	r3, [r7, #0]
 8009a9a:	785b      	ldrb	r3, [r3, #1]
 8009a9c:	2b06      	cmp	r3, #6
 8009a9e:	d111      	bne.n	8009ac4 <hidd_control_xfer_cb+0x124>
 8009aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009aa4:	2b22      	cmp	r3, #34	@ 0x22
 8009aa6:	d10d      	bne.n	8009ac4 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 8009aa8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7f8 fc0f 	bl	80022d0 <tud_hid_descriptor_report_cb>
 8009ab2:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 8009ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab6:	889b      	ldrh	r3, [r3, #4]
 8009ab8:	79f8      	ldrb	r0, [r7, #7]
 8009aba:	6a3a      	ldr	r2, [r7, #32]
 8009abc:	6839      	ldr	r1, [r7, #0]
 8009abe:	f004 fdc9 	bl	800e654 <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8009ac2:	e154      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	e153      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	2b20      	cmp	r3, #32
 8009ad4:	f040 813e 	bne.w	8009d54 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	785b      	ldrb	r3, [r3, #1]
 8009adc:	3b01      	subs	r3, #1
 8009ade:	2b0a      	cmp	r3, #10
 8009ae0:	f200 8136 	bhi.w	8009d50 <hidd_control_xfer_cb+0x3b0>
 8009ae4:	a201      	add	r2, pc, #4	@ (adr r2, 8009aec <hidd_control_xfer_cb+0x14c>)
 8009ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aea:	bf00      	nop
 8009aec:	08009b19 	.word	0x08009b19
 8009af0:	08009cef 	.word	0x08009cef
 8009af4:	08009d05 	.word	0x08009d05
 8009af8:	08009d51 	.word	0x08009d51
 8009afc:	08009d51 	.word	0x08009d51
 8009b00:	08009d51 	.word	0x08009d51
 8009b04:	08009d51 	.word	0x08009d51
 8009b08:	08009d51 	.word	0x08009d51
 8009b0c:	08009bef 	.word	0x08009bef
 8009b10:	08009ca9 	.word	0x08009ca9
 8009b14:	08009d1b 	.word	0x08009d1b
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8009b18:	79bb      	ldrb	r3, [r7, #6]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	f040 811c 	bne.w	8009d58 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	885b      	ldrh	r3, [r3, #2]
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	82bb      	strh	r3, [r7, #20]
 8009b28:	8abb      	ldrh	r3, [r7, #20]
 8009b2a:	0a1b      	lsrs	r3, r3, #8
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8009b34:	683b      	ldr	r3, [r7, #0]
 8009b36:	885b      	ldrh	r3, [r3, #2]
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009b3c:	8afb      	ldrh	r3, [r7, #22]
 8009b3e:	b2db      	uxtb	r3, r3
 8009b40:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8009b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b46:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	88db      	ldrh	r3, [r3, #6]
 8009b4c:	b29b      	uxth	r3, r3
 8009b4e:	837b      	strh	r3, [r7, #26]
 8009b50:	2310      	movs	r3, #16
 8009b52:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009b54:	8b7a      	ldrh	r2, [r7, #26]
 8009b56:	8b3b      	ldrh	r3, [r7, #24]
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	bf28      	it	cs
 8009b5c:	4613      	movcs	r3, r2
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 8009b6a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d013      	beq.n	8009b9a <hidd_control_xfer_cb+0x1fa>
 8009b72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009b76:	2b01      	cmp	r3, #1
 8009b78:	d90f      	bls.n	8009b9a <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 8009b7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b7c:	1c5a      	adds	r2, r3, #1
 8009b7e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009b80:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8009b84:	701a      	strb	r2, [r3, #0]
            req_len--;
 8009b86:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009b8a:	3b01      	subs	r3, #1
 8009b8c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 8009b90:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009b94:	3301      	adds	r3, #1
 8009b96:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 8009b9a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009b9e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8009ba2:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8009ba6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bae:	f7f7 f9a9 	bl	8000f04 <tud_hid_get_report_cb>
 8009bb2:	4603      	mov	r3, r0
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009bba:	4413      	add	r3, r2
 8009bbc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8009bc0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d10a      	bne.n	8009bde <hidd_control_xfer_cb+0x23e>
 8009bc8:	4b14      	ldr	r3, [pc, #80]	@ (8009c1c <hidd_control_xfer_cb+0x27c>)
 8009bca:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	f003 0301 	and.w	r3, r3, #1
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d000      	beq.n	8009bda <hidd_control_xfer_cb+0x23a>
 8009bd8:	be00      	bkpt	0x0000
 8009bda:	2300      	movs	r3, #0
 8009bdc:	e0c8      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 8009bde:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009be0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8009be4:	79f8      	ldrb	r0, [r7, #7]
 8009be6:	6839      	ldr	r1, [r7, #0]
 8009be8:	f004 fd34 	bl	800e654 <tud_control_xfer>
        }
        break;
 8009bec:	e0b4      	b.n	8009d58 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8009bee:	79bb      	ldrb	r3, [r7, #6]
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d115      	bne.n	8009c20 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	88db      	ldrh	r3, [r3, #6]
 8009bf8:	b29b      	uxth	r3, r3
 8009bfa:	2b10      	cmp	r3, #16
 8009bfc:	d901      	bls.n	8009c02 <hidd_control_xfer_cb+0x262>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	e0b6      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 8009c02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	88db      	ldrh	r3, [r3, #6]
 8009c08:	b29b      	uxth	r3, r3
 8009c0a:	79f8      	ldrb	r0, [r7, #7]
 8009c0c:	6839      	ldr	r1, [r7, #0]
 8009c0e:	f004 fd21 	bl	800e654 <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 8009c12:	e0a3      	b.n	8009d5c <hidd_control_xfer_cb+0x3bc>
 8009c14:	20001908 	.word	0x20001908
 8009c18:	20001914 	.word	0x20001914
 8009c1c:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 8009c20:	79bb      	ldrb	r3, [r7, #6]
 8009c22:	2b03      	cmp	r3, #3
 8009c24:	f040 809a 	bne.w	8009d5c <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	885b      	ldrh	r3, [r3, #2]
 8009c2c:	b29b      	uxth	r3, r3
 8009c2e:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009c30:	89bb      	ldrh	r3, [r7, #12]
 8009c32:	0a1b      	lsrs	r3, r3, #8
 8009c34:	b29b      	uxth	r3, r3
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 8009c3c:	683b      	ldr	r3, [r7, #0]
 8009c3e:	885b      	ldrh	r3, [r3, #2]
 8009c40:	b29b      	uxth	r3, r3
 8009c42:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009c44:	89fb      	ldrh	r3, [r7, #14]
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 8009c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	88db      	ldrh	r3, [r3, #6]
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	827b      	strh	r3, [r7, #18]
 8009c58:	2310      	movs	r3, #16
 8009c5a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009c5c:	8a7a      	ldrh	r2, [r7, #18]
 8009c5e:	8a3b      	ldrh	r3, [r7, #16]
 8009c60:	4293      	cmp	r3, r2
 8009c62:	bf28      	it	cs
 8009c64:	4613      	movcs	r3, r2
 8009c66:	b29b      	uxth	r3, r3
 8009c68:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 8009c6a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00e      	beq.n	8009c90 <hidd_control_xfer_cb+0x2f0>
 8009c72:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009c74:	2b01      	cmp	r3, #1
 8009c76:	d90b      	bls.n	8009c90 <hidd_control_xfer_cb+0x2f0>
 8009c78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c7a:	781b      	ldrb	r3, [r3, #0]
 8009c7c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8009c80:	429a      	cmp	r2, r3
 8009c82:	d105      	bne.n	8009c90 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 8009c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c86:	3301      	adds	r3, #1
 8009c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 8009c8a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 8009c90:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009c94:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 8009c98:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 8009c9c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ca2:	f7f7 f91f 	bl	8000ee4 <tud_hid_set_report_cb>
        break;
 8009ca6:	e059      	b.n	8009d5c <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8009ca8:	79bb      	ldrb	r3, [r7, #6]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d158      	bne.n	8009d60 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	885b      	ldrh	r3, [r3, #2]
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8009cb6:	897b      	ldrh	r3, [r7, #10]
 8009cb8:	0a1b      	lsrs	r3, r3, #8
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	b2da      	uxtb	r2, r3
 8009cbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cc0:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 8009cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cc4:	79da      	ldrb	r2, [r3, #7]
 8009cc6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009cca:	4611      	mov	r1, r2
 8009ccc:	4618      	mov	r0, r3
 8009cce:	f7ff fd2f 	bl	8009730 <tud_hid_set_idle_cb>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	f083 0301 	eor.w	r3, r3, #1
 8009cd8:	b2db      	uxtb	r3, r3
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d001      	beq.n	8009ce2 <hidd_control_xfer_cb+0x342>
 8009cde:	2300      	movs	r3, #0
 8009ce0:	e046      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 8009ce2:	79fb      	ldrb	r3, [r7, #7]
 8009ce4:	6839      	ldr	r1, [r7, #0]
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f004 fc30 	bl	800e54c <tud_control_status>
        }
        break;
 8009cec:	e038      	b.n	8009d60 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 8009cee:	79bb      	ldrb	r3, [r7, #6]
 8009cf0:	2b01      	cmp	r3, #1
 8009cf2:	d137      	bne.n	8009d64 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 8009cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cf6:	1dda      	adds	r2, r3, #7
 8009cf8:	79f8      	ldrb	r0, [r7, #7]
 8009cfa:	2301      	movs	r3, #1
 8009cfc:	6839      	ldr	r1, [r7, #0]
 8009cfe:	f004 fca9 	bl	800e654 <tud_control_xfer>
        }
        break;
 8009d02:	e02f      	b.n	8009d64 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8009d04:	79bb      	ldrb	r3, [r7, #6]
 8009d06:	2b01      	cmp	r3, #1
 8009d08:	d12e      	bne.n	8009d68 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 8009d0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d0c:	1d9a      	adds	r2, r3, #6
 8009d0e:	79f8      	ldrb	r0, [r7, #7]
 8009d10:	2301      	movs	r3, #1
 8009d12:	6839      	ldr	r1, [r7, #0]
 8009d14:	f004 fc9e 	bl	800e654 <tud_control_xfer>
        }
        break;
 8009d18:	e026      	b.n	8009d68 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8009d1a:	79bb      	ldrb	r3, [r7, #6]
 8009d1c:	2b01      	cmp	r3, #1
 8009d1e:	d105      	bne.n	8009d2c <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 8009d20:	79fb      	ldrb	r3, [r7, #7]
 8009d22:	6839      	ldr	r1, [r7, #0]
 8009d24:	4618      	mov	r0, r3
 8009d26:	f004 fc11 	bl	800e54c <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 8009d2a:	e01f      	b.n	8009d6c <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 8009d2c:	79bb      	ldrb	r3, [r7, #6]
 8009d2e:	2b03      	cmp	r3, #3
 8009d30:	d11c      	bne.n	8009d6c <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	885b      	ldrh	r3, [r3, #2]
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	b2da      	uxtb	r2, r3
 8009d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d3c:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 8009d3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d40:	799a      	ldrb	r2, [r3, #6]
 8009d42:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8009d46:	4611      	mov	r1, r2
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f7ff fce3 	bl	8009714 <tud_hid_set_protocol_cb>
        break;
 8009d4e:	e00d      	b.n	8009d6c <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 8009d50:	2300      	movs	r3, #0
 8009d52:	e00d      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8009d54:	2300      	movs	r3, #0
 8009d56:	e00b      	b.n	8009d70 <hidd_control_xfer_cb+0x3d0>
        break;
 8009d58:	bf00      	nop
 8009d5a:	e008      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
        break;
 8009d5c:	bf00      	nop
 8009d5e:	e006      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
        break;
 8009d60:	bf00      	nop
 8009d62:	e004      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
        break;
 8009d64:	bf00      	nop
 8009d66:	e002      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
        break;
 8009d68:	bf00      	nop
 8009d6a:	e000      	b.n	8009d6e <hidd_control_xfer_cb+0x3ce>
        break;
 8009d6c:	bf00      	nop
  }

  return true;
 8009d6e:	2301      	movs	r3, #1
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3748      	adds	r7, #72	@ 0x48
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b08a      	sub	sp, #40	@ 0x28
 8009d7c:	af02      	add	r7, sp, #8
 8009d7e:	603b      	str	r3, [r7, #0]
 8009d80:	4603      	mov	r3, r0
 8009d82:	71fb      	strb	r3, [r7, #7]
 8009d84:	460b      	mov	r3, r1
 8009d86:	71bb      	strb	r3, [r7, #6]
 8009d88:	4613      	mov	r3, r2
 8009d8a:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	77fb      	strb	r3, [r7, #31]
 8009d90:	e014      	b.n	8009dbc <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 8009d92:	7ffa      	ldrb	r2, [r7, #31]
 8009d94:	4613      	mov	r3, r2
 8009d96:	005b      	lsls	r3, r3, #1
 8009d98:	4413      	add	r3, r2
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	4a3f      	ldr	r2, [pc, #252]	@ (8009e9c <hidd_xfer_cb+0x124>)
 8009d9e:	4413      	add	r3, r2
 8009da0:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	789b      	ldrb	r3, [r3, #2]
 8009da6:	79ba      	ldrb	r2, [r7, #6]
 8009da8:	429a      	cmp	r2, r3
 8009daa:	d00a      	beq.n	8009dc2 <hidd_xfer_cb+0x4a>
 8009dac:	69bb      	ldr	r3, [r7, #24]
 8009dae:	785b      	ldrb	r3, [r3, #1]
 8009db0:	79ba      	ldrb	r2, [r7, #6]
 8009db2:	429a      	cmp	r2, r3
 8009db4:	d005      	beq.n	8009dc2 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 8009db6:	7ffb      	ldrb	r3, [r7, #31]
 8009db8:	3301      	adds	r3, #1
 8009dba:	77fb      	strb	r3, [r7, #31]
 8009dbc:	7ffb      	ldrb	r3, [r7, #31]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d0e7      	beq.n	8009d92 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 8009dc2:	7ffb      	ldrb	r3, [r7, #31]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d00a      	beq.n	8009dde <hidd_xfer_cb+0x66>
 8009dc8:	4b35      	ldr	r3, [pc, #212]	@ (8009ea0 <hidd_xfer_cb+0x128>)
 8009dca:	60fb      	str	r3, [r7, #12]
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f003 0301 	and.w	r3, r3, #1
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d000      	beq.n	8009dda <hidd_xfer_cb+0x62>
 8009dd8:	be00      	bkpt	0x0000
 8009dda:	2300      	movs	r3, #0
 8009ddc:	e059      	b.n	8009e92 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 8009dde:	7ffa      	ldrb	r2, [r7, #31]
 8009de0:	4613      	mov	r3, r2
 8009de2:	005b      	lsls	r3, r3, #1
 8009de4:	4413      	add	r3, r2
 8009de6:	011b      	lsls	r3, r3, #4
 8009de8:	4a2e      	ldr	r2, [pc, #184]	@ (8009ea4 <hidd_xfer_cb+0x12c>)
 8009dea:	4413      	add	r3, r2
 8009dec:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 8009dee:	69bb      	ldr	r3, [r7, #24]
 8009df0:	785b      	ldrb	r3, [r3, #1]
 8009df2:	79ba      	ldrb	r2, [r7, #6]
 8009df4:	429a      	cmp	r2, r3
 8009df6:	d116      	bne.n	8009e26 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 8009df8:	797b      	ldrb	r3, [r7, #5]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d109      	bne.n	8009e12 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	f103 0110 	add.w	r1, r3, #16
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	7ffb      	ldrb	r3, [r7, #31]
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	f7ff fc9f 	bl	800974e <tud_hid_report_complete_cb>
 8009e10:	e03e      	b.n	8009e90 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 8009e12:	697b      	ldr	r3, [r7, #20]
 8009e14:	f103 0210 	add.w	r2, r3, #16
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	b29b      	uxth	r3, r3
 8009e1c:	7ff8      	ldrb	r0, [r7, #31]
 8009e1e:	2101      	movs	r1, #1
 8009e20:	f7ff fca3 	bl	800976a <tud_hid_report_failed_cb>
 8009e24:	e034      	b.n	8009e90 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 8009e26:	797b      	ldrb	r3, [r7, #5]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d10c      	bne.n	8009e46 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 8009e2c:	697b      	ldr	r3, [r7, #20]
 8009e2e:	f103 0220 	add.w	r2, r3, #32
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	7ff8      	ldrb	r0, [r7, #31]
 8009e38:	9300      	str	r3, [sp, #0]
 8009e3a:	4613      	mov	r3, r2
 8009e3c:	2202      	movs	r2, #2
 8009e3e:	2100      	movs	r1, #0
 8009e40:	f7f7 f850 	bl	8000ee4 <tud_hid_set_report_cb>
 8009e44:	e008      	b.n	8009e58 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	f103 0220 	add.w	r2, r3, #32
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	b29b      	uxth	r3, r3
 8009e50:	7ff8      	ldrb	r0, [r7, #31]
 8009e52:	2102      	movs	r1, #2
 8009e54:	f7ff fc89 	bl	800976a <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8009e58:	69bb      	ldr	r3, [r7, #24]
 8009e5a:	7899      	ldrb	r1, [r3, #2]
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f103 0220 	add.w	r2, r3, #32
 8009e62:	79f8      	ldrb	r0, [r7, #7]
 8009e64:	2300      	movs	r3, #0
 8009e66:	9300      	str	r3, [sp, #0]
 8009e68:	2310      	movs	r3, #16
 8009e6a:	f004 f979 	bl	800e160 <usbd_edpt_xfer>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	f083 0301 	eor.w	r3, r3, #1
 8009e74:	b2db      	uxtb	r3, r3
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d00a      	beq.n	8009e90 <hidd_xfer_cb+0x118>
 8009e7a:	4b09      	ldr	r3, [pc, #36]	@ (8009ea0 <hidd_xfer_cb+0x128>)
 8009e7c:	613b      	str	r3, [r7, #16]
 8009e7e:	693b      	ldr	r3, [r7, #16]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	f003 0301 	and.w	r3, r3, #1
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d000      	beq.n	8009e8c <hidd_xfer_cb+0x114>
 8009e8a:	be00      	bkpt	0x0000
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	e000      	b.n	8009e92 <hidd_xfer_cb+0x11a>
  }

  return true;
 8009e90:	2301      	movs	r3, #1
}
 8009e92:	4618      	mov	r0, r3
 8009e94:	3720      	adds	r7, #32
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}
 8009e9a:	bf00      	nop
 8009e9c:	20001908 	.word	0x20001908
 8009ea0:	e000edf0 	.word	0xe000edf0
 8009ea4:	20001914 	.word	0x20001914

08009ea8 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 8009ea8:	b480      	push	{r7}
 8009eaa:	b085      	sub	sp, #20
 8009eac:	af00      	add	r7, sp, #0
 8009eae:	4603      	mov	r3, r0
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
 8009eb4:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 8009eb6:	2300      	movs	r3, #0
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3714      	adds	r7, #20
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b088      	sub	sp, #32
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	6078      	str	r0, [r7, #4]
 8009ecc:	460b      	mov	r3, r1
 8009ece:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	3320      	adds	r3, #32
 8009ed8:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	7fdb      	ldrb	r3, [r3, #31]
 8009ede:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8009ee0:	69bb      	ldr	r3, [r7, #24]
 8009ee2:	78fa      	ldrb	r2, [r7, #3]
 8009ee4:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	689a      	ldr	r2, [r3, #8]
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eee:	1ad2      	subs	r2, r2, r3
 8009ef0:	69bb      	ldr	r3, [r7, #24]
 8009ef2:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	2202      	movs	r2, #2
 8009ef8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d106      	bne.n	8009f14 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	7b58      	ldrb	r0, [r3, #13]
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	2220      	movs	r2, #32
 8009f0e:	2105      	movs	r1, #5
 8009f10:	f000 f984 	bl	800a21c <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8009f14:	69fb      	ldr	r3, [r7, #28]
 8009f16:	689b      	ldr	r3, [r3, #8]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d028      	beq.n	8009f6e <fail_scsi_op+0xaa>
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d024      	beq.n	8009f6e <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8009f24:	69fb      	ldr	r3, [r7, #28]
 8009f26:	7b1b      	ldrb	r3, [r3, #12]
 8009f28:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 8009f2a:	7dbb      	ldrb	r3, [r7, #22]
 8009f2c:	613b      	str	r3, [r7, #16]
 8009f2e:	2307      	movs	r3, #7
 8009f30:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009f32:	7bfb      	ldrb	r3, [r7, #15]
 8009f34:	693a      	ldr	r2, [r7, #16]
 8009f36:	fa22 f303 	lsr.w	r3, r2, r3
 8009f3a:	f003 0301 	and.w	r3, r3, #1
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	bf14      	ite	ne
 8009f42:	2301      	movne	r3, #1
 8009f44:	2300      	moveq	r3, #0
 8009f46:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d008      	beq.n	8009f5e <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8009f52:	7dfb      	ldrb	r3, [r7, #23]
 8009f54:	4611      	mov	r1, r2
 8009f56:	4618      	mov	r0, r3
 8009f58:	f004 fa24 	bl	800e3a4 <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 8009f5c:	e007      	b.n	8009f6e <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	4611      	mov	r1, r2
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f004 fa1b 	bl	800e3a4 <usbd_edpt_stall>
}
 8009f6e:	bf00      	nop
 8009f70:	3720      	adds	r7, #32
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 8009f76:	b480      	push	{r7}
 8009f78:	b08b      	sub	sp, #44	@ 0x2c
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8009f88:	6a3b      	ldr	r3, [r7, #32]
 8009f8a:	330f      	adds	r3, #15
 8009f8c:	3307      	adds	r3, #7
 8009f8e:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 8009f90:	69fb      	ldr	r3, [r7, #28]
 8009f92:	881b      	ldrh	r3, [r3, #0]
 8009f94:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 8009f96:	8b7b      	ldrh	r3, [r7, #26]
 8009f98:	ba5b      	rev16	r3, r3
 8009f9a:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8009f9c:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d106      	bne.n	8009fb4 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 8009fa6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d04d      	beq.n	800a048 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8009fac:	2302      	movs	r3, #2
 8009fae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009fb2:	e049      	b.n	800a048 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	7bdb      	ldrb	r3, [r3, #15]
 8009fb8:	2b28      	cmp	r3, #40	@ 0x28
 8009fba:	d11a      	bne.n	8009ff2 <rdwr10_validate_cmd+0x7c>
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	7b1b      	ldrb	r3, [r3, #12]
 8009fc0:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8009fc2:	7e7b      	ldrb	r3, [r7, #25]
 8009fc4:	617b      	str	r3, [r7, #20]
 8009fc6:	2307      	movs	r3, #7
 8009fc8:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009fca:	7cfb      	ldrb	r3, [r7, #19]
 8009fcc:	697a      	ldr	r2, [r7, #20]
 8009fce:	fa22 f303 	lsr.w	r3, r2, r3
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	bf14      	ite	ne
 8009fda:	2301      	movne	r3, #1
 8009fdc:	2300      	moveq	r3, #0
 8009fde:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8009fe0:	f083 0301 	eor.w	r3, r3, #1
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d003      	beq.n	8009ff2 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8009fea:	2302      	movs	r3, #2
 8009fec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8009ff0:	e02a      	b.n	800a048 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	7bdb      	ldrb	r3, [r3, #15]
 8009ff6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ff8:	d117      	bne.n	800a02a <rdwr10_validate_cmd+0xb4>
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	7b1b      	ldrb	r3, [r3, #12]
 8009ffe:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 800a000:	7cbb      	ldrb	r3, [r7, #18]
 800a002:	60fb      	str	r3, [r7, #12]
 800a004:	2307      	movs	r3, #7
 800a006:	72fb      	strb	r3, [r7, #11]
 800a008:	7afb      	ldrb	r3, [r7, #11]
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	fa22 f303 	lsr.w	r3, r2, r3
 800a010:	f003 0301 	and.w	r3, r3, #1
 800a014:	2b00      	cmp	r3, #0
 800a016:	bf14      	ite	ne
 800a018:	2301      	movne	r3, #1
 800a01a:	2300      	moveq	r3, #0
 800a01c:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d003      	beq.n	800a02a <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800a022:	2302      	movs	r3, #2
 800a024:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a028:	e00e      	b.n	800a048 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 800a02a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d103      	bne.n	800a038 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 800a030:	2301      	movs	r3, #1
 800a032:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a036:	e007      	b.n	800a048 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689a      	ldr	r2, [r3, #8]
 800a03c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a03e:	429a      	cmp	r2, r3
 800a040:	d202      	bcs.n	800a048 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 800a042:	2302      	movs	r3, #2
 800a044:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 800a048:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	372c      	adds	r7, #44	@ 0x2c
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 800a058:	b580      	push	{r7, lr}
 800a05a:	b08c      	sub	sp, #48	@ 0x30
 800a05c:	af02      	add	r7, sp, #8
 800a05e:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	7fdb      	ldrb	r3, [r3, #31]
 800a064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800a072:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a076:	4611      	mov	r1, r2
 800a078:	4618      	mov	r0, r3
 800a07a:	f004 fa0f 	bl	800e49c <usbd_edpt_stalled>
 800a07e:	4603      	mov	r3, r0
 800a080:	f083 0301 	eor.w	r3, r3, #1
 800a084:	b2db      	uxtb	r3, r3
 800a086:	2b00      	cmp	r3, #0
 800a088:	d055      	beq.n	800a136 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800a08a:	6a3b      	ldr	r3, [r7, #32]
 800a08c:	689a      	ldr	r2, [r3, #8]
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a092:	429a      	cmp	r2, r3
 800a094:	d91d      	bls.n	800a0d2 <proc_stage_status+0x7a>
 800a096:	6a3b      	ldr	r3, [r7, #32]
 800a098:	7b1b      	ldrb	r3, [r3, #12]
 800a09a:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800a09c:	7efb      	ldrb	r3, [r7, #27]
 800a09e:	617b      	str	r3, [r7, #20]
 800a0a0:	2307      	movs	r3, #7
 800a0a2:	74fb      	strb	r3, [r7, #19]
 800a0a4:	7cfb      	ldrb	r3, [r7, #19]
 800a0a6:	697a      	ldr	r2, [r7, #20]
 800a0a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a0ac:	f003 0301 	and.w	r3, r3, #1
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	bf14      	ite	ne
 800a0b4:	2301      	movne	r3, #1
 800a0b6:	2300      	moveq	r3, #0
 800a0b8:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d009      	beq.n	800a0d2 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800a0c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0c8:	4611      	mov	r1, r2
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	f004 f96a 	bl	800e3a4 <usbd_edpt_stall>
 800a0d0:	e031      	b.n	800a136 <proc_stage_status+0xde>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	7fdb      	ldrb	r3, [r3, #31]
 800a0da:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	689a      	ldr	r2, [r3, #8]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a0e4:	1ad2      	subs	r2, r2, r3
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2203      	movs	r2, #3
 800a0ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	3320      	adds	r3, #32
 800a0f6:	220d      	movs	r2, #13
 800a0f8:	4619      	mov	r1, r3
 800a0fa:	4811      	ldr	r0, [pc, #68]	@ (800a140 <proc_stage_status+0xe8>)
 800a0fc:	f008 fa83 	bl	8012606 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800a106:	7af8      	ldrb	r0, [r7, #11]
 800a108:	2300      	movs	r3, #0
 800a10a:	9300      	str	r3, [sp, #0]
 800a10c:	230d      	movs	r3, #13
 800a10e:	4a0c      	ldr	r2, [pc, #48]	@ (800a140 <proc_stage_status+0xe8>)
 800a110:	f004 f826 	bl	800e160 <usbd_edpt_xfer>
 800a114:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 800a116:	f083 0301 	eor.w	r3, r3, #1
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d00a      	beq.n	800a136 <proc_stage_status+0xde>
 800a120:	4b08      	ldr	r3, [pc, #32]	@ (800a144 <proc_stage_status+0xec>)
 800a122:	61fb      	str	r3, [r7, #28]
 800a124:	69fb      	ldr	r3, [r7, #28]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f003 0301 	and.w	r3, r3, #1
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d000      	beq.n	800a132 <proc_stage_status+0xda>
 800a130:	be00      	bkpt	0x0000
 800a132:	2300      	movs	r3, #0
 800a134:	e000      	b.n	800a138 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 800a136:	2301      	movs	r3, #1
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3728      	adds	r7, #40	@ 0x28
 800a13c:	46bd      	mov	sp, r7
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	20001984 	.word	0x20001984
 800a144:	e000edf0 	.word	0xe000edf0

0800a148 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 800a148:	b480      	push	{r7}
 800a14a:	b083      	sub	sp, #12
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	4603      	mov	r3, r0
 800a150:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800a152:	bf00      	nop
 800a154:	370c      	adds	r7, #12
 800a156:	46bd      	mov	sp, r7
 800a158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15c:	4770      	bx	lr

0800a15e <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 800a15e:	b480      	push	{r7}
 800a160:	b083      	sub	sp, #12
 800a162:	af00      	add	r7, sp, #0
 800a164:	4603      	mov	r3, r0
 800a166:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 800a168:	bf00      	nop
 800a16a:	370c      	adds	r7, #12
 800a16c:	46bd      	mov	sp, r7
 800a16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a172:	4770      	bx	lr

0800a174 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
 800a17a:	4603      	mov	r3, r0
 800a17c:	6039      	str	r1, [r7, #0]
 800a17e:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 800a180:	bf00      	nop
 800a182:	370c      	adds	r7, #12
 800a184:	46bd      	mov	sp, r7
 800a186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18a:	4770      	bx	lr

0800a18c <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 800a18c:	b480      	push	{r7}
 800a18e:	af00      	add	r7, sp, #0
  return 1;
 800a190:	2301      	movs	r3, #1
}
 800a192:	4618      	mov	r0, r3
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 800a19c:	b490      	push	{r4, r7}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	4604      	mov	r4, r0
 800a1a4:	4608      	mov	r0, r1
 800a1a6:	4611      	mov	r1, r2
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	4623      	mov	r3, r4
 800a1ac:	71fb      	strb	r3, [r7, #7]
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	71bb      	strb	r3, [r7, #6]
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	717b      	strb	r3, [r7, #5]
 800a1b6:	4613      	mov	r3, r2
 800a1b8:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 800a1ba:	2301      	movs	r3, #1
}
 800a1bc:	4618      	mov	r0, r3
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bc90      	pop	{r4, r7}
 800a1c4:	4770      	bx	lr

0800a1c6 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 800a1c6:	b480      	push	{r7}
 800a1c8:	b083      	sub	sp, #12
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	71fb      	strb	r3, [r7, #7]
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	71bb      	strb	r3, [r7, #6]
 800a1d4:	4613      	mov	r3, r2
 800a1d6:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 800a1d8:	2301      	movs	r3, #1
}
 800a1da:	4618      	mov	r0, r3
 800a1dc:	370c      	adds	r7, #12
 800a1de:	46bd      	mov	sp, r7
 800a1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e4:	4770      	bx	lr

0800a1e6 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 800a1e6:	b480      	push	{r7}
 800a1e8:	b083      	sub	sp, #12
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	4603      	mov	r3, r0
 800a1ee:	6039      	str	r1, [r7, #0]
 800a1f0:	71fb      	strb	r3, [r7, #7]
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 800a1f6:	2312      	movs	r3, #18
}
 800a1f8:	4618      	mov	r0, r3
 800a1fa:	370c      	adds	r7, #12
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a202:	4770      	bx	lr

0800a204 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 800a204:	b480      	push	{r7}
 800a206:	b083      	sub	sp, #12
 800a208:	af00      	add	r7, sp, #0
 800a20a:	4603      	mov	r3, r0
 800a20c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 800a20e:	2301      	movs	r3, #1
}
 800a210:	4618      	mov	r0, r3
 800a212:	370c      	adds	r7, #12
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 800a21c:	b490      	push	{r4, r7}
 800a21e:	b082      	sub	sp, #8
 800a220:	af00      	add	r7, sp, #0
 800a222:	4604      	mov	r4, r0
 800a224:	4608      	mov	r0, r1
 800a226:	4611      	mov	r1, r2
 800a228:	461a      	mov	r2, r3
 800a22a:	4623      	mov	r3, r4
 800a22c:	71fb      	strb	r3, [r7, #7]
 800a22e:	4603      	mov	r3, r0
 800a230:	71bb      	strb	r3, [r7, #6]
 800a232:	460b      	mov	r3, r1
 800a234:	717b      	strb	r3, [r7, #5]
 800a236:	4613      	mov	r3, r2
 800a238:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 800a23a:	4a09      	ldr	r2, [pc, #36]	@ (800a260 <tud_msc_set_sense+0x44>)
 800a23c:	79bb      	ldrb	r3, [r7, #6]
 800a23e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 800a242:	4a07      	ldr	r2, [pc, #28]	@ (800a260 <tud_msc_set_sense+0x44>)
 800a244:	797b      	ldrb	r3, [r7, #5]
 800a246:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 800a24a:	4a05      	ldr	r2, [pc, #20]	@ (800a260 <tud_msc_set_sense+0x44>)
 800a24c:	793b      	ldrb	r3, [r7, #4]
 800a24e:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 800a252:	2301      	movs	r3, #1
}
 800a254:	4618      	mov	r0, r3
 800a256:	3708      	adds	r7, #8
 800a258:	46bd      	mov	sp, r7
 800a25a:	bc90      	pop	{r4, r7}
 800a25c:	4770      	bx	lr
 800a25e:	bf00      	nop
 800a260:	20001944 	.word	0x20001944

0800a264 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 800a264:	b580      	push	{r7, lr}
 800a266:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800a268:	2240      	movs	r2, #64	@ 0x40
 800a26a:	2100      	movs	r1, #0
 800a26c:	4802      	ldr	r0, [pc, #8]	@ (800a278 <mscd_init+0x14>)
 800a26e:	f008 f94b 	bl	8012508 <memset>
}
 800a272:	bf00      	nop
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	20001944 	.word	0x20001944

0800a27c <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 800a27c:	b580      	push	{r7, lr}
 800a27e:	b082      	sub	sp, #8
 800a280:	af00      	add	r7, sp, #0
 800a282:	4603      	mov	r3, r0
 800a284:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 800a286:	2240      	movs	r2, #64	@ 0x40
 800a288:	2100      	movs	r1, #0
 800a28a:	4803      	ldr	r0, [pc, #12]	@ (800a298 <mscd_reset+0x1c>)
 800a28c:	f008 f93c 	bl	8012508 <memset>
}
 800a290:	bf00      	nop
 800a292:	3708      	adds	r7, #8
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}
 800a298:	20001944 	.word	0x20001944

0800a29c <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b08e      	sub	sp, #56	@ 0x38
 800a2a0:	af02      	add	r7, sp, #8
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	6039      	str	r1, [r7, #0]
 800a2a6:	71fb      	strb	r3, [r7, #7]
 800a2a8:	4613      	mov	r3, r2
 800a2aa:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	795b      	ldrb	r3, [r3, #5]
 800a2b0:	2b08      	cmp	r3, #8
 800a2b2:	d107      	bne.n	800a2c4 <mscd_open+0x28>
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	799b      	ldrb	r3, [r3, #6]
 800a2b8:	2b06      	cmp	r3, #6
 800a2ba:	d103      	bne.n	800a2c4 <mscd_open+0x28>
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	79db      	ldrb	r3, [r3, #7]
 800a2c0:	2b50      	cmp	r3, #80	@ 0x50
 800a2c2:	d001      	beq.n	800a2c8 <mscd_open+0x2c>
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	e064      	b.n	800a392 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 800a2c8:	2317      	movs	r3, #23
 800a2ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 800a2cc:	88ba      	ldrh	r2, [r7, #4]
 800a2ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a2d0:	429a      	cmp	r2, r3
 800a2d2:	d20a      	bcs.n	800a2ea <mscd_open+0x4e>
 800a2d4:	4b31      	ldr	r3, [pc, #196]	@ (800a39c <mscd_open+0x100>)
 800a2d6:	61fb      	str	r3, [r7, #28]
 800a2d8:	69fb      	ldr	r3, [r7, #28]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0301 	and.w	r3, r3, #1
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d000      	beq.n	800a2e6 <mscd_open+0x4a>
 800a2e4:	be00      	bkpt	0x0000
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	e053      	b.n	800a392 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 800a2ea:	4b2d      	ldr	r3, [pc, #180]	@ (800a3a0 <mscd_open+0x104>)
 800a2ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	789a      	ldrb	r2, [r3, #2]
 800a2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2f4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 800a2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2fa:	79fa      	ldrb	r2, [r7, #7]
 800a2fc:	77da      	strb	r2, [r3, #31]
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a302:	69bb      	ldr	r3, [r7, #24]
 800a304:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	461a      	mov	r2, r3
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 800a310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a312:	332f      	adds	r3, #47	@ 0x2f
 800a314:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a316:	322e      	adds	r2, #46	@ 0x2e
 800a318:	79f8      	ldrb	r0, [r7, #7]
 800a31a:	9201      	str	r2, [sp, #4]
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	2302      	movs	r3, #2
 800a320:	2202      	movs	r2, #2
 800a322:	f003 fe1f 	bl	800df64 <usbd_open_edpt_pair>
 800a326:	4603      	mov	r3, r0
 800a328:	f083 0301 	eor.w	r3, r3, #1
 800a32c:	b2db      	uxtb	r3, r3
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d00a      	beq.n	800a348 <mscd_open+0xac>
 800a332:	4b1a      	ldr	r3, [pc, #104]	@ (800a39c <mscd_open+0x100>)
 800a334:	623b      	str	r3, [r7, #32]
 800a336:	6a3b      	ldr	r3, [r7, #32]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f003 0301 	and.w	r3, r3, #1
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d000      	beq.n	800a344 <mscd_open+0xa8>
 800a342:	be00      	bkpt	0x0000
 800a344:	2300      	movs	r3, #0
 800a346:	e024      	b.n	800a392 <mscd_open+0xf6>
 800a348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a34a:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 800a34c:	693b      	ldr	r3, [r7, #16]
 800a34e:	7fdb      	ldrb	r3, [r3, #31]
 800a350:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2200      	movs	r2, #0
 800a356:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800a35a:	693b      	ldr	r3, [r7, #16]
 800a35c:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800a360:	7bf8      	ldrb	r0, [r7, #15]
 800a362:	2300      	movs	r3, #0
 800a364:	9300      	str	r3, [sp, #0]
 800a366:	231f      	movs	r3, #31
 800a368:	4a0e      	ldr	r2, [pc, #56]	@ (800a3a4 <mscd_open+0x108>)
 800a36a:	f003 fef9 	bl	800e160 <usbd_edpt_xfer>
 800a36e:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 800a370:	f083 0301 	eor.w	r3, r3, #1
 800a374:	b2db      	uxtb	r3, r3
 800a376:	2b00      	cmp	r3, #0
 800a378:	d00a      	beq.n	800a390 <mscd_open+0xf4>
 800a37a:	4b08      	ldr	r3, [pc, #32]	@ (800a39c <mscd_open+0x100>)
 800a37c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a37e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d000      	beq.n	800a38c <mscd_open+0xf0>
 800a38a:	be00      	bkpt	0x0000
 800a38c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a38e:	e000      	b.n	800a392 <mscd_open+0xf6>

  return drv_len;
 800a390:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800a392:	4618      	mov	r0, r3
 800a394:	3730      	adds	r7, #48	@ 0x30
 800a396:	46bd      	mov	sp, r7
 800a398:	bd80      	pop	{r7, pc}
 800a39a:	bf00      	nop
 800a39c:	e000edf0 	.word	0xe000edf0
 800a3a0:	20001944 	.word	0x20001944
 800a3a4:	20001984 	.word	0x20001984

0800a3a8 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 800a3a8:	b480      	push	{r7}
 800a3aa:	b083      	sub	sp, #12
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2200      	movs	r2, #0
 800a3bc:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 800a3dc:	bf00      	nop
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b08e      	sub	sp, #56	@ 0x38
 800a3ec:	af02      	add	r7, sp, #8
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	603a      	str	r2, [r7, #0]
 800a3f2:	71fb      	strb	r3, [r7, #7]
 800a3f4:	460b      	mov	r3, r1
 800a3f6:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 800a3f8:	79bb      	ldrb	r3, [r7, #6]
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d001      	beq.n	800a402 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 800a3fe:	2301      	movs	r3, #1
 800a400:	e115      	b.n	800a62e <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 800a402:	4b8d      	ldr	r3, [pc, #564]	@ (800a638 <mscd_control_xfer_cb+0x250>)
 800a404:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800a406:	683b      	ldr	r3, [r7, #0]
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	2b00      	cmp	r3, #0
 800a412:	f040 80c4 	bne.w	800a59e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800a416:	683b      	ldr	r3, [r7, #0]
 800a418:	781b      	ldrb	r3, [r3, #0]
 800a41a:	f003 031f 	and.w	r3, r3, #31
 800a41e:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 800a420:	2b02      	cmp	r3, #2
 800a422:	f040 80bc 	bne.w	800a59e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800a426:	683b      	ldr	r3, [r7, #0]
 800a428:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	f040 80b7 	bne.w	800a59e <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 800a430:	683b      	ldr	r3, [r7, #0]
 800a432:	885b      	ldrh	r3, [r3, #2]
 800a434:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 800a436:	2b00      	cmp	r3, #0
 800a438:	f040 80b1 	bne.w	800a59e <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	889b      	ldrh	r3, [r3, #4]
 800a440:	b29b      	uxth	r3, r3
 800a442:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a444:	8bfb      	ldrh	r3, [r7, #30]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 800a44c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a44e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a452:	2b04      	cmp	r3, #4
 800a454:	d107      	bne.n	800a466 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 800a456:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800a45a:	79fb      	ldrb	r3, [r7, #7]
 800a45c:	4611      	mov	r1, r2
 800a45e:	4618      	mov	r0, r3
 800a460:	f003 ffa0 	bl	800e3a4 <usbd_edpt_stall>
 800a464:	e099      	b.n	800a59a <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 800a466:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a468:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800a46c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800a470:	429a      	cmp	r2, r3
 800a472:	d137      	bne.n	800a4e4 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 800a474:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a476:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a47a:	2b02      	cmp	r3, #2
 800a47c:	f040 808d 	bne.w	800a59a <mscd_control_xfer_cb+0x1b2>
 800a480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a482:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800a484:	69bb      	ldr	r3, [r7, #24]
 800a486:	7fdb      	ldrb	r3, [r3, #31]
 800a488:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 800a48a:	69bb      	ldr	r3, [r7, #24]
 800a48c:	689a      	ldr	r2, [r3, #8]
 800a48e:	69bb      	ldr	r3, [r7, #24]
 800a490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a492:	1ad2      	subs	r2, r2, r3
 800a494:	69bb      	ldr	r3, [r7, #24]
 800a496:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 800a498:	69bb      	ldr	r3, [r7, #24]
 800a49a:	2203      	movs	r2, #3
 800a49c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 800a4a0:	69bb      	ldr	r3, [r7, #24]
 800a4a2:	3320      	adds	r3, #32
 800a4a4:	220d      	movs	r2, #13
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	4864      	ldr	r0, [pc, #400]	@ (800a63c <mscd_control_xfer_cb+0x254>)
 800a4aa:	f008 f8ac 	bl	8012606 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 800a4ae:	69bb      	ldr	r3, [r7, #24]
 800a4b0:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800a4b4:	7df8      	ldrb	r0, [r7, #23]
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	9300      	str	r3, [sp, #0]
 800a4ba:	230d      	movs	r3, #13
 800a4bc:	4a5f      	ldr	r2, [pc, #380]	@ (800a63c <mscd_control_xfer_cb+0x254>)
 800a4be:	f003 fe4f 	bl	800e160 <usbd_edpt_xfer>
 800a4c2:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 800a4c4:	f083 0301 	eor.w	r3, r3, #1
 800a4c8:	b2db      	uxtb	r3, r3
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d065      	beq.n	800a59a <mscd_control_xfer_cb+0x1b2>
 800a4ce:	4b5c      	ldr	r3, [pc, #368]	@ (800a640 <mscd_control_xfer_cb+0x258>)
 800a4d0:	623b      	str	r3, [r7, #32]
 800a4d2:	6a3b      	ldr	r3, [r7, #32]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f003 0301 	and.w	r3, r3, #1
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d000      	beq.n	800a4e0 <mscd_control_xfer_cb+0xf8>
 800a4de:	be00      	bkpt	0x0000
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	e0a4      	b.n	800a62e <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 800a4e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4e6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a4ea:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800a4ee:	429a      	cmp	r2, r3
 800a4f0:	d153      	bne.n	800a59a <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 800a4f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d14e      	bne.n	800a59a <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 800a4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fe:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a502:	79fb      	ldrb	r3, [r7, #7]
 800a504:	75bb      	strb	r3, [r7, #22]
 800a506:	4613      	mov	r3, r2
 800a508:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 800a50a:	7d7a      	ldrb	r2, [r7, #21]
 800a50c:	7dbb      	ldrb	r3, [r7, #22]
 800a50e:	4611      	mov	r1, r2
 800a510:	4618      	mov	r0, r3
 800a512:	f003 ff19 	bl	800e348 <usbd_edpt_busy>
 800a516:	4603      	mov	r3, r0
 800a518:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 800a51a:	7d7a      	ldrb	r2, [r7, #21]
 800a51c:	7dbb      	ldrb	r3, [r7, #22]
 800a51e:	4611      	mov	r1, r2
 800a520:	4618      	mov	r0, r3
 800a522:	f003 ffbb 	bl	800e49c <usbd_edpt_stalled>
 800a526:	4603      	mov	r3, r0
 800a528:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 800a52a:	7d3b      	ldrb	r3, [r7, #20]
 800a52c:	f083 0301 	eor.w	r3, r3, #1
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b00      	cmp	r3, #0
 800a534:	d007      	beq.n	800a546 <mscd_control_xfer_cb+0x15e>
 800a536:	7cfb      	ldrb	r3, [r7, #19]
 800a538:	f083 0301 	eor.w	r3, r3, #1
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d001      	beq.n	800a546 <mscd_control_xfer_cb+0x15e>
 800a542:	2301      	movs	r3, #1
 800a544:	e000      	b.n	800a548 <mscd_control_xfer_cb+0x160>
 800a546:	2300      	movs	r3, #0
 800a548:	f003 0301 	and.w	r3, r3, #1
 800a54c:	b2db      	uxtb	r3, r3
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d023      	beq.n	800a59a <mscd_control_xfer_cb+0x1b2>
 800a552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a554:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	7fdb      	ldrb	r3, [r3, #31]
 800a55a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2200      	movs	r2, #0
 800a560:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800a56a:	7af8      	ldrb	r0, [r7, #11]
 800a56c:	2300      	movs	r3, #0
 800a56e:	9300      	str	r3, [sp, #0]
 800a570:	231f      	movs	r3, #31
 800a572:	4a32      	ldr	r2, [pc, #200]	@ (800a63c <mscd_control_xfer_cb+0x254>)
 800a574:	f003 fdf4 	bl	800e160 <usbd_edpt_xfer>
 800a578:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 800a57a:	f083 0301 	eor.w	r3, r3, #1
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	2b00      	cmp	r3, #0
 800a582:	d00a      	beq.n	800a59a <mscd_control_xfer_cb+0x1b2>
 800a584:	4b2e      	ldr	r3, [pc, #184]	@ (800a640 <mscd_control_xfer_cb+0x258>)
 800a586:	627b      	str	r3, [r7, #36]	@ 0x24
 800a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f003 0301 	and.w	r3, r3, #1
 800a590:	2b00      	cmp	r3, #0
 800a592:	d000      	beq.n	800a596 <mscd_control_xfer_cb+0x1ae>
 800a594:	be00      	bkpt	0x0000
 800a596:	2300      	movs	r3, #0
 800a598:	e049      	b.n	800a62e <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 800a59a:	2301      	movs	r3, #1
 800a59c:	e047      	b.n	800a62e <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800a59e:	683b      	ldr	r3, [r7, #0]
 800a5a0:	781b      	ldrb	r3, [r3, #0]
 800a5a2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	2b20      	cmp	r3, #32
 800a5aa:	d001      	beq.n	800a5b0 <mscd_control_xfer_cb+0x1c8>
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	e03e      	b.n	800a62e <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	785b      	ldrb	r3, [r3, #1]
 800a5b4:	2bfe      	cmp	r3, #254	@ 0xfe
 800a5b6:	d016      	beq.n	800a5e6 <mscd_control_xfer_cb+0x1fe>
 800a5b8:	2bff      	cmp	r3, #255	@ 0xff
 800a5ba:	d135      	bne.n	800a628 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	885b      	ldrh	r3, [r3, #2]
 800a5c0:	b29b      	uxth	r3, r3
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d104      	bne.n	800a5d0 <mscd_control_xfer_cb+0x1e8>
 800a5c6:	683b      	ldr	r3, [r7, #0]
 800a5c8:	88db      	ldrh	r3, [r3, #6]
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d001      	beq.n	800a5d4 <mscd_control_xfer_cb+0x1ec>
 800a5d0:	2300      	movs	r3, #0
 800a5d2:	e02c      	b.n	800a62e <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 800a5d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a5d6:	f7ff fee7 	bl	800a3a8 <proc_bot_reset>
      tud_control_status(rhport, request);
 800a5da:	79fb      	ldrb	r3, [r7, #7]
 800a5dc:	6839      	ldr	r1, [r7, #0]
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f003 ffb4 	bl	800e54c <tud_control_status>
    break;
 800a5e4:	e022      	b.n	800a62c <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 800a5e6:	683b      	ldr	r3, [r7, #0]
 800a5e8:	885b      	ldrh	r3, [r3, #2]
 800a5ea:	b29b      	uxth	r3, r3
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d104      	bne.n	800a5fa <mscd_control_xfer_cb+0x212>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	88db      	ldrh	r3, [r3, #6]
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	2b01      	cmp	r3, #1
 800a5f8:	d001      	beq.n	800a5fe <mscd_control_xfer_cb+0x216>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e017      	b.n	800a62e <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 800a5fe:	f7ff fdc5 	bl	800a18c <tud_msc_get_maxlun_cb>
 800a602:	4603      	mov	r3, r0
 800a604:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 800a606:	7abb      	ldrb	r3, [r7, #10]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d101      	bne.n	800a610 <mscd_control_xfer_cb+0x228>
 800a60c:	2300      	movs	r3, #0
 800a60e:	e00e      	b.n	800a62e <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 800a610:	7abb      	ldrb	r3, [r7, #10]
 800a612:	3b01      	subs	r3, #1
 800a614:	b2db      	uxtb	r3, r3
 800a616:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 800a618:	f107 020a 	add.w	r2, r7, #10
 800a61c:	79f8      	ldrb	r0, [r7, #7]
 800a61e:	2301      	movs	r3, #1
 800a620:	6839      	ldr	r1, [r7, #0]
 800a622:	f004 f817 	bl	800e654 <tud_control_xfer>
 800a626:	e001      	b.n	800a62c <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 800a628:	2300      	movs	r3, #0
 800a62a:	e000      	b.n	800a62e <mscd_control_xfer_cb+0x246>
  }

  return true;
 800a62c:	2301      	movs	r3, #1
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3730      	adds	r7, #48	@ 0x30
 800a632:	46bd      	mov	sp, r7
 800a634:	bd80      	pop	{r7, pc}
 800a636:	bf00      	nop
 800a638:	20001944 	.word	0x20001944
 800a63c:	20001984 	.word	0x20001984
 800a640:	e000edf0 	.word	0xe000edf0

0800a644 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 800a644:	b580      	push	{r7, lr}
 800a646:	b09c      	sub	sp, #112	@ 0x70
 800a648:	af02      	add	r7, sp, #8
 800a64a:	603b      	str	r3, [r7, #0]
 800a64c:	4603      	mov	r3, r0
 800a64e:	71fb      	strb	r3, [r7, #7]
 800a650:	460b      	mov	r3, r1
 800a652:	71bb      	strb	r3, [r7, #6]
 800a654:	4613      	mov	r3, r2
 800a656:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 800a658:	4b93      	ldr	r3, [pc, #588]	@ (800a8a8 <mscd_xfer_cb+0x264>)
 800a65a:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800a65c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a65e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 800a660:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a662:	3320      	adds	r3, #32
 800a664:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 800a666:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a668:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800a66c:	2b03      	cmp	r3, #3
 800a66e:	f200 820e 	bhi.w	800aa8e <mscd_xfer_cb+0x44a>
 800a672:	a201      	add	r2, pc, #4	@ (adr r2, 800a678 <mscd_xfer_cb+0x34>)
 800a674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a678:	0800a689 	.word	0x0800a689
 800a67c:	0800a911 	.word	0x0800a911
 800a680:	0800aa8f 	.word	0x0800aa8f
 800a684:	0800a9fd 	.word	0x0800a9fd
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 800a688:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a68a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800a68e:	79ba      	ldrb	r2, [r7, #6]
 800a690:	429a      	cmp	r2, r3
 800a692:	d001      	beq.n	800a698 <mscd_xfer_cb+0x54>
        return true;
 800a694:	2301      	movs	r3, #1
 800a696:	e21b      	b.n	800aad0 <mscd_xfer_cb+0x48c>
 800a698:	4b84      	ldr	r3, [pc, #528]	@ (800a8ac <mscd_xfer_cb+0x268>)
 800a69a:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 800a69c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a69e:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 800a6a0:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	2b1f      	cmp	r3, #31
 800a6a6:	d103      	bne.n	800a6b0 <mscd_xfer_cb+0x6c>
 800a6a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6aa:	4a81      	ldr	r2, [pc, #516]	@ (800a8b0 <mscd_xfer_cb+0x26c>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d015      	beq.n	800a6dc <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 800a6b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6b2:	2204      	movs	r2, #4
 800a6b4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 800a6b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6ba:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800a6be:	79fb      	ldrb	r3, [r7, #7]
 800a6c0:	4611      	mov	r1, r2
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f003 fe6e 	bl	800e3a4 <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 800a6c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6ca:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800a6ce:	79fb      	ldrb	r3, [r7, #7]
 800a6d0:	4611      	mov	r1, r2
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f003 fe66 	bl	800e3a4 <usbd_edpt_stall>
        return false;
 800a6d8:	2300      	movs	r3, #0
 800a6da:	e1f9      	b.n	800aad0 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800a6dc:	221f      	movs	r2, #31
 800a6de:	4973      	ldr	r1, [pc, #460]	@ (800a8ac <mscd_xfer_cb+0x268>)
 800a6e0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800a6e2:	f007 ff90 	bl	8012606 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 800a6e6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800a6ee:	701a      	strb	r2, [r3, #0]
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800a6f6:	705a      	strb	r2, [r3, #1]
 800a6f8:	2200      	movs	r2, #0
 800a6fa:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800a6fe:	709a      	strb	r2, [r3, #2]
 800a700:	2200      	movs	r2, #0
 800a702:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 800a706:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 800a708:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a70a:	685a      	ldr	r2, [r3, #4]
 800a70c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a70e:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 800a710:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a712:	2200      	movs	r2, #0
 800a714:	721a      	strb	r2, [r3, #8]
 800a716:	2200      	movs	r2, #0
 800a718:	725a      	strb	r2, [r3, #9]
 800a71a:	2200      	movs	r2, #0
 800a71c:	729a      	strb	r2, [r3, #10]
 800a71e:	2200      	movs	r2, #0
 800a720:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 800a722:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a724:	2200      	movs	r2, #0
 800a726:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 800a728:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a72a:	2201      	movs	r2, #1
 800a72c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 800a730:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a732:	689a      	ldr	r2, [r3, #8]
 800a734:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a736:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 800a738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a73a:	2200      	movs	r2, #0
 800a73c:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a73e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a740:	7bdb      	ldrb	r3, [r3, #15]
 800a742:	2b28      	cmp	r3, #40	@ 0x28
 800a744:	d003      	beq.n	800a74e <mscd_xfer_cb+0x10a>
 800a746:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a748:	7bdb      	ldrb	r3, [r3, #15]
 800a74a:	2b2a      	cmp	r3, #42	@ 0x2a
 800a74c:	d125      	bne.n	800a79a <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800a74e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800a750:	f7ff fc11 	bl	8009f76 <rdwr10_validate_cmd>
 800a754:	4603      	mov	r3, r0
 800a756:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800a75a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d006      	beq.n	800a770 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 800a762:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800a766:	4619      	mov	r1, r3
 800a768:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a76a:	f7ff fbab 	bl	8009ec4 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a76e:	e0ce      	b.n	800a90e <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 800a770:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a772:	689b      	ldr	r3, [r3, #8]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d00b      	beq.n	800a790 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800a778:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a77a:	7bdb      	ldrb	r3, [r3, #15]
 800a77c:	2b28      	cmp	r3, #40	@ 0x28
 800a77e:	d103      	bne.n	800a788 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 800a780:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a782:	f000 fc99 	bl	800b0b8 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a786:	e0c2      	b.n	800a90e <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 800a788:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a78a:	f000 fd6b 	bl	800b264 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a78e:	e0be      	b.n	800a90e <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 800a790:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a792:	2202      	movs	r2, #2
 800a794:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800a798:	e0b9      	b.n	800a90e <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800a79a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d041      	beq.n	800a826 <mscd_xfer_cb+0x1e2>
 800a7a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7a4:	7b1b      	ldrb	r3, [r3, #12]
 800a7a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 800a7aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a7b0:	2307      	movs	r3, #7
 800a7b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a7b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a7ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a7bc:	fa22 f303 	lsr.w	r3, r2, r3
 800a7c0:	f003 0301 	and.w	r3, r3, #1
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	bf14      	ite	ne
 800a7c8:	2301      	movne	r3, #1
 800a7ca:	2300      	moveq	r3, #0
 800a7cc:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800a7ce:	f083 0301 	eor.w	r3, r3, #1
 800a7d2:	b2db      	uxtb	r3, r3
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d026      	beq.n	800a826 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a7d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a7da:	689b      	ldr	r3, [r3, #8]
 800a7dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7e0:	d904      	bls.n	800a7ec <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a7e2:	2101      	movs	r1, #1
 800a7e4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a7e6:	f7ff fb6d 	bl	8009ec4 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a7ea:	e08f      	b.n	800a90c <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800a7ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7ee:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800a7f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a7f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	79f8      	ldrb	r0, [r7, #7]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	9200      	str	r2, [sp, #0]
 800a7fe:	4a2b      	ldr	r2, [pc, #172]	@ (800a8ac <mscd_xfer_cb+0x268>)
 800a800:	f003 fcae 	bl	800e160 <usbd_edpt_xfer>
 800a804:	4603      	mov	r3, r0
 800a806:	f083 0301 	eor.w	r3, r3, #1
 800a80a:	b2db      	uxtb	r3, r3
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d07d      	beq.n	800a90c <mscd_xfer_cb+0x2c8>
 800a810:	4b28      	ldr	r3, [pc, #160]	@ (800a8b4 <mscd_xfer_cb+0x270>)
 800a812:	643b      	str	r3, [r7, #64]	@ 0x40
 800a814:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f003 0301 	and.w	r3, r3, #1
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d000      	beq.n	800a822 <mscd_xfer_cb+0x1de>
 800a820:	be00      	bkpt	0x0000
 800a822:	2300      	movs	r3, #0
 800a824:	e154      	b.n	800aad0 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 800a826:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a828:	7b58      	ldrb	r0, [r3, #13]
 800a82a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a82c:	f103 010f 	add.w	r1, r3, #15
 800a830:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a834:	4a1d      	ldr	r2, [pc, #116]	@ (800a8ac <mscd_xfer_cb+0x268>)
 800a836:	f000 f953 	bl	800aae0 <proc_builtin_scsi>
 800a83a:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800a83c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a83e:	2b00      	cmp	r3, #0
 800a840:	da10      	bge.n	800a864 <mscd_xfer_cb+0x220>
 800a842:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a844:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d10b      	bne.n	800a864 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800a84c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a84e:	7b58      	ldrb	r0, [r3, #13]
 800a850:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a852:	f103 010f 	add.w	r1, r3, #15
 800a856:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	4a13      	ldr	r2, [pc, #76]	@ (800a8ac <mscd_xfer_cb+0x268>)
 800a85e:	f7f7 f809 	bl	8001874 <tud_msc_scsi_cb>
 800a862:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 800a864:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a866:	2b00      	cmp	r3, #0
 800a868:	da04      	bge.n	800a874 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a86a:	2101      	movs	r1, #1
 800a86c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a86e:	f7ff fb29 	bl	8009ec4 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 800a872:	e10e      	b.n	800aa92 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 800a874:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a876:	2b00      	cmp	r3, #0
 800a878:	d10d      	bne.n	800a896 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 800a87a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d004      	beq.n	800a88c <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a882:	2101      	movs	r1, #1
 800a884:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a886:	f7ff fb1d 	bl	8009ec4 <fail_scsi_op>
      break;
 800a88a:	e102      	b.n	800aa92 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 800a88c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a88e:	2202      	movs	r2, #2
 800a890:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 800a894:	e0fd      	b.n	800aa92 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 800a896:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a898:	689b      	ldr	r3, [r3, #8]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10c      	bne.n	800a8b8 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a89e:	2101      	movs	r1, #1
 800a8a0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a8a2:	f7ff fb0f 	bl	8009ec4 <fail_scsi_op>
      break;
 800a8a6:	e0f4      	b.n	800aa92 <mscd_xfer_cb+0x44e>
 800a8a8:	20001944 	.word	0x20001944
 800a8ac:	20001984 	.word	0x20001984
 800a8b0:	43425355 	.word	0x43425355
 800a8b4:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 800a8b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a8ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a8bc:	689b      	ldr	r3, [r3, #8]
 800a8be:	623a      	str	r2, [r7, #32]
 800a8c0:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800a8c2:	6a3a      	ldr	r2, [r7, #32]
 800a8c4:	69fb      	ldr	r3, [r7, #28]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	bf28      	it	cs
 800a8ca:	461a      	movcs	r2, r3
 800a8cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8ce:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800a8d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8d2:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800a8d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a8d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a8da:	b29b      	uxth	r3, r3
 800a8dc:	79f8      	ldrb	r0, [r7, #7]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	9200      	str	r2, [sp, #0]
 800a8e2:	4a7d      	ldr	r2, [pc, #500]	@ (800aad8 <mscd_xfer_cb+0x494>)
 800a8e4:	f003 fc3c 	bl	800e160 <usbd_edpt_xfer>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	f083 0301 	eor.w	r3, r3, #1
 800a8ee:	b2db      	uxtb	r3, r3
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	f000 80ce 	beq.w	800aa92 <mscd_xfer_cb+0x44e>
 800a8f6:	4b79      	ldr	r3, [pc, #484]	@ (800aadc <mscd_xfer_cb+0x498>)
 800a8f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a8fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f003 0301 	and.w	r3, r3, #1
 800a902:	2b00      	cmp	r3, #0
 800a904:	d000      	beq.n	800a908 <mscd_xfer_cb+0x2c4>
 800a906:	be00      	bkpt	0x0000
 800a908:	2300      	movs	r3, #0
 800a90a:	e0e1      	b.n	800aad0 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800a90c:	bf00      	nop
      break;
 800a90e:	e0c0      	b.n	800aa92 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 800a910:	683b      	ldr	r3, [r7, #0]
 800a912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a916:	d90a      	bls.n	800a92e <mscd_xfer_cb+0x2ea>
 800a918:	4b70      	ldr	r3, [pc, #448]	@ (800aadc <mscd_xfer_cb+0x498>)
 800a91a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a91c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 0301 	and.w	r3, r3, #1
 800a924:	2b00      	cmp	r3, #0
 800a926:	d000      	beq.n	800a92a <mscd_xfer_cb+0x2e6>
 800a928:	be00      	bkpt	0x0000
 800a92a:	2300      	movs	r3, #0
 800a92c:	e0d0      	b.n	800aad0 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800a92e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a930:	7bdb      	ldrb	r3, [r3, #15]
 800a932:	2b28      	cmp	r3, #40	@ 0x28
 800a934:	d114      	bne.n	800a960 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 800a936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a938:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	441a      	add	r2, r3
 800a93e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a940:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800a942:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a944:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a946:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a94a:	429a      	cmp	r2, r3
 800a94c:	d304      	bcc.n	800a958 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800a94e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a950:	2202      	movs	r2, #2
 800a952:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 800a956:	e09e      	b.n	800aa96 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 800a958:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a95a:	f000 fbad 	bl	800b0b8 <proc_read10_cmd>
    break;
 800a95e:	e09a      	b.n	800aa96 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 800a960:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a962:	7bdb      	ldrb	r3, [r3, #15]
 800a964:	2b2a      	cmp	r3, #42	@ 0x2a
 800a966:	d104      	bne.n	800a972 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 800a968:	6839      	ldr	r1, [r7, #0]
 800a96a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a96c:	f000 fcca 	bl	800b304 <proc_write10_host_data>
    break;
 800a970:	e091      	b.n	800aa96 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 800a972:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a974:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	441a      	add	r2, r3
 800a97a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a97c:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 800a97e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a980:	7b1b      	ldrb	r3, [r3, #12]
 800a982:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 800a984:	7efb      	ldrb	r3, [r7, #27]
 800a986:	617b      	str	r3, [r7, #20]
 800a988:	2307      	movs	r3, #7
 800a98a:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a98c:	7cfb      	ldrb	r3, [r7, #19]
 800a98e:	697a      	ldr	r2, [r7, #20]
 800a990:	fa22 f303 	lsr.w	r3, r2, r3
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	2b00      	cmp	r3, #0
 800a99a:	bf14      	ite	ne
 800a99c:	2301      	movne	r3, #1
 800a99e:	2300      	moveq	r3, #0
 800a9a0:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 800a9a2:	f083 0301 	eor.w	r3, r3, #1
 800a9a6:	b2db      	uxtb	r3, r3
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d012      	beq.n	800a9d2 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 800a9ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9ae:	7b58      	ldrb	r0, [r3, #13]
 800a9b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a9b2:	f103 010f 	add.w	r1, r3, #15
 800a9b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9ba:	b29b      	uxth	r3, r3
 800a9bc:	4a46      	ldr	r2, [pc, #280]	@ (800aad8 <mscd_xfer_cb+0x494>)
 800a9be:	f7f6 ff59 	bl	8001874 <tud_msc_scsi_cb>
 800a9c2:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 800a9c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	da03      	bge.n	800a9d2 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800a9ca:	2101      	movs	r1, #1
 800a9cc:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800a9ce:	f7ff fa79 	bl	8009ec4 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 800a9d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9da:	429a      	cmp	r2, r3
 800a9dc:	d304      	bcc.n	800a9e8 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800a9de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9e0:	2202      	movs	r2, #2
 800a9e2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 800a9e6:	e056      	b.n	800aa96 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 800a9e8:	4b3c      	ldr	r3, [pc, #240]	@ (800aadc <mscd_xfer_cb+0x498>)
 800a9ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f003 0301 	and.w	r3, r3, #1
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d04e      	beq.n	800aa96 <mscd_xfer_cb+0x452>
 800a9f8:	be00      	bkpt	0x0000
    break;
 800a9fa:	e04c      	b.n	800aa96 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800a9fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a9fe:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800aa02:	79ba      	ldrb	r2, [r7, #6]
 800aa04:	429a      	cmp	r2, r3
 800aa06:	d148      	bne.n	800aa9a <mscd_xfer_cb+0x456>
 800aa08:	683b      	ldr	r3, [r7, #0]
 800aa0a:	2b0d      	cmp	r3, #13
 800aa0c:	d145      	bne.n	800aa9a <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800aa0e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa10:	7bdb      	ldrb	r3, [r3, #15]
 800aa12:	2b28      	cmp	r3, #40	@ 0x28
 800aa14:	d002      	beq.n	800aa1c <mscd_xfer_cb+0x3d8>
 800aa16:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa18:	d006      	beq.n	800aa28 <mscd_xfer_cb+0x3e4>
 800aa1a:	e00b      	b.n	800aa34 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800aa1c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa1e:	7b5b      	ldrb	r3, [r3, #13]
 800aa20:	4618      	mov	r0, r3
 800aa22:	f7ff fb91 	bl	800a148 <tud_msc_read10_complete_cb>
            break;
 800aa26:	e00e      	b.n	800aa46 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 800aa28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa2a:	7b5b      	ldrb	r3, [r3, #13]
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	f7ff fb96 	bl	800a15e <tud_msc_write10_complete_cb>
            break;
 800aa32:	e008      	b.n	800aa46 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 800aa34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa36:	7b5a      	ldrb	r2, [r3, #13]
 800aa38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800aa3a:	330f      	adds	r3, #15
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	4610      	mov	r0, r2
 800aa40:	f7ff fb98 	bl	800a174 <tud_msc_scsi_complete_cb>
            break;
 800aa44:	bf00      	nop
 800aa46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa48:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	7fdb      	ldrb	r3, [r3, #31]
 800aa4e:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2200      	movs	r2, #0
 800aa54:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800aa5e:	7af8      	ldrb	r0, [r7, #11]
 800aa60:	2300      	movs	r3, #0
 800aa62:	9300      	str	r3, [sp, #0]
 800aa64:	231f      	movs	r3, #31
 800aa66:	4a1c      	ldr	r2, [pc, #112]	@ (800aad8 <mscd_xfer_cb+0x494>)
 800aa68:	f003 fb7a 	bl	800e160 <usbd_edpt_xfer>
 800aa6c:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 800aa6e:	f083 0301 	eor.w	r3, r3, #1
 800aa72:	b2db      	uxtb	r3, r3
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d010      	beq.n	800aa9a <mscd_xfer_cb+0x456>
 800aa78:	4b18      	ldr	r3, [pc, #96]	@ (800aadc <mscd_xfer_cb+0x498>)
 800aa7a:	657b      	str	r3, [r7, #84]	@ 0x54
 800aa7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f003 0301 	and.w	r3, r3, #1
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d000      	beq.n	800aa8a <mscd_xfer_cb+0x446>
 800aa88:	be00      	bkpt	0x0000
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	e020      	b.n	800aad0 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 800aa8e:	bf00      	nop
 800aa90:	e004      	b.n	800aa9c <mscd_xfer_cb+0x458>
      break;
 800aa92:	bf00      	nop
 800aa94:	e002      	b.n	800aa9c <mscd_xfer_cb+0x458>
    break;
 800aa96:	bf00      	nop
 800aa98:	e000      	b.n	800aa9c <mscd_xfer_cb+0x458>
      break;
 800aa9a:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 800aa9c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800aa9e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800aaa2:	2b02      	cmp	r3, #2
 800aaa4:	d113      	bne.n	800aace <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 800aaa6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800aaa8:	f7ff fad6 	bl	800a058 <proc_stage_status>
 800aaac:	4603      	mov	r3, r0
 800aaae:	f083 0301 	eor.w	r3, r3, #1
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d00a      	beq.n	800aace <mscd_xfer_cb+0x48a>
 800aab8:	4b08      	ldr	r3, [pc, #32]	@ (800aadc <mscd_xfer_cb+0x498>)
 800aaba:	637b      	str	r3, [r7, #52]	@ 0x34
 800aabc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d000      	beq.n	800aaca <mscd_xfer_cb+0x486>
 800aac8:	be00      	bkpt	0x0000
 800aaca:	2300      	movs	r3, #0
 800aacc:	e000      	b.n	800aad0 <mscd_xfer_cb+0x48c>
  }

  return true;
 800aace:	2301      	movs	r3, #1
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3768      	adds	r7, #104	@ 0x68
 800aad4:	46bd      	mov	sp, r7
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	20001984 	.word	0x20001984
 800aadc:	e000edf0 	.word	0xe000edf0

0800aae0 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b0ac      	sub	sp, #176	@ 0xb0
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	60b9      	str	r1, [r7, #8]
 800aae8:	607a      	str	r2, [r7, #4]
 800aaea:	603b      	str	r3, [r7, #0]
 800aaec:	4603      	mov	r3, r0
 800aaee:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 800aaf0:	4bc6      	ldr	r3, [pc, #792]	@ (800ae0c <proc_builtin_scsi+0x32c>)
 800aaf2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 800aaf6:	68bb      	ldr	r3, [r7, #8]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	2b25      	cmp	r3, #37	@ 0x25
 800aafc:	f200 82c3 	bhi.w	800b086 <proc_builtin_scsi+0x5a6>
 800ab00:	a201      	add	r2, pc, #4	@ (adr r2, 800ab08 <proc_builtin_scsi+0x28>)
 800ab02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab06:	bf00      	nop
 800ab08:	0800aba1 	.word	0x0800aba1
 800ab0c:	0800b087 	.word	0x0800b087
 800ab10:	0800b087 	.word	0x0800b087
 800ab14:	0800afb9 	.word	0x0800afb9
 800ab18:	0800b087 	.word	0x0800b087
 800ab1c:	0800b087 	.word	0x0800b087
 800ab20:	0800b087 	.word	0x0800b087
 800ab24:	0800b087 	.word	0x0800b087
 800ab28:	0800b087 	.word	0x0800b087
 800ab2c:	0800b087 	.word	0x0800b087
 800ab30:	0800b087 	.word	0x0800b087
 800ab34:	0800b087 	.word	0x0800b087
 800ab38:	0800b087 	.word	0x0800b087
 800ab3c:	0800b087 	.word	0x0800b087
 800ab40:	0800b087 	.word	0x0800b087
 800ab44:	0800b087 	.word	0x0800b087
 800ab48:	0800b087 	.word	0x0800b087
 800ab4c:	0800b087 	.word	0x0800b087
 800ab50:	0800ae7f 	.word	0x0800ae7f
 800ab54:	0800b087 	.word	0x0800b087
 800ab58:	0800b087 	.word	0x0800b087
 800ab5c:	0800b087 	.word	0x0800b087
 800ab60:	0800b087 	.word	0x0800b087
 800ab64:	0800b087 	.word	0x0800b087
 800ab68:	0800b087 	.word	0x0800b087
 800ab6c:	0800b087 	.word	0x0800b087
 800ab70:	0800aefd 	.word	0x0800aefd
 800ab74:	0800abeb 	.word	0x0800abeb
 800ab78:	0800b087 	.word	0x0800b087
 800ab7c:	0800b087 	.word	0x0800b087
 800ab80:	0800ac73 	.word	0x0800ac73
 800ab84:	0800b087 	.word	0x0800b087
 800ab88:	0800b087 	.word	0x0800b087
 800ab8c:	0800b087 	.word	0x0800b087
 800ab90:	0800b087 	.word	0x0800b087
 800ab94:	0800adab 	.word	0x0800adab
 800ab98:	0800b087 	.word	0x0800b087
 800ab9c:	0800accf 	.word	0x0800accf
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 800aba0:	2300      	movs	r3, #0
 800aba2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 800aba6:	7bfb      	ldrb	r3, [r7, #15]
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7f6 fdeb 	bl	8001784 <tud_msc_test_unit_ready_cb>
 800abae:	4603      	mov	r3, r0
 800abb0:	f083 0301 	eor.w	r3, r3, #1
 800abb4:	b2db      	uxtb	r3, r3
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	f000 826a 	beq.w	800b090 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 800abbc:	f04f 33ff 	mov.w	r3, #4294967295
 800abc0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800abc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800abc8:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f040 825f 	bne.w	800b090 <proc_builtin_scsi+0x5b0>
 800abd2:	7bfb      	ldrb	r3, [r7, #15]
 800abd4:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800abd8:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800abdc:	2300      	movs	r3, #0
 800abde:	223a      	movs	r2, #58	@ 0x3a
 800abe0:	2102      	movs	r1, #2
 800abe2:	f7ff fb1b 	bl	800a21c <tud_msc_set_sense>
}
 800abe6:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800abe8:	e252      	b.n	800b090 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800abea:	2300      	movs	r3, #0
 800abec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 800abf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800abfa:	791b      	ldrb	r3, [r3, #4]
 800abfc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800ac00:	b2db      	uxtb	r3, r3
 800ac02:	4619      	mov	r1, r3
 800ac04:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac08:	791b      	ldrb	r3, [r3, #4]
 800ac0a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ac0e:	b2db      	uxtb	r3, r3
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	bf14      	ite	ne
 800ac14:	2301      	movne	r3, #1
 800ac16:	2300      	moveq	r3, #0
 800ac18:	b2da      	uxtb	r2, r3
 800ac1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ac1e:	791b      	ldrb	r3, [r3, #4]
 800ac20:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ac24:	b2db      	uxtb	r3, r3
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	bf14      	ite	ne
 800ac2a:	2301      	movne	r3, #1
 800ac2c:	2300      	moveq	r3, #0
 800ac2e:	b2db      	uxtb	r3, r3
 800ac30:	7bf8      	ldrb	r0, [r7, #15]
 800ac32:	f7ff fab3 	bl	800a19c <tud_msc_start_stop_cb>
 800ac36:	4603      	mov	r3, r0
 800ac38:	f083 0301 	eor.w	r3, r3, #1
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	f000 8228 	beq.w	800b094 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 800ac44:	f04f 33ff 	mov.w	r3, #4294967295
 800ac48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800ac4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ac50:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	f040 821d 	bne.w	800b094 <proc_builtin_scsi+0x5b4>
 800ac5a:	7bfb      	ldrb	r3, [r7, #15]
 800ac5c:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800ac60:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800ac64:	2300      	movs	r3, #0
 800ac66:	223a      	movs	r2, #58	@ 0x3a
 800ac68:	2102      	movs	r1, #2
 800ac6a:	f7ff fad7 	bl	800a21c <tud_msc_set_sense>
}
 800ac6e:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800ac70:	e210      	b.n	800b094 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 800ac72:	2300      	movs	r3, #0
 800ac74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 800ac7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac82:	7919      	ldrb	r1, [r3, #4]
 800ac84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ac88:	795a      	ldrb	r2, [r3, #5]
 800ac8a:	7bfb      	ldrb	r3, [r7, #15]
 800ac8c:	4618      	mov	r0, r3
 800ac8e:	f7ff fa9a 	bl	800a1c6 <tud_msc_prevent_allow_medium_removal_cb>
 800ac92:	4603      	mov	r3, r0
 800ac94:	f083 0301 	eor.w	r3, r3, #1
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	f000 81fc 	beq.w	800b098 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 800aca0:	f04f 33ff 	mov.w	r3, #4294967295
 800aca4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800aca8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800acac:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	f040 81f1 	bne.w	800b098 <proc_builtin_scsi+0x5b8>
 800acb6:	7bfb      	ldrb	r3, [r7, #15]
 800acb8:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800acbc:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 800acc0:	2300      	movs	r3, #0
 800acc2:	223a      	movs	r2, #58	@ 0x3a
 800acc4:	2102      	movs	r1, #2
 800acc6:	f7ff faa9 	bl	800a21c <tud_msc_set_sense>
}
 800acca:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800accc:	e1e4      	b.n	800b098 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800acce:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 800acd2:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 800acd6:	7bfb      	ldrb	r3, [r7, #15]
 800acd8:	4618      	mov	r0, r3
 800acda:	f7f6 fd67 	bl	80017ac <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800acde:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ace2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800ace6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d003      	beq.n	800acf4 <proc_builtin_scsi+0x214>
 800acec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d116      	bne.n	800ad22 <proc_builtin_scsi+0x242>
        resplen = -1;
 800acf4:	f04f 33ff 	mov.w	r3, #4294967295
 800acf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800acfc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ad00:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	f040 81d0 	bne.w	800b0aa <proc_builtin_scsi+0x5ca>
 800ad0a:	7bfb      	ldrb	r3, [r7, #15]
 800ad0c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800ad10:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 800ad14:	2300      	movs	r3, #0
 800ad16:	223a      	movs	r2, #58	@ 0x3a
 800ad18:	2102      	movs	r1, #2
 800ad1a:	f7ff fa7f 	bl	800a21c <tud_msc_set_sense>
}
 800ad1e:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800ad20:	e1c3      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 800ad22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad24:	3b01      	subs	r3, #1
 800ad26:	ba1b      	rev	r3, r3
 800ad28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800ad2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ad2e:	ba1b      	rev	r3, r3
 800ad30:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 800ad32:	2308      	movs	r3, #8
 800ad34:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 800ad38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ad3c:	687a      	ldr	r2, [r7, #4]
 800ad3e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ad42:	683a      	ldr	r2, [r7, #0]
 800ad44:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 800ad48:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ad4c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800ad50:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 800ad54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d102      	bne.n	800ad62 <proc_builtin_scsi+0x282>
    return -1;
 800ad5c:	f04f 33ff 	mov.w	r3, #4294967295
 800ad60:	e01e      	b.n	800ada0 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 800ad62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d101      	bne.n	800ad6e <proc_builtin_scsi+0x28e>
    return 0;
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	e018      	b.n	800ada0 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 800ad6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d102      	bne.n	800ad7c <proc_builtin_scsi+0x29c>
    return -1;
 800ad76:	f04f 33ff 	mov.w	r3, #4294967295
 800ad7a:	e011      	b.n	800ada0 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 800ad7c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800ad80:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ad84:	429a      	cmp	r2, r3
 800ad86:	d202      	bcs.n	800ad8e <proc_builtin_scsi+0x2ae>
    return -1;
 800ad88:	f04f 33ff 	mov.w	r3, #4294967295
 800ad8c:	e008      	b.n	800ada0 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 800ad8e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ad92:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800ad96:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800ad9a:	f007 fc34 	bl	8012606 <memcpy>
  return 0;
 800ad9e:	2300      	movs	r3, #0
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	f000 817b 	beq.w	800b09c <proc_builtin_scsi+0x5bc>
 800ada6:	2300      	movs	r3, #0
 800ada8:	e181      	b.n	800b0ae <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 800adaa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800adae:	2200      	movs	r2, #0
 800adb0:	601a      	str	r2, [r3, #0]
 800adb2:	605a      	str	r2, [r3, #4]
 800adb4:	609a      	str	r2, [r3, #8]
 800adb6:	2308      	movs	r3, #8
 800adb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800adbc:	2302      	movs	r3, #2
 800adbe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 800adc2:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 800adc6:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800adca:	7bfb      	ldrb	r3, [r7, #15]
 800adcc:	4618      	mov	r0, r3
 800adce:	f7f6 fced 	bl	80017ac <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 800add2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add4:	2b00      	cmp	r3, #0
 800add6:	d002      	beq.n	800adde <proc_builtin_scsi+0x2fe>
 800add8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800adda:	2b00      	cmp	r3, #0
 800addc:	d118      	bne.n	800ae10 <proc_builtin_scsi+0x330>
        resplen = -1;
 800adde:	f04f 33ff 	mov.w	r3, #4294967295
 800ade2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800ade6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800adea:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800adee:	2b00      	cmp	r3, #0
 800adf0:	f040 815b 	bne.w	800b0aa <proc_builtin_scsi+0x5ca>
 800adf4:	7bfb      	ldrb	r3, [r7, #15]
 800adf6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800adfa:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800adfe:	2300      	movs	r3, #0
 800ae00:	223a      	movs	r2, #58	@ 0x3a
 800ae02:	2102      	movs	r1, #2
 800ae04:	f7ff fa0a 	bl	800a21c <tud_msc_set_sense>
}
 800ae08:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800ae0a:	e14e      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
 800ae0c:	20001944 	.word	0x20001944
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 800ae10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae12:	ba1b      	rev	r3, r3
 800ae14:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 800ae16:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ae18:	ba5b      	rev16	r3, r3
 800ae1a:	b29b      	uxth	r3, r3
 800ae1c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800ae1e:	230c      	movs	r3, #12
 800ae20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 800ae24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800ae2c:	683a      	ldr	r2, [r7, #0]
 800ae2e:	677a      	str	r2, [r7, #116]	@ 0x74
 800ae30:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800ae34:	673a      	str	r2, [r7, #112]	@ 0x70
 800ae36:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 800ae38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d102      	bne.n	800ae44 <proc_builtin_scsi+0x364>
    return -1;
 800ae3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae42:	e017      	b.n	800ae74 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 800ae44:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d101      	bne.n	800ae4e <proc_builtin_scsi+0x36e>
    return 0;
 800ae4a:	2300      	movs	r3, #0
 800ae4c:	e012      	b.n	800ae74 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800ae4e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d102      	bne.n	800ae5a <proc_builtin_scsi+0x37a>
    return -1;
 800ae54:	f04f 33ff 	mov.w	r3, #4294967295
 800ae58:	e00c      	b.n	800ae74 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800ae5a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800ae5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d202      	bcs.n	800ae68 <proc_builtin_scsi+0x388>
    return -1;
 800ae62:	f04f 33ff 	mov.w	r3, #4294967295
 800ae66:	e005      	b.n	800ae74 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 800ae68:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ae6a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800ae6c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800ae6e:	f007 fbca 	bl	8012606 <memcpy>
  return 0;
 800ae72:	2300      	movs	r3, #0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	f000 8113 	beq.w	800b0a0 <proc_builtin_scsi+0x5c0>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	e117      	b.n	800b0ae <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 800ae84:	2224      	movs	r2, #36	@ 0x24
 800ae86:	2100      	movs	r1, #0
 800ae88:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800ae8c:	f007 fb3c 	bl	8012508 <memset>
      inquiry_rsp->is_removable = 1;
 800ae90:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ae94:	7853      	ldrb	r3, [r2, #1]
 800ae96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ae9a:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 800ae9c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aea0:	2202      	movs	r2, #2
 800aea2:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 800aea4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800aea8:	78d3      	ldrb	r3, [r2, #3]
 800aeaa:	2102      	movs	r1, #2
 800aeac:	f361 0303 	bfi	r3, r1, #0, #4
 800aeb0:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 800aeb2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aeb6:	221f      	movs	r2, #31
 800aeb8:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 800aeba:	7bfb      	ldrb	r3, [r7, #15]
 800aebc:	683a      	ldr	r2, [r7, #0]
 800aebe:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800aec2:	4618      	mov	r0, r3
 800aec4:	f7fe fff0 	bl	8009ea8 <tud_msc_inquiry2_cb>
 800aec8:	4603      	mov	r3, r0
 800aeca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800aece:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	f040 80e6 	bne.w	800b0a4 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 800aed8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aedc:	f103 0108 	add.w	r1, r3, #8
 800aee0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aee4:	f103 0210 	add.w	r2, r3, #16
 800aee8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800aeec:	3320      	adds	r3, #32
 800aeee:	7bf8      	ldrb	r0, [r7, #15]
 800aef0:	f7f6 fc26 	bl	8001740 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 800aef4:	2324      	movs	r3, #36	@ 0x24
 800aef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800aefa:	e0d3      	b.n	800b0a4 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800aefc:	2303      	movs	r3, #3
 800aefe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800af02:	2300      	movs	r3, #0
 800af04:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800af08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800af0c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800af10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800af14:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800af18:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800af1c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800af20:	2300      	movs	r3, #0
 800af22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 800af26:	7bfb      	ldrb	r3, [r7, #15]
 800af28:	4618      	mov	r0, r3
 800af2a:	f7ff f96b 	bl	800a204 <tud_msc_is_writable_cb>
 800af2e:	4603      	mov	r3, r0
 800af30:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 800af34:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 800af38:	2b00      	cmp	r3, #0
 800af3a:	bf14      	ite	ne
 800af3c:	2301      	movne	r3, #1
 800af3e:	2300      	moveq	r3, #0
 800af40:	b2db      	uxtb	r3, r3
 800af42:	f083 0301 	eor.w	r3, r3, #1
 800af46:	b2db      	uxtb	r3, r3
 800af48:	f003 0301 	and.w	r3, r3, #1
 800af4c:	b2da      	uxtb	r2, r3
 800af4e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800af52:	f362 13c7 	bfi	r3, r2, #7, #1
 800af56:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800af5a:	2304      	movs	r3, #4
 800af5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 800af60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800af64:	687a      	ldr	r2, [r7, #4]
 800af66:	66ba      	str	r2, [r7, #104]	@ 0x68
 800af68:	683a      	ldr	r2, [r7, #0]
 800af6a:	667a      	str	r2, [r7, #100]	@ 0x64
 800af6c:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800af70:	663a      	str	r2, [r7, #96]	@ 0x60
 800af72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 800af74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800af76:	2b00      	cmp	r3, #0
 800af78:	d102      	bne.n	800af80 <proc_builtin_scsi+0x4a0>
    return -1;
 800af7a:	f04f 33ff 	mov.w	r3, #4294967295
 800af7e:	e017      	b.n	800afb0 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 800af80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af82:	2b00      	cmp	r3, #0
 800af84:	d101      	bne.n	800af8a <proc_builtin_scsi+0x4aa>
    return 0;
 800af86:	2300      	movs	r3, #0
 800af88:	e012      	b.n	800afb0 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 800af8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d102      	bne.n	800af96 <proc_builtin_scsi+0x4b6>
    return -1;
 800af90:	f04f 33ff 	mov.w	r3, #4294967295
 800af94:	e00c      	b.n	800afb0 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 800af96:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d202      	bcs.n	800afa4 <proc_builtin_scsi+0x4c4>
    return -1;
 800af9e:	f04f 33ff 	mov.w	r3, #4294967295
 800afa2:	e005      	b.n	800afb0 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 800afa4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800afa6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800afa8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800afaa:	f007 fb2c 	bl	8012606 <memcpy>
  return 0;
 800afae:	2300      	movs	r3, #0
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d079      	beq.n	800b0a8 <proc_builtin_scsi+0x5c8>
 800afb4:	2300      	movs	r3, #0
 800afb6:	e07a      	b.n	800b0ae <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 800afb8:	f107 0310 	add.w	r3, r7, #16
 800afbc:	2200      	movs	r2, #0
 800afbe:	601a      	str	r2, [r3, #0]
 800afc0:	605a      	str	r2, [r3, #4]
 800afc2:	609a      	str	r2, [r3, #8]
 800afc4:	60da      	str	r2, [r3, #12]
 800afc6:	821a      	strh	r2, [r3, #16]
 800afc8:	7c3b      	ldrb	r3, [r7, #16]
 800afca:	2270      	movs	r2, #112	@ 0x70
 800afcc:	f362 0306 	bfi	r3, r2, #0, #7
 800afd0:	743b      	strb	r3, [r7, #16]
 800afd2:	7c3b      	ldrb	r3, [r7, #16]
 800afd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afd8:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 800afda:	230a      	movs	r3, #10
 800afdc:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 800afde:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800afe2:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800afe6:	f003 030f 	and.w	r3, r3, #15
 800afea:	b2da      	uxtb	r2, r3
 800afec:	7cbb      	ldrb	r3, [r7, #18]
 800afee:	f362 0303 	bfi	r3, r2, #0, #4
 800aff2:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 800aff4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800aff8:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800affc:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 800affe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b002:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 800b006:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 800b008:	2312      	movs	r3, #18
 800b00a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 800b00e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b012:	687a      	ldr	r2, [r7, #4]
 800b014:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b016:	683a      	ldr	r2, [r7, #0]
 800b018:	657a      	str	r2, [r7, #84]	@ 0x54
 800b01a:	f107 0210 	add.w	r2, r7, #16
 800b01e:	653a      	str	r2, [r7, #80]	@ 0x50
 800b020:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 800b022:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b024:	2b00      	cmp	r3, #0
 800b026:	d102      	bne.n	800b02e <proc_builtin_scsi+0x54e>
    return -1;
 800b028:	f04f 33ff 	mov.w	r3, #4294967295
 800b02c:	e017      	b.n	800b05e <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 800b02e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b030:	2b00      	cmp	r3, #0
 800b032:	d101      	bne.n	800b038 <proc_builtin_scsi+0x558>
    return 0;
 800b034:	2300      	movs	r3, #0
 800b036:	e012      	b.n	800b05e <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 800b038:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d102      	bne.n	800b044 <proc_builtin_scsi+0x564>
    return -1;
 800b03e:	f04f 33ff 	mov.w	r3, #4294967295
 800b042:	e00c      	b.n	800b05e <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 800b044:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b046:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b048:	429a      	cmp	r2, r3
 800b04a:	d202      	bcs.n	800b052 <proc_builtin_scsi+0x572>
    return -1;
 800b04c:	f04f 33ff 	mov.w	r3, #4294967295
 800b050:	e005      	b.n	800b05e <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 800b052:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b054:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b056:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800b058:	f007 fad5 	bl	8012606 <memcpy>
  return 0;
 800b05c:	2300      	movs	r3, #0
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d001      	beq.n	800b066 <proc_builtin_scsi+0x586>
 800b062:	2300      	movs	r3, #0
 800b064:	e023      	b.n	800b0ae <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	b29a      	uxth	r2, r3
 800b06a:	7bfb      	ldrb	r3, [r7, #15]
 800b06c:	6879      	ldr	r1, [r7, #4]
 800b06e:	4618      	mov	r0, r3
 800b070:	f7ff f8b9 	bl	800a1e6 <tud_msc_request_sense_cb>
 800b074:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 800b078:	7bf8      	ldrb	r0, [r7, #15]
 800b07a:	2300      	movs	r3, #0
 800b07c:	2200      	movs	r2, #0
 800b07e:	2100      	movs	r1, #0
 800b080:	f7ff f8cc 	bl	800a21c <tud_msc_set_sense>
 800b084:	e011      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 800b086:	f04f 33ff 	mov.w	r3, #4294967295
 800b08a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 800b08e:	e00c      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b090:	bf00      	nop
 800b092:	e00a      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b094:	bf00      	nop
 800b096:	e008      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b098:	bf00      	nop
 800b09a:	e006      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b09c:	bf00      	nop
 800b09e:	e004      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b0a0:	bf00      	nop
 800b0a2:	e002      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b0a4:	bf00      	nop
 800b0a6:	e000      	b.n	800b0aa <proc_builtin_scsi+0x5ca>
      break;
 800b0a8:	bf00      	nop
  }

  return resplen;
 800b0aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	37b0      	adds	r7, #176	@ 0xb0
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}
 800b0b6:	bf00      	nop

0800b0b8 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b092      	sub	sp, #72	@ 0x48
 800b0bc:	af02      	add	r7, sp, #8
 800b0be:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b0c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ca:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800b0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ce:	330f      	adds	r3, #15
 800b0d0:	3307      	adds	r3, #7
 800b0d2:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800b0d4:	6a3b      	ldr	r3, [r7, #32]
 800b0d6:	881b      	ldrh	r3, [r3, #0]
 800b0d8:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 800b0da:	8bfb      	ldrh	r3, [r7, #30]
 800b0dc:	ba5b      	rev16	r3, r3
 800b0de:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800b0e0:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 800b0e2:	8bbb      	ldrh	r3, [r7, #28]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d101      	bne.n	800b0ec <proc_read10_cmd+0x34>
    return 0; // invalid block count
 800b0e8:	2300      	movs	r3, #0
 800b0ea:	e005      	b.n	800b0f8 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 800b0ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ee:	689a      	ldr	r2, [r3, #8]
 800b0f0:	8bbb      	ldrh	r3, [r7, #28]
 800b0f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0f6:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800b0f8:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 800b0fa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d043      	beq.n	800b188 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800b100:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b102:	330f      	adds	r3, #15
 800b104:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	3302      	adds	r3, #2
 800b10a:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800b112:	68bb      	ldr	r3, [r7, #8]
 800b114:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b11a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800b11c:	fbb1 f3f3 	udiv	r3, r1, r3
 800b120:	4413      	add	r3, r2
 800b122:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b128:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800b12a:	fbb3 f1f2 	udiv	r1, r3, r2
 800b12e:	fb01 f202 	mul.w	r2, r1, r2
 800b132:	1a9b      	subs	r3, r3, r2
 800b134:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800b136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b138:	689a      	ldr	r2, [r3, #8]
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b13e:	1ad3      	subs	r3, r2, r3
 800b140:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800b144:	61ba      	str	r2, [r7, #24]
 800b146:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800b148:	69ba      	ldr	r2, [r7, #24]
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	4293      	cmp	r3, r2
 800b14e:	bf28      	it	cs
 800b150:	4613      	movcs	r3, r2
 800b152:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2201      	movs	r2, #1
 800b158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 800b15c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b15e:	7b58      	ldrb	r0, [r3, #13]
 800b160:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b162:	9300      	str	r3, [sp, #0]
 800b164:	4b0a      	ldr	r3, [pc, #40]	@ (800b190 <proc_read10_cmd+0xd8>)
 800b166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b168:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b16a:	f7f6 fb37 	bl	80017dc <tud_msc_read10_cb>
 800b16e:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800b170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b172:	f113 0f02 	cmn.w	r3, #2
 800b176:	d007      	beq.n	800b188 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2200      	movs	r2, #0
 800b17c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 800b180:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 f806 	bl	800b194 <proc_read_io_data>
  }
}
 800b188:	3740      	adds	r7, #64	@ 0x40
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}
 800b18e:	bf00      	nop
 800b190:	20001984 	.word	0x20001984

0800b194 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 800b194:	b580      	push	{r7, lr}
 800b196:	b08c      	sub	sp, #48	@ 0x30
 800b198:	af02      	add	r7, sp, #8
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	7fdb      	ldrb	r3, [r3, #31]
 800b1a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	dd1b      	ble.n	800b1e4 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	b29b      	uxth	r3, r3
 800b1b6:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	9200      	str	r2, [sp, #0]
 800b1be:	4a27      	ldr	r2, [pc, #156]	@ (800b25c <proc_read_io_data+0xc8>)
 800b1c0:	f002 ffce 	bl	800e160 <usbd_edpt_xfer>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	f083 0301 	eor.w	r3, r3, #1
 800b1ca:	b2db      	uxtb	r3, r3
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d042      	beq.n	800b256 <proc_read_io_data+0xc2>
 800b1d0:	4b23      	ldr	r3, [pc, #140]	@ (800b260 <proc_read_io_data+0xcc>)
 800b1d2:	623b      	str	r3, [r7, #32]
 800b1d4:	6a3b      	ldr	r3, [r7, #32]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f003 0301 	and.w	r3, r3, #1
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d039      	beq.n	800b254 <proc_read_io_data+0xc0>
 800b1e0:	be00      	bkpt	0x0000
 800b1e2:	e037      	b.n	800b254 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ea:	d003      	beq.n	800b1f4 <proc_read_io_data+0x60>
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00f      	beq.n	800b212 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 800b1f2:	e030      	b.n	800b256 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	7b5b      	ldrb	r3, [r3, #13]
 800b1f8:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b1fa:	7ff8      	ldrb	r0, [r7, #31]
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	223a      	movs	r2, #58	@ 0x3a
 800b200:	2102      	movs	r1, #2
 800b202:	f7ff f80b 	bl	800a21c <tud_msc_set_sense>
}
 800b206:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b208:	2101      	movs	r1, #1
 800b20a:	6878      	ldr	r0, [r7, #4]
 800b20c:	f7fe fe5a 	bl	8009ec4 <fail_scsi_op>
        break;
 800b210:	e021      	b.n	800b256 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 800b218:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b21c:	77bb      	strb	r3, [r7, #30]
 800b21e:	4613      	mov	r3, r2
 800b220:	777b      	strb	r3, [r7, #29]
 800b222:	2300      	movs	r3, #0
 800b224:	61bb      	str	r3, [r7, #24]
 800b226:	2300      	movs	r3, #0
 800b228:	75fb      	strb	r3, [r7, #23]
 800b22a:	2300      	movs	r3, #0
 800b22c:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800b22e:	7fbb      	ldrb	r3, [r7, #30]
 800b230:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800b232:	2307      	movs	r3, #7
 800b234:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800b236:	7f7b      	ldrb	r3, [r7, #29]
 800b238:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800b23a:	69bb      	ldr	r3, [r7, #24]
 800b23c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800b23e:	7dfb      	ldrb	r3, [r7, #23]
 800b240:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800b242:	7dba      	ldrb	r2, [r7, #22]
 800b244:	f107 0308 	add.w	r3, r7, #8
 800b248:	4611      	mov	r1, r2
 800b24a:	4618      	mov	r0, r3
 800b24c:	f002 fb6e 	bl	800d92c <dcd_event_handler>
}
 800b250:	bf00      	nop
        break;
 800b252:	e000      	b.n	800b256 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 800b254:	bf00      	nop
    }
  }
}
 800b256:	3728      	adds	r7, #40	@ 0x28
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}
 800b25c:	20001984 	.word	0x20001984
 800b260:	e000edf0 	.word	0xe000edf0

0800b264 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 800b264:	b580      	push	{r7, lr}
 800b266:	b08a      	sub	sp, #40	@ 0x28
 800b268:	af02      	add	r7, sp, #8
 800b26a:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 800b270:	69fb      	ldr	r3, [r7, #28]
 800b272:	7b5b      	ldrb	r3, [r3, #13]
 800b274:	4618      	mov	r0, r3
 800b276:	f7fe ffc5 	bl	800a204 <tud_msc_is_writable_cb>
 800b27a:	4603      	mov	r3, r0
 800b27c:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 800b27e:	7efb      	ldrb	r3, [r7, #27]
 800b280:	f083 0301 	eor.w	r3, r3, #1
 800b284:	b2db      	uxtb	r3, r3
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00b      	beq.n	800b2a2 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 800b28a:	69fb      	ldr	r3, [r7, #28]
 800b28c:	7b58      	ldrb	r0, [r3, #13]
 800b28e:	2300      	movs	r3, #0
 800b290:	2227      	movs	r2, #39	@ 0x27
 800b292:	2107      	movs	r1, #7
 800b294:	f7fe ffc2 	bl	800a21c <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b298:	2101      	movs	r1, #1
 800b29a:	6878      	ldr	r0, [r7, #4]
 800b29c:	f7fe fe12 	bl	8009ec4 <fail_scsi_op>
    return;
 800b2a0:	e029      	b.n	800b2f6 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 800b2a2:	69fb      	ldr	r3, [r7, #28]
 800b2a4:	689a      	ldr	r2, [r3, #8]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2aa:	1ad3      	subs	r3, r2, r3
 800b2ac:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800b2b0:	613a      	str	r2, [r7, #16]
 800b2b2:	60fb      	str	r3, [r7, #12]
 800b2b4:	693a      	ldr	r2, [r7, #16]
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	4293      	cmp	r3, r2
 800b2ba:	bf28      	it	cs
 800b2bc:	4613      	movcs	r3, r2
 800b2be:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	7fd8      	ldrb	r0, [r3, #31]
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800b2ca:	8b3b      	ldrh	r3, [r7, #24]
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	9200      	str	r2, [sp, #0]
 800b2d0:	4a0a      	ldr	r2, [pc, #40]	@ (800b2fc <proc_write10_cmd+0x98>)
 800b2d2:	f002 ff45 	bl	800e160 <usbd_edpt_xfer>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	f083 0301 	eor.w	r3, r3, #1
 800b2dc:	b2db      	uxtb	r3, r3
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d009      	beq.n	800b2f6 <proc_write10_cmd+0x92>
 800b2e2:	4b07      	ldr	r3, [pc, #28]	@ (800b300 <proc_write10_cmd+0x9c>)
 800b2e4:	617b      	str	r3, [r7, #20]
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f003 0301 	and.w	r3, r3, #1
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d000      	beq.n	800b2f4 <proc_write10_cmd+0x90>
 800b2f2:	be00      	bkpt	0x0000
 800b2f4:	bf00      	nop
}
 800b2f6:	3720      	adds	r7, #32
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	bd80      	pop	{r7, pc}
 800b2fc:	20001984 	.word	0x20001984
 800b300:	e000edf0 	.word	0xe000edf0

0800b304 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 800b304:	b580      	push	{r7, lr}
 800b306:	b090      	sub	sp, #64	@ 0x40
 800b308:	af02      	add	r7, sp, #8
 800b30a:	6078      	str	r0, [r7, #4]
 800b30c:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	637b      	str	r3, [r7, #52]	@ 0x34
 800b312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b314:	623b      	str	r3, [r7, #32]
 800b316:	6a3b      	ldr	r3, [r7, #32]
 800b318:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 800b31a:	69fb      	ldr	r3, [r7, #28]
 800b31c:	330f      	adds	r3, #15
 800b31e:	3307      	adds	r3, #7
 800b320:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 800b322:	69bb      	ldr	r3, [r7, #24]
 800b324:	881b      	ldrh	r3, [r3, #0]
 800b326:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 800b328:	8afb      	ldrh	r3, [r7, #22]
 800b32a:	ba5b      	rev16	r3, r3
 800b32c:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 800b32e:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 800b330:	8abb      	ldrh	r3, [r7, #20]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d101      	bne.n	800b33a <proc_write10_host_data+0x36>
    return 0; // invalid block count
 800b336:	2300      	movs	r3, #0
 800b338:	e005      	b.n	800b346 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 800b33a:	6a3b      	ldr	r3, [r7, #32]
 800b33c:	689a      	ldr	r2, [r3, #8]
 800b33e:	8abb      	ldrh	r3, [r7, #20]
 800b340:	fbb2 f3f3 	udiv	r3, r2, r3
 800b344:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 800b346:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 800b348:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d035      	beq.n	800b3ba <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800b34e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b350:	330f      	adds	r3, #15
 800b352:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 800b354:	693b      	ldr	r3, [r7, #16]
 800b356:	3302      	adds	r3, #2
 800b358:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 800b360:	68bb      	ldr	r3, [r7, #8]
 800b362:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800b368:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800b36a:	fbb1 f3f3 	udiv	r3, r1, r3
 800b36e:	4413      	add	r3, r2
 800b370:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b376:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800b378:	fbb3 f1f2 	udiv	r1, r3, r2
 800b37c:	fb01 f202 	mul.w	r2, r1, r2
 800b380:	1a9b      	subs	r3, r3, r2
 800b382:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 800b38c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b38e:	7b58      	ldrb	r0, [r3, #13]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	9300      	str	r3, [sp, #0]
 800b394:	4b0a      	ldr	r3, [pc, #40]	@ (800b3c0 <proc_write10_host_data+0xbc>)
 800b396:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b398:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b39a:	f7f6 fa45 	bl	8001828 <tud_msc_write10_cb>
 800b39e:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 800b3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3a2:	f113 0f02 	cmn.w	r3, #2
 800b3a6:	d008      	beq.n	800b3ba <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	2200      	movs	r2, #0
 800b3ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 800b3b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b3b2:	6839      	ldr	r1, [r7, #0]
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 f805 	bl	800b3c4 <proc_write_io_data>
  }
}
 800b3ba:	3738      	adds	r7, #56	@ 0x38
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}
 800b3c0:	20001984 	.word	0x20001984

0800b3c4 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b08c      	sub	sp, #48	@ 0x30
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	60f8      	str	r0, [r7, #12]
 800b3cc:	60b9      	str	r1, [r7, #8]
 800b3ce:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	da14      	bge.n	800b400 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3dc:	d15f      	bne.n	800b49e <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	7b5b      	ldrb	r3, [r3, #13]
 800b3e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800b3e6:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	223a      	movs	r2, #58	@ 0x3a
 800b3ee:	2102      	movs	r1, #2
 800b3f0:	f7fe ff14 	bl	800a21c <tud_msc_set_sense>
}
 800b3f4:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800b3f6:	2101      	movs	r1, #1
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f7fe fd63 	bl	8009ec4 <fail_scsi_op>
        break;
 800b3fe:	e04f      	b.n	800b4a0 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	68ba      	ldr	r2, [r7, #8]
 800b404:	429a      	cmp	r2, r3
 800b406:	d935      	bls.n	800b474 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	68ba      	ldr	r2, [r7, #8]
 800b40c:	1ad3      	subs	r3, r2, r3
 800b40e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2b00      	cmp	r3, #0
 800b414:	dd07      	ble.n	800b426 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	4a23      	ldr	r2, [pc, #140]	@ (800b4a8 <proc_write_io_data+0xe4>)
 800b41a:	4413      	add	r3, r2
 800b41c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b41e:	4619      	mov	r1, r3
 800b420:	4821      	ldr	r0, [pc, #132]	@ (800b4a8 <proc_write_io_data+0xe4>)
 800b422:	f007 f857 	bl	80124d4 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	7fda      	ldrb	r2, [r3, #31]
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800b430:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 800b434:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800b438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b43a:	627b      	str	r3, [r7, #36]	@ 0x24
 800b43c:	2300      	movs	r3, #0
 800b43e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800b442:	2300      	movs	r3, #0
 800b444:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800b448:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b44c:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800b44e:	2307      	movs	r3, #7
 800b450:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 800b452:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b456:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 800b458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b45a:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 800b45c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b460:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 800b462:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800b466:	f107 0314 	add.w	r3, r7, #20
 800b46a:	4611      	mov	r1, r2
 800b46c:	4618      	mov	r0, r3
 800b46e:	f002 fa5d 	bl	800d92c <dcd_event_handler>
}
 800b472:	e015      	b.n	800b4a0 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b478:	68bb      	ldr	r3, [r7, #8]
 800b47a:	441a      	add	r2, r3
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b488:	429a      	cmp	r2, r3
 800b48a:	d304      	bcc.n	800b496 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2202      	movs	r2, #2
 800b490:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 800b494:	e004      	b.n	800b4a0 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 800b496:	68f8      	ldr	r0, [r7, #12]
 800b498:	f7ff fee4 	bl	800b264 <proc_write10_cmd>
}
 800b49c:	e000      	b.n	800b4a0 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 800b49e:	bf00      	nop
}
 800b4a0:	bf00      	nop
 800b4a2:	3730      	adds	r7, #48	@ 0x30
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}
 800b4a8:	20001984 	.word	0x20001984

0800b4ac <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 800b4ac:	b480      	push	{r7}
 800b4ae:	b083      	sub	sp, #12
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	6039      	str	r1, [r7, #0]
 800b4b6:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 800b4b8:	bf00      	nop
 800b4ba:	370c      	adds	r7, #12
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr

0800b4c4 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	60b9      	str	r1, [r7, #8]
 800b4ce:	607a      	str	r2, [r7, #4]
 800b4d0:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800b4d2:	7bfb      	ldrb	r3, [r7, #15]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d001      	beq.n	800b4dc <tud_vendor_n_write+0x18>
 800b4d8:	2300      	movs	r3, #0
 800b4da:	e011      	b.n	800b500 <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800b4dc:	7bfb      	ldrb	r3, [r7, #15]
 800b4de:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b4e2:	fb02 f303 	mul.w	r3, r2, r3
 800b4e6:	4a08      	ldr	r2, [pc, #32]	@ (800b508 <tud_vendor_n_write+0x44>)
 800b4e8:	4413      	add	r3, r2
 800b4ea:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	7818      	ldrb	r0, [r3, #0]
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	1d19      	adds	r1, r3, #4
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	f005 fe75 	bl	80111e8 <tu_edpt_stream_write>
 800b4fe:	4603      	mov	r3, r0
}
 800b500:	4618      	mov	r0, r3
 800b502:	3718      	adds	r7, #24
 800b504:	46bd      	mov	sp, r7
 800b506:	bd80      	pop	{r7, pc}
 800b508:	20009984 	.word	0x20009984

0800b50c <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b084      	sub	sp, #16
 800b510:	af00      	add	r7, sp, #0
 800b512:	4603      	mov	r3, r0
 800b514:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800b516:	79fb      	ldrb	r3, [r7, #7]
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d001      	beq.n	800b520 <tud_vendor_n_write_flush+0x14>
 800b51c:	2300      	movs	r3, #0
 800b51e:	e010      	b.n	800b542 <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800b520:	79fb      	ldrb	r3, [r7, #7]
 800b522:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b526:	fb02 f303 	mul.w	r3, r2, r3
 800b52a:	4a08      	ldr	r2, [pc, #32]	@ (800b54c <tud_vendor_n_write_flush+0x40>)
 800b52c:	4413      	add	r3, r2
 800b52e:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	781a      	ldrb	r2, [r3, #0]
 800b534:	68fb      	ldr	r3, [r7, #12]
 800b536:	3304      	adds	r3, #4
 800b538:	4619      	mov	r1, r3
 800b53a:	4610      	mov	r0, r2
 800b53c:	f005 fd84 	bl	8011048 <tu_edpt_stream_write_xfer>
 800b540:	4603      	mov	r3, r0
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}
 800b54a:	bf00      	nop
 800b54c:	20009984 	.word	0x20009984

0800b550 <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800b550:	b580      	push	{r7, lr}
 800b552:	b084      	sub	sp, #16
 800b554:	af00      	add	r7, sp, #0
 800b556:	4603      	mov	r3, r0
 800b558:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 800b55a:	79fb      	ldrb	r3, [r7, #7]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d001      	beq.n	800b564 <tud_vendor_n_write_available+0x14>
 800b560:	2300      	movs	r3, #0
 800b562:	e010      	b.n	800b586 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800b564:	79fb      	ldrb	r3, [r7, #7]
 800b566:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b56a:	fb02 f303 	mul.w	r3, r2, r3
 800b56e:	4a08      	ldr	r2, [pc, #32]	@ (800b590 <tud_vendor_n_write_available+0x40>)
 800b570:	4413      	add	r3, r2
 800b572:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	781a      	ldrb	r2, [r3, #0]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	3304      	adds	r3, #4
 800b57c:	4619      	mov	r1, r3
 800b57e:	4610      	mov	r0, r2
 800b580:	f005 ff2a 	bl	80113d8 <tu_edpt_stream_write_available>
 800b584:	4603      	mov	r3, r0
}
 800b586:	4618      	mov	r0, r3
 800b588:	3710      	adds	r7, #16
 800b58a:	46bd      	mov	sp, r7
 800b58c:	bd80      	pop	{r7, pc}
 800b58e:	bf00      	nop
 800b590:	20009984 	.word	0x20009984

0800b594 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 800b594:	b580      	push	{r7, lr}
 800b596:	b08a      	sub	sp, #40	@ 0x28
 800b598:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 800b59a:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b59e:	2100      	movs	r1, #0
 800b5a0:	4822      	ldr	r0, [pc, #136]	@ (800b62c <vendord_init+0x98>)
 800b5a2:	f006 ffb1 	bl	8012508 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	75fb      	strb	r3, [r7, #23]
 800b5aa:	e036      	b.n	800b61a <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b5ac:	7dfb      	ldrb	r3, [r7, #23]
 800b5ae:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b5b2:	fb02 f303 	mul.w	r3, r2, r3
 800b5b6:	4a1d      	ldr	r2, [pc, #116]	@ (800b62c <vendord_init+0x98>)
 800b5b8:	4413      	add	r3, r2
 800b5ba:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
 800b5bc:	7dfb      	ldrb	r3, [r7, #23]
 800b5be:	019b      	lsls	r3, r3, #6
 800b5c0:	4a1b      	ldr	r2, [pc, #108]	@ (800b630 <vendord_init+0x9c>)
 800b5c2:	4413      	add	r3, r2
 800b5c4:	60fb      	str	r3, [r7, #12]
    #else
    uint8_t *epout_buf = NULL;
    #endif

    uint8_t *epin_buf = NULL;
 800b5c6:	2300      	movs	r3, #0
 800b5c8:	60bb      	str	r3, [r7, #8]
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
  #else
    uint8_t *rx_ff_buf = NULL;
 800b5ca:	2300      	movs	r3, #0
 800b5cc:	607b      	str	r3, [r7, #4]
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	f103 0018 	add.w	r0, r3, #24
 800b5d4:	2340      	movs	r3, #64	@ 0x40
 800b5d6:	9303      	str	r3, [sp, #12]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	9302      	str	r3, [sp, #8]
 800b5dc:	2300      	movs	r3, #0
 800b5de:	9301      	str	r3, [sp, #4]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	2200      	movs	r2, #0
 800b5e8:	2100      	movs	r1, #0
 800b5ea:	f005 fc60 	bl	8010eae <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800b5ee:	693b      	ldr	r3, [r7, #16]
 800b5f0:	332c      	adds	r3, #44	@ 0x2c
 800b5f2:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 800b5f4:	693b      	ldr	r3, [r7, #16]
 800b5f6:	1d18      	adds	r0, r3, #4
 800b5f8:	2340      	movs	r3, #64	@ 0x40
 800b5fa:	9303      	str	r3, [sp, #12]
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	9302      	str	r3, [sp, #8]
 800b600:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b604:	9301      	str	r3, [sp, #4]
 800b606:	683b      	ldr	r3, [r7, #0]
 800b608:	9300      	str	r3, [sp, #0]
 800b60a:	2300      	movs	r3, #0
 800b60c:	2201      	movs	r2, #1
 800b60e:	2100      	movs	r1, #0
 800b610:	f005 fc4d 	bl	8010eae <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b614:	7dfb      	ldrb	r3, [r7, #23]
 800b616:	3301      	adds	r3, #1
 800b618:	75fb      	strb	r3, [r7, #23]
 800b61a:	7dfb      	ldrb	r3, [r7, #23]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d0c5      	beq.n	800b5ac <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800b620:	bf00      	nop
 800b622:	bf00      	nop
 800b624:	3718      	adds	r7, #24
 800b626:	46bd      	mov	sp, r7
 800b628:	bd80      	pop	{r7, pc}
 800b62a:	bf00      	nop
 800b62c:	20009984 	.word	0x20009984
 800b630:	20009bb0 	.word	0x20009bb0

0800b634 <vendord_deinit>:

bool vendord_deinit(void) {
 800b634:	b580      	push	{r7, lr}
 800b636:	b082      	sub	sp, #8
 800b638:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b63a:	2300      	movs	r3, #0
 800b63c:	71fb      	strb	r3, [r7, #7]
 800b63e:	e014      	b.n	800b66a <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b640:	79fb      	ldrb	r3, [r7, #7]
 800b642:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b646:	fb02 f303 	mul.w	r3, r2, r3
 800b64a:	4a0c      	ldr	r2, [pc, #48]	@ (800b67c <vendord_deinit+0x48>)
 800b64c:	4413      	add	r3, r2
 800b64e:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	3318      	adds	r3, #24
 800b654:	4618      	mov	r0, r3
 800b656:	f005 fc52 	bl	8010efe <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 800b65a:	683b      	ldr	r3, [r7, #0]
 800b65c:	3304      	adds	r3, #4
 800b65e:	4618      	mov	r0, r3
 800b660:	f005 fc4d 	bl	8010efe <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b664:	79fb      	ldrb	r3, [r7, #7]
 800b666:	3301      	adds	r3, #1
 800b668:	71fb      	strb	r3, [r7, #7]
 800b66a:	79fb      	ldrb	r3, [r7, #7]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d0e7      	beq.n	800b640 <vendord_deinit+0xc>
  }
  return true;
 800b670:	2301      	movs	r3, #1
}
 800b672:	4618      	mov	r0, r3
 800b674:	3708      	adds	r7, #8
 800b676:	46bd      	mov	sp, r7
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	20009984 	.word	0x20009984

0800b680 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 800b680:	b580      	push	{r7, lr}
 800b682:	b088      	sub	sp, #32
 800b684:	af00      	add	r7, sp, #0
 800b686:	4603      	mov	r3, r0
 800b688:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b68a:	2300      	movs	r3, #0
 800b68c:	77fb      	strb	r3, [r7, #31]
 800b68e:	e02d      	b.n	800b6ec <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 800b690:	7ffb      	ldrb	r3, [r7, #31]
 800b692:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b696:	fb02 f303 	mul.w	r3, r2, r3
 800b69a:	4a18      	ldr	r2, [pc, #96]	@ (800b6fc <vendord_reset+0x7c>)
 800b69c:	4413      	add	r3, r2
 800b69e:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 800b6a0:	2202      	movs	r2, #2
 800b6a2:	2100      	movs	r1, #0
 800b6a4:	69b8      	ldr	r0, [r7, #24]
 800b6a6:	f006 ff2f 	bl	8012508 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 800b6aa:	69bb      	ldr	r3, [r7, #24]
 800b6ac:	3318      	adds	r3, #24
 800b6ae:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	3308      	adds	r3, #8
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	f000 fa18 	bl	800baea <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 800b6ba:	69bb      	ldr	r3, [r7, #24]
 800b6bc:	3318      	adds	r3, #24
 800b6be:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	705a      	strb	r2, [r3, #1]
}
 800b6c6:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 800b6c8:	69bb      	ldr	r3, [r7, #24]
 800b6ca:	3304      	adds	r3, #4
 800b6cc:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 800b6ce:	693b      	ldr	r3, [r7, #16]
 800b6d0:	3308      	adds	r3, #8
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f000 fa09 	bl	800baea <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 800b6d8:	69bb      	ldr	r3, [r7, #24]
 800b6da:	3304      	adds	r3, #4
 800b6dc:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	705a      	strb	r2, [r3, #1]
}
 800b6e4:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800b6e6:	7ffb      	ldrb	r3, [r7, #31]
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	77fb      	strb	r3, [r7, #31]
 800b6ec:	7ffb      	ldrb	r3, [r7, #31]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d0ce      	beq.n	800b690 <vendord_reset+0x10>
  }
}
 800b6f2:	bf00      	nop
 800b6f4:	bf00      	nop
 800b6f6:	3720      	adds	r7, #32
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20009984 	.word	0x20009984

0800b700 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 800b700:	b480      	push	{r7}
 800b702:	b085      	sub	sp, #20
 800b704:	af00      	add	r7, sp, #0
 800b706:	4603      	mov	r3, r0
 800b708:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800b70a:	2300      	movs	r3, #0
 800b70c:	73fb      	strb	r3, [r7, #15]
 800b70e:	e023      	b.n	800b758 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b710:	7bfb      	ldrb	r3, [r7, #15]
 800b712:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b716:	fb02 f303 	mul.w	r3, r2, r3
 800b71a:	4a14      	ldr	r2, [pc, #80]	@ (800b76c <find_vendor_itf+0x6c>)
 800b71c:	4413      	add	r3, r2
 800b71e:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 800b720:	79fb      	ldrb	r3, [r7, #7]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d109      	bne.n	800b73a <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800b726:	68bb      	ldr	r3, [r7, #8]
 800b728:	7e5b      	ldrb	r3, [r3, #25]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d111      	bne.n	800b752 <find_vendor_itf+0x52>
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	795b      	ldrb	r3, [r3, #5]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d10d      	bne.n	800b752 <find_vendor_itf+0x52>
        return idx;
 800b736:	7bfb      	ldrb	r3, [r7, #15]
 800b738:	e012      	b.n	800b760 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	7e5b      	ldrb	r3, [r3, #25]
 800b73e:	79fa      	ldrb	r2, [r7, #7]
 800b740:	429a      	cmp	r2, r3
 800b742:	d004      	beq.n	800b74e <find_vendor_itf+0x4e>
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	795b      	ldrb	r3, [r3, #5]
 800b748:	79fa      	ldrb	r2, [r7, #7]
 800b74a:	429a      	cmp	r2, r3
 800b74c:	d101      	bne.n	800b752 <find_vendor_itf+0x52>
      return idx;
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
 800b750:	e006      	b.n	800b760 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800b752:	7bfb      	ldrb	r3, [r7, #15]
 800b754:	3301      	adds	r3, #1
 800b756:	73fb      	strb	r3, [r7, #15]
 800b758:	7bfb      	ldrb	r3, [r7, #15]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d0d8      	beq.n	800b710 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 800b75e:	23ff      	movs	r3, #255	@ 0xff
}
 800b760:	4618      	mov	r0, r3
 800b762:	3714      	adds	r7, #20
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr
 800b76c:	20009984 	.word	0x20009984

0800b770 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 800b770:	b580      	push	{r7, lr}
 800b772:	b09e      	sub	sp, #120	@ 0x78
 800b774:	af00      	add	r7, sp, #0
 800b776:	4603      	mov	r3, r0
 800b778:	6039      	str	r1, [r7, #0]
 800b77a:	71fb      	strb	r3, [r7, #7]
 800b77c:	4613      	mov	r3, r2
 800b77e:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	795b      	ldrb	r3, [r3, #5]
 800b784:	2bff      	cmp	r3, #255	@ 0xff
 800b786:	d001      	beq.n	800b78c <vendord_open+0x1c>
 800b788:	2300      	movs	r3, #0
 800b78a:	e0f4      	b.n	800b976 <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 800b78c:	88bb      	ldrh	r3, [r7, #4]
 800b78e:	683a      	ldr	r2, [r7, #0]
 800b790:	4413      	add	r3, r2
 800b792:	673b      	str	r3, [r7, #112]	@ 0x70
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b798:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b79a:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b79c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b79e:	781b      	ldrb	r3, [r3, #0]
 800b7a0:	461a      	mov	r2, r3
 800b7a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b7a4:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 800b7a6:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 800b7a8:	2000      	movs	r0, #0
 800b7aa:	f7ff ffa9 	bl	800b700 <find_vendor_itf>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 800b7b4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d00a      	beq.n	800b7d2 <vendord_open+0x62>
 800b7bc:	4b70      	ldr	r3, [pc, #448]	@ (800b980 <vendord_open+0x210>)
 800b7be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f003 0301 	and.w	r3, r3, #1
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d000      	beq.n	800b7ce <vendord_open+0x5e>
 800b7cc:	be00      	bkpt	0x0000
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	e0d1      	b.n	800b976 <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b7d2:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b7d6:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b7da:	fb02 f303 	mul.w	r3, r2, r3
 800b7de:	4a69      	ldr	r2, [pc, #420]	@ (800b984 <vendord_open+0x214>)
 800b7e0:	4413      	add	r3, r2
 800b7e2:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 800b7e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7e6:	79fa      	ldrb	r2, [r7, #7]
 800b7e8:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	789a      	ldrb	r2, [r3, #2]
 800b7ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b7f0:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800b7f2:	e0a0      	b.n	800b936 <vendord_open+0x1c6>
 800b7f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b7f6:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800b7f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b7fa:	3301      	adds	r3, #1
 800b7fc:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 800b7fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800b802:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b806:	2b04      	cmp	r3, #4
 800b808:	f000 80b1 	beq.w	800b96e <vendord_open+0x1fe>
 800b80c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b810:	2b0b      	cmp	r3, #11
 800b812:	f000 80ac 	beq.w	800b96e <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800b816:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b81a:	2b05      	cmp	r3, #5
 800b81c:	f040 8081 	bne.w	800b922 <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 800b820:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b822:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800b824:	79fb      	ldrb	r3, [r7, #7]
 800b826:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b828:	4618      	mov	r0, r3
 800b82a:	f002 fc03 	bl	800e034 <usbd_edpt_open>
 800b82e:	4603      	mov	r3, r0
 800b830:	f083 0301 	eor.w	r3, r3, #1
 800b834:	b2db      	uxtb	r3, r3
 800b836:	2b00      	cmp	r3, #0
 800b838:	d00a      	beq.n	800b850 <vendord_open+0xe0>
 800b83a:	4b51      	ldr	r3, [pc, #324]	@ (800b980 <vendord_open+0x210>)
 800b83c:	653b      	str	r3, [r7, #80]	@ 0x50
 800b83e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f003 0301 	and.w	r3, r3, #1
 800b846:	2b00      	cmp	r3, #0
 800b848:	d000      	beq.n	800b84c <vendord_open+0xdc>
 800b84a:	be00      	bkpt	0x0000
 800b84c:	2300      	movs	r3, #0
 800b84e:	e092      	b.n	800b976 <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 800b850:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b852:	789b      	ldrb	r3, [r3, #2]
 800b854:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b858:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800b85c:	09db      	lsrs	r3, r3, #7
 800b85e:	b2db      	uxtb	r3, r3
 800b860:	2b01      	cmp	r3, #1
 800b862:	d128      	bne.n	800b8b6 <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800b864:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b866:	3304      	adds	r3, #4
 800b868:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 800b86a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b86c:	785b      	ldrb	r3, [r3, #1]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d157      	bne.n	800b922 <vendord_open+0x1b2>
 800b872:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b874:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b876:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b878:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 800b87a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b87c:	789a      	ldrb	r2, [r3, #2]
 800b87e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b880:	705a      	strb	r2, [r3, #1]
 800b882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b884:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800b886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b888:	889b      	ldrh	r3, [r3, #4]
 800b88a:	b29b      	uxth	r3, r3
 800b88c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b890:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800b892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b896:	bf0c      	ite	eq
 800b898:	2301      	moveq	r3, #1
 800b89a:	2300      	movne	r3, #0
 800b89c:	b2d9      	uxtb	r1, r3
 800b89e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b8a0:	7813      	ldrb	r3, [r2, #0]
 800b8a2:	f361 0341 	bfi	r3, r1, #1, #1
 800b8a6:	7013      	strb	r3, [r2, #0]
}
 800b8a8:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 800b8aa:	79fb      	ldrb	r3, [r7, #7]
 800b8ac:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	f005 fbca 	bl	8011048 <tu_edpt_stream_write_xfer>
 800b8b4:	e035      	b.n	800b922 <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 800b8b6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b8b8:	3318      	adds	r3, #24
 800b8ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 800b8bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8be:	785b      	ldrb	r3, [r3, #1]
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d12e      	bne.n	800b922 <vendord_open+0x1b2>
 800b8c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 800b8cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8ce:	789a      	ldrb	r2, [r3, #2]
 800b8d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b8d2:	705a      	strb	r2, [r3, #1]
 800b8d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b8d6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8da:	889b      	ldrh	r3, [r3, #4]
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b8e2:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 800b8e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b8e8:	bf0c      	ite	eq
 800b8ea:	2301      	moveq	r3, #1
 800b8ec:	2300      	movne	r3, #0
 800b8ee:	b2d9      	uxtb	r1, r3
 800b8f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b8f2:	7813      	ldrb	r3, [r2, #0]
 800b8f4:	f361 0341 	bfi	r3, r1, #1, #1
 800b8f8:	7013      	strb	r3, [r2, #0]
}
 800b8fa:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 800b8fc:	79fb      	ldrb	r3, [r7, #7]
 800b8fe:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800b900:	4618      	mov	r0, r3
 800b902:	f005 fdc9 	bl	8011498 <tu_edpt_stream_read_xfer>
 800b906:	4603      	mov	r3, r0
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d10a      	bne.n	800b922 <vendord_open+0x1b2>
 800b90c:	4b1c      	ldr	r3, [pc, #112]	@ (800b980 <vendord_open+0x210>)
 800b90e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b910:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f003 0301 	and.w	r3, r3, #1
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d000      	beq.n	800b91e <vendord_open+0x1ae>
 800b91c:	be00      	bkpt	0x0000
 800b91e:	2300      	movs	r3, #0
 800b920:	e029      	b.n	800b976 <vendord_open+0x206>
 800b922:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b924:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b92a:	69fb      	ldr	r3, [r7, #28]
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	461a      	mov	r2, r3
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800b934:	677b      	str	r3, [r7, #116]	@ 0x74
 800b936:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b938:	61bb      	str	r3, [r7, #24]
 800b93a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b93c:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 800b93e:	69ba      	ldr	r2, [r7, #24]
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	429a      	cmp	r2, r3
 800b944:	d301      	bcc.n	800b94a <vendord_open+0x1da>
    return false;
 800b946:	2300      	movs	r3, #0
 800b948:	e00e      	b.n	800b968 <vendord_open+0x1f8>
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	461a      	mov	r2, r3
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 800b95c:	697a      	ldr	r2, [r7, #20]
 800b95e:	429a      	cmp	r2, r3
 800b960:	bf2c      	ite	cs
 800b962:	2301      	movcs	r3, #1
 800b964:	2300      	movcc	r3, #0
 800b966:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f47f af43 	bne.w	800b7f4 <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 800b96e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	1ad3      	subs	r3, r2, r3
 800b974:	b29b      	uxth	r3, r3
}
 800b976:	4618      	mov	r0, r3
 800b978:	3778      	adds	r7, #120	@ 0x78
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}
 800b97e:	bf00      	nop
 800b980:	e000edf0 	.word	0xe000edf0
 800b984:	20009984 	.word	0x20009984

0800b988 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800b988:	b580      	push	{r7, lr}
 800b98a:	b08a      	sub	sp, #40	@ 0x28
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	603b      	str	r3, [r7, #0]
 800b990:	4603      	mov	r3, r0
 800b992:	71fb      	strb	r3, [r7, #7]
 800b994:	460b      	mov	r3, r1
 800b996:	71bb      	strb	r3, [r7, #6]
 800b998:	4613      	mov	r3, r2
 800b99a:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 800b99c:	79bb      	ldrb	r3, [r7, #6]
 800b99e:	4618      	mov	r0, r3
 800b9a0:	f7ff feae 	bl	800b700 <find_vendor_itf>
 800b9a4:	4603      	mov	r3, r0
 800b9a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 800b9aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d001      	beq.n	800b9b6 <vendord_xfer_cb+0x2e>
 800b9b2:	2300      	movs	r3, #0
 800b9b4:	e060      	b.n	800ba78 <vendord_xfer_cb+0xf0>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 800b9b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9ba:	f44f 720b 	mov.w	r2, #556	@ 0x22c
 800b9be:	fb02 f303 	mul.w	r3, r2, r3
 800b9c2:	4a2f      	ldr	r2, [pc, #188]	@ (800ba80 <vendord_xfer_cb+0xf8>)
 800b9c4:	4413      	add	r3, r2
 800b9c6:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 800b9c8:	6a3b      	ldr	r3, [r7, #32]
 800b9ca:	7e5b      	ldrb	r3, [r3, #25]
 800b9cc:	79ba      	ldrb	r2, [r7, #6]
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d132      	bne.n	800ba38 <vendord_xfer_cb+0xb0>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 800b9d2:	6a3b      	ldr	r3, [r7, #32]
 800b9d4:	3318      	adds	r3, #24
 800b9d6:	61fb      	str	r3, [r7, #28]
 800b9d8:	683b      	ldr	r3, [r7, #0]
 800b9da:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 800b9dc:	69fb      	ldr	r3, [r7, #28]
 800b9de:	3308      	adds	r3, #8
 800b9e0:	617b      	str	r3, [r7, #20]
  return f->depth;
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	889b      	ldrh	r3, [r3, #4]
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d014      	beq.n	800ba14 <vendord_xfer_cb+0x8c>
 800b9ea:	69fb      	ldr	r3, [r7, #28]
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d010      	beq.n	800ba14 <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800b9f2:	69fb      	ldr	r3, [r7, #28]
 800b9f4:	f103 0208 	add.w	r2, r3, #8
 800b9f8:	69fb      	ldr	r3, [r7, #28]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	69b9      	ldr	r1, [r7, #24]
 800b9fe:	b289      	uxth	r1, r1
 800ba00:	613a      	str	r2, [r7, #16]
 800ba02:	60fb      	str	r3, [r7, #12]
 800ba04:	460b      	mov	r3, r1
 800ba06:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800ba08:	897a      	ldrh	r2, [r7, #10]
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	68f9      	ldr	r1, [r7, #12]
 800ba0e:	6938      	ldr	r0, [r7, #16]
 800ba10:	f000 fbb8 	bl	800c184 <tu_fifo_write_n_access_mode>
}
 800ba14:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
 800ba16:	6a3b      	ldr	r3, [r7, #32]
 800ba18:	69d9      	ldr	r1, [r3, #28]
 800ba1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba1e:	683a      	ldr	r2, [r7, #0]
 800ba20:	4618      	mov	r0, r3
 800ba22:	f7f6 fd55 	bl	80024d0 <tud_vendor_rx_cb>
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800ba26:	6a3b      	ldr	r3, [r7, #32]
 800ba28:	f103 0218 	add.w	r2, r3, #24
 800ba2c:	79fb      	ldrb	r3, [r7, #7]
 800ba2e:	4611      	mov	r1, r2
 800ba30:	4618      	mov	r0, r3
 800ba32:	f005 fd31 	bl	8011498 <tu_edpt_stream_read_xfer>
 800ba36:	e01e      	b.n	800ba76 <vendord_xfer_cb+0xee>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800ba38:	6a3b      	ldr	r3, [r7, #32]
 800ba3a:	795b      	ldrb	r3, [r3, #5]
 800ba3c:	79ba      	ldrb	r2, [r7, #6]
 800ba3e:	429a      	cmp	r2, r3
 800ba40:	d119      	bne.n	800ba76 <vendord_xfer_cb+0xee>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	b29b      	uxth	r3, r3
 800ba46:	461a      	mov	r2, r3
 800ba48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ba4c:	4611      	mov	r1, r2
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f7ff fd2c 	bl	800b4ac <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800ba54:	6a3b      	ldr	r3, [r7, #32]
 800ba56:	1d1a      	adds	r2, r3, #4
 800ba58:	79fb      	ldrb	r3, [r7, #7]
 800ba5a:	4611      	mov	r1, r2
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f005 faf3 	bl	8011048 <tu_edpt_stream_write_xfer>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d106      	bne.n	800ba76 <vendord_xfer_cb+0xee>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800ba68:	6a3b      	ldr	r3, [r7, #32]
 800ba6a:	1d19      	adds	r1, r3, #4
 800ba6c:	79fb      	ldrb	r3, [r7, #7]
 800ba6e:	683a      	ldr	r2, [r7, #0]
 800ba70:	4618      	mov	r0, r3
 800ba72:	f005 fa4f 	bl	8010f14 <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800ba76:	2301      	movs	r3, #1
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3728      	adds	r7, #40	@ 0x28
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}
 800ba80:	20009984 	.word	0x20009984

0800ba84 <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800ba84:	b480      	push	{r7}
 800ba86:	b085      	sub	sp, #20
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	60f8      	str	r0, [r7, #12]
 800ba8c:	60b9      	str	r1, [r7, #8]
 800ba8e:	4611      	mov	r1, r2
 800ba90:	461a      	mov	r2, r3
 800ba92:	460b      	mov	r3, r1
 800ba94:	80fb      	strh	r3, [r7, #6]
 800ba96:	4613      	mov	r3, r2
 800ba98:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 800ba9a:	88fb      	ldrh	r3, [r7, #6]
 800ba9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800baa0:	d901      	bls.n	800baa6 <tu_fifo_config+0x22>
    return false;
 800baa2:	2300      	movs	r3, #0
 800baa4:	e01b      	b.n	800bade <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	68ba      	ldr	r2, [r7, #8]
 800baaa:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	88fa      	ldrh	r2, [r7, #6]
 800bab0:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 800bab2:	88bb      	ldrh	r3, [r7, #4]
 800bab4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bab8:	b299      	uxth	r1, r3
 800baba:	68fa      	ldr	r2, [r7, #12]
 800babc:	88d3      	ldrh	r3, [r2, #6]
 800babe:	f361 030e 	bfi	r3, r1, #0, #15
 800bac2:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 800bac4:	68fa      	ldr	r2, [r7, #12]
 800bac6:	79d3      	ldrb	r3, [r2, #7]
 800bac8:	7e39      	ldrb	r1, [r7, #24]
 800baca:	f361 13c7 	bfi	r3, r1, #7, #1
 800bace:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	2200      	movs	r2, #0
 800bad4:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	2200      	movs	r2, #0
 800bada:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800badc:	2301      	movs	r3, #1
}
 800bade:	4618      	mov	r0, r3
 800bae0:	3714      	adds	r7, #20
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr

0800baea <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 800baea:	b480      	push	{r7}
 800baec:	b083      	sub	sp, #12
 800baee:	af00      	add	r7, sp, #0
 800baf0:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2200      	movs	r2, #0
 800baf6:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	2200      	movs	r2, #0
 800bafc:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 800bafe:	2301      	movs	r3, #1
}
 800bb00:	4618      	mov	r0, r3
 800bb02:	370c      	adds	r7, #12
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 800bb0c:	b480      	push	{r7}
 800bb0e:	b083      	sub	sp, #12
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
 800bb14:	460b      	mov	r3, r1
 800bb16:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	79db      	ldrb	r3, [r3, #7]
 800bb1c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bb20:	b2db      	uxtb	r3, r3
 800bb22:	78fa      	ldrb	r2, [r7, #3]
 800bb24:	429a      	cmp	r2, r3
 800bb26:	d101      	bne.n	800bb2c <tu_fifo_set_overwritable+0x20>
    return true;
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e006      	b.n	800bb3a <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	79d3      	ldrb	r3, [r2, #7]
 800bb30:	78f9      	ldrb	r1, [r7, #3]
 800bb32:	f361 13c7 	bfi	r3, r1, #7, #1
 800bb36:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 800bb38:	2301      	movs	r3, #1
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	370c      	adds	r7, #12
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb44:	4770      	bx	lr

0800bb46 <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b08a      	sub	sp, #40	@ 0x28
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	60f8      	str	r0, [r7, #12]
 800bb4e:	60b9      	str	r1, [r7, #8]
 800bb50:	4613      	mov	r3, r2
 800bb52:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800bb54:	88fb      	ldrh	r3, [r7, #6]
 800bb56:	089b      	lsrs	r3, r3, #2
 800bb58:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 800bb5a:	e00d      	b.n	800bb78 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	623b      	str	r3, [r7, #32]
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	61fb      	str	r3, [r7, #28]
 800bb66:	6a3b      	ldr	r3, [r7, #32]
 800bb68:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 800bb6a:	69fb      	ldr	r3, [r7, #28]
 800bb6c:	69ba      	ldr	r2, [r7, #24]
 800bb6e:	601a      	str	r2, [r3, #0]
}
 800bb70:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	3304      	adds	r3, #4
 800bb76:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 800bb78:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800bb7a:	1e5a      	subs	r2, r3, #1
 800bb7c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d1ec      	bne.n	800bb5c <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800bb82:	88fb      	ldrh	r3, [r7, #6]
 800bb84:	b2db      	uxtb	r3, r3
 800bb86:	f003 0303 	and.w	r3, r3, #3
 800bb8a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 800bb8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d00a      	beq.n	800bbac <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 800bb96:	68bb      	ldr	r3, [r7, #8]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800bb9c:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800bba0:	f107 0314 	add.w	r3, r7, #20
 800bba4:	4619      	mov	r1, r3
 800bba6:	68f8      	ldr	r0, [r7, #12]
 800bba8:	f006 fd2d 	bl	8012606 <memcpy>
  }
}
 800bbac:	bf00      	nop
 800bbae:	3728      	adds	r7, #40	@ 0x28
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	bd80      	pop	{r7, pc}

0800bbb4 <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b088      	sub	sp, #32
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	60f8      	str	r0, [r7, #12]
 800bbbc:	60b9      	str	r1, [r7, #8]
 800bbbe:	4613      	mov	r3, r2
 800bbc0:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 800bbc2:	88fb      	ldrh	r3, [r7, #6]
 800bbc4:	089b      	lsrs	r3, r3, #2
 800bbc6:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 800bbc8:	e008      	b.n	800bbdc <ff_pull_fixed_addr_rw32+0x28>
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 800bbce:	69bb      	ldr	r3, [r7, #24]
 800bbd0:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	3304      	adds	r3, #4
 800bbda:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800bbdc:	8bfb      	ldrh	r3, [r7, #30]
 800bbde:	1e5a      	subs	r2, r3, #1
 800bbe0:	83fa      	strh	r2, [r7, #30]
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1f1      	bne.n	800bbca <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 800bbe6:	88fb      	ldrh	r3, [r7, #6]
 800bbe8:	b2db      	uxtb	r3, r3
 800bbea:	f003 0303 	and.w	r3, r3, #3
 800bbee:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 800bbf0:	7f7b      	ldrb	r3, [r7, #29]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d00b      	beq.n	800bc0e <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800bbfa:	7f7a      	ldrb	r2, [r7, #29]
 800bbfc:	f107 0314 	add.w	r3, r7, #20
 800bc00:	68b9      	ldr	r1, [r7, #8]
 800bc02:	4618      	mov	r0, r3
 800bc04:	f006 fcff 	bl	8012606 <memcpy>
    *reg_tx = tmp32;
 800bc08:	697a      	ldr	r2, [r7, #20]
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	601a      	str	r2, [r3, #0]
  }
}
 800bc0e:	bf00      	nop
 800bc10:	3720      	adds	r7, #32
 800bc12:	46bd      	mov	sp, r7
 800bc14:	bd80      	pop	{r7, pc}

0800bc16 <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800bc16:	b580      	push	{r7, lr}
 800bc18:	b092      	sub	sp, #72	@ 0x48
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	60f8      	str	r0, [r7, #12]
 800bc1e:	60b9      	str	r1, [r7, #8]
 800bc20:	4611      	mov	r1, r2
 800bc22:	461a      	mov	r2, r3
 800bc24:	460b      	mov	r3, r1
 800bc26:	80fb      	strh	r3, [r7, #6]
 800bc28:	4613      	mov	r3, r2
 800bc2a:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	889a      	ldrh	r2, [r3, #4]
 800bc30:	88bb      	ldrh	r3, [r7, #4]
 800bc32:	1ad3      	subs	r3, r2, r3
 800bc34:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800bc36:	88fa      	ldrh	r2, [r7, #6]
 800bc38:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bc3a:	1ad3      	subs	r3, r2, r3
 800bc3c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	88db      	ldrh	r3, [r3, #6]
 800bc42:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bc46:	b29b      	uxth	r3, r3
 800bc48:	461a      	mov	r2, r3
 800bc4a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bc4c:	fb13 f302 	smulbb	r3, r3, r2
 800bc50:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	88db      	ldrh	r3, [r3, #6]
 800bc56:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bc5a:	b29b      	uxth	r3, r3
 800bc5c:	461a      	mov	r2, r3
 800bc5e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bc60:	fb13 f302 	smulbb	r3, r3, r2
 800bc64:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	88ba      	ldrh	r2, [r7, #4]
 800bc6e:	68f9      	ldr	r1, [r7, #12]
 800bc70:	88c9      	ldrh	r1, [r1, #6]
 800bc72:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800bc76:	b289      	uxth	r1, r1
 800bc78:	fb01 f202 	mul.w	r2, r1, r2
 800bc7c:	4413      	add	r3, r2
 800bc7e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800bc80:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d002      	beq.n	800bc8e <ff_push_n+0x78>
 800bc88:	2b01      	cmp	r3, #1
 800bc8a:	d023      	beq.n	800bcd4 <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800bc8c:	e0ba      	b.n	800be04 <ff_push_n+0x1ee>
      if (n <= lin_count) {
 800bc8e:	88fa      	ldrh	r2, [r7, #6]
 800bc90:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bc92:	429a      	cmp	r2, r3
 800bc94:	d80d      	bhi.n	800bcb2 <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 800bc96:	88fb      	ldrh	r3, [r7, #6]
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	88d2      	ldrh	r2, [r2, #6]
 800bc9c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bca0:	b292      	uxth	r2, r2
 800bca2:	fb02 f303 	mul.w	r3, r2, r3
 800bca6:	461a      	mov	r2, r3
 800bca8:	68b9      	ldr	r1, [r7, #8]
 800bcaa:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bcac:	f006 fcab 	bl	8012606 <memcpy>
      break;
 800bcb0:	e0a8      	b.n	800be04 <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 800bcb2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	68b9      	ldr	r1, [r7, #8]
 800bcb8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bcba:	f006 fca4 	bl	8012606 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	6818      	ldr	r0, [r3, #0]
 800bcc2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bcc4:	68ba      	ldr	r2, [r7, #8]
 800bcc6:	4413      	add	r3, r2
 800bcc8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bccc:	4619      	mov	r1, r3
 800bcce:	f006 fc9a 	bl	8012606 <memcpy>
      break;
 800bcd2:	e097      	b.n	800be04 <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800bcd8:	88fa      	ldrh	r2, [r7, #6]
 800bcda:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d80f      	bhi.n	800bd00 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	88db      	ldrh	r3, [r3, #6]
 800bce4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	461a      	mov	r2, r3
 800bcec:	88fb      	ldrh	r3, [r7, #6]
 800bcee:	fb13 f302 	smulbb	r3, r3, r2
 800bcf2:	b29b      	uxth	r3, r3
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bcf8:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bcfa:	f7ff ff24 	bl	800bb46 <ff_push_fixed_addr_rw32>
      break;
 800bcfe:	e080      	b.n	800be02 <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800bd00:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd02:	f023 0303 	bic.w	r3, r3, #3
 800bd06:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 800bd08:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bd0a:	461a      	mov	r2, r3
 800bd0c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bd0e:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bd10:	f7ff ff19 	bl	800bb46 <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800bd14:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bd16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd18:	4413      	add	r3, r2
 800bd1a:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800bd1c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bd1e:	b2db      	uxtb	r3, r3
 800bd20:	f003 0303 	and.w	r3, r3, #3
 800bd24:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800bd28:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d05a      	beq.n	800bde6 <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800bd30:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	f1c3 0304 	rsb	r3, r3, #4
 800bd3a:	b29a      	uxth	r2, r3
 800bd3c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bd40:	82fb      	strh	r3, [r7, #22]
 800bd42:	4613      	mov	r3, r2
 800bd44:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800bd46:	8afa      	ldrh	r2, [r7, #22]
 800bd48:	8abb      	ldrh	r3, [r7, #20]
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	bf28      	it	cs
 800bd4e:	4613      	movcs	r3, r2
 800bd50:	b29b      	uxth	r3, r3
 800bd52:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800bd56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd62:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd64:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bd66:	627a      	str	r2, [r7, #36]	@ 0x24
 800bd68:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800bd6c:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 800bd70:	61fb      	str	r3, [r7, #28]
 800bd72:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bd76:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 800bd78:	2300      	movs	r3, #0
 800bd7a:	76bb      	strb	r3, [r7, #26]
 800bd7c:	e00b      	b.n	800bd96 <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 800bd7e:	7ebb      	ldrb	r3, [r7, #26]
 800bd80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bd82:	4413      	add	r3, r2
 800bd84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd86:	b2d2      	uxtb	r2, r2
 800bd88:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800bd8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd8c:	0a1b      	lsrs	r3, r3, #8
 800bd8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 800bd90:	7ebb      	ldrb	r3, [r7, #26]
 800bd92:	3301      	adds	r3, #1
 800bd94:	76bb      	strb	r3, [r7, #26]
 800bd96:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800bd9a:	7ebb      	ldrb	r3, [r7, #26]
 800bd9c:	429a      	cmp	r2, r3
 800bd9e:	d8ee      	bhi.n	800bd7e <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 800bda0:	2300      	movs	r3, #0
 800bda2:	767b      	strb	r3, [r7, #25]
 800bda4:	e00b      	b.n	800bdbe <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 800bda6:	7e7b      	ldrb	r3, [r7, #25]
 800bda8:	69fa      	ldr	r2, [r7, #28]
 800bdaa:	4413      	add	r3, r2
 800bdac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdae:	b2d2      	uxtb	r2, r2
 800bdb0:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 800bdb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdb4:	0a1b      	lsrs	r3, r3, #8
 800bdb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 800bdb8:	7e7b      	ldrb	r3, [r7, #25]
 800bdba:	3301      	adds	r3, #1
 800bdbc:	767b      	strb	r3, [r7, #25]
 800bdbe:	7efa      	ldrb	r2, [r7, #27]
 800bdc0:	7e7b      	ldrb	r3, [r7, #25]
 800bdc2:	429a      	cmp	r2, r3
 800bdc4:	d8ef      	bhi.n	800bda6 <ff_push_n+0x190>
}
 800bdc6:	bf00      	nop
          wrap_bytes -= remrem;
 800bdc8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bdcc:	b29b      	uxth	r3, r3
 800bdce:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bdd2:	1ad3      	subs	r3, r2, r3
 800bdd4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	681a      	ldr	r2, [r3, #0]
 800bddc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bde0:	4413      	add	r3, r2
 800bde2:	643b      	str	r3, [r7, #64]	@ 0x40
 800bde4:	e002      	b.n	800bdec <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800bdec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d006      	beq.n	800be02 <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800bdf4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bdf8:	461a      	mov	r2, r3
 800bdfa:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800bdfc:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800bdfe:	f7ff fea2 	bl	800bb46 <ff_push_fixed_addr_rw32>
      break;
 800be02:	bf00      	nop
  }
}
 800be04:	bf00      	nop
 800be06:	3748      	adds	r7, #72	@ 0x48
 800be08:	46bd      	mov	sp, r7
 800be0a:	bd80      	pop	{r7, pc}

0800be0c <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b092      	sub	sp, #72	@ 0x48
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	60b9      	str	r1, [r7, #8]
 800be16:	4611      	mov	r1, r2
 800be18:	461a      	mov	r2, r3
 800be1a:	460b      	mov	r3, r1
 800be1c:	80fb      	strh	r3, [r7, #6]
 800be1e:	4613      	mov	r3, r2
 800be20:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	889a      	ldrh	r2, [r3, #4]
 800be26:	88bb      	ldrh	r3, [r7, #4]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 800be2c:	88fa      	ldrh	r2, [r7, #6]
 800be2e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800be30:	1ad3      	subs	r3, r2, r3
 800be32:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	88db      	ldrh	r3, [r3, #6]
 800be38:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800be3c:	b29b      	uxth	r3, r3
 800be3e:	461a      	mov	r2, r3
 800be40:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800be42:	fb13 f302 	smulbb	r3, r3, r2
 800be46:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	88db      	ldrh	r3, [r3, #6]
 800be4c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800be50:	b29b      	uxth	r3, r3
 800be52:	461a      	mov	r2, r3
 800be54:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800be56:	fb13 f302 	smulbb	r3, r3, r2
 800be5a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 800be5e:	68fb      	ldr	r3, [r7, #12]
 800be60:	681b      	ldr	r3, [r3, #0]
 800be62:	88ba      	ldrh	r2, [r7, #4]
 800be64:	68f9      	ldr	r1, [r7, #12]
 800be66:	88c9      	ldrh	r1, [r1, #6]
 800be68:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800be6c:	b289      	uxth	r1, r1
 800be6e:	fb01 f202 	mul.w	r2, r1, r2
 800be72:	4413      	add	r3, r2
 800be74:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800be76:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d002      	beq.n	800be84 <ff_pull_n+0x78>
 800be7e:	2b01      	cmp	r3, #1
 800be80:	d023      	beq.n	800beca <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800be82:	e0c7      	b.n	800c014 <ff_pull_n+0x208>
      if (n <= lin_count) {
 800be84:	88fa      	ldrh	r2, [r7, #6]
 800be86:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800be88:	429a      	cmp	r2, r3
 800be8a:	d80d      	bhi.n	800bea8 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 800be8c:	88fb      	ldrh	r3, [r7, #6]
 800be8e:	68fa      	ldr	r2, [r7, #12]
 800be90:	88d2      	ldrh	r2, [r2, #6]
 800be92:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800be96:	b292      	uxth	r2, r2
 800be98:	fb02 f303 	mul.w	r3, r2, r3
 800be9c:	461a      	mov	r2, r3
 800be9e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bea0:	68b8      	ldr	r0, [r7, #8]
 800bea2:	f006 fbb0 	bl	8012606 <memcpy>
      break;
 800bea6:	e0b5      	b.n	800c014 <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 800bea8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800beaa:	461a      	mov	r2, r3
 800beac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800beae:	68b8      	ldr	r0, [r7, #8]
 800beb0:	f006 fba9 	bl	8012606 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800beb4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800beb6:	68ba      	ldr	r2, [r7, #8]
 800beb8:	18d0      	adds	r0, r2, r3
 800beba:	68fb      	ldr	r3, [r7, #12]
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bec2:	4619      	mov	r1, r3
 800bec4:	f006 fb9f 	bl	8012606 <memcpy>
      break;
 800bec8:	e0a4      	b.n	800c014 <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 800beca:	68bb      	ldr	r3, [r7, #8]
 800becc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 800bece:	88fa      	ldrh	r2, [r7, #6]
 800bed0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800bed2:	429a      	cmp	r2, r3
 800bed4:	d80f      	bhi.n	800bef6 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	88db      	ldrh	r3, [r3, #6]
 800beda:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800bede:	b29b      	uxth	r3, r3
 800bee0:	461a      	mov	r2, r3
 800bee2:	88fb      	ldrh	r3, [r7, #6]
 800bee4:	fb13 f302 	smulbb	r3, r3, r2
 800bee8:	b29b      	uxth	r3, r3
 800beea:	461a      	mov	r2, r3
 800beec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800beee:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bef0:	f7ff fe60 	bl	800bbb4 <ff_pull_fixed_addr_rw32>
      break;
 800bef4:	e08d      	b.n	800c012 <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800bef6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bef8:	f023 0303 	bic.w	r3, r3, #3
 800befc:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 800befe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bf00:	461a      	mov	r2, r3
 800bf02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bf04:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800bf06:	f7ff fe55 	bl	800bbb4 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800bf0a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800bf0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf0e:	4413      	add	r3, r2
 800bf10:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 800bf12:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bf14:	b2db      	uxtb	r3, r3
 800bf16:	f003 0303 	and.w	r3, r3, #3
 800bf1a:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 800bf1e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d067      	beq.n	800bff6 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 800bf26:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800bf2a:	b29b      	uxth	r3, r3
 800bf2c:	f1c3 0304 	rsb	r3, r3, #4
 800bf30:	b29a      	uxth	r2, r3
 800bf32:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf36:	827b      	strh	r3, [r7, #18]
 800bf38:	4613      	mov	r3, r2
 800bf3a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800bf3c:	8a7a      	ldrh	r2, [r7, #18]
 800bf3e:	8a3b      	ldrh	r3, [r7, #16]
 800bf40:	4293      	cmp	r3, r2
 800bf42:	bf28      	it	cs
 800bf44:	4613      	movcs	r3, r2
 800bf46:	b29b      	uxth	r3, r3
 800bf48:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf52:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bf54:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 800bf58:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800bf5c:	623b      	str	r3, [r7, #32]
 800bf5e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bf62:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 800bf64:	2300      	movs	r3, #0
 800bf66:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 800bf68:	2300      	movs	r3, #0
 800bf6a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	75bb      	strb	r3, [r7, #22]
 800bf70:	e010      	b.n	800bf94 <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800bf72:	7dbb      	ldrb	r3, [r7, #22]
 800bf74:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bf76:	4413      	add	r3, r2
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	461a      	mov	r2, r3
 800bf7c:	7dfb      	ldrb	r3, [r7, #23]
 800bf7e:	fa02 f303 	lsl.w	r3, r2, r3
 800bf82:	69ba      	ldr	r2, [r7, #24]
 800bf84:	4313      	orrs	r3, r2
 800bf86:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800bf88:	7dfb      	ldrb	r3, [r7, #23]
 800bf8a:	3308      	adds	r3, #8
 800bf8c:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 800bf8e:	7dbb      	ldrb	r3, [r7, #22]
 800bf90:	3301      	adds	r3, #1
 800bf92:	75bb      	strb	r3, [r7, #22]
 800bf94:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bf98:	7dbb      	ldrb	r3, [r7, #22]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d8e9      	bhi.n	800bf72 <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 800bf9e:	2300      	movs	r3, #0
 800bfa0:	757b      	strb	r3, [r7, #21]
 800bfa2:	e010      	b.n	800bfc6 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800bfa4:	7d7b      	ldrb	r3, [r7, #21]
 800bfa6:	6a3a      	ldr	r2, [r7, #32]
 800bfa8:	4413      	add	r3, r2
 800bfaa:	781b      	ldrb	r3, [r3, #0]
 800bfac:	461a      	mov	r2, r3
 800bfae:	7dfb      	ldrb	r3, [r7, #23]
 800bfb0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfb4:	69ba      	ldr	r2, [r7, #24]
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	61bb      	str	r3, [r7, #24]
    shift += 8;
 800bfba:	7dfb      	ldrb	r3, [r7, #23]
 800bfbc:	3308      	adds	r3, #8
 800bfbe:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800bfc0:	7d7b      	ldrb	r3, [r7, #21]
 800bfc2:	3301      	adds	r3, #1
 800bfc4:	757b      	strb	r3, [r7, #21]
 800bfc6:	7ffa      	ldrb	r2, [r7, #31]
 800bfc8:	7d7b      	ldrb	r3, [r7, #21]
 800bfca:	429a      	cmp	r2, r3
 800bfcc:	d8ea      	bhi.n	800bfa4 <ff_pull_n+0x198>
  return result;
 800bfce:	69bb      	ldr	r3, [r7, #24]
 800bfd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800bfd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bfd4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bfd6:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 800bfd8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bfdc:	b29b      	uxth	r3, r3
 800bfde:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bfe2:	1ad3      	subs	r3, r2, r3
 800bfe4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	681a      	ldr	r2, [r3, #0]
 800bfec:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800bff0:	4413      	add	r3, r2
 800bff2:	643b      	str	r3, [r7, #64]	@ 0x40
 800bff4:	e002      	b.n	800bffc <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 800bff6:	68fb      	ldr	r3, [r7, #12]
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 800bffc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c000:	2b00      	cmp	r3, #0
 800c002:	d006      	beq.n	800c012 <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 800c004:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c008:	461a      	mov	r2, r3
 800c00a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c00c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800c00e:	f7ff fdd1 	bl	800bbb4 <ff_pull_fixed_addr_rw32>
      break;
 800c012:	bf00      	nop
  }
}
 800c014:	bf00      	nop
 800c016:	3748      	adds	r7, #72	@ 0x48
 800c018:	46bd      	mov	sp, r7
 800c01a:	bd80      	pop	{r7, pc}

0800c01c <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b08c      	sub	sp, #48	@ 0x30
 800c020:	af02      	add	r7, sp, #8
 800c022:	60f8      	str	r0, [r7, #12]
 800c024:	60b9      	str	r1, [r7, #8]
 800c026:	4611      	mov	r1, r2
 800c028:	461a      	mov	r2, r3
 800c02a:	460b      	mov	r3, r1
 800c02c:	80fb      	strh	r3, [r7, #6]
 800c02e:	4613      	mov	r3, r2
 800c030:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	889b      	ldrh	r3, [r3, #4]
 800c036:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c038:	88bb      	ldrh	r3, [r7, #4]
 800c03a:	843b      	strh	r3, [r7, #32]
 800c03c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c03e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800c040:	8c3a      	ldrh	r2, [r7, #32]
 800c042:	8bfb      	ldrh	r3, [r7, #30]
 800c044:	429a      	cmp	r2, r3
 800c046:	d304      	bcc.n	800c052 <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800c048:	8c3a      	ldrh	r2, [r7, #32]
 800c04a:	8bfb      	ldrh	r3, [r7, #30]
 800c04c:	1ad3      	subs	r3, r2, r3
 800c04e:	b29b      	uxth	r3, r3
 800c050:	e008      	b.n	800c064 <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c052:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c054:	005b      	lsls	r3, r3, #1
 800c056:	b29a      	uxth	r2, r3
 800c058:	8c39      	ldrh	r1, [r7, #32]
 800c05a:	8bfb      	ldrh	r3, [r7, #30]
 800c05c:	1acb      	subs	r3, r1, r3
 800c05e:	b29b      	uxth	r3, r3
 800c060:	4413      	add	r3, r2
 800c062:	b29b      	uxth	r3, r3
 800c064:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 800c066:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d101      	bne.n	800c070 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 800c06c:	2300      	movs	r3, #0
 800c06e:	e041      	b.n	800c0f4 <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	889b      	ldrh	r3, [r3, #4]
 800c074:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c076:	429a      	cmp	r2, r3
 800c078:	d91b      	bls.n	800c0b2 <tu_fifo_peek_n_access_mode+0x96>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	61bb      	str	r3, [r7, #24]
 800c07e:	88bb      	ldrh	r3, [r7, #4]
 800c080:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800c082:	69bb      	ldr	r3, [r7, #24]
 800c084:	889b      	ldrh	r3, [r3, #4]
 800c086:	8afa      	ldrh	r2, [r7, #22]
 800c088:	429a      	cmp	r2, r3
 800c08a:	d305      	bcc.n	800c098 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 800c08c:	69bb      	ldr	r3, [r7, #24]
 800c08e:	889b      	ldrh	r3, [r3, #4]
 800c090:	8afa      	ldrh	r2, [r7, #22]
 800c092:	1ad3      	subs	r3, r2, r3
 800c094:	82bb      	strh	r3, [r7, #20]
 800c096:	e004      	b.n	800c0a2 <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	889a      	ldrh	r2, [r3, #4]
 800c09c:	8afb      	ldrh	r3, [r7, #22]
 800c09e:	4413      	add	r3, r2
 800c0a0:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800c0a2:	69bb      	ldr	r3, [r7, #24]
 800c0a4:	8aba      	ldrh	r2, [r7, #20]
 800c0a6:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c0a8:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 800c0aa:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	889b      	ldrh	r3, [r3, #4]
 800c0b0:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800c0b2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c0b4:	88fb      	ldrh	r3, [r7, #6]
 800c0b6:	429a      	cmp	r2, r3
 800c0b8:	d201      	bcs.n	800c0be <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 800c0ba:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c0bc:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	889b      	ldrh	r3, [r3, #4]
 800c0c2:	827b      	strh	r3, [r7, #18]
 800c0c4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c0c6:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c0c8:	e003      	b.n	800c0d2 <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 800c0ca:	8a3a      	ldrh	r2, [r7, #16]
 800c0cc:	8a7b      	ldrh	r3, [r7, #18]
 800c0ce:	1ad3      	subs	r3, r2, r3
 800c0d0:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c0d2:	8a7a      	ldrh	r2, [r7, #18]
 800c0d4:	8a3b      	ldrh	r3, [r7, #16]
 800c0d6:	429a      	cmp	r2, r3
 800c0d8:	d9f7      	bls.n	800c0ca <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 800c0da:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c0dc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 800c0de:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800c0e0:	88fa      	ldrh	r2, [r7, #6]
 800c0e2:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800c0e6:	9300      	str	r3, [sp, #0]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	68b9      	ldr	r1, [r7, #8]
 800c0ec:	68f8      	ldr	r0, [r7, #12]
 800c0ee:	f7ff fe8d 	bl	800be0c <ff_pull_n>

  return n;
 800c0f2:	88fb      	ldrh	r3, [r7, #6]
}
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	3728      	adds	r7, #40	@ 0x28
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b08a      	sub	sp, #40	@ 0x28
 800c100:	af02      	add	r7, sp, #8
 800c102:	60f8      	str	r0, [r7, #12]
 800c104:	60b9      	str	r1, [r7, #8]
 800c106:	4611      	mov	r1, r2
 800c108:	461a      	mov	r2, r3
 800c10a:	460b      	mov	r3, r1
 800c10c:	80fb      	strh	r3, [r7, #6]
 800c10e:	4613      	mov	r3, r2
 800c110:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	891b      	ldrh	r3, [r3, #8]
 800c116:	b298      	uxth	r0, r3
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	895b      	ldrh	r3, [r3, #10]
 800c11c:	b29b      	uxth	r3, r3
 800c11e:	88f9      	ldrh	r1, [r7, #6]
 800c120:	797a      	ldrb	r2, [r7, #5]
 800c122:	9201      	str	r2, [sp, #4]
 800c124:	9300      	str	r3, [sp, #0]
 800c126:	4603      	mov	r3, r0
 800c128:	460a      	mov	r2, r1
 800c12a:	68b9      	ldr	r1, [r7, #8]
 800c12c:	68f8      	ldr	r0, [r7, #12]
 800c12e:	f7ff ff75 	bl	800c01c <tu_fifo_peek_n_access_mode>
 800c132:	4603      	mov	r3, r0
 800c134:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	889a      	ldrh	r2, [r3, #4]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	895b      	ldrh	r3, [r3, #10]
 800c13e:	b29b      	uxth	r3, r3
 800c140:	83fa      	strh	r2, [r7, #30]
 800c142:	83bb      	strh	r3, [r7, #28]
 800c144:	88fb      	ldrh	r3, [r7, #6]
 800c146:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c148:	8bba      	ldrh	r2, [r7, #28]
 800c14a:	8b7b      	ldrh	r3, [r7, #26]
 800c14c:	4413      	add	r3, r2
 800c14e:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c150:	8bba      	ldrh	r2, [r7, #28]
 800c152:	8b3b      	ldrh	r3, [r7, #24]
 800c154:	429a      	cmp	r2, r3
 800c156:	d804      	bhi.n	800c162 <tu_fifo_read_n_access_mode+0x66>
 800c158:	8b3a      	ldrh	r2, [r7, #24]
 800c15a:	8bfb      	ldrh	r3, [r7, #30]
 800c15c:	005b      	lsls	r3, r3, #1
 800c15e:	429a      	cmp	r2, r3
 800c160:	db08      	blt.n	800c174 <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c162:	8bfb      	ldrh	r3, [r7, #30]
 800c164:	005b      	lsls	r3, r3, #1
 800c166:	b29b      	uxth	r3, r3
 800c168:	425b      	negs	r3, r3
 800c16a:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c16c:	8b3a      	ldrh	r2, [r7, #24]
 800c16e:	8afb      	ldrh	r3, [r7, #22]
 800c170:	4413      	add	r3, r2
 800c172:	833b      	strh	r3, [r7, #24]
  return new_idx;
 800c174:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 800c17a:	88fb      	ldrh	r3, [r7, #6]
}
 800c17c:	4618      	mov	r0, r3
 800c17e:	3720      	adds	r7, #32
 800c180:	46bd      	mov	sp, r7
 800c182:	bd80      	pop	{r7, pc}

0800c184 <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 800c184:	b580      	push	{r7, lr}
 800c186:	b096      	sub	sp, #88	@ 0x58
 800c188:	af02      	add	r7, sp, #8
 800c18a:	60f8      	str	r0, [r7, #12]
 800c18c:	60b9      	str	r1, [r7, #8]
 800c18e:	4611      	mov	r1, r2
 800c190:	461a      	mov	r2, r3
 800c192:	460b      	mov	r3, r1
 800c194:	80fb      	strh	r3, [r7, #6]
 800c196:	4613      	mov	r3, r2
 800c198:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 800c19a:	88fb      	ldrh	r3, [r7, #6]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d101      	bne.n	800c1a4 <tu_fifo_write_n_access_mode+0x20>
    return 0;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	e0fb      	b.n	800c39c <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	891b      	ldrh	r3, [r3, #8]
 800c1a8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	895b      	ldrh	r3, [r3, #10]
 800c1b0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 800c1b4:	68bb      	ldr	r3, [r7, #8]
 800c1b6:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	79db      	ldrb	r3, [r3, #7]
 800c1bc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c1c0:	b2db      	uxtb	r3, r3
 800c1c2:	f083 0301 	eor.w	r3, r3, #1
 800c1c6:	b2db      	uxtb	r3, r3
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d03a      	beq.n	800c242 <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	889b      	ldrh	r3, [r3, #4]
 800c1d0:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800c1d2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c1d6:	873b      	strh	r3, [r7, #56]	@ 0x38
 800c1d8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c1dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800c1de:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800c1e0:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800c1e2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800c1e4:	867b      	strh	r3, [r7, #50]	@ 0x32
 800c1e6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c1e8:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 800c1ea:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800c1ec:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d304      	bcc.n	800c1fc <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 800c1f2:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 800c1f4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c1f6:	1ad3      	subs	r3, r2, r3
 800c1f8:	b29b      	uxth	r3, r3
 800c1fa:	e008      	b.n	800c20e <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c1fc:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800c1fe:	005b      	lsls	r3, r3, #1
 800c200:	b29a      	uxth	r2, r3
 800c202:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 800c204:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800c206:	1acb      	subs	r3, r1, r3
 800c208:	b29b      	uxth	r3, r3
 800c20a:	4413      	add	r3, r2
 800c20c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800c20e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800c210:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c212:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c214:	429a      	cmp	r2, r3
 800c216:	d904      	bls.n	800c222 <tu_fifo_write_n_access_mode+0x9e>
 800c218:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800c21a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c21c:	1ad3      	subs	r3, r2, r3
 800c21e:	b29b      	uxth	r3, r3
 800c220:	e000      	b.n	800c224 <tu_fifo_write_n_access_mode+0xa0>
 800c222:	2300      	movs	r3, #0
 800c224:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800c228:	88fb      	ldrh	r3, [r7, #6]
 800c22a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c22c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800c230:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800c232:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800c234:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800c236:	4293      	cmp	r3, r2
 800c238:	bf28      	it	cs
 800c23a:	4613      	movcs	r3, r2
 800c23c:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 800c23e:	80fb      	strh	r3, [r7, #6]
 800c240:	e06b      	b.n	800c31a <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 800c242:	68fb      	ldr	r3, [r7, #12]
 800c244:	889b      	ldrh	r3, [r3, #4]
 800c246:	88fa      	ldrh	r2, [r7, #6]
 800c248:	429a      	cmp	r2, r3
 800c24a:	d319      	bcc.n	800c280 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 800c24c:	797b      	ldrb	r3, [r7, #5]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10e      	bne.n	800c270 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 800c252:	88fb      	ldrh	r3, [r7, #6]
 800c254:	68fa      	ldr	r2, [r7, #12]
 800c256:	8892      	ldrh	r2, [r2, #4]
 800c258:	1a9b      	subs	r3, r3, r2
 800c25a:	68fa      	ldr	r2, [r7, #12]
 800c25c:	88d2      	ldrh	r2, [r2, #6]
 800c25e:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800c262:	b292      	uxth	r2, r2
 800c264:	fb02 f303 	mul.w	r3, r2, r3
 800c268:	461a      	mov	r2, r3
 800c26a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c26c:	4413      	add	r3, r2
 800c26e:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	889b      	ldrh	r3, [r3, #4]
 800c274:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 800c276:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c27a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c27e:	e04c      	b.n	800c31a <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800c280:	68fb      	ldr	r3, [r7, #12]
 800c282:	889b      	ldrh	r3, [r3, #4]
 800c284:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800c286:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c28a:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800c28c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c290:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 800c292:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c294:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c296:	429a      	cmp	r2, r3
 800c298:	d304      	bcc.n	800c2a4 <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 800c29a:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800c29c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c29e:	1ad3      	subs	r3, r2, r3
 800c2a0:	b29b      	uxth	r3, r3
 800c2a2:	e008      	b.n	800c2b6 <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c2a4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800c2a6:	005b      	lsls	r3, r3, #1
 800c2a8:	b29a      	uxth	r2, r3
 800c2aa:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800c2ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c2ae:	1acb      	subs	r3, r1, r3
 800c2b0:	b29b      	uxth	r3, r3
 800c2b2:	4413      	add	r3, r2
 800c2b4:	b29b      	uxth	r3, r3
 800c2b6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 800c2ba:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800c2be:	88fb      	ldrh	r3, [r7, #6]
 800c2c0:	441a      	add	r2, r3
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	889b      	ldrh	r3, [r3, #4]
 800c2c6:	005b      	lsls	r3, r3, #1
 800c2c8:	429a      	cmp	r2, r3
 800c2ca:	db26      	blt.n	800c31a <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800c2cc:	68fb      	ldr	r3, [r7, #12]
 800c2ce:	8899      	ldrh	r1, [r3, #4]
 800c2d0:	68fb      	ldr	r3, [r7, #12]
 800c2d2:	889a      	ldrh	r2, [r3, #4]
 800c2d4:	88fb      	ldrh	r3, [r7, #6]
 800c2d6:	1ad3      	subs	r3, r2, r3
 800c2d8:	b29a      	uxth	r2, r3
 800c2da:	460b      	mov	r3, r1
 800c2dc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800c2de:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800c2e2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c2e4:	4613      	mov	r3, r2
 800c2e6:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c2e8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c2ea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c2ec:	4413      	add	r3, r2
 800c2ee:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c2f0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c2f2:	8c3b      	ldrh	r3, [r7, #32]
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d804      	bhi.n	800c302 <tu_fifo_write_n_access_mode+0x17e>
 800c2f8:	8c3a      	ldrh	r2, [r7, #32]
 800c2fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c2fc:	005b      	lsls	r3, r3, #1
 800c2fe:	429a      	cmp	r2, r3
 800c300:	db08      	blt.n	800c314 <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c302:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c304:	005b      	lsls	r3, r3, #1
 800c306:	b29b      	uxth	r3, r3
 800c308:	425b      	negs	r3, r3
 800c30a:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c30c:	8c3a      	ldrh	r2, [r7, #32]
 800c30e:	8bfb      	ldrh	r3, [r7, #30]
 800c310:	4413      	add	r3, r2
 800c312:	843b      	strh	r3, [r7, #32]
  return new_idx;
 800c314:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800c316:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 800c31a:	88fb      	ldrh	r3, [r7, #6]
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d03c      	beq.n	800c39a <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	889b      	ldrh	r3, [r3, #4]
 800c324:	827b      	strh	r3, [r7, #18]
 800c326:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c32a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c32c:	e003      	b.n	800c336 <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 800c32e:	8a3a      	ldrh	r2, [r7, #16]
 800c330:	8a7b      	ldrh	r3, [r7, #18]
 800c332:	1ad3      	subs	r3, r2, r3
 800c334:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c336:	8a7a      	ldrh	r2, [r7, #18]
 800c338:	8a3b      	ldrh	r3, [r7, #16]
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d9f7      	bls.n	800c32e <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 800c33e:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c340:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 800c344:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 800c348:	88fa      	ldrh	r2, [r7, #6]
 800c34a:	797b      	ldrb	r3, [r7, #5]
 800c34c:	9300      	str	r3, [sp, #0]
 800c34e:	460b      	mov	r3, r1
 800c350:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800c352:	68f8      	ldr	r0, [r7, #12]
 800c354:	f7ff fc5f 	bl	800bc16 <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	889b      	ldrh	r3, [r3, #4]
 800c35c:	83bb      	strh	r3, [r7, #28]
 800c35e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c362:	837b      	strh	r3, [r7, #26]
 800c364:	88fb      	ldrh	r3, [r7, #6]
 800c366:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c368:	8b7a      	ldrh	r2, [r7, #26]
 800c36a:	8b3b      	ldrh	r3, [r7, #24]
 800c36c:	4413      	add	r3, r2
 800c36e:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c370:	8b7a      	ldrh	r2, [r7, #26]
 800c372:	8afb      	ldrh	r3, [r7, #22]
 800c374:	429a      	cmp	r2, r3
 800c376:	d804      	bhi.n	800c382 <tu_fifo_write_n_access_mode+0x1fe>
 800c378:	8afa      	ldrh	r2, [r7, #22]
 800c37a:	8bbb      	ldrh	r3, [r7, #28]
 800c37c:	005b      	lsls	r3, r3, #1
 800c37e:	429a      	cmp	r2, r3
 800c380:	db08      	blt.n	800c394 <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c382:	8bbb      	ldrh	r3, [r7, #28]
 800c384:	005b      	lsls	r3, r3, #1
 800c386:	b29b      	uxth	r3, r3
 800c388:	425b      	negs	r3, r3
 800c38a:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c38c:	8afa      	ldrh	r2, [r7, #22]
 800c38e:	8abb      	ldrh	r3, [r7, #20]
 800c390:	4413      	add	r3, r2
 800c392:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 800c394:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 800c39a:	88fb      	ldrh	r3, [r7, #6]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3750      	adds	r7, #80	@ 0x50
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd80      	pop	{r7, pc}

0800c3a4 <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b08a      	sub	sp, #40	@ 0x28
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	60f8      	str	r0, [r7, #12]
 800c3ac:	60b9      	str	r1, [r7, #8]
 800c3ae:	4611      	mov	r1, r2
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	460b      	mov	r3, r1
 800c3b4:	80fb      	strh	r3, [r7, #6]
 800c3b6:	4613      	mov	r3, r2
 800c3b8:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	889b      	ldrh	r3, [r3, #4]
 800c3be:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c3c0:	88fb      	ldrh	r3, [r7, #6]
 800c3c2:	843b      	strh	r3, [r7, #32]
 800c3c4:	88bb      	ldrh	r3, [r7, #4]
 800c3c6:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800c3c8:	8c3a      	ldrh	r2, [r7, #32]
 800c3ca:	8bfb      	ldrh	r3, [r7, #30]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d304      	bcc.n	800c3da <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800c3d0:	8c3a      	ldrh	r2, [r7, #32]
 800c3d2:	8bfb      	ldrh	r3, [r7, #30]
 800c3d4:	1ad3      	subs	r3, r2, r3
 800c3d6:	b29b      	uxth	r3, r3
 800c3d8:	e008      	b.n	800c3ec <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c3da:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c3dc:	005b      	lsls	r3, r3, #1
 800c3de:	b29a      	uxth	r2, r3
 800c3e0:	8c39      	ldrh	r1, [r7, #32]
 800c3e2:	8bfb      	ldrh	r3, [r7, #30]
 800c3e4:	1acb      	subs	r3, r1, r3
 800c3e6:	b29b      	uxth	r3, r3
 800c3e8:	4413      	add	r3, r2
 800c3ea:	b29b      	uxth	r3, r3
 800c3ec:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 800c3ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d101      	bne.n	800c3f8 <ff_peek_local+0x54>
    return false; // nothing to peek
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	e042      	b.n	800c47e <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	889b      	ldrh	r3, [r3, #4]
 800c3fc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800c3fe:	429a      	cmp	r2, r3
 800c400:	d918      	bls.n	800c434 <ff_peek_local+0x90>
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	61bb      	str	r3, [r7, #24]
 800c406:	88fb      	ldrh	r3, [r7, #6]
 800c408:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800c40a:	69bb      	ldr	r3, [r7, #24]
 800c40c:	889b      	ldrh	r3, [r3, #4]
 800c40e:	8afa      	ldrh	r2, [r7, #22]
 800c410:	429a      	cmp	r2, r3
 800c412:	d305      	bcc.n	800c420 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 800c414:	69bb      	ldr	r3, [r7, #24]
 800c416:	889b      	ldrh	r3, [r3, #4]
 800c418:	8afa      	ldrh	r2, [r7, #22]
 800c41a:	1ad3      	subs	r3, r2, r3
 800c41c:	82bb      	strh	r3, [r7, #20]
 800c41e:	e004      	b.n	800c42a <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 800c420:	69bb      	ldr	r3, [r7, #24]
 800c422:	889a      	ldrh	r2, [r3, #4]
 800c424:	8afb      	ldrh	r3, [r7, #22]
 800c426:	4413      	add	r3, r2
 800c428:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800c42a:	69bb      	ldr	r3, [r7, #24]
 800c42c:	8aba      	ldrh	r2, [r7, #20]
 800c42e:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c430:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800c432:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	889b      	ldrh	r3, [r3, #4]
 800c438:	827b      	strh	r3, [r7, #18]
 800c43a:	88bb      	ldrh	r3, [r7, #4]
 800c43c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c43e:	e003      	b.n	800c448 <ff_peek_local+0xa4>
    idx -= depth;
 800c440:	8a3a      	ldrh	r2, [r7, #16]
 800c442:	8a7b      	ldrh	r3, [r7, #18]
 800c444:	1ad3      	subs	r3, r2, r3
 800c446:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800c448:	8a7a      	ldrh	r2, [r7, #18]
 800c44a:	8a3b      	ldrh	r3, [r7, #16]
 800c44c:	429a      	cmp	r2, r3
 800c44e:	d9f7      	bls.n	800c440 <ff_peek_local+0x9c>
  return idx;
 800c450:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c452:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c45a:	68f9      	ldr	r1, [r7, #12]
 800c45c:	88c9      	ldrh	r1, [r1, #6]
 800c45e:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c462:	b289      	uxth	r1, r1
 800c464:	fb01 f202 	mul.w	r2, r1, r2
 800c468:	1899      	adds	r1, r3, r2
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	88db      	ldrh	r3, [r3, #6]
 800c46e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c472:	b29b      	uxth	r3, r3
 800c474:	461a      	mov	r2, r3
 800c476:	68b8      	ldr	r0, [r7, #8]
 800c478:	f006 f8c5 	bl	8012606 <memcpy>

  return true;
 800c47c:	2301      	movs	r3, #1
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3728      	adds	r7, #40	@ 0x28
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}

0800c486 <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 800c486:	b580      	push	{r7, lr}
 800c488:	b086      	sub	sp, #24
 800c48a:	af00      	add	r7, sp, #0
 800c48c:	6078      	str	r0, [r7, #4]
 800c48e:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	891b      	ldrh	r3, [r3, #8]
 800c494:	b29a      	uxth	r2, r3
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	895b      	ldrh	r3, [r3, #10]
 800c49a:	b29b      	uxth	r3, r3
 800c49c:	6839      	ldr	r1, [r7, #0]
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f7ff ff80 	bl	800c3a4 <ff_peek_local>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 800c4a8:	7dfb      	ldrb	r3, [r7, #23]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d021      	beq.n	800c4f2 <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	889a      	ldrh	r2, [r3, #4]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	895b      	ldrh	r3, [r3, #10]
 800c4b6:	b29b      	uxth	r3, r3
 800c4b8:	82ba      	strh	r2, [r7, #20]
 800c4ba:	827b      	strh	r3, [r7, #18]
 800c4bc:	2301      	movs	r3, #1
 800c4be:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c4c0:	8a7a      	ldrh	r2, [r7, #18]
 800c4c2:	8a3b      	ldrh	r3, [r7, #16]
 800c4c4:	4413      	add	r3, r2
 800c4c6:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c4c8:	8a7a      	ldrh	r2, [r7, #18]
 800c4ca:	89fb      	ldrh	r3, [r7, #14]
 800c4cc:	429a      	cmp	r2, r3
 800c4ce:	d804      	bhi.n	800c4da <tu_fifo_read+0x54>
 800c4d0:	89fa      	ldrh	r2, [r7, #14]
 800c4d2:	8abb      	ldrh	r3, [r7, #20]
 800c4d4:	005b      	lsls	r3, r3, #1
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	db08      	blt.n	800c4ec <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c4da:	8abb      	ldrh	r3, [r7, #20]
 800c4dc:	005b      	lsls	r3, r3, #1
 800c4de:	b29b      	uxth	r3, r3
 800c4e0:	425b      	negs	r3, r3
 800c4e2:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c4e4:	89fa      	ldrh	r2, [r7, #14]
 800c4e6:	89bb      	ldrh	r3, [r7, #12]
 800c4e8:	4413      	add	r3, r2
 800c4ea:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800c4ec:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800c4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	3718      	adds	r7, #24
 800c4f8:	46bd      	mov	sp, r7
 800c4fa:	bd80      	pop	{r7, pc}

0800c4fc <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 800c4fc:	b580      	push	{r7, lr}
 800c4fe:	b08a      	sub	sp, #40	@ 0x28
 800c500:	af00      	add	r7, sp, #0
 800c502:	6078      	str	r0, [r7, #4]
 800c504:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	891b      	ldrh	r3, [r3, #8]
 800c50a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800c510:	69fb      	ldr	r3, [r7, #28]
 800c512:	8899      	ldrh	r1, [r3, #4]
 800c514:	69fb      	ldr	r3, [r7, #28]
 800c516:	891b      	ldrh	r3, [r3, #8]
 800c518:	b29a      	uxth	r2, r3
 800c51a:	69fb      	ldr	r3, [r7, #28]
 800c51c:	895b      	ldrh	r3, [r3, #10]
 800c51e:	b29b      	uxth	r3, r3
 800c520:	8379      	strh	r1, [r7, #26]
 800c522:	833a      	strh	r2, [r7, #24]
 800c524:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800c526:	8b3a      	ldrh	r2, [r7, #24]
 800c528:	8afb      	ldrh	r3, [r7, #22]
 800c52a:	429a      	cmp	r2, r3
 800c52c:	d304      	bcc.n	800c538 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 800c52e:	8b3a      	ldrh	r2, [r7, #24]
 800c530:	8afb      	ldrh	r3, [r7, #22]
 800c532:	1ad3      	subs	r3, r2, r3
 800c534:	b29b      	uxth	r3, r3
 800c536:	e008      	b.n	800c54a <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c538:	8b7b      	ldrh	r3, [r7, #26]
 800c53a:	005b      	lsls	r3, r3, #1
 800c53c:	b29a      	uxth	r2, r3
 800c53e:	8b39      	ldrh	r1, [r7, #24]
 800c540:	8afb      	ldrh	r3, [r7, #22]
 800c542:	1acb      	subs	r3, r1, r3
 800c544:	b29b      	uxth	r3, r3
 800c546:	4413      	add	r3, r2
 800c548:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800c54a:	69fa      	ldr	r2, [r7, #28]
 800c54c:	8892      	ldrh	r2, [r2, #4]
 800c54e:	4293      	cmp	r3, r2
 800c550:	bf2c      	ite	cs
 800c552:	2301      	movcs	r3, #1
 800c554:	2300      	movcc	r3, #0
 800c556:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d00d      	beq.n	800c578 <tu_fifo_write+0x7c>
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	79db      	ldrb	r3, [r3, #7]
 800c560:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800c564:	b2db      	uxtb	r3, r3
 800c566:	f083 0301 	eor.w	r3, r3, #1
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d003      	beq.n	800c578 <tu_fifo_write+0x7c>
    ret = false;
 800c570:	2300      	movs	r3, #0
 800c572:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c576:	e046      	b.n	800c606 <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	889b      	ldrh	r3, [r3, #4]
 800c57c:	817b      	strh	r3, [r7, #10]
 800c57e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c580:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c582:	e003      	b.n	800c58c <tu_fifo_write+0x90>
    idx -= depth;
 800c584:	893a      	ldrh	r2, [r7, #8]
 800c586:	897b      	ldrh	r3, [r7, #10]
 800c588:	1ad3      	subs	r3, r2, r3
 800c58a:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c58c:	897a      	ldrh	r2, [r7, #10]
 800c58e:	893b      	ldrh	r3, [r7, #8]
 800c590:	429a      	cmp	r2, r3
 800c592:	d9f7      	bls.n	800c584 <tu_fifo_write+0x88>
  return idx;
 800c594:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c596:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800c59e:	6879      	ldr	r1, [r7, #4]
 800c5a0:	88c9      	ldrh	r1, [r1, #6]
 800c5a2:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800c5a6:	b289      	uxth	r1, r1
 800c5a8:	fb01 f202 	mul.w	r2, r1, r2
 800c5ac:	1898      	adds	r0, r3, r2
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	88db      	ldrh	r3, [r3, #6]
 800c5b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c5b6:	b29b      	uxth	r3, r3
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	6839      	ldr	r1, [r7, #0]
 800c5bc:	f006 f823 	bl	8012606 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	889b      	ldrh	r3, [r3, #4]
 800c5c4:	82bb      	strh	r3, [r7, #20]
 800c5c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c5c8:	827b      	strh	r3, [r7, #18]
 800c5ca:	2301      	movs	r3, #1
 800c5cc:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 800c5ce:	8a7a      	ldrh	r2, [r7, #18]
 800c5d0:	8a3b      	ldrh	r3, [r7, #16]
 800c5d2:	4413      	add	r3, r2
 800c5d4:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 800c5d6:	8a7a      	ldrh	r2, [r7, #18]
 800c5d8:	89fb      	ldrh	r3, [r7, #14]
 800c5da:	429a      	cmp	r2, r3
 800c5dc:	d804      	bhi.n	800c5e8 <tu_fifo_write+0xec>
 800c5de:	89fa      	ldrh	r2, [r7, #14]
 800c5e0:	8abb      	ldrh	r3, [r7, #20]
 800c5e2:	005b      	lsls	r3, r3, #1
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	db08      	blt.n	800c5fa <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 800c5e8:	8abb      	ldrh	r3, [r7, #20]
 800c5ea:	005b      	lsls	r3, r3, #1
 800c5ec:	b29b      	uxth	r3, r3
 800c5ee:	425b      	negs	r3, r3
 800c5f0:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800c5f2:	89fa      	ldrh	r2, [r7, #14]
 800c5f4:	89bb      	ldrh	r3, [r7, #12]
 800c5f6:	4413      	add	r3, r2
 800c5f8:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 800c5fa:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	811a      	strh	r2, [r3, #8]
    ret       = true;
 800c600:	2301      	movs	r3, #1
 800c602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800c606:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c60a:	4618      	mov	r0, r3
 800c60c:	3728      	adds	r7, #40	@ 0x28
 800c60e:	46bd      	mov	sp, r7
 800c610:	bd80      	pop	{r7, pc}

0800c612 <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800c612:	b480      	push	{r7}
 800c614:	b08b      	sub	sp, #44	@ 0x2c
 800c616:	af00      	add	r7, sp, #0
 800c618:	6078      	str	r0, [r7, #4]
 800c61a:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	891b      	ldrh	r3, [r3, #8]
 800c620:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	895b      	ldrh	r3, [r3, #10]
 800c626:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 800c628:	687b      	ldr	r3, [r7, #4]
 800c62a:	889b      	ldrh	r3, [r3, #4]
 800c62c:	83bb      	strh	r3, [r7, #28]
 800c62e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c630:	837b      	strh	r3, [r7, #26]
 800c632:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c634:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800c636:	8b7a      	ldrh	r2, [r7, #26]
 800c638:	8b3b      	ldrh	r3, [r7, #24]
 800c63a:	429a      	cmp	r2, r3
 800c63c:	d304      	bcc.n	800c648 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 800c63e:	8b7a      	ldrh	r2, [r7, #26]
 800c640:	8b3b      	ldrh	r3, [r7, #24]
 800c642:	1ad3      	subs	r3, r2, r3
 800c644:	b29b      	uxth	r3, r3
 800c646:	e008      	b.n	800c65a <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800c648:	8bbb      	ldrh	r3, [r7, #28]
 800c64a:	005b      	lsls	r3, r3, #1
 800c64c:	b29a      	uxth	r2, r3
 800c64e:	8b79      	ldrh	r1, [r7, #26]
 800c650:	8b3b      	ldrh	r3, [r7, #24]
 800c652:	1acb      	subs	r3, r1, r3
 800c654:	b29b      	uxth	r3, r3
 800c656:	4413      	add	r3, r2
 800c658:	b29b      	uxth	r3, r3
 800c65a:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	889b      	ldrh	r3, [r3, #4]
 800c660:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c662:	429a      	cmp	r2, r3
 800c664:	d91b      	bls.n	800c69e <tu_fifo_get_read_info+0x8c>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	617b      	str	r3, [r7, #20]
 800c66a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c66c:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	889b      	ldrh	r3, [r3, #4]
 800c672:	8a7a      	ldrh	r2, [r7, #18]
 800c674:	429a      	cmp	r2, r3
 800c676:	d305      	bcc.n	800c684 <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 800c678:	697b      	ldr	r3, [r7, #20]
 800c67a:	889b      	ldrh	r3, [r3, #4]
 800c67c:	8a7a      	ldrh	r2, [r7, #18]
 800c67e:	1ad3      	subs	r3, r2, r3
 800c680:	823b      	strh	r3, [r7, #16]
 800c682:	e004      	b.n	800c68e <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800c684:	697b      	ldr	r3, [r7, #20]
 800c686:	889a      	ldrh	r2, [r3, #4]
 800c688:	8a7b      	ldrh	r3, [r7, #18]
 800c68a:	4413      	add	r3, r2
 800c68c:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 800c68e:	697b      	ldr	r3, [r7, #20]
 800c690:	8a3a      	ldrh	r2, [r7, #16]
 800c692:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 800c694:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 800c696:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	889b      	ldrh	r3, [r3, #4]
 800c69c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 800c69e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d10c      	bne.n	800c6be <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 800c6a4:	683b      	ldr	r3, [r7, #0]
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 800c6aa:	683b      	ldr	r3, [r7, #0]
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 800c6b0:	683b      	ldr	r3, [r7, #0]
 800c6b2:	2200      	movs	r2, #0
 800c6b4:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	60da      	str	r2, [r3, #12]
    return;
 800c6bc:	e045      	b.n	800c74a <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	889b      	ldrh	r3, [r3, #4]
 800c6c2:	817b      	strh	r3, [r7, #10]
 800c6c4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c6c6:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c6c8:	e003      	b.n	800c6d2 <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 800c6ca:	893a      	ldrh	r2, [r7, #8]
 800c6cc:	897b      	ldrh	r3, [r7, #10]
 800c6ce:	1ad3      	subs	r3, r2, r3
 800c6d0:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800c6d2:	897a      	ldrh	r2, [r7, #10]
 800c6d4:	893b      	ldrh	r3, [r7, #8]
 800c6d6:	429a      	cmp	r2, r3
 800c6d8:	d9f7      	bls.n	800c6ca <tu_fifo_get_read_info+0xb8>
  return idx;
 800c6da:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 800c6dc:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	889b      	ldrh	r3, [r3, #4]
 800c6e2:	81fb      	strh	r3, [r7, #14]
 800c6e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800c6e6:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800c6e8:	e003      	b.n	800c6f2 <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 800c6ea:	89ba      	ldrh	r2, [r7, #12]
 800c6ec:	89fb      	ldrh	r3, [r7, #14]
 800c6ee:	1ad3      	subs	r3, r2, r3
 800c6f0:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800c6f2:	89fa      	ldrh	r2, [r7, #14]
 800c6f4:	89bb      	ldrh	r3, [r7, #12]
 800c6f6:	429a      	cmp	r2, r3
 800c6f8:	d9f7      	bls.n	800c6ea <tu_fifo_get_read_info+0xd8>
  return idx;
 800c6fa:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 800c6fc:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681a      	ldr	r2, [r3, #0]
 800c702:	8bfb      	ldrh	r3, [r7, #30]
 800c704:	441a      	add	r2, r3
 800c706:	683b      	ldr	r3, [r7, #0]
 800c708:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 800c70a:	8c3a      	ldrh	r2, [r7, #32]
 800c70c:	8bfb      	ldrh	r3, [r7, #30]
 800c70e:	429a      	cmp	r2, r3
 800c710:	d909      	bls.n	800c726 <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800c712:	683b      	ldr	r3, [r7, #0]
 800c714:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c716:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 800c718:	683b      	ldr	r3, [r7, #0]
 800c71a:	2200      	movs	r2, #0
 800c71c:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 800c71e:	683b      	ldr	r3, [r7, #0]
 800c720:	2200      	movs	r2, #0
 800c722:	60da      	str	r2, [r3, #12]
 800c724:	e011      	b.n	800c74a <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	889a      	ldrh	r2, [r3, #4]
 800c72a:	8bfb      	ldrh	r3, [r7, #30]
 800c72c:	1ad3      	subs	r3, r2, r3
 800c72e:	b29a      	uxth	r2, r3
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800c734:	683b      	ldr	r3, [r7, #0]
 800c736:	881b      	ldrh	r3, [r3, #0]
 800c738:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c73a:	1ad3      	subs	r3, r2, r3
 800c73c:	b29a      	uxth	r2, r3
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681a      	ldr	r2, [r3, #0]
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	60da      	str	r2, [r3, #12]
  }
}
 800c74a:	372c      	adds	r7, #44	@ 0x2c
 800c74c:	46bd      	mov	sp, r7
 800c74e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c752:	4770      	bx	lr

0800c754 <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800c754:	b480      	push	{r7}
 800c756:	b083      	sub	sp, #12
 800c758:	af00      	add	r7, sp, #0
 800c75a:	4603      	mov	r3, r0
 800c75c:	6039      	str	r1, [r7, #0]
 800c75e:	71fb      	strb	r3, [r7, #7]
 800c760:	4613      	mov	r3, r2
 800c762:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800c764:	bf00      	nop
 800c766:	370c      	adds	r7, #12
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 800c770:	b480      	push	{r7}
 800c772:	b083      	sub	sp, #12
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 800c778:	bf00      	nop
 800c77a:	370c      	adds	r7, #12
 800c77c:	46bd      	mov	sp, r7
 800c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c782:	4770      	bx	lr

0800c784 <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800c784:	b480      	push	{r7}
 800c786:	af00      	add	r7, sp, #0
  return NULL;
 800c788:	2300      	movs	r3, #0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	46bd      	mov	sp, r7
 800c78e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c792:	4770      	bx	lr

0800c794 <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 800c794:	b480      	push	{r7}
 800c796:	af00      	add	r7, sp, #0
  return NULL;
 800c798:	2300      	movs	r3, #0
}
 800c79a:	4618      	mov	r0, r3
 800c79c:	46bd      	mov	sp, r7
 800c79e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7a2:	4770      	bx	lr

0800c7a4 <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 800c7a4:	b480      	push	{r7}
 800c7a6:	b083      	sub	sp, #12
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 800c7ae:	2300      	movs	r3, #0
}
 800c7b0:	4618      	mov	r0, r3
 800c7b2:	370c      	adds	r7, #12
 800c7b4:	46bd      	mov	sp, r7
 800c7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ba:	4770      	bx	lr

0800c7bc <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 800c7bc:	b480      	push	{r7}
 800c7be:	af00      	add	r7, sp, #0
}
 800c7c0:	bf00      	nop
 800c7c2:	46bd      	mov	sp, r7
 800c7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c8:	4770      	bx	lr

0800c7ca <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 800c7ca:	b480      	push	{r7}
 800c7cc:	af00      	add	r7, sp, #0
}
 800c7ce:	bf00      	nop
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr

0800c7d8 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	4603      	mov	r3, r0
 800c7e0:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 800c7e2:	bf00      	nop
 800c7e4:	370c      	adds	r7, #12
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr

0800c7ee <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 800c7ee:	b480      	push	{r7}
 800c7f0:	af00      	add	r7, sp, #0
}
 800c7f2:	bf00      	nop
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr

0800c7fc <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 800c7fc:	b480      	push	{r7}
 800c7fe:	b083      	sub	sp, #12
 800c800:	af00      	add	r7, sp, #0
 800c802:	4603      	mov	r3, r0
 800c804:	603a      	str	r2, [r7, #0]
 800c806:	71fb      	strb	r3, [r7, #7]
 800c808:	460b      	mov	r3, r1
 800c80a:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 800c80c:	2300      	movs	r3, #0
}
 800c80e:	4618      	mov	r0, r3
 800c810:	370c      	adds	r7, #12
 800c812:	46bd      	mov	sp, r7
 800c814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c818:	4770      	bx	lr

0800c81a <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 800c81a:	b480      	push	{r7}
 800c81c:	b083      	sub	sp, #12
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
 800c822:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800c824:	2301      	movs	r3, #1
}
 800c826:	4618      	mov	r0, r3
 800c828:	370c      	adds	r7, #12
 800c82a:	46bd      	mov	sp, r7
 800c82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c830:	4770      	bx	lr

0800c832 <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800c832:	b480      	push	{r7}
 800c834:	b083      	sub	sp, #12
 800c836:	af00      	add	r7, sp, #0
 800c838:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	2200      	movs	r2, #0
 800c83e:	701a      	strb	r2, [r3, #0]
  return NULL;
 800c840:	2300      	movs	r3, #0
}
 800c842:	4618      	mov	r0, r3
 800c844:	370c      	adds	r7, #12
 800c846:	46bd      	mov	sp, r7
 800c848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84c:	4770      	bx	lr
	...

0800c850 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 800c850:	b480      	push	{r7}
 800c852:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800c854:	4b06      	ldr	r3, [pc, #24]	@ (800c870 <tud_mounted+0x20>)
 800c856:	785b      	ldrb	r3, [r3, #1]
 800c858:	b2db      	uxtb	r3, r3
 800c85a:	2b00      	cmp	r3, #0
 800c85c:	bf14      	ite	ne
 800c85e:	2301      	movne	r3, #1
 800c860:	2300      	moveq	r3, #0
 800c862:	b2db      	uxtb	r3, r3
}
 800c864:	4618      	mov	r0, r3
 800c866:	46bd      	mov	sp, r7
 800c868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86c:	4770      	bx	lr
 800c86e:	bf00      	nop
 800c870:	20009bf0 	.word	0x20009bf0

0800c874 <tud_suspended>:

bool tud_suspended(void) {
 800c874:	b480      	push	{r7}
 800c876:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 800c878:	4b07      	ldr	r3, [pc, #28]	@ (800c898 <tud_suspended+0x24>)
 800c87a:	781b      	ldrb	r3, [r3, #0]
 800c87c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800c880:	b2db      	uxtb	r3, r3
 800c882:	2b00      	cmp	r3, #0
 800c884:	bf14      	ite	ne
 800c886:	2301      	movne	r3, #1
 800c888:	2300      	moveq	r3, #0
 800c88a:	b2db      	uxtb	r3, r3
}
 800c88c:	4618      	mov	r0, r3
 800c88e:	46bd      	mov	sp, r7
 800c890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c894:	4770      	bx	lr
 800c896:	bf00      	nop
 800c898:	20009bf0 	.word	0x20009bf0

0800c89c <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 800c89c:	b580      	push	{r7, lr}
 800c89e:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 800c8a0:	4b03      	ldr	r3, [pc, #12]	@ (800c8b0 <tud_disconnect+0x14>)
 800c8a2:	781b      	ldrb	r3, [r3, #0]
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	f002 fe47 	bl	800f538 <dcd_disconnect>
  return true;
 800c8aa:	2301      	movs	r3, #1
}
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	bd80      	pop	{r7, pc}
 800c8b0:	2000002d 	.word	0x2000002d

0800c8b4 <tud_connect>:

bool tud_connect(void) {
 800c8b4:	b580      	push	{r7, lr}
 800c8b6:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 800c8b8:	4b03      	ldr	r3, [pc, #12]	@ (800c8c8 <tud_connect+0x14>)
 800c8ba:	781b      	ldrb	r3, [r3, #0]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f002 fe19 	bl	800f4f4 <dcd_connect>
  return true;
 800c8c2:	2301      	movs	r3, #1
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	bd80      	pop	{r7, pc}
 800c8c8:	2000002d 	.word	0x2000002d

0800c8cc <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 800c8cc:	b480      	push	{r7}
 800c8ce:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 800c8d0:	4b05      	ldr	r3, [pc, #20]	@ (800c8e8 <tud_inited+0x1c>)
 800c8d2:	781b      	ldrb	r3, [r3, #0]
 800c8d4:	2bff      	cmp	r3, #255	@ 0xff
 800c8d6:	bf14      	ite	ne
 800c8d8:	2301      	movne	r3, #1
 800c8da:	2300      	moveq	r3, #0
 800c8dc:	b2db      	uxtb	r3, r3
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	46bd      	mov	sp, r7
 800c8e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e6:	4770      	bx	lr
 800c8e8:	2000002d 	.word	0x2000002d

0800c8ec <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b08e      	sub	sp, #56	@ 0x38
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	6039      	str	r1, [r7, #0]
 800c8f6:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 800c8f8:	f7ff ffe8 	bl	800c8cc <tud_inited>
 800c8fc:	4603      	mov	r3, r0
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d001      	beq.n	800c906 <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800c902:	2301      	movs	r3, #1
 800c904:	e0b0      	b.n	800ca68 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800c906:	683b      	ldr	r3, [r7, #0]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d10a      	bne.n	800c922 <tud_rhport_init+0x36>
 800c90c:	4b58      	ldr	r3, [pc, #352]	@ (800ca70 <tud_rhport_init+0x184>)
 800c90e:	61fb      	str	r3, [r7, #28]
 800c910:	69fb      	ldr	r3, [r7, #28]
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	f003 0301 	and.w	r3, r3, #1
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d000      	beq.n	800c91e <tud_rhport_init+0x32>
 800c91c:	be00      	bkpt	0x0000
 800c91e:	2300      	movs	r3, #0
 800c920:	e0a2      	b.n	800ca68 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800c922:	222c      	movs	r2, #44	@ 0x2c
 800c924:	2100      	movs	r1, #0
 800c926:	4853      	ldr	r0, [pc, #332]	@ (800ca74 <tud_rhport_init+0x188>)
 800c928:	f005 fdee 	bl	8012508 <memset>
  _usbd_queued_setup = 0;
 800c92c:	4b52      	ldr	r3, [pc, #328]	@ (800ca78 <tud_rhport_init+0x18c>)
 800c92e:	2200      	movs	r2, #0
 800c930:	701a      	strb	r2, [r3, #0]
 800c932:	4b52      	ldr	r3, [pc, #328]	@ (800ca7c <tud_rhport_init+0x190>)
 800c934:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800c936:	bf00      	nop
 800c938:	4b51      	ldr	r3, [pc, #324]	@ (800ca80 <tud_rhport_init+0x194>)
 800c93a:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 800c93c:	69bb      	ldr	r3, [r7, #24]
 800c93e:	3304      	adds	r3, #4
 800c940:	4618      	mov	r0, r3
 800c942:	f7ff f8d2 	bl	800baea <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800c946:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800c948:	4a4e      	ldr	r2, [pc, #312]	@ (800ca84 <tud_rhport_init+0x198>)
 800c94a:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 800c94c:	4b4d      	ldr	r3, [pc, #308]	@ (800ca84 <tud_rhport_init+0x198>)
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	2b00      	cmp	r3, #0
 800c952:	d10a      	bne.n	800c96a <tud_rhport_init+0x7e>
 800c954:	4b46      	ldr	r3, [pc, #280]	@ (800ca70 <tud_rhport_init+0x184>)
 800c956:	623b      	str	r3, [r7, #32]
 800c958:	6a3b      	ldr	r3, [r7, #32]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	f003 0301 	and.w	r3, r3, #1
 800c960:	2b00      	cmp	r3, #0
 800c962:	d000      	beq.n	800c966 <tud_rhport_init+0x7a>
 800c964:	be00      	bkpt	0x0000
 800c966:	2300      	movs	r3, #0
 800c968:	e07e      	b.n	800ca68 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800c96a:	4847      	ldr	r0, [pc, #284]	@ (800ca88 <tud_rhport_init+0x19c>)
 800c96c:	f7ff ff61 	bl	800c832 <usbd_app_driver_get_cb>
 800c970:	4603      	mov	r3, r0
 800c972:	4a46      	ldr	r2, [pc, #280]	@ (800ca8c <tud_rhport_init+0x1a0>)
 800c974:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800c976:	4b44      	ldr	r3, [pc, #272]	@ (800ca88 <tud_rhport_init+0x19c>)
 800c978:	781b      	ldrb	r3, [r3, #0]
 800c97a:	2bfb      	cmp	r3, #251	@ 0xfb
 800c97c:	d90a      	bls.n	800c994 <tud_rhport_init+0xa8>
 800c97e:	4b3c      	ldr	r3, [pc, #240]	@ (800ca70 <tud_rhport_init+0x184>)
 800c980:	627b      	str	r3, [r7, #36]	@ 0x24
 800c982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	f003 0301 	and.w	r3, r3, #1
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d000      	beq.n	800c990 <tud_rhport_init+0xa4>
 800c98e:	be00      	bkpt	0x0000
 800c990:	2300      	movs	r3, #0
 800c992:	e069      	b.n	800ca68 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800c994:	2300      	movs	r3, #0
 800c996:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c99a:	e03f      	b.n	800ca1c <tud_rhport_init+0x130>
 800c99c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c9a0:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800c9a2:	2300      	movs	r3, #0
 800c9a4:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800c9a6:	4b38      	ldr	r3, [pc, #224]	@ (800ca88 <tud_rhport_init+0x19c>)
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	7cfa      	ldrb	r2, [r7, #19]
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d209      	bcs.n	800c9c4 <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 800c9b0:	4b36      	ldr	r3, [pc, #216]	@ (800ca8c <tud_rhport_init+0x1a0>)
 800c9b2:	6819      	ldr	r1, [r3, #0]
 800c9b4:	7cfa      	ldrb	r2, [r7, #19]
 800c9b6:	4613      	mov	r3, r2
 800c9b8:	00db      	lsls	r3, r3, #3
 800c9ba:	4413      	add	r3, r2
 800c9bc:	009b      	lsls	r3, r3, #2
 800c9be:	440b      	add	r3, r1
 800c9c0:	60fb      	str	r3, [r7, #12]
 800c9c2:	e00f      	b.n	800c9e4 <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 800c9c4:	4b30      	ldr	r3, [pc, #192]	@ (800ca88 <tud_rhport_init+0x19c>)
 800c9c6:	781b      	ldrb	r3, [r3, #0]
 800c9c8:	7cfa      	ldrb	r2, [r7, #19]
 800c9ca:	1ad3      	subs	r3, r2, r3
 800c9cc:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800c9ce:	7cfb      	ldrb	r3, [r7, #19]
 800c9d0:	2b03      	cmp	r3, #3
 800c9d2:	d807      	bhi.n	800c9e4 <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 800c9d4:	7cfa      	ldrb	r2, [r7, #19]
 800c9d6:	4613      	mov	r3, r2
 800c9d8:	00db      	lsls	r3, r3, #3
 800c9da:	4413      	add	r3, r2
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	4a2c      	ldr	r2, [pc, #176]	@ (800ca90 <tud_rhport_init+0x1a4>)
 800c9e0:	4413      	add	r3, r2
 800c9e2:	60fb      	str	r3, [r7, #12]
  return driver;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800c9e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 800c9e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d003      	beq.n	800c9f6 <tud_rhport_init+0x10a>
 800c9ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f0:	685b      	ldr	r3, [r3, #4]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d10a      	bne.n	800ca0c <tud_rhport_init+0x120>
 800c9f6:	4b1e      	ldr	r3, [pc, #120]	@ (800ca70 <tud_rhport_init+0x184>)
 800c9f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f003 0301 	and.w	r3, r3, #1
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d000      	beq.n	800ca08 <tud_rhport_init+0x11c>
 800ca06:	be00      	bkpt	0x0000
 800ca08:	2300      	movs	r3, #0
 800ca0a:	e02d      	b.n	800ca68 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 800ca0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca0e:	685b      	ldr	r3, [r3, #4]
 800ca10:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800ca12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ca16:	3301      	adds	r3, #1
 800ca18:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ca1c:	4b1a      	ldr	r3, [pc, #104]	@ (800ca88 <tud_rhport_init+0x19c>)
 800ca1e:	781b      	ldrb	r3, [r3, #0]
 800ca20:	3304      	adds	r3, #4
 800ca22:	b2db      	uxtb	r3, r3
 800ca24:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	d3b7      	bcc.n	800c99c <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 800ca2c:	4a19      	ldr	r2, [pc, #100]	@ (800ca94 <tud_rhport_init+0x1a8>)
 800ca2e:	79fb      	ldrb	r3, [r7, #7]
 800ca30:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800ca32:	79fb      	ldrb	r3, [r7, #7]
 800ca34:	6839      	ldr	r1, [r7, #0]
 800ca36:	4618      	mov	r0, r3
 800ca38:	f002 fc34 	bl	800f2a4 <dcd_init>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	f083 0301 	eor.w	r3, r3, #1
 800ca42:	b2db      	uxtb	r3, r3
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d00a      	beq.n	800ca5e <tud_rhport_init+0x172>
 800ca48:	4b09      	ldr	r3, [pc, #36]	@ (800ca70 <tud_rhport_init+0x184>)
 800ca4a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	f003 0301 	and.w	r3, r3, #1
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d000      	beq.n	800ca5a <tud_rhport_init+0x16e>
 800ca58:	be00      	bkpt	0x0000
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	e004      	b.n	800ca68 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 800ca5e:	79fb      	ldrb	r3, [r7, #7]
 800ca60:	4618      	mov	r0, r3
 800ca62:	f002 fcbd 	bl	800f3e0 <dcd_int_enable>

  return true;
 800ca66:	2301      	movs	r3, #1
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3738      	adds	r7, #56	@ 0x38
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	e000edf0 	.word	0xe000edf0
 800ca74:	20009bf0 	.word	0x20009bf0
 800ca78:	20009c1c 	.word	0x20009c1c
 800ca7c:	20000030 	.word	0x20000030
 800ca80:	20000038 	.word	0x20000038
 800ca84:	20009ce8 	.word	0x20009ce8
 800ca88:	20009c24 	.word	0x20009c24
 800ca8c:	20009c20 	.word	0x20009c20
 800ca90:	080146c8 	.word	0x080146c8
 800ca94:	2000002d 	.word	0x2000002d

0800ca98 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 800ca98:	b580      	push	{r7, lr}
 800ca9a:	b088      	sub	sp, #32
 800ca9c:	af00      	add	r7, sp, #0
 800ca9e:	4603      	mov	r3, r0
 800caa0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800caa2:	2300      	movs	r3, #0
 800caa4:	77fb      	strb	r3, [r7, #31]
 800caa6:	e039      	b.n	800cb1c <configuration_reset+0x84>
 800caa8:	7ffb      	ldrb	r3, [r7, #31]
 800caaa:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 800caac:	2300      	movs	r3, #0
 800caae:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 800cab0:	4b28      	ldr	r3, [pc, #160]	@ (800cb54 <configuration_reset+0xbc>)
 800cab2:	781b      	ldrb	r3, [r3, #0]
 800cab4:	7cfa      	ldrb	r2, [r7, #19]
 800cab6:	429a      	cmp	r2, r3
 800cab8:	d209      	bcs.n	800cace <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 800caba:	4b27      	ldr	r3, [pc, #156]	@ (800cb58 <configuration_reset+0xc0>)
 800cabc:	6819      	ldr	r1, [r3, #0]
 800cabe:	7cfa      	ldrb	r2, [r7, #19]
 800cac0:	4613      	mov	r3, r2
 800cac2:	00db      	lsls	r3, r3, #3
 800cac4:	4413      	add	r3, r2
 800cac6:	009b      	lsls	r3, r3, #2
 800cac8:	440b      	add	r3, r1
 800caca:	60fb      	str	r3, [r7, #12]
 800cacc:	e00f      	b.n	800caee <configuration_reset+0x56>
    drvid -= _app_driver_count;
 800cace:	4b21      	ldr	r3, [pc, #132]	@ (800cb54 <configuration_reset+0xbc>)
 800cad0:	781b      	ldrb	r3, [r3, #0]
 800cad2:	7cfa      	ldrb	r2, [r7, #19]
 800cad4:	1ad3      	subs	r3, r2, r3
 800cad6:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800cad8:	7cfb      	ldrb	r3, [r7, #19]
 800cada:	2b03      	cmp	r3, #3
 800cadc:	d807      	bhi.n	800caee <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 800cade:	7cfa      	ldrb	r2, [r7, #19]
 800cae0:	4613      	mov	r3, r2
 800cae2:	00db      	lsls	r3, r3, #3
 800cae4:	4413      	add	r3, r2
 800cae6:	009b      	lsls	r3, r3, #2
 800cae8:	4a1c      	ldr	r2, [pc, #112]	@ (800cb5c <configuration_reset+0xc4>)
 800caea:	4413      	add	r3, r2
 800caec:	60fb      	str	r3, [r7, #12]
  return driver;
 800caee:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 800caf0:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800caf2:	69bb      	ldr	r3, [r7, #24]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d109      	bne.n	800cb0c <configuration_reset+0x74>
 800caf8:	4b19      	ldr	r3, [pc, #100]	@ (800cb60 <configuration_reset+0xc8>)
 800cafa:	617b      	str	r3, [r7, #20]
 800cafc:	697b      	ldr	r3, [r7, #20]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	f003 0301 	and.w	r3, r3, #1
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d020      	beq.n	800cb4a <configuration_reset+0xb2>
 800cb08:	be00      	bkpt	0x0000
 800cb0a:	e01e      	b.n	800cb4a <configuration_reset+0xb2>
    driver->reset(rhport);
 800cb0c:	69bb      	ldr	r3, [r7, #24]
 800cb0e:	68db      	ldr	r3, [r3, #12]
 800cb10:	79fa      	ldrb	r2, [r7, #7]
 800cb12:	4610      	mov	r0, r2
 800cb14:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800cb16:	7ffb      	ldrb	r3, [r7, #31]
 800cb18:	3301      	adds	r3, #1
 800cb1a:	77fb      	strb	r3, [r7, #31]
 800cb1c:	4b0d      	ldr	r3, [pc, #52]	@ (800cb54 <configuration_reset+0xbc>)
 800cb1e:	781b      	ldrb	r3, [r3, #0]
 800cb20:	3304      	adds	r3, #4
 800cb22:	b2db      	uxtb	r3, r3
 800cb24:	7ffa      	ldrb	r2, [r7, #31]
 800cb26:	429a      	cmp	r2, r3
 800cb28:	d3be      	bcc.n	800caa8 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 800cb2a:	222c      	movs	r2, #44	@ 0x2c
 800cb2c:	2100      	movs	r1, #0
 800cb2e:	480d      	ldr	r0, [pc, #52]	@ (800cb64 <configuration_reset+0xcc>)
 800cb30:	f005 fcea 	bl	8012508 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800cb34:	2210      	movs	r2, #16
 800cb36:	21ff      	movs	r1, #255	@ 0xff
 800cb38:	480b      	ldr	r0, [pc, #44]	@ (800cb68 <configuration_reset+0xd0>)
 800cb3a:	f005 fce5 	bl	8012508 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 800cb3e:	220c      	movs	r2, #12
 800cb40:	21ff      	movs	r1, #255	@ 0xff
 800cb42:	480a      	ldr	r0, [pc, #40]	@ (800cb6c <configuration_reset+0xd4>)
 800cb44:	f005 fce0 	bl	8012508 <memset>
 800cb48:	e000      	b.n	800cb4c <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 800cb4a:	bf00      	nop
}
 800cb4c:	3720      	adds	r7, #32
 800cb4e:	46bd      	mov	sp, r7
 800cb50:	bd80      	pop	{r7, pc}
 800cb52:	bf00      	nop
 800cb54:	20009c24 	.word	0x20009c24
 800cb58:	20009c20 	.word	0x20009c20
 800cb5c:	080146c8 	.word	0x080146c8
 800cb60:	e000edf0 	.word	0xe000edf0
 800cb64:	20009bf0 	.word	0x20009bf0
 800cb68:	20009bf4 	.word	0x20009bf4
 800cb6c:	20009c04 	.word	0x20009c04

0800cb70 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b082      	sub	sp, #8
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	4603      	mov	r3, r0
 800cb78:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 800cb7a:	79fb      	ldrb	r3, [r7, #7]
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f7ff ff8b 	bl	800ca98 <configuration_reset>
  usbd_control_reset();
 800cb82:	f001 fdd7 	bl	800e734 <usbd_control_reset>
}
 800cb86:	bf00      	nop
 800cb88:	3708      	adds	r7, #8
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
	...

0800cb90 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 800cb90:	b590      	push	{r4, r7, lr}
 800cb92:	b093      	sub	sp, #76	@ 0x4c
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 800cb9c:	f7ff fe96 	bl	800c8cc <tud_inited>
 800cba0:	4603      	mov	r3, r0
 800cba2:	f083 0301 	eor.w	r3, r3, #1
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	f040 8191 	bne.w	800ced0 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 800cbae:	4bb5      	ldr	r3, [pc, #724]	@ (800ce84 <tud_task_ext+0x2f4>)
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbb4:	f107 030c 	add.w	r3, r7, #12
 800cbb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 800cbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	2000      	movs	r0, #0
 800cbc4:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 800cbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc8:	3304      	adds	r3, #4
 800cbca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbcc:	4618      	mov	r0, r3
 800cbce:	f7ff fc5a 	bl	800c486 <tu_fifo_read>
 800cbd2:	4603      	mov	r3, r0
 800cbd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 800cbd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	2001      	movs	r0, #1
 800cbde:	4798      	blx	r3

  return success;
 800cbe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbe4:	f083 0301 	eor.w	r3, r3, #1
 800cbe8:	b2db      	uxtb	r3, r3
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	f040 8172 	bne.w	800ced4 <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 800cbf0:	7b7b      	ldrb	r3, [r7, #13]
 800cbf2:	3b01      	subs	r3, #1
 800cbf4:	2b07      	cmp	r3, #7
 800cbf6:	f200 8153 	bhi.w	800cea0 <tud_task_ext+0x310>
 800cbfa:	a201      	add	r2, pc, #4	@ (adr r2, 800cc00 <tud_task_ext+0x70>)
 800cbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc00:	0800cc21 	.word	0x0800cc21
 800cc04:	0800cc31 	.word	0x0800cc31
 800cc08:	0800ce53 	.word	0x0800ce53
 800cc0c:	0800ce05 	.word	0x0800ce05
 800cc10:	0800ce2f 	.word	0x0800ce2f
 800cc14:	0800cc3f 	.word	0x0800cc3f
 800cc18:	0800ccef 	.word	0x0800ccef
 800cc1c:	0800ce43 	.word	0x0800ce43
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 800cc20:	7b3b      	ldrb	r3, [r7, #12]
 800cc22:	4618      	mov	r0, r3
 800cc24:	f7ff ffa4 	bl	800cb70 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 800cc28:	7c3a      	ldrb	r2, [r7, #16]
 800cc2a:	4b97      	ldr	r3, [pc, #604]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cc2c:	709a      	strb	r2, [r3, #2]
        break;
 800cc2e:	e14e      	b.n	800cece <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 800cc30:	7b3b      	ldrb	r3, [r7, #12]
 800cc32:	4618      	mov	r0, r3
 800cc34:	f7ff ff9c 	bl	800cb70 <usbd_reset>
        tud_umount_cb();
 800cc38:	f7ff fdc7 	bl	800c7ca <tud_umount_cb>
        break;
 800cc3c:	e147      	b.n	800cece <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 800cc3e:	4b93      	ldr	r3, [pc, #588]	@ (800ce8c <tud_task_ext+0x2fc>)
 800cc40:	781b      	ldrb	r3, [r3, #0]
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d10a      	bne.n	800cc5e <tud_task_ext+0xce>
 800cc48:	4b91      	ldr	r3, [pc, #580]	@ (800ce90 <tud_task_ext+0x300>)
 800cc4a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cc4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc4e:	681b      	ldr	r3, [r3, #0]
 800cc50:	f003 0301 	and.w	r3, r3, #1
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	f000 813f 	beq.w	800ced8 <tud_task_ext+0x348>
 800cc5a:	be00      	bkpt	0x0000
 800cc5c:	e13c      	b.n	800ced8 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 800cc5e:	4b8b      	ldr	r3, [pc, #556]	@ (800ce8c <tud_task_ext+0x2fc>)
 800cc60:	781b      	ldrb	r3, [r3, #0]
 800cc62:	b2db      	uxtb	r3, r3
 800cc64:	3b01      	subs	r3, #1
 800cc66:	b2da      	uxtb	r2, r3
 800cc68:	4b88      	ldr	r3, [pc, #544]	@ (800ce8c <tud_task_ext+0x2fc>)
 800cc6a:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 800cc6c:	4b87      	ldr	r3, [pc, #540]	@ (800ce8c <tud_task_ext+0x2fc>)
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	b2db      	uxtb	r3, r3
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	f040 811e 	bne.w	800ceb4 <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 800cc78:	4a83      	ldr	r2, [pc, #524]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cc7a:	7813      	ldrb	r3, [r2, #0]
 800cc7c:	f043 0301 	orr.w	r3, r3, #1
 800cc80:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800cc82:	4a81      	ldr	r2, [pc, #516]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cc84:	f892 3020 	ldrb.w	r3, [r2, #32]
 800cc88:	f023 0301 	bic.w	r3, r3, #1
 800cc8c:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 800cc90:	4a7d      	ldr	r2, [pc, #500]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cc92:	f892 3020 	ldrb.w	r3, [r2, #32]
 800cc96:	f023 0304 	bic.w	r3, r3, #4
 800cc9a:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 800cc9e:	4a7a      	ldr	r2, [pc, #488]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cca0:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800cca4:	f023 0301 	bic.w	r3, r3, #1
 800cca8:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 800ccac:	4a76      	ldr	r2, [pc, #472]	@ (800ce88 <tud_task_ext+0x2f8>)
 800ccae:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 800ccb2:	f023 0304 	bic.w	r3, r3, #4
 800ccb6:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 800ccba:	7b3a      	ldrb	r2, [r7, #12]
 800ccbc:	f107 030c 	add.w	r3, r7, #12
 800ccc0:	3304      	adds	r3, #4
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	4610      	mov	r0, r2
 800ccc6:	f000 f927 	bl	800cf18 <process_control_request>
 800ccca:	4603      	mov	r3, r0
 800cccc:	f083 0301 	eor.w	r3, r3, #1
 800ccd0:	b2db      	uxtb	r3, r3
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	f000 80f0 	beq.w	800ceb8 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 800ccd8:	7b3b      	ldrb	r3, [r7, #12]
 800ccda:	2100      	movs	r1, #0
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f002 fe07 	bl	800f8f0 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 800cce2:	7b3b      	ldrb	r3, [r7, #12]
 800cce4:	2180      	movs	r1, #128	@ 0x80
 800cce6:	4618      	mov	r0, r3
 800cce8:	f002 fe02 	bl	800f8f0 <dcd_edpt_stall>
        }
        break;
 800ccec:	e0e4      	b.n	800ceb8 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 800ccee:	7c3b      	ldrb	r3, [r7, #16]
 800ccf0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800ccf4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800ccf8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ccfc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800cd00:	f003 030f 	and.w	r3, r3, #15
 800cd04:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800cd06:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800cd0a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cd0e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800cd12:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd16:	09db      	lsrs	r3, r3, #7
 800cd18:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800cd1a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800cd1e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800cd22:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cd26:	4958      	ldr	r1, [pc, #352]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cd28:	0052      	lsls	r2, r2, #1
 800cd2a:	440a      	add	r2, r1
 800cd2c:	4413      	add	r3, r2
 800cd2e:	f103 0220 	add.w	r2, r3, #32
 800cd32:	7813      	ldrb	r3, [r2, #0]
 800cd34:	f023 0301 	bic.w	r3, r3, #1
 800cd38:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800cd3a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800cd3e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cd42:	4951      	ldr	r1, [pc, #324]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cd44:	0052      	lsls	r2, r2, #1
 800cd46:	440a      	add	r2, r1
 800cd48:	4413      	add	r3, r2
 800cd4a:	f103 0220 	add.w	r2, r3, #32
 800cd4e:	7813      	ldrb	r3, [r2, #0]
 800cd50:	f023 0304 	bic.w	r3, r3, #4
 800cd54:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800cd56:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800cd5a:	2b00      	cmp	r3, #0
 800cd5c:	d107      	bne.n	800cd6e <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800cd5e:	7b38      	ldrb	r0, [r7, #12]
 800cd60:	7c7a      	ldrb	r2, [r7, #17]
 800cd62:	697b      	ldr	r3, [r7, #20]
 800cd64:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800cd68:	f001 fd1a 	bl	800e7a0 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 800cd6c:	e0af      	b.n	800cece <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800cd6e:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800cd72:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cd76:	4944      	ldr	r1, [pc, #272]	@ (800ce88 <tud_task_ext+0x2f8>)
 800cd78:	0052      	lsls	r2, r2, #1
 800cd7a:	440a      	add	r2, r1
 800cd7c:	4413      	add	r3, r2
 800cd7e:	3314      	adds	r3, #20
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800cd86:	2300      	movs	r3, #0
 800cd88:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800cd8a:	4b42      	ldr	r3, [pc, #264]	@ (800ce94 <tud_task_ext+0x304>)
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cd92:	429a      	cmp	r2, r3
 800cd94:	d20a      	bcs.n	800cdac <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 800cd96:	4b40      	ldr	r3, [pc, #256]	@ (800ce98 <tud_task_ext+0x308>)
 800cd98:	6819      	ldr	r1, [r3, #0]
 800cd9a:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cd9e:	4613      	mov	r3, r2
 800cda0:	00db      	lsls	r3, r3, #3
 800cda2:	4413      	add	r3, r2
 800cda4:	009b      	lsls	r3, r3, #2
 800cda6:	440b      	add	r3, r1
 800cda8:	623b      	str	r3, [r7, #32]
 800cdaa:	e013      	b.n	800cdd4 <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 800cdac:	4b39      	ldr	r3, [pc, #228]	@ (800ce94 <tud_task_ext+0x304>)
 800cdae:	781b      	ldrb	r3, [r3, #0]
 800cdb0:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cdb4:	1ad3      	subs	r3, r2, r3
 800cdb6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800cdba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800cdbe:	2b03      	cmp	r3, #3
 800cdc0:	d808      	bhi.n	800cdd4 <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 800cdc2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800cdc6:	4613      	mov	r3, r2
 800cdc8:	00db      	lsls	r3, r3, #3
 800cdca:	4413      	add	r3, r2
 800cdcc:	009b      	lsls	r3, r3, #2
 800cdce:	4a33      	ldr	r2, [pc, #204]	@ (800ce9c <tud_task_ext+0x30c>)
 800cdd0:	4413      	add	r3, r2
 800cdd2:	623b      	str	r3, [r7, #32]
  return driver;
 800cdd4:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800cdd6:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 800cdd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d109      	bne.n	800cdf2 <tud_task_ext+0x262>
 800cdde:	4b2c      	ldr	r3, [pc, #176]	@ (800ce90 <tud_task_ext+0x300>)
 800cde0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cde2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cde4:	681b      	ldr	r3, [r3, #0]
 800cde6:	f003 0301 	and.w	r3, r3, #1
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d076      	beq.n	800cedc <tud_task_ext+0x34c>
 800cdee:	be00      	bkpt	0x0000
 800cdf0:	e074      	b.n	800cedc <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800cdf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cdf4:	699c      	ldr	r4, [r3, #24]
 800cdf6:	7b38      	ldrb	r0, [r7, #12]
 800cdf8:	7c7a      	ldrb	r2, [r7, #17]
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800ce00:	47a0      	blx	r4
        break;
 800ce02:	e064      	b.n	800cece <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800ce04:	4b20      	ldr	r3, [pc, #128]	@ (800ce88 <tud_task_ext+0x2f8>)
 800ce06:	781b      	ldrb	r3, [r3, #0]
 800ce08:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ce0c:	b2db      	uxtb	r3, r3
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d054      	beq.n	800cebc <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800ce12:	4b1d      	ldr	r3, [pc, #116]	@ (800ce88 <tud_task_ext+0x2f8>)
 800ce14:	781b      	ldrb	r3, [r3, #0]
 800ce16:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ce1a:	b2db      	uxtb	r3, r3
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	bf14      	ite	ne
 800ce20:	2301      	movne	r3, #1
 800ce22:	2300      	moveq	r3, #0
 800ce24:	b2db      	uxtb	r3, r3
 800ce26:	4618      	mov	r0, r3
 800ce28:	f7ff fcd6 	bl	800c7d8 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800ce2c:	e046      	b.n	800cebc <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 800ce2e:	4b16      	ldr	r3, [pc, #88]	@ (800ce88 <tud_task_ext+0x2f8>)
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d041      	beq.n	800cec0 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 800ce3c:	f7ff fcd7 	bl	800c7ee <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 800ce40:	e03e      	b.n	800cec0 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800ce42:	693b      	ldr	r3, [r7, #16]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d03d      	beq.n	800cec4 <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 800ce48:	693b      	ldr	r3, [r7, #16]
 800ce4a:	697a      	ldr	r2, [r7, #20]
 800ce4c:	4610      	mov	r0, r2
 800ce4e:	4798      	blx	r3
        }
        break;
 800ce50:	e038      	b.n	800cec4 <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800ce52:	4b0d      	ldr	r3, [pc, #52]	@ (800ce88 <tud_task_ext+0x2f8>)
 800ce54:	78db      	ldrb	r3, [r3, #3]
 800ce56:	b2db      	uxtb	r3, r3
 800ce58:	61fb      	str	r3, [r7, #28]
 800ce5a:	2300      	movs	r3, #0
 800ce5c:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ce5e:	7efb      	ldrb	r3, [r7, #27]
 800ce60:	69fa      	ldr	r2, [r7, #28]
 800ce62:	fa22 f303 	lsr.w	r3, r2, r3
 800ce66:	f003 0301 	and.w	r3, r3, #1
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	bf14      	ite	ne
 800ce6e:	2301      	movne	r3, #1
 800ce70:	2300      	moveq	r3, #0
 800ce72:	b2db      	uxtb	r3, r3
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d027      	beq.n	800cec8 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	4618      	mov	r0, r3
 800ce7c:	f7ff fc78 	bl	800c770 <tud_sof_cb>
        }
      break;
 800ce80:	e022      	b.n	800cec8 <tud_task_ext+0x338>
 800ce82:	bf00      	nop
 800ce84:	20009ce8 	.word	0x20009ce8
 800ce88:	20009bf0 	.word	0x20009bf0
 800ce8c:	20009c1c 	.word	0x20009c1c
 800ce90:	e000edf0 	.word	0xe000edf0
 800ce94:	20009c24 	.word	0x20009c24
 800ce98:	20009c20 	.word	0x20009c20
 800ce9c:	080146c8 	.word	0x080146c8

      default:
        TU_BREAKPOINT();
 800cea0:	4b10      	ldr	r3, [pc, #64]	@ (800cee4 <tud_task_ext+0x354>)
 800cea2:	637b      	str	r3, [r7, #52]	@ 0x34
 800cea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	f003 0301 	and.w	r3, r3, #1
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d00d      	beq.n	800cecc <tud_task_ext+0x33c>
 800ceb0:	be00      	bkpt	0x0000
        break;
 800ceb2:	e00b      	b.n	800cecc <tud_task_ext+0x33c>
          break;
 800ceb4:	bf00      	nop
 800ceb6:	e67a      	b.n	800cbae <tud_task_ext+0x1e>
        break;
 800ceb8:	bf00      	nop
 800ceba:	e678      	b.n	800cbae <tud_task_ext+0x1e>
        break;
 800cebc:	bf00      	nop
 800cebe:	e676      	b.n	800cbae <tud_task_ext+0x1e>
        break;
 800cec0:	bf00      	nop
 800cec2:	e674      	b.n	800cbae <tud_task_ext+0x1e>
        break;
 800cec4:	bf00      	nop
 800cec6:	e672      	b.n	800cbae <tud_task_ext+0x1e>
      break;
 800cec8:	bf00      	nop
 800ceca:	e670      	b.n	800cbae <tud_task_ext+0x1e>
        break;
 800cecc:	bf00      	nop
  while (1) {
 800cece:	e66e      	b.n	800cbae <tud_task_ext+0x1e>
    return;
 800ced0:	bf00      	nop
 800ced2:	e004      	b.n	800cede <tud_task_ext+0x34e>
      return;
 800ced4:	bf00      	nop
 800ced6:	e002      	b.n	800cede <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 800ced8:	bf00      	nop
 800ceda:	e000      	b.n	800cede <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 800cedc:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 800cede:	374c      	adds	r7, #76	@ 0x4c
 800cee0:	46bd      	mov	sp, r7
 800cee2:	bd90      	pop	{r4, r7, pc}
 800cee4:	e000edf0 	.word	0xe000edf0

0800cee8 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 800cee8:	b580      	push	{r7, lr}
 800ceea:	b084      	sub	sp, #16
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	4603      	mov	r3, r0
 800cef0:	60b9      	str	r1, [r7, #8]
 800cef2:	607a      	str	r2, [r7, #4]
 800cef4:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 800cef6:	68bb      	ldr	r3, [r7, #8]
 800cef8:	695b      	ldr	r3, [r3, #20]
 800cefa:	4618      	mov	r0, r3
 800cefc:	f001 fc26 	bl	800e74c <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 800cf00:	68bb      	ldr	r3, [r7, #8]
 800cf02:	695b      	ldr	r3, [r3, #20]
 800cf04:	7bf8      	ldrb	r0, [r7, #15]
 800cf06:	687a      	ldr	r2, [r7, #4]
 800cf08:	2101      	movs	r1, #1
 800cf0a:	4798      	blx	r3
 800cf0c:	4603      	mov	r3, r0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3710      	adds	r7, #16
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}
	...

0800cf18 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b09a      	sub	sp, #104	@ 0x68
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	4603      	mov	r3, r0
 800cf20:	6039      	str	r1, [r7, #0]
 800cf22:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 800cf24:	2000      	movs	r0, #0
 800cf26:	f001 fc11 	bl	800e74c <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	781b      	ldrb	r3, [r3, #0]
 800cf2e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf32:	b2db      	uxtb	r3, r3
 800cf34:	2b60      	cmp	r3, #96	@ 0x60
 800cf36:	d10a      	bne.n	800cf4e <process_control_request+0x36>
 800cf38:	4ba8      	ldr	r3, [pc, #672]	@ (800d1dc <process_control_request+0x2c4>)
 800cf3a:	633b      	str	r3, [r7, #48]	@ 0x30
 800cf3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f003 0301 	and.w	r3, r3, #1
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	d000      	beq.n	800cf4a <process_control_request+0x32>
 800cf48:	be00      	bkpt	0x0000
 800cf4a:	2300      	movs	r3, #0
 800cf4c:	e2cf      	b.n	800d4ee <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 800cf4e:	683b      	ldr	r3, [r7, #0]
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf56:	b2db      	uxtb	r3, r3
 800cf58:	2b40      	cmp	r3, #64	@ 0x40
 800cf5a:	d10a      	bne.n	800cf72 <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 800cf5c:	48a0      	ldr	r0, [pc, #640]	@ (800d1e0 <process_control_request+0x2c8>)
 800cf5e:	f001 fbf5 	bl	800e74c <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 800cf62:	79fb      	ldrb	r3, [r7, #7]
 800cf64:	683a      	ldr	r2, [r7, #0]
 800cf66:	2101      	movs	r1, #1
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f7ff fc47 	bl	800c7fc <tud_vendor_control_xfer_cb>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	e2bd      	b.n	800d4ee <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 800cf72:	683b      	ldr	r3, [r7, #0]
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	f3c3 0304 	ubfx	r3, r3, #0, #5
 800cf7a:	b2db      	uxtb	r3, r3
 800cf7c:	2b02      	cmp	r3, #2
 800cf7e:	f000 81d5 	beq.w	800d32c <process_control_request+0x414>
 800cf82:	2b02      	cmp	r3, #2
 800cf84:	f300 82a6 	bgt.w	800d4d4 <process_control_request+0x5bc>
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <process_control_request+0x7c>
 800cf8c:	2b01      	cmp	r3, #1
 800cf8e:	f000 8157 	beq.w	800d240 <process_control_request+0x328>
 800cf92:	e29f      	b.n	800d4d4 <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 800cf94:	683b      	ldr	r3, [r7, #0]
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	2b20      	cmp	r3, #32
 800cfa0:	d14a      	bne.n	800d038 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 800cfa2:	683b      	ldr	r3, [r7, #0]
 800cfa4:	889b      	ldrh	r3, [r3, #4]
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800cfaa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800cfb2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cfb6:	2b0f      	cmp	r3, #15
 800cfb8:	d901      	bls.n	800cfbe <process_control_request+0xa6>
 800cfba:	2300      	movs	r3, #0
 800cfbc:	e297      	b.n	800d4ee <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800cfbe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cfc2:	4a88      	ldr	r2, [pc, #544]	@ (800d1e4 <process_control_request+0x2cc>)
 800cfc4:	4413      	add	r3, r2
 800cfc6:	791b      	ldrb	r3, [r3, #4]
 800cfc8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 800cfcc:	2300      	movs	r3, #0
 800cfce:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 800cfd0:	4b85      	ldr	r3, [pc, #532]	@ (800d1e8 <process_control_request+0x2d0>)
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	d20a      	bcs.n	800cff2 <process_control_request+0xda>
    driver = &_app_driver[drvid];
 800cfdc:	4b83      	ldr	r3, [pc, #524]	@ (800d1ec <process_control_request+0x2d4>)
 800cfde:	6819      	ldr	r1, [r3, #0]
 800cfe0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800cfe4:	4613      	mov	r3, r2
 800cfe6:	00db      	lsls	r3, r3, #3
 800cfe8:	4413      	add	r3, r2
 800cfea:	009b      	lsls	r3, r3, #2
 800cfec:	440b      	add	r3, r1
 800cfee:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cff0:	e013      	b.n	800d01a <process_control_request+0x102>
    drvid -= _app_driver_count;
 800cff2:	4b7d      	ldr	r3, [pc, #500]	@ (800d1e8 <process_control_request+0x2d0>)
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800cffa:	1ad3      	subs	r3, r2, r3
 800cffc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d000:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800d004:	2b03      	cmp	r3, #3
 800d006:	d808      	bhi.n	800d01a <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 800d008:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800d00c:	4613      	mov	r3, r2
 800d00e:	00db      	lsls	r3, r3, #3
 800d010:	4413      	add	r3, r2
 800d012:	009b      	lsls	r3, r3, #2
 800d014:	4a76      	ldr	r2, [pc, #472]	@ (800d1f0 <process_control_request+0x2d8>)
 800d016:	4413      	add	r3, r2
 800d018:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 800d01a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800d01c:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 800d01e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d020:	2b00      	cmp	r3, #0
 800d022:	d101      	bne.n	800d028 <process_control_request+0x110>
 800d024:	2300      	movs	r3, #0
 800d026:	e262      	b.n	800d4ee <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 800d028:	79fb      	ldrb	r3, [r7, #7]
 800d02a:	683a      	ldr	r2, [r7, #0]
 800d02c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d02e:	4618      	mov	r0, r3
 800d030:	f7ff ff5a 	bl	800cee8 <invoke_class_control>
 800d034:	4603      	mov	r3, r0
 800d036:	e25a      	b.n	800d4ee <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800d038:	683b      	ldr	r3, [r7, #0]
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d040:	b2db      	uxtb	r3, r3
 800d042:	2b00      	cmp	r3, #0
 800d044:	d00a      	beq.n	800d05c <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 800d046:	4b65      	ldr	r3, [pc, #404]	@ (800d1dc <process_control_request+0x2c4>)
 800d048:	643b      	str	r3, [r7, #64]	@ 0x40
 800d04a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f003 0301 	and.w	r3, r3, #1
 800d052:	2b00      	cmp	r3, #0
 800d054:	d000      	beq.n	800d058 <process_control_request+0x140>
 800d056:	be00      	bkpt	0x0000
        return false;
 800d058:	2300      	movs	r3, #0
 800d05a:	e248      	b.n	800d4ee <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	785b      	ldrb	r3, [r3, #1]
 800d060:	2b09      	cmp	r3, #9
 800d062:	f200 80e0 	bhi.w	800d226 <process_control_request+0x30e>
 800d066:	a201      	add	r2, pc, #4	@ (adr r2, 800d06c <process_control_request+0x154>)
 800d068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d06c:	0800d1f5 	.word	0x0800d1f5
 800d070:	0800d1b9 	.word	0x0800d1b9
 800d074:	0800d227 	.word	0x0800d227
 800d078:	0800d193 	.word	0x0800d193
 800d07c:	0800d227 	.word	0x0800d227
 800d080:	0800d095 	.word	0x0800d095
 800d084:	0800d179 	.word	0x0800d179
 800d088:	0800d227 	.word	0x0800d227
 800d08c:	0800d0b9 	.word	0x0800d0b9
 800d090:	0800d0d1 	.word	0x0800d0d1
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 800d094:	6838      	ldr	r0, [r7, #0]
 800d096:	f001 fb69 	bl	800e76c <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 800d09a:	683b      	ldr	r3, [r7, #0]
 800d09c:	885b      	ldrh	r3, [r3, #2]
 800d09e:	b29b      	uxth	r3, r3
 800d0a0:	b2da      	uxtb	r2, r3
 800d0a2:	79fb      	ldrb	r3, [r7, #7]
 800d0a4:	4611      	mov	r1, r2
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f002 f9ea 	bl	800f480 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 800d0ac:	4a4d      	ldr	r2, [pc, #308]	@ (800d1e4 <process_control_request+0x2cc>)
 800d0ae:	7813      	ldrb	r3, [r2, #0]
 800d0b0:	f043 0302 	orr.w	r3, r3, #2
 800d0b4:	7013      	strb	r3, [r2, #0]
        break;
 800d0b6:	e0c2      	b.n	800d23e <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 800d0b8:	4b4a      	ldr	r3, [pc, #296]	@ (800d1e4 <process_control_request+0x2cc>)
 800d0ba:	785b      	ldrb	r3, [r3, #1]
 800d0bc:	b2db      	uxtb	r3, r3
 800d0be:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 800d0c0:	f107 0213 	add.w	r2, r7, #19
 800d0c4:	79f8      	ldrb	r0, [r7, #7]
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	6839      	ldr	r1, [r7, #0]
 800d0ca:	f001 fac3 	bl	800e654 <tud_control_xfer>
        }
        break;
 800d0ce:	e0b6      	b.n	800d23e <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 800d0d0:	683b      	ldr	r3, [r7, #0]
 800d0d2:	885b      	ldrh	r3, [r3, #2]
 800d0d4:	b29b      	uxth	r3, r3
 800d0d6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 800d0da:	4b42      	ldr	r3, [pc, #264]	@ (800d1e4 <process_control_request+0x2cc>)
 800d0dc:	785b      	ldrb	r3, [r3, #1]
 800d0de:	b2db      	uxtb	r3, r3
 800d0e0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800d0e4:	429a      	cmp	r2, r3
 800d0e6:	d041      	beq.n	800d16c <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 800d0e8:	4b3e      	ldr	r3, [pc, #248]	@ (800d1e4 <process_control_request+0x2cc>)
 800d0ea:	785b      	ldrb	r3, [r3, #1]
 800d0ec:	b2db      	uxtb	r3, r3
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d014      	beq.n	800d11c <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 800d0f2:	79fb      	ldrb	r3, [r7, #7]
 800d0f4:	2100      	movs	r1, #0
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	f002 fa40 	bl	800f57c <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 800d0fc:	79fb      	ldrb	r3, [r7, #7]
 800d0fe:	4618      	mov	r0, r3
 800d100:	f002 faa4 	bl	800f64c <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 800d104:	4b37      	ldr	r3, [pc, #220]	@ (800d1e4 <process_control_request+0x2cc>)
 800d106:	789b      	ldrb	r3, [r3, #2]
 800d108:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 800d10c:	79fb      	ldrb	r3, [r7, #7]
 800d10e:	4618      	mov	r0, r3
 800d110:	f7ff fcc2 	bl	800ca98 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 800d114:	4a33      	ldr	r2, [pc, #204]	@ (800d1e4 <process_control_request+0x2cc>)
 800d116:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 800d11a:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 800d11c:	4a31      	ldr	r2, [pc, #196]	@ (800d1e4 <process_control_request+0x2cc>)
 800d11e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d122:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 800d124:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d102      	bne.n	800d132 <process_control_request+0x21a>
              tud_umount_cb();
 800d12c:	f7ff fb4d 	bl	800c7ca <tud_umount_cb>
 800d130:	e01c      	b.n	800d16c <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 800d132:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 800d136:	79fb      	ldrb	r3, [r7, #7]
 800d138:	4611      	mov	r1, r2
 800d13a:	4618      	mov	r0, r3
 800d13c:	f000 f9e0 	bl	800d500 <process_set_config>
 800d140:	4603      	mov	r3, r0
 800d142:	f083 0301 	eor.w	r3, r3, #1
 800d146:	b2db      	uxtb	r3, r3
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d00d      	beq.n	800d168 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 800d14c:	4b25      	ldr	r3, [pc, #148]	@ (800d1e4 <process_control_request+0x2cc>)
 800d14e:	2200      	movs	r2, #0
 800d150:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 800d152:	4b22      	ldr	r3, [pc, #136]	@ (800d1dc <process_control_request+0x2c4>)
 800d154:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d156:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	f003 0301 	and.w	r3, r3, #1
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d000      	beq.n	800d164 <process_control_request+0x24c>
 800d162:	be00      	bkpt	0x0000
 800d164:	2300      	movs	r3, #0
 800d166:	e1c2      	b.n	800d4ee <process_control_request+0x5d6>
              }
              tud_mount_cb();
 800d168:	f7ff fb28 	bl	800c7bc <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 800d16c:	79fb      	ldrb	r3, [r7, #7]
 800d16e:	6839      	ldr	r1, [r7, #0]
 800d170:	4618      	mov	r0, r3
 800d172:	f001 f9eb 	bl	800e54c <tud_control_status>
        }
        break;
 800d176:	e062      	b.n	800d23e <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 800d178:	79fb      	ldrb	r3, [r7, #7]
 800d17a:	6839      	ldr	r1, [r7, #0]
 800d17c:	4618      	mov	r0, r3
 800d17e:	f000 fafb 	bl	800d778 <process_get_descriptor>
 800d182:	4603      	mov	r3, r0
 800d184:	f083 0301 	eor.w	r3, r3, #1
 800d188:	b2db      	uxtb	r3, r3
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d056      	beq.n	800d23c <process_control_request+0x324>
 800d18e:	2300      	movs	r3, #0
 800d190:	e1ad      	b.n	800d4ee <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 800d192:	683b      	ldr	r3, [r7, #0]
 800d194:	885b      	ldrh	r3, [r3, #2]
 800d196:	b29b      	uxth	r3, r3
 800d198:	2b01      	cmp	r3, #1
 800d19a:	d10b      	bne.n	800d1b4 <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 800d19c:	4a11      	ldr	r2, [pc, #68]	@ (800d1e4 <process_control_request+0x2cc>)
 800d19e:	7813      	ldrb	r3, [r2, #0]
 800d1a0:	f043 0308 	orr.w	r3, r3, #8
 800d1a4:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 800d1a6:	79fb      	ldrb	r3, [r7, #7]
 800d1a8:	6839      	ldr	r1, [r7, #0]
 800d1aa:	4618      	mov	r0, r3
 800d1ac:	f001 f9ce 	bl	800e54c <tud_control_status>
              break;
 800d1b0:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 800d1b2:	e044      	b.n	800d23e <process_control_request+0x326>
            default: return false;
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	e19a      	b.n	800d4ee <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	885b      	ldrh	r3, [r3, #2]
 800d1bc:	b29b      	uxth	r3, r3
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	d001      	beq.n	800d1c6 <process_control_request+0x2ae>
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	e193      	b.n	800d4ee <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 800d1c6:	4a07      	ldr	r2, [pc, #28]	@ (800d1e4 <process_control_request+0x2cc>)
 800d1c8:	7813      	ldrb	r3, [r2, #0]
 800d1ca:	f023 0308 	bic.w	r3, r3, #8
 800d1ce:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 800d1d0:	79fb      	ldrb	r3, [r7, #7]
 800d1d2:	6839      	ldr	r1, [r7, #0]
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f001 f9b9 	bl	800e54c <tud_control_status>
          break;
 800d1da:	e030      	b.n	800d23e <process_control_request+0x326>
 800d1dc:	e000edf0 	.word	0xe000edf0
 800d1e0:	0800c7fd 	.word	0x0800c7fd
 800d1e4:	20009bf0 	.word	0x20009bf0
 800d1e8:	20009c24 	.word	0x20009c24
 800d1ec:	20009c20 	.word	0x20009c20
 800d1f0:	080146c8 	.word	0x080146c8

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 800d1f4:	4b9b      	ldr	r3, [pc, #620]	@ (800d464 <process_control_request+0x54c>)
 800d1f6:	781b      	ldrb	r3, [r3, #0]
 800d1f8:	095b      	lsrs	r3, r3, #5
 800d1fa:	b2db      	uxtb	r3, r3
 800d1fc:	f003 0301 	and.w	r3, r3, #1
 800d200:	b29a      	uxth	r2, r3
 800d202:	4b98      	ldr	r3, [pc, #608]	@ (800d464 <process_control_request+0x54c>)
 800d204:	781b      	ldrb	r3, [r3, #0]
 800d206:	089b      	lsrs	r3, r3, #2
 800d208:	b2db      	uxtb	r3, r3
 800d20a:	f003 0302 	and.w	r3, r3, #2
 800d20e:	b29b      	uxth	r3, r3
 800d210:	4313      	orrs	r3, r2
 800d212:	b29b      	uxth	r3, r3
 800d214:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 800d216:	f107 0210 	add.w	r2, r7, #16
 800d21a:	79f8      	ldrb	r0, [r7, #7]
 800d21c:	2302      	movs	r3, #2
 800d21e:	6839      	ldr	r1, [r7, #0]
 800d220:	f001 fa18 	bl	800e654 <tud_control_xfer>
          break;
 800d224:	e00b      	b.n	800d23e <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 800d226:	4b90      	ldr	r3, [pc, #576]	@ (800d468 <process_control_request+0x550>)
 800d228:	647b      	str	r3, [r7, #68]	@ 0x44
 800d22a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f003 0301 	and.w	r3, r3, #1
 800d232:	2b00      	cmp	r3, #0
 800d234:	d000      	beq.n	800d238 <process_control_request+0x320>
 800d236:	be00      	bkpt	0x0000
 800d238:	2300      	movs	r3, #0
 800d23a:	e158      	b.n	800d4ee <process_control_request+0x5d6>
        break;
 800d23c:	bf00      	nop
      }
    break;
 800d23e:	e155      	b.n	800d4ec <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 800d240:	683b      	ldr	r3, [r7, #0]
 800d242:	889b      	ldrh	r3, [r3, #4]
 800d244:	b29b      	uxth	r3, r3
 800d246:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d248:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d24a:	b2db      	uxtb	r3, r3
 800d24c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 800d250:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d254:	2b0f      	cmp	r3, #15
 800d256:	d901      	bls.n	800d25c <process_control_request+0x344>
 800d258:	2300      	movs	r3, #0
 800d25a:	e148      	b.n	800d4ee <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800d25c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d260:	4a80      	ldr	r2, [pc, #512]	@ (800d464 <process_control_request+0x54c>)
 800d262:	4413      	add	r3, r2
 800d264:	791b      	ldrb	r3, [r3, #4]
 800d266:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 800d26a:	2300      	movs	r3, #0
 800d26c:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 800d26e:	4b7f      	ldr	r3, [pc, #508]	@ (800d46c <process_control_request+0x554>)
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d276:	429a      	cmp	r2, r3
 800d278:	d20a      	bcs.n	800d290 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 800d27a:	4b7d      	ldr	r3, [pc, #500]	@ (800d470 <process_control_request+0x558>)
 800d27c:	6819      	ldr	r1, [r3, #0]
 800d27e:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d282:	4613      	mov	r3, r2
 800d284:	00db      	lsls	r3, r3, #3
 800d286:	4413      	add	r3, r2
 800d288:	009b      	lsls	r3, r3, #2
 800d28a:	440b      	add	r3, r1
 800d28c:	623b      	str	r3, [r7, #32]
 800d28e:	e013      	b.n	800d2b8 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 800d290:	4b76      	ldr	r3, [pc, #472]	@ (800d46c <process_control_request+0x554>)
 800d292:	781b      	ldrb	r3, [r3, #0]
 800d294:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d298:	1ad3      	subs	r3, r2, r3
 800d29a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d29e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800d2a2:	2b03      	cmp	r3, #3
 800d2a4:	d808      	bhi.n	800d2b8 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 800d2a6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800d2aa:	4613      	mov	r3, r2
 800d2ac:	00db      	lsls	r3, r3, #3
 800d2ae:	4413      	add	r3, r2
 800d2b0:	009b      	lsls	r3, r3, #2
 800d2b2:	4a70      	ldr	r2, [pc, #448]	@ (800d474 <process_control_request+0x55c>)
 800d2b4:	4413      	add	r3, r2
 800d2b6:	623b      	str	r3, [r7, #32]
  return driver;
 800d2b8:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 800d2ba:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 800d2bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d101      	bne.n	800d2c6 <process_control_request+0x3ae>
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	e113      	b.n	800d4ee <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 800d2c6:	79fb      	ldrb	r3, [r7, #7]
 800d2c8:	683a      	ldr	r2, [r7, #0]
 800d2ca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f7ff fe0b 	bl	800cee8 <invoke_class_control>
 800d2d2:	4603      	mov	r3, r0
 800d2d4:	f083 0301 	eor.w	r3, r3, #1
 800d2d8:	b2db      	uxtb	r3, r3
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	f000 8105 	beq.w	800d4ea <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	781b      	ldrb	r3, [r3, #0]
 800d2e4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d2e8:	b2db      	uxtb	r3, r3
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d001      	beq.n	800d2f2 <process_control_request+0x3da>
 800d2ee:	2300      	movs	r3, #0
 800d2f0:	e0fd      	b.n	800d4ee <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 800d2f2:	2000      	movs	r0, #0
 800d2f4:	f001 fa2a 	bl	800e74c <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 800d2f8:	683b      	ldr	r3, [r7, #0]
 800d2fa:	785b      	ldrb	r3, [r3, #1]
 800d2fc:	2b0a      	cmp	r3, #10
 800d2fe:	d002      	beq.n	800d306 <process_control_request+0x3ee>
 800d300:	2b0b      	cmp	r3, #11
 800d302:	d00a      	beq.n	800d31a <process_control_request+0x402>
 800d304:	e00f      	b.n	800d326 <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 800d306:	2300      	movs	r3, #0
 800d308:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 800d30a:	f107 020f 	add.w	r2, r7, #15
 800d30e:	79f8      	ldrb	r0, [r7, #7]
 800d310:	2301      	movs	r3, #1
 800d312:	6839      	ldr	r1, [r7, #0]
 800d314:	f001 f99e 	bl	800e654 <tud_control_xfer>
            break;
 800d318:	e007      	b.n	800d32a <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 800d31a:	79fb      	ldrb	r3, [r7, #7]
 800d31c:	6839      	ldr	r1, [r7, #0]
 800d31e:	4618      	mov	r0, r3
 800d320:	f001 f914 	bl	800e54c <tud_control_status>
            break;
 800d324:	e001      	b.n	800d32a <process_control_request+0x412>

          default: return false;
 800d326:	2300      	movs	r3, #0
 800d328:	e0e1      	b.n	800d4ee <process_control_request+0x5d6>
        }
      }
      break;
 800d32a:	e0de      	b.n	800d4ea <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	889b      	ldrh	r3, [r3, #4]
 800d330:	b29b      	uxth	r3, r3
 800d332:	83bb      	strh	r3, [r7, #28]
 800d334:	8bbb      	ldrh	r3, [r7, #28]
 800d336:	b2db      	uxtb	r3, r3
 800d338:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d33c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d340:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d342:	7fbb      	ldrb	r3, [r7, #30]
 800d344:	f003 030f 	and.w	r3, r3, #15
 800d348:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 800d34a:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 800d34e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d352:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d354:	7ffb      	ldrb	r3, [r7, #31]
 800d356:	09db      	lsrs	r3, r3, #7
 800d358:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 800d35a:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 800d35e:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800d362:	2b05      	cmp	r3, #5
 800d364:	d90a      	bls.n	800d37c <process_control_request+0x464>
 800d366:	4b40      	ldr	r3, [pc, #256]	@ (800d468 <process_control_request+0x550>)
 800d368:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d36a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	f003 0301 	and.w	r3, r3, #1
 800d372:	2b00      	cmp	r3, #0
 800d374:	d000      	beq.n	800d378 <process_control_request+0x460>
 800d376:	be00      	bkpt	0x0000
 800d378:	2300      	movs	r3, #0
 800d37a:	e0b8      	b.n	800d4ee <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800d37c:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 800d380:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 800d384:	4937      	ldr	r1, [pc, #220]	@ (800d464 <process_control_request+0x54c>)
 800d386:	0052      	lsls	r2, r2, #1
 800d388:	440a      	add	r2, r1
 800d38a:	4413      	add	r3, r2
 800d38c:	3314      	adds	r3, #20
 800d38e:	781b      	ldrb	r3, [r3, #0]
 800d390:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 800d392:	2300      	movs	r3, #0
 800d394:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 800d396:	4b35      	ldr	r3, [pc, #212]	@ (800d46c <process_control_request+0x554>)
 800d398:	781b      	ldrb	r3, [r3, #0]
 800d39a:	7efa      	ldrb	r2, [r7, #27]
 800d39c:	429a      	cmp	r2, r3
 800d39e:	d209      	bcs.n	800d3b4 <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 800d3a0:	4b33      	ldr	r3, [pc, #204]	@ (800d470 <process_control_request+0x558>)
 800d3a2:	6819      	ldr	r1, [r3, #0]
 800d3a4:	7efa      	ldrb	r2, [r7, #27]
 800d3a6:	4613      	mov	r3, r2
 800d3a8:	00db      	lsls	r3, r3, #3
 800d3aa:	4413      	add	r3, r2
 800d3ac:	009b      	lsls	r3, r3, #2
 800d3ae:	440b      	add	r3, r1
 800d3b0:	617b      	str	r3, [r7, #20]
 800d3b2:	e00f      	b.n	800d3d4 <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 800d3b4:	4b2d      	ldr	r3, [pc, #180]	@ (800d46c <process_control_request+0x554>)
 800d3b6:	781b      	ldrb	r3, [r3, #0]
 800d3b8:	7efa      	ldrb	r2, [r7, #27]
 800d3ba:	1ad3      	subs	r3, r2, r3
 800d3bc:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d3be:	7efb      	ldrb	r3, [r7, #27]
 800d3c0:	2b03      	cmp	r3, #3
 800d3c2:	d807      	bhi.n	800d3d4 <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 800d3c4:	7efa      	ldrb	r2, [r7, #27]
 800d3c6:	4613      	mov	r3, r2
 800d3c8:	00db      	lsls	r3, r3, #3
 800d3ca:	4413      	add	r3, r2
 800d3cc:	009b      	lsls	r3, r3, #2
 800d3ce:	4a29      	ldr	r2, [pc, #164]	@ (800d474 <process_control_request+0x55c>)
 800d3d0:	4413      	add	r3, r2
 800d3d2:	617b      	str	r3, [r7, #20]
  return driver;
 800d3d4:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 800d3d6:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	781b      	ldrb	r3, [r3, #0]
 800d3dc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d3e0:	b2db      	uxtb	r3, r3
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d00c      	beq.n	800d400 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 800d3e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d101      	bne.n	800d3f0 <process_control_request+0x4d8>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	e07e      	b.n	800d4ee <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 800d3f0:	79fb      	ldrb	r3, [r7, #7]
 800d3f2:	683a      	ldr	r2, [r7, #0]
 800d3f4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d3f6:	4618      	mov	r0, r3
 800d3f8:	f7ff fd76 	bl	800cee8 <invoke_class_control>
 800d3fc:	4603      	mov	r3, r0
 800d3fe:	e076      	b.n	800d4ee <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	785b      	ldrb	r3, [r3, #1]
 800d404:	2b03      	cmp	r3, #3
 800d406:	d01c      	beq.n	800d442 <process_control_request+0x52a>
 800d408:	2b03      	cmp	r3, #3
 800d40a:	dc56      	bgt.n	800d4ba <process_control_request+0x5a2>
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d002      	beq.n	800d416 <process_control_request+0x4fe>
 800d410:	2b01      	cmp	r3, #1
 800d412:	d016      	beq.n	800d442 <process_control_request+0x52a>
 800d414:	e051      	b.n	800d4ba <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 800d416:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800d41a:	79fb      	ldrb	r3, [r7, #7]
 800d41c:	4611      	mov	r1, r2
 800d41e:	4618      	mov	r0, r3
 800d420:	f001 f83c 	bl	800e49c <usbd_edpt_stalled>
 800d424:	4603      	mov	r3, r0
 800d426:	2b00      	cmp	r3, #0
 800d428:	d001      	beq.n	800d42e <process_control_request+0x516>
 800d42a:	2301      	movs	r3, #1
 800d42c:	e000      	b.n	800d430 <process_control_request+0x518>
 800d42e:	2300      	movs	r3, #0
 800d430:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 800d432:	f107 020c 	add.w	r2, r7, #12
 800d436:	79f8      	ldrb	r0, [r7, #7]
 800d438:	2302      	movs	r3, #2
 800d43a:	6839      	ldr	r1, [r7, #0]
 800d43c:	f001 f90a 	bl	800e654 <tud_control_xfer>
          }
          break;
 800d440:	e047      	b.n	800d4d2 <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 800d442:	683b      	ldr	r3, [r7, #0]
 800d444:	885b      	ldrh	r3, [r3, #2]
 800d446:	b29b      	uxth	r3, r3
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d11c      	bne.n	800d486 <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	785b      	ldrb	r3, [r3, #1]
 800d450:	2b01      	cmp	r3, #1
 800d452:	d111      	bne.n	800d478 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 800d454:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800d458:	79fb      	ldrb	r3, [r7, #7]
 800d45a:	4611      	mov	r1, r2
 800d45c:	4618      	mov	r0, r3
 800d45e:	f000 ffdf 	bl	800e420 <usbd_edpt_clear_stall>
 800d462:	e010      	b.n	800d486 <process_control_request+0x56e>
 800d464:	20009bf0 	.word	0x20009bf0
 800d468:	e000edf0 	.word	0xe000edf0
 800d46c:	20009c24 	.word	0x20009c24
 800d470:	20009c20 	.word	0x20009c20
 800d474:	080146c8 	.word	0x080146c8
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 800d478:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800d47c:	79fb      	ldrb	r3, [r7, #7]
 800d47e:	4611      	mov	r1, r2
 800d480:	4618      	mov	r0, r3
 800d482:	f000 ff8f 	bl	800e3a4 <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 800d486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d021      	beq.n	800d4d0 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 800d48c:	79fb      	ldrb	r3, [r7, #7]
 800d48e:	683a      	ldr	r2, [r7, #0]
 800d490:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d492:	4618      	mov	r0, r3
 800d494:	f7ff fd28 	bl	800cee8 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 800d498:	2000      	movs	r0, #0
 800d49a:	f001 f957 	bl	800e74c <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 800d49e:	4b16      	ldr	r3, [pc, #88]	@ (800d4f8 <process_control_request+0x5e0>)
 800d4a0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d4a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d4a8:	b2db      	uxtb	r3, r3
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d110      	bne.n	800d4d0 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 800d4ae:	79fb      	ldrb	r3, [r7, #7]
 800d4b0:	6839      	ldr	r1, [r7, #0]
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f001 f84a 	bl	800e54c <tud_control_status>
              }
            }
          }
          break;
 800d4b8:	e00a      	b.n	800d4d0 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 800d4ba:	4b10      	ldr	r3, [pc, #64]	@ (800d4fc <process_control_request+0x5e4>)
 800d4bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d4be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	f003 0301 	and.w	r3, r3, #1
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d000      	beq.n	800d4cc <process_control_request+0x5b4>
 800d4ca:	be00      	bkpt	0x0000
            return false;
 800d4cc:	2300      	movs	r3, #0
 800d4ce:	e00e      	b.n	800d4ee <process_control_request+0x5d6>
          break;
 800d4d0:	bf00      	nop
        }
      }
      break;
 800d4d2:	e00b      	b.n	800d4ec <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 800d4d4:	4b09      	ldr	r3, [pc, #36]	@ (800d4fc <process_control_request+0x5e4>)
 800d4d6:	637b      	str	r3, [r7, #52]	@ 0x34
 800d4d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	f003 0301 	and.w	r3, r3, #1
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d000      	beq.n	800d4e6 <process_control_request+0x5ce>
 800d4e4:	be00      	bkpt	0x0000
      return false;
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	e001      	b.n	800d4ee <process_control_request+0x5d6>
      break;
 800d4ea:	bf00      	nop
  }

  return true;
 800d4ec:	2301      	movs	r3, #1
}
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	3768      	adds	r7, #104	@ 0x68
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	bd80      	pop	{r7, pc}
 800d4f6:	bf00      	nop
 800d4f8:	20009bf0 	.word	0x20009bf0
 800d4fc:	e000edf0 	.word	0xe000edf0

0800d500 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800d500:	b580      	push	{r7, lr}
 800d502:	b096      	sub	sp, #88	@ 0x58
 800d504:	af00      	add	r7, sp, #0
 800d506:	4603      	mov	r3, r0
 800d508:	460a      	mov	r2, r1
 800d50a:	71fb      	strb	r3, [r7, #7]
 800d50c:	4613      	mov	r3, r2
 800d50e:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800d510:	79bb      	ldrb	r3, [r7, #6]
 800d512:	3b01      	subs	r3, #1
 800d514:	b2db      	uxtb	r3, r3
 800d516:	4618      	mov	r0, r3
 800d518:	f7f4 fee8 	bl	80022ec <tud_descriptor_configuration_cb>
 800d51c:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800d51e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d520:	2b00      	cmp	r3, #0
 800d522:	d003      	beq.n	800d52c <process_set_config+0x2c>
 800d524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d526:	785b      	ldrb	r3, [r3, #1]
 800d528:	2b02      	cmp	r3, #2
 800d52a:	d00a      	beq.n	800d542 <process_set_config+0x42>
 800d52c:	4b8b      	ldr	r3, [pc, #556]	@ (800d75c <process_set_config+0x25c>)
 800d52e:	623b      	str	r3, [r7, #32]
 800d530:	6a3b      	ldr	r3, [r7, #32]
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	f003 0301 	and.w	r3, r3, #1
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d000      	beq.n	800d53e <process_set_config+0x3e>
 800d53c:	be00      	bkpt	0x0000
 800d53e:	2300      	movs	r3, #0
 800d540:	e107      	b.n	800d752 <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800d542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d544:	79db      	ldrb	r3, [r3, #7]
 800d546:	115b      	asrs	r3, r3, #5
 800d548:	f003 0301 	and.w	r3, r3, #1
 800d54c:	b2d9      	uxtb	r1, r3
 800d54e:	4a84      	ldr	r2, [pc, #528]	@ (800d760 <process_set_config+0x260>)
 800d550:	7813      	ldrb	r3, [r2, #0]
 800d552:	f361 1304 	bfi	r3, r1, #4, #1
 800d556:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800d558:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d55a:	79db      	ldrb	r3, [r3, #7]
 800d55c:	119b      	asrs	r3, r3, #6
 800d55e:	f003 0301 	and.w	r3, r3, #1
 800d562:	b2d9      	uxtb	r1, r3
 800d564:	4a7e      	ldr	r2, [pc, #504]	@ (800d760 <process_set_config+0x260>)
 800d566:	7813      	ldrb	r3, [r2, #0]
 800d568:	f361 1345 	bfi	r3, r1, #5, #1
 800d56c:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800d56e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d570:	3309      	adds	r3, #9
 800d572:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800d574:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d576:	885b      	ldrh	r3, [r3, #2]
 800d578:	b29b      	uxth	r3, r3
 800d57a:	461a      	mov	r2, r3
 800d57c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d57e:	4413      	add	r3, r2
 800d580:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800d582:	e0e0      	b.n	800d746 <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800d584:	2301      	movs	r3, #1
 800d586:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800d58a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d58c:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d58e:	69fb      	ldr	r3, [r7, #28]
 800d590:	3301      	adds	r3, #1
 800d592:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800d594:	2b0b      	cmp	r3, #11
 800d596:	d10f      	bne.n	800d5b8 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800d598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d59a:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800d59c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d59e:	78db      	ldrb	r3, [r3, #3]
 800d5a0:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800d5a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5a6:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800d5a8:	69bb      	ldr	r3, [r7, #24]
 800d5aa:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800d5ac:	697b      	ldr	r3, [r7, #20]
 800d5ae:	781b      	ldrb	r3, [r3, #0]
 800d5b0:	461a      	mov	r2, r3
 800d5b2:	697b      	ldr	r3, [r7, #20]
 800d5b4:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800d5b6:	657b      	str	r3, [r7, #84]	@ 0x54
 800d5b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5ba:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d5bc:	693b      	ldr	r3, [r7, #16]
 800d5be:	3301      	adds	r3, #1
 800d5c0:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800d5c2:	2b04      	cmp	r3, #4
 800d5c4:	d00a      	beq.n	800d5dc <process_set_config+0xdc>
 800d5c6:	4b65      	ldr	r3, [pc, #404]	@ (800d75c <process_set_config+0x25c>)
 800d5c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	f003 0301 	and.w	r3, r3, #1
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d000      	beq.n	800d5d8 <process_set_config+0xd8>
 800d5d6:	be00      	bkpt	0x0000
 800d5d8:	2300      	movs	r3, #0
 800d5da:	e0ba      	b.n	800d752 <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800d5dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5de:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800d5e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d5e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d5e4:	1ad3      	subs	r3, r2, r3
 800d5e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800d5ee:	e08e      	b.n	800d70e <process_set_config+0x20e>
 800d5f0:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d5f4:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800d5fa:	4b5a      	ldr	r3, [pc, #360]	@ (800d764 <process_set_config+0x264>)
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	7bfa      	ldrb	r2, [r7, #15]
 800d600:	429a      	cmp	r2, r3
 800d602:	d209      	bcs.n	800d618 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800d604:	4b58      	ldr	r3, [pc, #352]	@ (800d768 <process_set_config+0x268>)
 800d606:	6819      	ldr	r1, [r3, #0]
 800d608:	7bfa      	ldrb	r2, [r7, #15]
 800d60a:	4613      	mov	r3, r2
 800d60c:	00db      	lsls	r3, r3, #3
 800d60e:	4413      	add	r3, r2
 800d610:	009b      	lsls	r3, r3, #2
 800d612:	440b      	add	r3, r1
 800d614:	60bb      	str	r3, [r7, #8]
 800d616:	e00f      	b.n	800d638 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800d618:	4b52      	ldr	r3, [pc, #328]	@ (800d764 <process_set_config+0x264>)
 800d61a:	781b      	ldrb	r3, [r3, #0]
 800d61c:	7bfa      	ldrb	r2, [r7, #15]
 800d61e:	1ad3      	subs	r3, r2, r3
 800d620:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800d622:	7bfb      	ldrb	r3, [r7, #15]
 800d624:	2b03      	cmp	r3, #3
 800d626:	d807      	bhi.n	800d638 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800d628:	7bfa      	ldrb	r2, [r7, #15]
 800d62a:	4613      	mov	r3, r2
 800d62c:	00db      	lsls	r3, r3, #3
 800d62e:	4413      	add	r3, r2
 800d630:	009b      	lsls	r3, r3, #2
 800d632:	4a4e      	ldr	r2, [pc, #312]	@ (800d76c <process_set_config+0x26c>)
 800d634:	4413      	add	r3, r2
 800d636:	60bb      	str	r3, [r7, #8]
  return driver;
 800d638:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800d63a:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800d63c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d10a      	bne.n	800d658 <process_set_config+0x158>
 800d642:	4b46      	ldr	r3, [pc, #280]	@ (800d75c <process_set_config+0x25c>)
 800d644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	f003 0301 	and.w	r3, r3, #1
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d000      	beq.n	800d654 <process_set_config+0x154>
 800d652:	be00      	bkpt	0x0000
 800d654:	2300      	movs	r3, #0
 800d656:	e07c      	b.n	800d752 <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800d658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d65a:	691b      	ldr	r3, [r3, #16]
 800d65c:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800d65e:	79f8      	ldrb	r0, [r7, #7]
 800d660:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d662:	4798      	blx	r3
 800d664:	4603      	mov	r3, r0
 800d666:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800d668:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d66a:	2b08      	cmp	r3, #8
 800d66c:	d94a      	bls.n	800d704 <process_set_config+0x204>
 800d66e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d670:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800d672:	429a      	cmp	r2, r3
 800d674:	d846      	bhi.n	800d704 <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800d676:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d67a:	2b01      	cmp	r3, #1
 800d67c:	d107      	bne.n	800d68e <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800d67e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d680:	691b      	ldr	r3, [r3, #16]
 800d682:	4a3b      	ldr	r2, [pc, #236]	@ (800d770 <process_set_config+0x270>)
 800d684:	4293      	cmp	r3, r2
 800d686:	d102      	bne.n	800d68e <process_set_config+0x18e>
            assoc_itf_count = 2;
 800d688:	2302      	movs	r3, #2
 800d68a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800d68e:	2300      	movs	r3, #0
 800d690:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800d694:	e024      	b.n	800d6e0 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800d696:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d698:	789a      	ldrb	r2, [r3, #2]
 800d69a:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800d69e:	4413      	add	r3, r2
 800d6a0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800d6a4:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d6a8:	4a2d      	ldr	r2, [pc, #180]	@ (800d760 <process_set_config+0x260>)
 800d6aa:	4413      	add	r3, r2
 800d6ac:	791b      	ldrb	r3, [r3, #4]
 800d6ae:	2bff      	cmp	r3, #255	@ 0xff
 800d6b0:	d00a      	beq.n	800d6c8 <process_set_config+0x1c8>
 800d6b2:	4b2a      	ldr	r3, [pc, #168]	@ (800d75c <process_set_config+0x25c>)
 800d6b4:	633b      	str	r3, [r7, #48]	@ 0x30
 800d6b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	f003 0301 	and.w	r3, r3, #1
 800d6be:	2b00      	cmp	r3, #0
 800d6c0:	d000      	beq.n	800d6c4 <process_set_config+0x1c4>
 800d6c2:	be00      	bkpt	0x0000
 800d6c4:	2300      	movs	r3, #0
 800d6c6:	e044      	b.n	800d752 <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800d6c8:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800d6cc:	4a24      	ldr	r2, [pc, #144]	@ (800d760 <process_set_config+0x260>)
 800d6ce:	4413      	add	r3, r2
 800d6d0:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d6d4:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800d6d6:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800d6da:	3301      	adds	r3, #1
 800d6dc:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800d6e0:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800d6e4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800d6e8:	429a      	cmp	r2, r3
 800d6ea:	d3d4      	bcc.n	800d696 <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800d6ec:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d6f0:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800d6f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d6f4:	481f      	ldr	r0, [pc, #124]	@ (800d774 <process_set_config+0x274>)
 800d6f6:	f003 fb95 	bl	8010e24 <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800d6fa:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d6fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d6fe:	4413      	add	r3, r2
 800d700:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800d702:	e00d      	b.n	800d720 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800d704:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800d708:	3301      	adds	r3, #1
 800d70a:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800d70e:	4b15      	ldr	r3, [pc, #84]	@ (800d764 <process_set_config+0x264>)
 800d710:	781b      	ldrb	r3, [r3, #0]
 800d712:	3304      	adds	r3, #4
 800d714:	b2db      	uxtb	r3, r3
 800d716:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d71a:	429a      	cmp	r2, r3
 800d71c:	f4ff af68 	bcc.w	800d5f0 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800d720:	4b10      	ldr	r3, [pc, #64]	@ (800d764 <process_set_config+0x264>)
 800d722:	781b      	ldrb	r3, [r3, #0]
 800d724:	3304      	adds	r3, #4
 800d726:	b2db      	uxtb	r3, r3
 800d728:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800d72c:	429a      	cmp	r2, r3
 800d72e:	d30a      	bcc.n	800d746 <process_set_config+0x246>
 800d730:	4b0a      	ldr	r3, [pc, #40]	@ (800d75c <process_set_config+0x25c>)
 800d732:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d734:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	f003 0301 	and.w	r3, r3, #1
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d000      	beq.n	800d742 <process_set_config+0x242>
 800d740:	be00      	bkpt	0x0000
 800d742:	2300      	movs	r3, #0
 800d744:	e005      	b.n	800d752 <process_set_config+0x252>
  while( p_desc < desc_end )
 800d746:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d748:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d74a:	429a      	cmp	r2, r3
 800d74c:	f4ff af1a 	bcc.w	800d584 <process_set_config+0x84>
  }

  return true;
 800d750:	2301      	movs	r3, #1
}
 800d752:	4618      	mov	r0, r3
 800d754:	3758      	adds	r7, #88	@ 0x58
 800d756:	46bd      	mov	sp, r7
 800d758:	bd80      	pop	{r7, pc}
 800d75a:	bf00      	nop
 800d75c:	e000edf0 	.word	0xe000edf0
 800d760:	20009bf0 	.word	0x20009bf0
 800d764:	20009c24 	.word	0x20009c24
 800d768:	20009c20 	.word	0x20009c20
 800d76c:	080146c8 	.word	0x080146c8
 800d770:	08008ead 	.word	0x08008ead
 800d774:	20009c04 	.word	0x20009c04

0800d778 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b094      	sub	sp, #80	@ 0x50
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	4603      	mov	r3, r0
 800d780:	6039      	str	r1, [r7, #0]
 800d782:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800d784:	683b      	ldr	r3, [r7, #0]
 800d786:	885b      	ldrh	r3, [r3, #2]
 800d788:	b29b      	uxth	r3, r3
 800d78a:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800d78c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d78e:	0a1b      	lsrs	r3, r3, #8
 800d790:	b29b      	uxth	r3, r3
 800d792:	b2db      	uxtb	r3, r3
 800d794:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	885b      	ldrh	r3, [r3, #2]
 800d79c:	b29b      	uxth	r3, r3
 800d79e:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800d7a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d7a2:	b2db      	uxtb	r3, r3
 800d7a4:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800d7a8:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d7ac:	3b01      	subs	r3, #1
 800d7ae:	2b0e      	cmp	r3, #14
 800d7b0:	f200 80b4 	bhi.w	800d91c <process_get_descriptor+0x1a4>
 800d7b4:	a201      	add	r2, pc, #4	@ (adr r2, 800d7bc <process_get_descriptor+0x44>)
 800d7b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7ba:	bf00      	nop
 800d7bc:	0800d7f9 	.word	0x0800d7f9
 800d7c0:	0800d85d 	.word	0x0800d85d
 800d7c4:	0800d8c3 	.word	0x0800d8c3
 800d7c8:	0800d91d 	.word	0x0800d91d
 800d7cc:	0800d91d 	.word	0x0800d91d
 800d7d0:	0800d8f7 	.word	0x0800d8f7
 800d7d4:	0800d85d 	.word	0x0800d85d
 800d7d8:	0800d91d 	.word	0x0800d91d
 800d7dc:	0800d91d 	.word	0x0800d91d
 800d7e0:	0800d91d 	.word	0x0800d91d
 800d7e4:	0800d91d 	.word	0x0800d91d
 800d7e8:	0800d91d 	.word	0x0800d91d
 800d7ec:	0800d91d 	.word	0x0800d91d
 800d7f0:	0800d91d 	.word	0x0800d91d
 800d7f4:	0800d82b 	.word	0x0800d82b
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800d7f8:	f7f4 fd48 	bl	800228c <tud_descriptor_device_cb>
 800d7fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800d7fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d800:	2b00      	cmp	r3, #0
 800d802:	d10a      	bne.n	800d81a <process_get_descriptor+0xa2>
 800d804:	4b48      	ldr	r3, [pc, #288]	@ (800d928 <process_get_descriptor+0x1b0>)
 800d806:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f003 0301 	and.w	r3, r3, #1
 800d810:	2b00      	cmp	r3, #0
 800d812:	d000      	beq.n	800d816 <process_get_descriptor+0x9e>
 800d814:	be00      	bkpt	0x0000
 800d816:	2300      	movs	r3, #0
 800d818:	e081      	b.n	800d91e <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800d81a:	79f8      	ldrb	r0, [r7, #7]
 800d81c:	2312      	movs	r3, #18
 800d81e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d820:	6839      	ldr	r1, [r7, #0]
 800d822:	f000 ff17 	bl	800e654 <tud_control_xfer>
 800d826:	4603      	mov	r3, r0
 800d828:	e079      	b.n	800d91e <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800d82a:	f7fe ffab 	bl	800c784 <tud_descriptor_bos_cb>
 800d82e:	4603      	mov	r3, r0
 800d830:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800d832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d834:	2b00      	cmp	r3, #0
 800d836:	d101      	bne.n	800d83c <process_get_descriptor+0xc4>
 800d838:	2300      	movs	r3, #0
 800d83a:	e070      	b.n	800d91e <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800d83c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d83e:	3302      	adds	r3, #2
 800d840:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800d842:	6a3b      	ldr	r3, [r7, #32]
 800d844:	881b      	ldrh	r3, [r3, #0]
 800d846:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800d84a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d84c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800d850:	79f8      	ldrb	r0, [r7, #7]
 800d852:	6839      	ldr	r1, [r7, #0]
 800d854:	f000 fefe 	bl	800e654 <tud_control_xfer>
 800d858:	4603      	mov	r3, r0
 800d85a:	e060      	b.n	800d91e <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800d85c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d860:	2b02      	cmp	r3, #2
 800d862:	d114      	bne.n	800d88e <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800d864:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d868:	4618      	mov	r0, r3
 800d86a:	f7f4 fd3f 	bl	80022ec <tud_descriptor_configuration_cb>
 800d86e:	4603      	mov	r3, r0
 800d870:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800d872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d874:	2b00      	cmp	r3, #0
 800d876:	d116      	bne.n	800d8a6 <process_get_descriptor+0x12e>
 800d878:	4b2b      	ldr	r3, [pc, #172]	@ (800d928 <process_get_descriptor+0x1b0>)
 800d87a:	637b      	str	r3, [r7, #52]	@ 0x34
 800d87c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d87e:	681b      	ldr	r3, [r3, #0]
 800d880:	f003 0301 	and.w	r3, r3, #1
 800d884:	2b00      	cmp	r3, #0
 800d886:	d000      	beq.n	800d88a <process_get_descriptor+0x112>
 800d888:	be00      	bkpt	0x0000
 800d88a:	2300      	movs	r3, #0
 800d88c:	e047      	b.n	800d91e <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800d88e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d892:	4618      	mov	r0, r3
 800d894:	f7fe ff86 	bl	800c7a4 <tud_descriptor_other_speed_configuration_cb>
 800d898:	4603      	mov	r3, r0
 800d89a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800d89c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d101      	bne.n	800d8a6 <process_get_descriptor+0x12e>
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	e03b      	b.n	800d91e <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800d8a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8a8:	3302      	adds	r3, #2
 800d8aa:	61fb      	str	r3, [r7, #28]
 800d8ac:	69fb      	ldr	r3, [r7, #28]
 800d8ae:	881b      	ldrh	r3, [r3, #0]
 800d8b0:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800d8b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d8b4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800d8b6:	79f8      	ldrb	r0, [r7, #7]
 800d8b8:	6839      	ldr	r1, [r7, #0]
 800d8ba:	f000 fecb 	bl	800e654 <tud_control_xfer>
 800d8be:	4603      	mov	r3, r0
 800d8c0:	e02d      	b.n	800d91e <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800d8c2:	683b      	ldr	r3, [r7, #0]
 800d8c4:	889b      	ldrh	r3, [r3, #4]
 800d8c6:	b29a      	uxth	r2, r3
 800d8c8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800d8cc:	4611      	mov	r1, r2
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	f7f4 fd32 	bl	8002338 <tud_descriptor_string_cb>
 800d8d4:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800d8d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d101      	bne.n	800d8e0 <process_get_descriptor+0x168>
 800d8dc:	2300      	movs	r3, #0
 800d8de:	e01e      	b.n	800d91e <process_get_descriptor+0x1a6>
 800d8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d8e2:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800d8e4:	69bb      	ldr	r3, [r7, #24]
 800d8e6:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800d8e8:	79f8      	ldrb	r0, [r7, #7]
 800d8ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d8ec:	6839      	ldr	r1, [r7, #0]
 800d8ee:	f000 feb1 	bl	800e654 <tud_control_xfer>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	e013      	b.n	800d91e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800d8f6:	f7fe ff4d 	bl	800c794 <tud_descriptor_device_qualifier_cb>
 800d8fa:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800d8fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d101      	bne.n	800d906 <process_get_descriptor+0x18e>
 800d902:	2300      	movs	r3, #0
 800d904:	e00b      	b.n	800d91e <process_get_descriptor+0x1a6>
 800d906:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d908:	617b      	str	r3, [r7, #20]
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800d90e:	79f8      	ldrb	r0, [r7, #7]
 800d910:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d912:	6839      	ldr	r1, [r7, #0]
 800d914:	f000 fe9e 	bl	800e654 <tud_control_xfer>
 800d918:	4603      	mov	r3, r0
 800d91a:	e000      	b.n	800d91e <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800d91c:	2300      	movs	r3, #0
  }
}
 800d91e:	4618      	mov	r0, r3
 800d920:	3750      	adds	r7, #80	@ 0x50
 800d922:	46bd      	mov	sp, r7
 800d924:	bd80      	pop	{r7, pc}
 800d926:	bf00      	nop
 800d928:	e000edf0 	.word	0xe000edf0

0800d92c <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800d92c:	b590      	push	{r4, r7, lr}
 800d92e:	b0a5      	sub	sp, #148	@ 0x94
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
 800d934:	460b      	mov	r3, r1
 800d936:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800d938:	2300      	movs	r3, #0
 800d93a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	785b      	ldrb	r3, [r3, #1]
 800d942:	3b02      	subs	r3, #2
 800d944:	2b05      	cmp	r3, #5
 800d946:	f200 823c 	bhi.w	800ddc2 <dcd_event_handler+0x496>
 800d94a:	a201      	add	r2, pc, #4	@ (adr r2, 800d950 <dcd_event_handler+0x24>)
 800d94c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d950:	0800d969 	.word	0x0800d969
 800d954:	0800d9d9 	.word	0x0800d9d9
 800d958:	0800d995 	.word	0x0800d995
 800d95c:	0800d9b7 	.word	0x0800d9b7
 800d960:	0800dc39 	.word	0x0800dc39
 800d964:	0800dc4f 	.word	0x0800dc4f
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800d968:	4aad      	ldr	r2, [pc, #692]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d96a:	7813      	ldrb	r3, [r2, #0]
 800d96c:	f023 0301 	bic.w	r3, r3, #1
 800d970:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800d972:	4aab      	ldr	r2, [pc, #684]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d974:	7813      	ldrb	r3, [r2, #0]
 800d976:	f023 0302 	bic.w	r3, r3, #2
 800d97a:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800d97c:	4ba8      	ldr	r3, [pc, #672]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d97e:	2200      	movs	r2, #0
 800d980:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800d982:	4aa7      	ldr	r2, [pc, #668]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d984:	7813      	ldrb	r3, [r2, #0]
 800d986:	f023 0304 	bic.w	r3, r3, #4
 800d98a:	7013      	strb	r3, [r2, #0]
      send = true;
 800d98c:	2301      	movs	r3, #1
 800d98e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800d992:	e221      	b.n	800ddd8 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800d994:	4ba2      	ldr	r3, [pc, #648]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d99c:	b2db      	uxtb	r3, r3
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	f000 8213 	beq.w	800ddca <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800d9a4:	4a9e      	ldr	r2, [pc, #632]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d9a6:	7813      	ldrb	r3, [r2, #0]
 800d9a8:	f043 0304 	orr.w	r3, r3, #4
 800d9ac:	7013      	strb	r3, [r2, #0]
        send = true;
 800d9ae:	2301      	movs	r3, #1
 800d9b0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800d9b4:	e209      	b.n	800ddca <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800d9b6:	4b9a      	ldr	r3, [pc, #616]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d9b8:	781b      	ldrb	r3, [r3, #0]
 800d9ba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d9be:	b2db      	uxtb	r3, r3
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	f000 8204 	beq.w	800ddce <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800d9c6:	4a96      	ldr	r2, [pc, #600]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800d9c8:	7813      	ldrb	r3, [r2, #0]
 800d9ca:	f023 0304 	bic.w	r3, r3, #4
 800d9ce:	7013      	strb	r3, [r2, #0]
        send = true;
 800d9d0:	2301      	movs	r3, #1
 800d9d2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800d9d6:	e1fa      	b.n	800ddce <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800d9d8:	2300      	movs	r3, #0
 800d9da:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800d9de:	e044      	b.n	800da6a <dcd_event_handler+0x13e>
 800d9e0:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800d9e4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800d9ec:	4b8d      	ldr	r3, [pc, #564]	@ (800dc24 <dcd_event_handler+0x2f8>)
 800d9ee:	781b      	ldrb	r3, [r3, #0]
 800d9f0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800d9f4:	429a      	cmp	r2, r3
 800d9f6:	d20a      	bcs.n	800da0e <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800d9f8:	4b8b      	ldr	r3, [pc, #556]	@ (800dc28 <dcd_event_handler+0x2fc>)
 800d9fa:	6819      	ldr	r1, [r3, #0]
 800d9fc:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800da00:	4613      	mov	r3, r2
 800da02:	00db      	lsls	r3, r3, #3
 800da04:	4413      	add	r3, r2
 800da06:	009b      	lsls	r3, r3, #2
 800da08:	440b      	add	r3, r1
 800da0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800da0c:	e013      	b.n	800da36 <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800da0e:	4b85      	ldr	r3, [pc, #532]	@ (800dc24 <dcd_event_handler+0x2f8>)
 800da10:	781b      	ldrb	r3, [r3, #0]
 800da12:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800da16:	1ad3      	subs	r3, r2, r3
 800da18:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800da1c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800da20:	2b03      	cmp	r3, #3
 800da22:	d808      	bhi.n	800da36 <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800da24:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800da28:	4613      	mov	r3, r2
 800da2a:	00db      	lsls	r3, r3, #3
 800da2c:	4413      	add	r3, r2
 800da2e:	009b      	lsls	r3, r3, #2
 800da30:	4a7e      	ldr	r2, [pc, #504]	@ (800dc2c <dcd_event_handler+0x300>)
 800da32:	4413      	add	r3, r2
 800da34:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800da36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800da38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800da3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800da40:	2b00      	cmp	r3, #0
 800da42:	d00d      	beq.n	800da60 <dcd_event_handler+0x134>
 800da44:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800da48:	6a1b      	ldr	r3, [r3, #32]
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d008      	beq.n	800da60 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800da4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800da52:	6a1b      	ldr	r3, [r3, #32]
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	7810      	ldrb	r0, [r2, #0]
 800da58:	687a      	ldr	r2, [r7, #4]
 800da5a:	6852      	ldr	r2, [r2, #4]
 800da5c:	4611      	mov	r1, r2
 800da5e:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800da60:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800da64:	3301      	adds	r3, #1
 800da66:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800da6a:	4b6e      	ldr	r3, [pc, #440]	@ (800dc24 <dcd_event_handler+0x2f8>)
 800da6c:	781b      	ldrb	r3, [r3, #0]
 800da6e:	3304      	adds	r3, #4
 800da70:	b2db      	uxtb	r3, r3
 800da72:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800da76:	429a      	cmp	r2, r3
 800da78:	d3b2      	bcc.n	800d9e0 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800da7a:	4b69      	ldr	r3, [pc, #420]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800da7c:	781b      	ldrb	r3, [r3, #0]
 800da7e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800da82:	b2db      	uxtb	r3, r3
 800da84:	2b00      	cmp	r3, #0
 800da86:	d05a      	beq.n	800db3e <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800da88:	4a65      	ldr	r2, [pc, #404]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800da8a:	7813      	ldrb	r3, [r2, #0]
 800da8c:	f023 0304 	bic.w	r3, r3, #4
 800da90:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800da92:	f107 0314 	add.w	r3, r7, #20
 800da96:	2200      	movs	r2, #0
 800da98:	601a      	str	r2, [r3, #0]
 800da9a:	605a      	str	r2, [r3, #4]
 800da9c:	609a      	str	r2, [r3, #8]
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	753b      	strb	r3, [r7, #20]
 800daa4:	2305      	movs	r3, #5
 800daa6:	757b      	strb	r3, [r7, #21]
 800daa8:	f107 0314 	add.w	r3, r7, #20
 800daac:	677b      	str	r3, [r7, #116]	@ 0x74
 800daae:	78fb      	ldrb	r3, [r7, #3]
 800dab0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800dab4:	4b5e      	ldr	r3, [pc, #376]	@ (800dc30 <dcd_event_handler+0x304>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800daba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dabc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dabe:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800dac2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800dac6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800daca:	f083 0301 	eor.w	r3, r3, #1
 800dace:	b2db      	uxtb	r3, r3
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d003      	beq.n	800dadc <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800dad4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	2000      	movs	r0, #0
 800dada:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800dadc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dade:	3304      	adds	r3, #4
 800dae0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dae2:	4618      	mov	r0, r3
 800dae4:	f7fe fd0a 	bl	800c4fc <tu_fifo_write>
 800dae8:	4603      	mov	r3, r0
 800daea:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800daee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800daf2:	f083 0301 	eor.w	r3, r3, #1
 800daf6:	b2db      	uxtb	r3, r3
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d003      	beq.n	800db04 <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800dafc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	2001      	movs	r0, #1
 800db02:	4798      	blx	r3
  }

  return success;
 800db04:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800db08:	f083 0301 	eor.w	r3, r3, #1
 800db0c:	b2db      	uxtb	r3, r3
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d009      	beq.n	800db26 <dcd_event_handler+0x1fa>
 800db12:	4b48      	ldr	r3, [pc, #288]	@ (800dc34 <dcd_event_handler+0x308>)
 800db14:	663b      	str	r3, [r7, #96]	@ 0x60
 800db16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800db18:	681b      	ldr	r3, [r3, #0]
 800db1a:	f003 0301 	and.w	r3, r3, #1
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d00c      	beq.n	800db3c <dcd_event_handler+0x210>
 800db22:	be00      	bkpt	0x0000
 800db24:	e00a      	b.n	800db3c <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800db26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800db28:	7818      	ldrb	r0, [r3, #0]
 800db2a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800db2c:	785b      	ldrb	r3, [r3, #1]
 800db2e:	4619      	mov	r1, r3
 800db30:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800db34:	461a      	mov	r2, r3
 800db36:	f7fe fe0d 	bl	800c754 <tud_event_hook_cb>
  return true;
 800db3a:	e000      	b.n	800db3e <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800db3c:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800db3e:	4b38      	ldr	r3, [pc, #224]	@ (800dc20 <dcd_event_handler+0x2f4>)
 800db40:	78db      	ldrb	r3, [r3, #3]
 800db42:	b2db      	uxtb	r3, r3
 800db44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db46:	2300      	movs	r3, #0
 800db48:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800db4c:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800db50:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800db52:	fa22 f303 	lsr.w	r3, r2, r3
 800db56:	f003 0301 	and.w	r3, r3, #1
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	bf14      	ite	ne
 800db5e:	2301      	movne	r3, #1
 800db60:	2300      	moveq	r3, #0
 800db62:	b2db      	uxtb	r3, r3
 800db64:	2b00      	cmp	r3, #0
 800db66:	f000 8134 	beq.w	800ddd2 <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800db6a:	f107 0308 	add.w	r3, r7, #8
 800db6e:	2200      	movs	r2, #0
 800db70:	601a      	str	r2, [r3, #0]
 800db72:	605a      	str	r2, [r3, #4]
 800db74:	609a      	str	r2, [r3, #8]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	781b      	ldrb	r3, [r3, #0]
 800db7a:	723b      	strb	r3, [r7, #8]
 800db7c:	2303      	movs	r3, #3
 800db7e:	727b      	strb	r3, [r7, #9]
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	685b      	ldr	r3, [r3, #4]
 800db84:	60fb      	str	r3, [r7, #12]
 800db86:	f107 0308 	add.w	r3, r7, #8
 800db8a:	657b      	str	r3, [r7, #84]	@ 0x54
 800db8c:	78fb      	ldrb	r3, [r7, #3]
 800db8e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800db92:	4b27      	ldr	r3, [pc, #156]	@ (800dc30 <dcd_event_handler+0x304>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800db98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800db9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800db9c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800dba0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800dba4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800dba8:	f083 0301 	eor.w	r3, r3, #1
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d003      	beq.n	800dbba <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800dbb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbb4:	681b      	ldr	r3, [r3, #0]
 800dbb6:	2000      	movs	r0, #0
 800dbb8:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800dbba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbbc:	3304      	adds	r3, #4
 800dbbe:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	f7fe fc9b 	bl	800c4fc <tu_fifo_write>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800dbcc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800dbd0:	f083 0301 	eor.w	r3, r3, #1
 800dbd4:	b2db      	uxtb	r3, r3
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d003      	beq.n	800dbe2 <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800dbda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	2001      	movs	r0, #1
 800dbe0:	4798      	blx	r3
  return success;
 800dbe2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800dbe6:	f083 0301 	eor.w	r3, r3, #1
 800dbea:	b2db      	uxtb	r3, r3
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d009      	beq.n	800dc04 <dcd_event_handler+0x2d8>
 800dbf0:	4b10      	ldr	r3, [pc, #64]	@ (800dc34 <dcd_event_handler+0x308>)
 800dbf2:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	f003 0301 	and.w	r3, r3, #1
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d00c      	beq.n	800dc1a <dcd_event_handler+0x2ee>
 800dc00:	be00      	bkpt	0x0000
 800dc02:	e00a      	b.n	800dc1a <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800dc04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc06:	7818      	ldrb	r0, [r3, #0]
 800dc08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dc0a:	785b      	ldrb	r3, [r3, #1]
 800dc0c:	4619      	mov	r1, r3
 800dc0e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800dc12:	461a      	mov	r2, r3
 800dc14:	f7fe fd9e 	bl	800c754 <tud_event_hook_cb>
  return true;
 800dc18:	e000      	b.n	800dc1c <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800dc1a:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800dc1c:	e0d9      	b.n	800ddd2 <dcd_event_handler+0x4a6>
 800dc1e:	bf00      	nop
 800dc20:	20009bf0 	.word	0x20009bf0
 800dc24:	20009c24 	.word	0x20009c24
 800dc28:	20009c20 	.word	0x20009c20
 800dc2c:	080146c8 	.word	0x080146c8
 800dc30:	20009ce8 	.word	0x20009ce8
 800dc34:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800dc38:	4b90      	ldr	r3, [pc, #576]	@ (800de7c <dcd_event_handler+0x550>)
 800dc3a:	781b      	ldrb	r3, [r3, #0]
 800dc3c:	b2db      	uxtb	r3, r3
 800dc3e:	3301      	adds	r3, #1
 800dc40:	b2da      	uxtb	r2, r3
 800dc42:	4b8e      	ldr	r3, [pc, #568]	@ (800de7c <dcd_event_handler+0x550>)
 800dc44:	701a      	strb	r2, [r3, #0]
      send = true;
 800dc46:	2301      	movs	r3, #1
 800dc48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800dc4c:	e0c4      	b.n	800ddd8 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	791b      	ldrb	r3, [r3, #4]
 800dc52:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800dc56:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800dc5a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800dc5e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800dc62:	f003 030f 	and.w	r3, r3, #15
 800dc66:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800dc68:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800dc6c:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800dc70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800dc74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800dc78:	09db      	lsrs	r3, r3, #7
 800dc7a:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800dc7c:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800dc80:	2301      	movs	r3, #1
 800dc82:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800dc86:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	f000 80a3 	beq.w	800ddd6 <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800dc90:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800dc94:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800dc98:	4979      	ldr	r1, [pc, #484]	@ (800de80 <dcd_event_handler+0x554>)
 800dc9a:	0052      	lsls	r2, r2, #1
 800dc9c:	440a      	add	r2, r1
 800dc9e:	4413      	add	r3, r2
 800dca0:	3314      	adds	r3, #20
 800dca2:	781b      	ldrb	r3, [r3, #0]
 800dca4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800dcac:	4b75      	ldr	r3, [pc, #468]	@ (800de84 <dcd_event_handler+0x558>)
 800dcae:	781b      	ldrb	r3, [r3, #0]
 800dcb0:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800dcb4:	429a      	cmp	r2, r3
 800dcb6:	d20a      	bcs.n	800dcce <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800dcb8:	4b73      	ldr	r3, [pc, #460]	@ (800de88 <dcd_event_handler+0x55c>)
 800dcba:	6819      	ldr	r1, [r3, #0]
 800dcbc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800dcc0:	4613      	mov	r3, r2
 800dcc2:	00db      	lsls	r3, r3, #3
 800dcc4:	4413      	add	r3, r2
 800dcc6:	009b      	lsls	r3, r3, #2
 800dcc8:	440b      	add	r3, r1
 800dcca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dccc:	e013      	b.n	800dcf6 <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800dcce:	4b6d      	ldr	r3, [pc, #436]	@ (800de84 <dcd_event_handler+0x558>)
 800dcd0:	781b      	ldrb	r3, [r3, #0]
 800dcd2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800dcd6:	1ad3      	subs	r3, r2, r3
 800dcd8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800dcdc:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800dce0:	2b03      	cmp	r3, #3
 800dce2:	d808      	bhi.n	800dcf6 <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800dce4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800dce8:	4613      	mov	r3, r2
 800dcea:	00db      	lsls	r3, r3, #3
 800dcec:	4413      	add	r3, r2
 800dcee:	009b      	lsls	r3, r3, #2
 800dcf0:	4a66      	ldr	r2, [pc, #408]	@ (800de8c <dcd_event_handler+0x560>)
 800dcf2:	4413      	add	r3, r2
 800dcf4:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800dcf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800dcf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800dcfc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d068      	beq.n	800ddd6 <dcd_event_handler+0x4aa>
 800dd04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dd08:	69db      	ldr	r3, [r3, #28]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d063      	beq.n	800ddd6 <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800dd0e:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800dd12:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800dd16:	495a      	ldr	r1, [pc, #360]	@ (800de80 <dcd_event_handler+0x554>)
 800dd18:	0052      	lsls	r2, r2, #1
 800dd1a:	440a      	add	r2, r1
 800dd1c:	4413      	add	r3, r2
 800dd1e:	f103 0220 	add.w	r2, r3, #32
 800dd22:	7813      	ldrb	r3, [r2, #0]
 800dd24:	f023 0301 	bic.w	r3, r3, #1
 800dd28:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800dd2a:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800dd2e:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800dd32:	4953      	ldr	r1, [pc, #332]	@ (800de80 <dcd_event_handler+0x554>)
 800dd34:	0052      	lsls	r2, r2, #1
 800dd36:	440a      	add	r2, r1
 800dd38:	4413      	add	r3, r2
 800dd3a:	f103 0220 	add.w	r2, r3, #32
 800dd3e:	7813      	ldrb	r3, [r2, #0]
 800dd40:	f023 0304 	bic.w	r3, r3, #4
 800dd44:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800dd46:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dd4a:	69dc      	ldr	r4, [r3, #28]
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	7818      	ldrb	r0, [r3, #0]
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	795a      	ldrb	r2, [r3, #5]
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	689b      	ldr	r3, [r3, #8]
 800dd58:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800dd5c:	47a0      	blx	r4
 800dd5e:	4603      	mov	r3, r0
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	bf14      	ite	ne
 800dd64:	2301      	movne	r3, #1
 800dd66:	2300      	moveq	r3, #0
 800dd68:	b2db      	uxtb	r3, r3
 800dd6a:	f083 0301 	eor.w	r3, r3, #1
 800dd6e:	b2db      	uxtb	r3, r3
 800dd70:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800dd74:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dd78:	f003 0301 	and.w	r3, r3, #1
 800dd7c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800dd80:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d026      	beq.n	800ddd6 <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800dd88:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800dd8c:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800dd90:	493b      	ldr	r1, [pc, #236]	@ (800de80 <dcd_event_handler+0x554>)
 800dd92:	0052      	lsls	r2, r2, #1
 800dd94:	440a      	add	r2, r1
 800dd96:	4413      	add	r3, r2
 800dd98:	f103 0220 	add.w	r2, r3, #32
 800dd9c:	7813      	ldrb	r3, [r2, #0]
 800dd9e:	f043 0301 	orr.w	r3, r3, #1
 800dda2:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800dda4:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800dda8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800ddac:	4934      	ldr	r1, [pc, #208]	@ (800de80 <dcd_event_handler+0x554>)
 800ddae:	0052      	lsls	r2, r2, #1
 800ddb0:	440a      	add	r2, r1
 800ddb2:	4413      	add	r3, r2
 800ddb4:	f103 0220 	add.w	r2, r3, #32
 800ddb8:	7813      	ldrb	r3, [r2, #0]
 800ddba:	f043 0304 	orr.w	r3, r3, #4
 800ddbe:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800ddc0:	e009      	b.n	800ddd6 <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800ddc8:	e006      	b.n	800ddd8 <dcd_event_handler+0x4ac>
      break;
 800ddca:	bf00      	nop
 800ddcc:	e004      	b.n	800ddd8 <dcd_event_handler+0x4ac>
      break;
 800ddce:	bf00      	nop
 800ddd0:	e002      	b.n	800ddd8 <dcd_event_handler+0x4ac>
      break;
 800ddd2:	bf00      	nop
 800ddd4:	e000      	b.n	800ddd8 <dcd_event_handler+0x4ac>
      break;
 800ddd6:	bf00      	nop
  }

  if (send) {
 800ddd8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dddc:	2b00      	cmp	r3, #0
 800ddde:	d049      	beq.n	800de74 <dcd_event_handler+0x548>
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	637b      	str	r3, [r7, #52]	@ 0x34
 800dde4:	78fb      	ldrb	r3, [r7, #3]
 800dde6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800ddea:	4b29      	ldr	r3, [pc, #164]	@ (800de90 <dcd_event_handler+0x564>)
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ddf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddf2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ddf4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ddf8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800ddfc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de00:	f083 0301 	eor.w	r3, r3, #1
 800de04:	b2db      	uxtb	r3, r3
 800de06:	2b00      	cmp	r3, #0
 800de08:	d003      	beq.n	800de12 <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800de0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	2000      	movs	r0, #0
 800de10:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800de12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de14:	3304      	adds	r3, #4
 800de16:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800de18:	4618      	mov	r0, r3
 800de1a:	f7fe fb6f 	bl	800c4fc <tu_fifo_write>
 800de1e:	4603      	mov	r3, r0
 800de20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800de24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800de28:	f083 0301 	eor.w	r3, r3, #1
 800de2c:	b2db      	uxtb	r3, r3
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d003      	beq.n	800de3a <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800de32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de34:	681b      	ldr	r3, [r3, #0]
 800de36:	2001      	movs	r0, #1
 800de38:	4798      	blx	r3
  return success;
 800de3a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800de3e:	f083 0301 	eor.w	r3, r3, #1
 800de42:	b2db      	uxtb	r3, r3
 800de44:	2b00      	cmp	r3, #0
 800de46:	d009      	beq.n	800de5c <dcd_event_handler+0x530>
 800de48:	4b12      	ldr	r3, [pc, #72]	@ (800de94 <dcd_event_handler+0x568>)
 800de4a:	623b      	str	r3, [r7, #32]
 800de4c:	6a3b      	ldr	r3, [r7, #32]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	f003 0301 	and.w	r3, r3, #1
 800de54:	2b00      	cmp	r3, #0
 800de56:	d00c      	beq.n	800de72 <dcd_event_handler+0x546>
 800de58:	be00      	bkpt	0x0000
 800de5a:	e00a      	b.n	800de72 <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800de5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de5e:	7818      	ldrb	r0, [r3, #0]
 800de60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de62:	785b      	ldrb	r3, [r3, #1]
 800de64:	4619      	mov	r1, r3
 800de66:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800de6a:	461a      	mov	r2, r3
 800de6c:	f7fe fc72 	bl	800c754 <tud_event_hook_cb>
  return true;
 800de70:	e000      	b.n	800de74 <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800de72:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800de74:	bf00      	nop
 800de76:	3794      	adds	r7, #148	@ 0x94
 800de78:	46bd      	mov	sp, r7
 800de7a:	bd90      	pop	{r4, r7, pc}
 800de7c:	20009c1c 	.word	0x20009c1c
 800de80:	20009bf0 	.word	0x20009bf0
 800de84:	20009c24 	.word	0x20009c24
 800de88:	20009c20 	.word	0x20009c20
 800de8c:	080146c8 	.word	0x080146c8
 800de90:	20009ce8 	.word	0x20009ce8
 800de94:	e000edf0 	.word	0xe000edf0

0800de98 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800de98:	b580      	push	{r7, lr}
 800de9a:	b082      	sub	sp, #8
 800de9c:	af00      	add	r7, sp, #0
 800de9e:	4603      	mov	r3, r0
 800dea0:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800dea2:	79fb      	ldrb	r3, [r7, #7]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d005      	beq.n	800deb4 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800dea8:	4b07      	ldr	r3, [pc, #28]	@ (800dec8 <usbd_int_set+0x30>)
 800deaa:	781b      	ldrb	r3, [r3, #0]
 800deac:	4618      	mov	r0, r3
 800deae:	f001 fa97 	bl	800f3e0 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800deb2:	e004      	b.n	800debe <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800deb4:	4b04      	ldr	r3, [pc, #16]	@ (800dec8 <usbd_int_set+0x30>)
 800deb6:	781b      	ldrb	r3, [r3, #0]
 800deb8:	4618      	mov	r0, r3
 800deba:	f001 fab9 	bl	800f430 <dcd_int_disable>
}
 800debe:	bf00      	nop
 800dec0:	3708      	adds	r7, #8
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	2000002d 	.word	0x2000002d

0800decc <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800decc:	b580      	push	{r7, lr}
 800dece:	b084      	sub	sp, #16
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	4603      	mov	r3, r0
 800ded4:	71fb      	strb	r3, [r7, #7]
 800ded6:	4b0e      	ldr	r3, [pc, #56]	@ (800df10 <usbd_spin_lock+0x44>)
 800ded8:	60fb      	str	r3, [r7, #12]
 800deda:	79fb      	ldrb	r3, [r7, #7]
 800dedc:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800dede:	7afb      	ldrb	r3, [r7, #11]
 800dee0:	f083 0301 	eor.w	r3, r3, #1
 800dee4:	b2db      	uxtb	r3, r3
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d007      	beq.n	800defa <usbd_spin_lock+0x2e>
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	685b      	ldr	r3, [r3, #4]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d103      	bne.n	800defa <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	2000      	movs	r0, #0
 800def8:	4798      	blx	r3
  ctx->nested_count++;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	685b      	ldr	r3, [r3, #4]
 800defe:	1c5a      	adds	r2, r3, #1
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	605a      	str	r2, [r3, #4]
}
 800df04:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800df06:	bf00      	nop
 800df08:	3710      	adds	r7, #16
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	20000030 	.word	0x20000030

0800df14 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800df14:	b580      	push	{r7, lr}
 800df16:	b084      	sub	sp, #16
 800df18:	af00      	add	r7, sp, #0
 800df1a:	4603      	mov	r3, r0
 800df1c:	71fb      	strb	r3, [r7, #7]
 800df1e:	4b10      	ldr	r3, [pc, #64]	@ (800df60 <usbd_spin_unlock+0x4c>)
 800df20:	60fb      	str	r3, [r7, #12]
 800df22:	79fb      	ldrb	r3, [r7, #7]
 800df24:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d013      	beq.n	800df56 <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	685b      	ldr	r3, [r3, #4]
 800df32:	1e5a      	subs	r2, r3, #1
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800df38:	7afb      	ldrb	r3, [r7, #11]
 800df3a:	f083 0301 	eor.w	r3, r3, #1
 800df3e:	b2db      	uxtb	r3, r3
 800df40:	2b00      	cmp	r3, #0
 800df42:	d009      	beq.n	800df58 <usbd_spin_unlock+0x44>
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	685b      	ldr	r3, [r3, #4]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d105      	bne.n	800df58 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	681b      	ldr	r3, [r3, #0]
 800df50:	2001      	movs	r0, #1
 800df52:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800df54:	e000      	b.n	800df58 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800df56:	bf00      	nop
 800df58:	bf00      	nop
 800df5a:	3710      	adds	r7, #16
 800df5c:	46bd      	mov	sp, r7
 800df5e:	bd80      	pop	{r7, pc}
 800df60:	20000030 	.word	0x20000030

0800df64 <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b08a      	sub	sp, #40	@ 0x28
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6039      	str	r1, [r7, #0]
 800df6c:	4611      	mov	r1, r2
 800df6e:	461a      	mov	r2, r3
 800df70:	4603      	mov	r3, r0
 800df72:	71fb      	strb	r3, [r7, #7]
 800df74:	460b      	mov	r3, r1
 800df76:	71bb      	strb	r3, [r7, #6]
 800df78:	4613      	mov	r3, r2
 800df7a:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800df7c:	2300      	movs	r3, #0
 800df7e:	627b      	str	r3, [r7, #36]	@ 0x24
 800df80:	e04d      	b.n	800e01e <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800df86:	6a3b      	ldr	r3, [r7, #32]
 800df88:	785b      	ldrb	r3, [r3, #1]
 800df8a:	2b05      	cmp	r3, #5
 800df8c:	d108      	bne.n	800dfa0 <usbd_open_edpt_pair+0x3c>
 800df8e:	6a3b      	ldr	r3, [r7, #32]
 800df90:	78db      	ldrb	r3, [r3, #3]
 800df92:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800df96:	b2db      	uxtb	r3, r3
 800df98:	461a      	mov	r2, r3
 800df9a:	797b      	ldrb	r3, [r7, #5]
 800df9c:	4293      	cmp	r3, r2
 800df9e:	d00a      	beq.n	800dfb6 <usbd_open_edpt_pair+0x52>
 800dfa0:	4b23      	ldr	r3, [pc, #140]	@ (800e030 <usbd_open_edpt_pair+0xcc>)
 800dfa2:	61bb      	str	r3, [r7, #24]
 800dfa4:	69bb      	ldr	r3, [r7, #24]
 800dfa6:	681b      	ldr	r3, [r3, #0]
 800dfa8:	f003 0301 	and.w	r3, r3, #1
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d000      	beq.n	800dfb2 <usbd_open_edpt_pair+0x4e>
 800dfb0:	be00      	bkpt	0x0000
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	e038      	b.n	800e028 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800dfb6:	79fb      	ldrb	r3, [r7, #7]
 800dfb8:	6a39      	ldr	r1, [r7, #32]
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f000 f83a 	bl	800e034 <usbd_edpt_open>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	f083 0301 	eor.w	r3, r3, #1
 800dfc6:	b2db      	uxtb	r3, r3
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d00a      	beq.n	800dfe2 <usbd_open_edpt_pair+0x7e>
 800dfcc:	4b18      	ldr	r3, [pc, #96]	@ (800e030 <usbd_open_edpt_pair+0xcc>)
 800dfce:	61fb      	str	r3, [r7, #28]
 800dfd0:	69fb      	ldr	r3, [r7, #28]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	f003 0301 	and.w	r3, r3, #1
 800dfd8:	2b00      	cmp	r3, #0
 800dfda:	d000      	beq.n	800dfde <usbd_open_edpt_pair+0x7a>
 800dfdc:	be00      	bkpt	0x0000
 800dfde:	2300      	movs	r3, #0
 800dfe0:	e022      	b.n	800e028 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800dfe2:	6a3b      	ldr	r3, [r7, #32]
 800dfe4:	789b      	ldrb	r3, [r3, #2]
 800dfe6:	75fb      	strb	r3, [r7, #23]
 800dfe8:	7dfb      	ldrb	r3, [r7, #23]
 800dfea:	09db      	lsrs	r3, r3, #7
 800dfec:	b2db      	uxtb	r3, r3
 800dfee:	2b01      	cmp	r3, #1
 800dff0:	d104      	bne.n	800dffc <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800dff2:	6a3b      	ldr	r3, [r7, #32]
 800dff4:	789a      	ldrb	r2, [r3, #2]
 800dff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dff8:	701a      	strb	r2, [r3, #0]
 800dffa:	e003      	b.n	800e004 <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800dffc:	6a3b      	ldr	r3, [r7, #32]
 800dffe:	789a      	ldrb	r2, [r3, #2]
 800e000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e002:	701a      	strb	r2, [r3, #0]
 800e004:	683b      	ldr	r3, [r7, #0]
 800e006:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800e008:	693b      	ldr	r3, [r7, #16]
 800e00a:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	781b      	ldrb	r3, [r3, #0]
 800e010:	461a      	mov	r2, r3
 800e012:	68fb      	ldr	r3, [r7, #12]
 800e014:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800e016:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800e018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e01a:	3301      	adds	r3, #1
 800e01c:	627b      	str	r3, [r7, #36]	@ 0x24
 800e01e:	79bb      	ldrb	r3, [r7, #6]
 800e020:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e022:	429a      	cmp	r2, r3
 800e024:	dbad      	blt.n	800df82 <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800e026:	2301      	movs	r3, #1
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3728      	adds	r7, #40	@ 0x28
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}
 800e030:	e000edf0 	.word	0xe000edf0

0800e034 <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800e034:	b580      	push	{r7, lr}
 800e036:	b086      	sub	sp, #24
 800e038:	af00      	add	r7, sp, #0
 800e03a:	4603      	mov	r3, r0
 800e03c:	6039      	str	r1, [r7, #0]
 800e03e:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800e040:	4b1c      	ldr	r3, [pc, #112]	@ (800e0b4 <usbd_edpt_open+0x80>)
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800e046:	683b      	ldr	r3, [r7, #0]
 800e048:	789b      	ldrb	r3, [r3, #2]
 800e04a:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e04c:	7bfb      	ldrb	r3, [r7, #15]
 800e04e:	f003 030f 	and.w	r3, r3, #15
 800e052:	b2db      	uxtb	r3, r3
 800e054:	2b05      	cmp	r3, #5
 800e056:	d90a      	bls.n	800e06e <usbd_edpt_open+0x3a>
 800e058:	4b17      	ldr	r3, [pc, #92]	@ (800e0b8 <usbd_edpt_open+0x84>)
 800e05a:	613b      	str	r3, [r7, #16]
 800e05c:	693b      	ldr	r3, [r7, #16]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	f003 0301 	and.w	r3, r3, #1
 800e064:	2b00      	cmp	r3, #0
 800e066:	d000      	beq.n	800e06a <usbd_edpt_open+0x36>
 800e068:	be00      	bkpt	0x0000
 800e06a:	2300      	movs	r3, #0
 800e06c:	e01d      	b.n	800e0aa <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800e06e:	4b13      	ldr	r3, [pc, #76]	@ (800e0bc <usbd_edpt_open+0x88>)
 800e070:	789b      	ldrb	r3, [r3, #2]
 800e072:	2200      	movs	r2, #0
 800e074:	4619      	mov	r1, r3
 800e076:	6838      	ldr	r0, [r7, #0]
 800e078:	f002 fe3a 	bl	8010cf0 <tu_edpt_validate>
 800e07c:	4603      	mov	r3, r0
 800e07e:	f083 0301 	eor.w	r3, r3, #1
 800e082:	b2db      	uxtb	r3, r3
 800e084:	2b00      	cmp	r3, #0
 800e086:	d00a      	beq.n	800e09e <usbd_edpt_open+0x6a>
 800e088:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b8 <usbd_edpt_open+0x84>)
 800e08a:	617b      	str	r3, [r7, #20]
 800e08c:	697b      	ldr	r3, [r7, #20]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	f003 0301 	and.w	r3, r3, #1
 800e094:	2b00      	cmp	r3, #0
 800e096:	d000      	beq.n	800e09a <usbd_edpt_open+0x66>
 800e098:	be00      	bkpt	0x0000
 800e09a:	2300      	movs	r3, #0
 800e09c:	e005      	b.n	800e0aa <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800e09e:	79fb      	ldrb	r3, [r7, #7]
 800e0a0:	6839      	ldr	r1, [r7, #0]
 800e0a2:	4618      	mov	r0, r3
 800e0a4:	f001 faa0 	bl	800f5e8 <dcd_edpt_open>
 800e0a8:	4603      	mov	r3, r0
}
 800e0aa:	4618      	mov	r0, r3
 800e0ac:	3718      	adds	r7, #24
 800e0ae:	46bd      	mov	sp, r7
 800e0b0:	bd80      	pop	{r7, pc}
 800e0b2:	bf00      	nop
 800e0b4:	2000002d 	.word	0x2000002d
 800e0b8:	e000edf0 	.word	0xe000edf0
 800e0bc:	20009bf0 	.word	0x20009bf0

0800e0c0 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b086      	sub	sp, #24
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	460a      	mov	r2, r1
 800e0ca:	71fb      	strb	r3, [r7, #7]
 800e0cc:	4613      	mov	r3, r2
 800e0ce:	71bb      	strb	r3, [r7, #6]
 800e0d0:	79bb      	ldrb	r3, [r7, #6]
 800e0d2:	73bb      	strb	r3, [r7, #14]
 800e0d4:	7bbb      	ldrb	r3, [r7, #14]
 800e0d6:	f003 030f 	and.w	r3, r3, #15
 800e0da:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e0dc:	75fb      	strb	r3, [r7, #23]
 800e0de:	79bb      	ldrb	r3, [r7, #6]
 800e0e0:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e0e2:	7bfb      	ldrb	r3, [r7, #15]
 800e0e4:	09db      	lsrs	r3, r3, #7
 800e0e6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e0e8:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800e0ea:	7dfa      	ldrb	r2, [r7, #23]
 800e0ec:	7dbb      	ldrb	r3, [r7, #22]
 800e0ee:	0052      	lsls	r2, r2, #1
 800e0f0:	4413      	add	r3, r2
 800e0f2:	3320      	adds	r3, #32
 800e0f4:	4a05      	ldr	r2, [pc, #20]	@ (800e10c <usbd_edpt_claim+0x4c>)
 800e0f6:	4413      	add	r3, r2
 800e0f8:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800e0fa:	2100      	movs	r1, #0
 800e0fc:	6938      	ldr	r0, [r7, #16]
 800e0fe:	f002 fd91 	bl	8010c24 <tu_edpt_claim>
 800e102:	4603      	mov	r3, r0
}
 800e104:	4618      	mov	r0, r3
 800e106:	3718      	adds	r7, #24
 800e108:	46bd      	mov	sp, r7
 800e10a:	bd80      	pop	{r7, pc}
 800e10c:	20009bf0 	.word	0x20009bf0

0800e110 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800e110:	b580      	push	{r7, lr}
 800e112:	b086      	sub	sp, #24
 800e114:	af00      	add	r7, sp, #0
 800e116:	4603      	mov	r3, r0
 800e118:	460a      	mov	r2, r1
 800e11a:	71fb      	strb	r3, [r7, #7]
 800e11c:	4613      	mov	r3, r2
 800e11e:	71bb      	strb	r3, [r7, #6]
 800e120:	79bb      	ldrb	r3, [r7, #6]
 800e122:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e124:	7bbb      	ldrb	r3, [r7, #14]
 800e126:	f003 030f 	and.w	r3, r3, #15
 800e12a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e12c:	75fb      	strb	r3, [r7, #23]
 800e12e:	79bb      	ldrb	r3, [r7, #6]
 800e130:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e132:	7bfb      	ldrb	r3, [r7, #15]
 800e134:	09db      	lsrs	r3, r3, #7
 800e136:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e138:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800e13a:	7dfa      	ldrb	r2, [r7, #23]
 800e13c:	7dbb      	ldrb	r3, [r7, #22]
 800e13e:	0052      	lsls	r2, r2, #1
 800e140:	4413      	add	r3, r2
 800e142:	3320      	adds	r3, #32
 800e144:	4a05      	ldr	r2, [pc, #20]	@ (800e15c <usbd_edpt_release+0x4c>)
 800e146:	4413      	add	r3, r2
 800e148:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800e14a:	2100      	movs	r1, #0
 800e14c:	6938      	ldr	r0, [r7, #16]
 800e14e:	f002 fda5 	bl	8010c9c <tu_edpt_release>
 800e152:	4603      	mov	r3, r0
}
 800e154:	4618      	mov	r0, r3
 800e156:	3718      	adds	r7, #24
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}
 800e15c:	20009bf0 	.word	0x20009bf0

0800e160 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800e160:	b580      	push	{r7, lr}
 800e162:	b088      	sub	sp, #32
 800e164:	af02      	add	r7, sp, #8
 800e166:	603a      	str	r2, [r7, #0]
 800e168:	461a      	mov	r2, r3
 800e16a:	4603      	mov	r3, r0
 800e16c:	71fb      	strb	r3, [r7, #7]
 800e16e:	460b      	mov	r3, r1
 800e170:	71bb      	strb	r3, [r7, #6]
 800e172:	4613      	mov	r3, r2
 800e174:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800e176:	4b34      	ldr	r3, [pc, #208]	@ (800e248 <usbd_edpt_xfer+0xe8>)
 800e178:	781b      	ldrb	r3, [r3, #0]
 800e17a:	71fb      	strb	r3, [r7, #7]
 800e17c:	79bb      	ldrb	r3, [r7, #6]
 800e17e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e180:	7abb      	ldrb	r3, [r7, #10]
 800e182:	f003 030f 	and.w	r3, r3, #15
 800e186:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e188:	75fb      	strb	r3, [r7, #23]
 800e18a:	79bb      	ldrb	r3, [r7, #6]
 800e18c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e18e:	7afb      	ldrb	r3, [r7, #11]
 800e190:	09db      	lsrs	r3, r3, #7
 800e192:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e194:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800e196:	7dfa      	ldrb	r2, [r7, #23]
 800e198:	7dbb      	ldrb	r3, [r7, #22]
 800e19a:	492c      	ldr	r1, [pc, #176]	@ (800e24c <usbd_edpt_xfer+0xec>)
 800e19c:	0052      	lsls	r2, r2, #1
 800e19e:	440a      	add	r2, r1
 800e1a0:	4413      	add	r3, r2
 800e1a2:	3320      	adds	r3, #32
 800e1a4:	781b      	ldrb	r3, [r3, #0]
 800e1a6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e1aa:	b2db      	uxtb	r3, r3
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d00a      	beq.n	800e1c6 <usbd_edpt_xfer+0x66>
 800e1b0:	4b27      	ldr	r3, [pc, #156]	@ (800e250 <usbd_edpt_xfer+0xf0>)
 800e1b2:	60fb      	str	r3, [r7, #12]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	f003 0301 	and.w	r3, r3, #1
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d000      	beq.n	800e1c2 <usbd_edpt_xfer+0x62>
 800e1c0:	be00      	bkpt	0x0000
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	e03c      	b.n	800e240 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800e1c6:	7dfa      	ldrb	r2, [r7, #23]
 800e1c8:	7dbb      	ldrb	r3, [r7, #22]
 800e1ca:	4920      	ldr	r1, [pc, #128]	@ (800e24c <usbd_edpt_xfer+0xec>)
 800e1cc:	0052      	lsls	r2, r2, #1
 800e1ce:	440a      	add	r2, r1
 800e1d0:	4413      	add	r3, r2
 800e1d2:	f103 0220 	add.w	r2, r3, #32
 800e1d6:	7813      	ldrb	r3, [r2, #0]
 800e1d8:	f043 0301 	orr.w	r3, r3, #1
 800e1dc:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800e1de:	88ba      	ldrh	r2, [r7, #4]
 800e1e0:	79b9      	ldrb	r1, [r7, #6]
 800e1e2:	79f8      	ldrb	r0, [r7, #7]
 800e1e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e1e8:	9300      	str	r3, [sp, #0]
 800e1ea:	4613      	mov	r3, r2
 800e1ec:	683a      	ldr	r2, [r7, #0]
 800e1ee:	f001 fac5 	bl	800f77c <dcd_edpt_xfer>
 800e1f2:	4603      	mov	r3, r0
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d001      	beq.n	800e1fc <usbd_edpt_xfer+0x9c>
    return true;
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	e021      	b.n	800e240 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800e1fc:	7dfa      	ldrb	r2, [r7, #23]
 800e1fe:	7dbb      	ldrb	r3, [r7, #22]
 800e200:	4912      	ldr	r1, [pc, #72]	@ (800e24c <usbd_edpt_xfer+0xec>)
 800e202:	0052      	lsls	r2, r2, #1
 800e204:	440a      	add	r2, r1
 800e206:	4413      	add	r3, r2
 800e208:	f103 0220 	add.w	r2, r3, #32
 800e20c:	7813      	ldrb	r3, [r2, #0]
 800e20e:	f023 0301 	bic.w	r3, r3, #1
 800e212:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800e214:	7dfa      	ldrb	r2, [r7, #23]
 800e216:	7dbb      	ldrb	r3, [r7, #22]
 800e218:	490c      	ldr	r1, [pc, #48]	@ (800e24c <usbd_edpt_xfer+0xec>)
 800e21a:	0052      	lsls	r2, r2, #1
 800e21c:	440a      	add	r2, r1
 800e21e:	4413      	add	r3, r2
 800e220:	f103 0220 	add.w	r2, r3, #32
 800e224:	7813      	ldrb	r3, [r2, #0]
 800e226:	f023 0304 	bic.w	r3, r3, #4
 800e22a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800e22c:	4b08      	ldr	r3, [pc, #32]	@ (800e250 <usbd_edpt_xfer+0xf0>)
 800e22e:	613b      	str	r3, [r7, #16]
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f003 0301 	and.w	r3, r3, #1
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d000      	beq.n	800e23e <usbd_edpt_xfer+0xde>
 800e23c:	be00      	bkpt	0x0000
    return false;
 800e23e:	2300      	movs	r3, #0
  }
}
 800e240:	4618      	mov	r0, r3
 800e242:	3718      	adds	r7, #24
 800e244:	46bd      	mov	sp, r7
 800e246:	bd80      	pop	{r7, pc}
 800e248:	2000002d 	.word	0x2000002d
 800e24c:	20009bf0 	.word	0x20009bf0
 800e250:	e000edf0 	.word	0xe000edf0

0800e254 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800e254:	b580      	push	{r7, lr}
 800e256:	b088      	sub	sp, #32
 800e258:	af02      	add	r7, sp, #8
 800e25a:	603a      	str	r2, [r7, #0]
 800e25c:	461a      	mov	r2, r3
 800e25e:	4603      	mov	r3, r0
 800e260:	71fb      	strb	r3, [r7, #7]
 800e262:	460b      	mov	r3, r1
 800e264:	71bb      	strb	r3, [r7, #6]
 800e266:	4613      	mov	r3, r2
 800e268:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800e26a:	4b34      	ldr	r3, [pc, #208]	@ (800e33c <usbd_edpt_xfer_fifo+0xe8>)
 800e26c:	781b      	ldrb	r3, [r3, #0]
 800e26e:	71fb      	strb	r3, [r7, #7]
 800e270:	79bb      	ldrb	r3, [r7, #6]
 800e272:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e274:	7abb      	ldrb	r3, [r7, #10]
 800e276:	f003 030f 	and.w	r3, r3, #15
 800e27a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e27c:	75fb      	strb	r3, [r7, #23]
 800e27e:	79bb      	ldrb	r3, [r7, #6]
 800e280:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e282:	7afb      	ldrb	r3, [r7, #11]
 800e284:	09db      	lsrs	r3, r3, #7
 800e286:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e288:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800e28a:	7dfa      	ldrb	r2, [r7, #23]
 800e28c:	7dbb      	ldrb	r3, [r7, #22]
 800e28e:	492c      	ldr	r1, [pc, #176]	@ (800e340 <usbd_edpt_xfer_fifo+0xec>)
 800e290:	0052      	lsls	r2, r2, #1
 800e292:	440a      	add	r2, r1
 800e294:	4413      	add	r3, r2
 800e296:	3320      	adds	r3, #32
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e29e:	b2db      	uxtb	r3, r3
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d00a      	beq.n	800e2ba <usbd_edpt_xfer_fifo+0x66>
 800e2a4:	4b27      	ldr	r3, [pc, #156]	@ (800e344 <usbd_edpt_xfer_fifo+0xf0>)
 800e2a6:	60fb      	str	r3, [r7, #12]
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	f003 0301 	and.w	r3, r3, #1
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d000      	beq.n	800e2b6 <usbd_edpt_xfer_fifo+0x62>
 800e2b4:	be00      	bkpt	0x0000
 800e2b6:	2300      	movs	r3, #0
 800e2b8:	e03c      	b.n	800e334 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800e2ba:	7dfa      	ldrb	r2, [r7, #23]
 800e2bc:	7dbb      	ldrb	r3, [r7, #22]
 800e2be:	4920      	ldr	r1, [pc, #128]	@ (800e340 <usbd_edpt_xfer_fifo+0xec>)
 800e2c0:	0052      	lsls	r2, r2, #1
 800e2c2:	440a      	add	r2, r1
 800e2c4:	4413      	add	r3, r2
 800e2c6:	f103 0220 	add.w	r2, r3, #32
 800e2ca:	7813      	ldrb	r3, [r2, #0]
 800e2cc:	f043 0301 	orr.w	r3, r3, #1
 800e2d0:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800e2d2:	88ba      	ldrh	r2, [r7, #4]
 800e2d4:	79b9      	ldrb	r1, [r7, #6]
 800e2d6:	79f8      	ldrb	r0, [r7, #7]
 800e2d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e2dc:	9300      	str	r3, [sp, #0]
 800e2de:	4613      	mov	r3, r2
 800e2e0:	683a      	ldr	r2, [r7, #0]
 800e2e2:	f001 faa3 	bl	800f82c <dcd_edpt_xfer_fifo>
 800e2e6:	4603      	mov	r3, r0
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d001      	beq.n	800e2f0 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800e2ec:	2301      	movs	r3, #1
 800e2ee:	e021      	b.n	800e334 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800e2f0:	7dfa      	ldrb	r2, [r7, #23]
 800e2f2:	7dbb      	ldrb	r3, [r7, #22]
 800e2f4:	4912      	ldr	r1, [pc, #72]	@ (800e340 <usbd_edpt_xfer_fifo+0xec>)
 800e2f6:	0052      	lsls	r2, r2, #1
 800e2f8:	440a      	add	r2, r1
 800e2fa:	4413      	add	r3, r2
 800e2fc:	f103 0220 	add.w	r2, r3, #32
 800e300:	7813      	ldrb	r3, [r2, #0]
 800e302:	f023 0301 	bic.w	r3, r3, #1
 800e306:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800e308:	7dfa      	ldrb	r2, [r7, #23]
 800e30a:	7dbb      	ldrb	r3, [r7, #22]
 800e30c:	490c      	ldr	r1, [pc, #48]	@ (800e340 <usbd_edpt_xfer_fifo+0xec>)
 800e30e:	0052      	lsls	r2, r2, #1
 800e310:	440a      	add	r2, r1
 800e312:	4413      	add	r3, r2
 800e314:	f103 0220 	add.w	r2, r3, #32
 800e318:	7813      	ldrb	r3, [r2, #0]
 800e31a:	f023 0304 	bic.w	r3, r3, #4
 800e31e:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800e320:	4b08      	ldr	r3, [pc, #32]	@ (800e344 <usbd_edpt_xfer_fifo+0xf0>)
 800e322:	613b      	str	r3, [r7, #16]
 800e324:	693b      	ldr	r3, [r7, #16]
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	f003 0301 	and.w	r3, r3, #1
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d000      	beq.n	800e332 <usbd_edpt_xfer_fifo+0xde>
 800e330:	be00      	bkpt	0x0000
    return false;
 800e332:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800e334:	4618      	mov	r0, r3
 800e336:	3718      	adds	r7, #24
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}
 800e33c:	2000002d 	.word	0x2000002d
 800e340:	20009bf0 	.word	0x20009bf0
 800e344:	e000edf0 	.word	0xe000edf0

0800e348 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800e348:	b480      	push	{r7}
 800e34a:	b085      	sub	sp, #20
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	4603      	mov	r3, r0
 800e350:	460a      	mov	r2, r1
 800e352:	71fb      	strb	r3, [r7, #7]
 800e354:	4613      	mov	r3, r2
 800e356:	71bb      	strb	r3, [r7, #6]
 800e358:	79bb      	ldrb	r3, [r7, #6]
 800e35a:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e35c:	7b3b      	ldrb	r3, [r7, #12]
 800e35e:	f003 030f 	and.w	r3, r3, #15
 800e362:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e364:	73fb      	strb	r3, [r7, #15]
 800e366:	79bb      	ldrb	r3, [r7, #6]
 800e368:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e36a:	7b7b      	ldrb	r3, [r7, #13]
 800e36c:	09db      	lsrs	r3, r3, #7
 800e36e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e370:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800e372:	7bfa      	ldrb	r2, [r7, #15]
 800e374:	7bbb      	ldrb	r3, [r7, #14]
 800e376:	490a      	ldr	r1, [pc, #40]	@ (800e3a0 <usbd_edpt_busy+0x58>)
 800e378:	0052      	lsls	r2, r2, #1
 800e37a:	440a      	add	r2, r1
 800e37c:	4413      	add	r3, r2
 800e37e:	3320      	adds	r3, #32
 800e380:	781b      	ldrb	r3, [r3, #0]
 800e382:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800e386:	b2db      	uxtb	r3, r3
 800e388:	2b00      	cmp	r3, #0
 800e38a:	bf14      	ite	ne
 800e38c:	2301      	movne	r3, #1
 800e38e:	2300      	moveq	r3, #0
 800e390:	b2db      	uxtb	r3, r3
}
 800e392:	4618      	mov	r0, r3
 800e394:	3714      	adds	r7, #20
 800e396:	46bd      	mov	sp, r7
 800e398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e39c:	4770      	bx	lr
 800e39e:	bf00      	nop
 800e3a0:	20009bf0 	.word	0x20009bf0

0800e3a4 <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800e3a4:	b580      	push	{r7, lr}
 800e3a6:	b084      	sub	sp, #16
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	460a      	mov	r2, r1
 800e3ae:	71fb      	strb	r3, [r7, #7]
 800e3b0:	4613      	mov	r3, r2
 800e3b2:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800e3b4:	4b18      	ldr	r3, [pc, #96]	@ (800e418 <usbd_edpt_stall+0x74>)
 800e3b6:	781b      	ldrb	r3, [r3, #0]
 800e3b8:	71fb      	strb	r3, [r7, #7]
 800e3ba:	79bb      	ldrb	r3, [r7, #6]
 800e3bc:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e3be:	7b3b      	ldrb	r3, [r7, #12]
 800e3c0:	f003 030f 	and.w	r3, r3, #15
 800e3c4:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e3c6:	73fb      	strb	r3, [r7, #15]
 800e3c8:	79bb      	ldrb	r3, [r7, #6]
 800e3ca:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e3cc:	7b7b      	ldrb	r3, [r7, #13]
 800e3ce:	09db      	lsrs	r3, r3, #7
 800e3d0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e3d2:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800e3d4:	79ba      	ldrb	r2, [r7, #6]
 800e3d6:	79fb      	ldrb	r3, [r7, #7]
 800e3d8:	4611      	mov	r1, r2
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f001 fa88 	bl	800f8f0 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800e3e0:	7bfa      	ldrb	r2, [r7, #15]
 800e3e2:	7bbb      	ldrb	r3, [r7, #14]
 800e3e4:	490d      	ldr	r1, [pc, #52]	@ (800e41c <usbd_edpt_stall+0x78>)
 800e3e6:	0052      	lsls	r2, r2, #1
 800e3e8:	440a      	add	r2, r1
 800e3ea:	4413      	add	r3, r2
 800e3ec:	f103 0220 	add.w	r2, r3, #32
 800e3f0:	7813      	ldrb	r3, [r2, #0]
 800e3f2:	f043 0302 	orr.w	r3, r3, #2
 800e3f6:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800e3f8:	7bfa      	ldrb	r2, [r7, #15]
 800e3fa:	7bbb      	ldrb	r3, [r7, #14]
 800e3fc:	4907      	ldr	r1, [pc, #28]	@ (800e41c <usbd_edpt_stall+0x78>)
 800e3fe:	0052      	lsls	r2, r2, #1
 800e400:	440a      	add	r2, r1
 800e402:	4413      	add	r3, r2
 800e404:	f103 0220 	add.w	r2, r3, #32
 800e408:	7813      	ldrb	r3, [r2, #0]
 800e40a:	f043 0301 	orr.w	r3, r3, #1
 800e40e:	7013      	strb	r3, [r2, #0]
}
 800e410:	bf00      	nop
 800e412:	3710      	adds	r7, #16
 800e414:	46bd      	mov	sp, r7
 800e416:	bd80      	pop	{r7, pc}
 800e418:	2000002d 	.word	0x2000002d
 800e41c:	20009bf0 	.word	0x20009bf0

0800e420 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800e420:	b580      	push	{r7, lr}
 800e422:	b084      	sub	sp, #16
 800e424:	af00      	add	r7, sp, #0
 800e426:	4603      	mov	r3, r0
 800e428:	460a      	mov	r2, r1
 800e42a:	71fb      	strb	r3, [r7, #7]
 800e42c:	4613      	mov	r3, r2
 800e42e:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800e430:	4b18      	ldr	r3, [pc, #96]	@ (800e494 <usbd_edpt_clear_stall+0x74>)
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	71fb      	strb	r3, [r7, #7]
 800e436:	79bb      	ldrb	r3, [r7, #6]
 800e438:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e43a:	7b3b      	ldrb	r3, [r7, #12]
 800e43c:	f003 030f 	and.w	r3, r3, #15
 800e440:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e442:	73fb      	strb	r3, [r7, #15]
 800e444:	79bb      	ldrb	r3, [r7, #6]
 800e446:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e448:	7b7b      	ldrb	r3, [r7, #13]
 800e44a:	09db      	lsrs	r3, r3, #7
 800e44c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e44e:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800e450:	79ba      	ldrb	r2, [r7, #6]
 800e452:	79fb      	ldrb	r3, [r7, #7]
 800e454:	4611      	mov	r1, r2
 800e456:	4618      	mov	r0, r3
 800e458:	f001 fa80 	bl	800f95c <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800e45c:	7bfa      	ldrb	r2, [r7, #15]
 800e45e:	7bbb      	ldrb	r3, [r7, #14]
 800e460:	490d      	ldr	r1, [pc, #52]	@ (800e498 <usbd_edpt_clear_stall+0x78>)
 800e462:	0052      	lsls	r2, r2, #1
 800e464:	440a      	add	r2, r1
 800e466:	4413      	add	r3, r2
 800e468:	f103 0220 	add.w	r2, r3, #32
 800e46c:	7813      	ldrb	r3, [r2, #0]
 800e46e:	f023 0302 	bic.w	r3, r3, #2
 800e472:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800e474:	7bfa      	ldrb	r2, [r7, #15]
 800e476:	7bbb      	ldrb	r3, [r7, #14]
 800e478:	4907      	ldr	r1, [pc, #28]	@ (800e498 <usbd_edpt_clear_stall+0x78>)
 800e47a:	0052      	lsls	r2, r2, #1
 800e47c:	440a      	add	r2, r1
 800e47e:	4413      	add	r3, r2
 800e480:	f103 0220 	add.w	r2, r3, #32
 800e484:	7813      	ldrb	r3, [r2, #0]
 800e486:	f023 0301 	bic.w	r3, r3, #1
 800e48a:	7013      	strb	r3, [r2, #0]
}
 800e48c:	bf00      	nop
 800e48e:	3710      	adds	r7, #16
 800e490:	46bd      	mov	sp, r7
 800e492:	bd80      	pop	{r7, pc}
 800e494:	2000002d 	.word	0x2000002d
 800e498:	20009bf0 	.word	0x20009bf0

0800e49c <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800e49c:	b480      	push	{r7}
 800e49e:	b085      	sub	sp, #20
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	460a      	mov	r2, r1
 800e4a6:	71fb      	strb	r3, [r7, #7]
 800e4a8:	4613      	mov	r3, r2
 800e4aa:	71bb      	strb	r3, [r7, #6]
 800e4ac:	79bb      	ldrb	r3, [r7, #6]
 800e4ae:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800e4b0:	7b3b      	ldrb	r3, [r7, #12]
 800e4b2:	f003 030f 	and.w	r3, r3, #15
 800e4b6:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800e4b8:	73fb      	strb	r3, [r7, #15]
 800e4ba:	79bb      	ldrb	r3, [r7, #6]
 800e4bc:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800e4be:	7b7b      	ldrb	r3, [r7, #13]
 800e4c0:	09db      	lsrs	r3, r3, #7
 800e4c2:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800e4c4:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800e4c6:	7bfa      	ldrb	r2, [r7, #15]
 800e4c8:	7bbb      	ldrb	r3, [r7, #14]
 800e4ca:	490a      	ldr	r1, [pc, #40]	@ (800e4f4 <usbd_edpt_stalled+0x58>)
 800e4cc:	0052      	lsls	r2, r2, #1
 800e4ce:	440a      	add	r2, r1
 800e4d0:	4413      	add	r3, r2
 800e4d2:	3320      	adds	r3, #32
 800e4d4:	781b      	ldrb	r3, [r3, #0]
 800e4d6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800e4da:	b2db      	uxtb	r3, r3
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	bf14      	ite	ne
 800e4e0:	2301      	movne	r3, #1
 800e4e2:	2300      	moveq	r3, #0
 800e4e4:	b2db      	uxtb	r3, r3
}
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	3714      	adds	r7, #20
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4f0:	4770      	bx	lr
 800e4f2:	bf00      	nop
 800e4f4:	20009bf0 	.word	0x20009bf0

0800e4f8 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800e4f8:	b480      	push	{r7}
 800e4fa:	b083      	sub	sp, #12
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	4603      	mov	r3, r0
 800e500:	6039      	str	r1, [r7, #0]
 800e502:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800e504:	bf00      	nop
 800e506:	370c      	adds	r7, #12
 800e508:	46bd      	mov	sp, r7
 800e50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e50e:	4770      	bx	lr

0800e510 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800e510:	b580      	push	{r7, lr}
 800e512:	b086      	sub	sp, #24
 800e514:	af02      	add	r7, sp, #8
 800e516:	4603      	mov	r3, r0
 800e518:	6039      	str	r1, [r7, #0]
 800e51a:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800e51c:	683b      	ldr	r3, [r7, #0]
 800e51e:	781b      	ldrb	r3, [r3, #0]
 800e520:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e524:	b2db      	uxtb	r3, r3
 800e526:	2b00      	cmp	r3, #0
 800e528:	d001      	beq.n	800e52e <status_stage_xact+0x1e>
 800e52a:	2300      	movs	r3, #0
 800e52c:	e000      	b.n	800e530 <status_stage_xact+0x20>
 800e52e:	2380      	movs	r3, #128	@ 0x80
 800e530:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800e532:	7bf9      	ldrb	r1, [r7, #15]
 800e534:	79f8      	ldrb	r0, [r7, #7]
 800e536:	2300      	movs	r3, #0
 800e538:	9300      	str	r3, [sp, #0]
 800e53a:	2300      	movs	r3, #0
 800e53c:	2200      	movs	r2, #0
 800e53e:	f7ff fe0f 	bl	800e160 <usbd_edpt_xfer>
 800e542:	4603      	mov	r3, r0
}
 800e544:	4618      	mov	r0, r3
 800e546:	3710      	adds	r7, #16
 800e548:	46bd      	mov	sp, r7
 800e54a:	bd80      	pop	{r7, pc}

0800e54c <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b082      	sub	sp, #8
 800e550:	af00      	add	r7, sp, #0
 800e552:	4603      	mov	r3, r0
 800e554:	6039      	str	r1, [r7, #0]
 800e556:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800e558:	4b0b      	ldr	r3, [pc, #44]	@ (800e588 <tud_control_status+0x3c>)
 800e55a:	683a      	ldr	r2, [r7, #0]
 800e55c:	6810      	ldr	r0, [r2, #0]
 800e55e:	6851      	ldr	r1, [r2, #4]
 800e560:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800e562:	4b09      	ldr	r3, [pc, #36]	@ (800e588 <tud_control_status+0x3c>)
 800e564:	2200      	movs	r2, #0
 800e566:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800e568:	4b07      	ldr	r3, [pc, #28]	@ (800e588 <tud_control_status+0x3c>)
 800e56a:	2200      	movs	r2, #0
 800e56c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800e56e:	4b06      	ldr	r3, [pc, #24]	@ (800e588 <tud_control_status+0x3c>)
 800e570:	2200      	movs	r2, #0
 800e572:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800e574:	79fb      	ldrb	r3, [r7, #7]
 800e576:	6839      	ldr	r1, [r7, #0]
 800e578:	4618      	mov	r0, r3
 800e57a:	f7ff ffc9 	bl	800e510 <status_stage_xact>
 800e57e:	4603      	mov	r3, r0
}
 800e580:	4618      	mov	r0, r3
 800e582:	3708      	adds	r7, #8
 800e584:	46bd      	mov	sp, r7
 800e586:	bd80      	pop	{r7, pc}
 800e588:	20009cec 	.word	0x20009cec

0800e58c <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800e58c:	b590      	push	{r4, r7, lr}
 800e58e:	b08b      	sub	sp, #44	@ 0x2c
 800e590:	af02      	add	r7, sp, #8
 800e592:	4603      	mov	r3, r0
 800e594:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800e596:	4b2d      	ldr	r3, [pc, #180]	@ (800e64c <data_stage_xact+0xc0>)
 800e598:	899a      	ldrh	r2, [r3, #12]
 800e59a:	4b2c      	ldr	r3, [pc, #176]	@ (800e64c <data_stage_xact+0xc0>)
 800e59c:	89db      	ldrh	r3, [r3, #14]
 800e59e:	1ad3      	subs	r3, r2, r3
 800e5a0:	b29b      	uxth	r3, r3
 800e5a2:	837b      	strh	r3, [r7, #26]
 800e5a4:	2340      	movs	r3, #64	@ 0x40
 800e5a6:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e5a8:	8b7a      	ldrh	r2, [r7, #26]
 800e5aa:	8b3b      	ldrh	r3, [r7, #24]
 800e5ac:	4293      	cmp	r3, r2
 800e5ae:	bf28      	it	cs
 800e5b0:	4613      	movcs	r3, r2
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800e5b6:	2300      	movs	r3, #0
 800e5b8:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800e5ba:	4b24      	ldr	r3, [pc, #144]	@ (800e64c <data_stage_xact+0xc0>)
 800e5bc:	781b      	ldrb	r3, [r3, #0]
 800e5be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e5c2:	b2db      	uxtb	r3, r3
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d02f      	beq.n	800e628 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800e5c8:	2380      	movs	r3, #128	@ 0x80
 800e5ca:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800e5cc:	8bbb      	ldrh	r3, [r7, #28]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d02a      	beq.n	800e628 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800e5d2:	4b1e      	ldr	r3, [pc, #120]	@ (800e64c <data_stage_xact+0xc0>)
 800e5d4:	689a      	ldr	r2, [r3, #8]
 800e5d6:	8bbb      	ldrh	r3, [r7, #28]
 800e5d8:	491d      	ldr	r1, [pc, #116]	@ (800e650 <data_stage_xact+0xc4>)
 800e5da:	6179      	str	r1, [r7, #20]
 800e5dc:	2140      	movs	r1, #64	@ 0x40
 800e5de:	6139      	str	r1, [r7, #16]
 800e5e0:	60fa      	str	r2, [r7, #12]
 800e5e2:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d102      	bne.n	800e5f0 <data_stage_xact+0x64>
    return -1;
 800e5ea:	f04f 33ff 	mov.w	r3, #4294967295
 800e5ee:	e017      	b.n	800e620 <data_stage_xact+0x94>
  if (count == 0u) {
 800e5f0:	68bb      	ldr	r3, [r7, #8]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d101      	bne.n	800e5fa <data_stage_xact+0x6e>
    return 0;
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	e012      	b.n	800e620 <data_stage_xact+0x94>
  if (src == NULL) {
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	d102      	bne.n	800e606 <data_stage_xact+0x7a>
    return -1;
 800e600:	f04f 33ff 	mov.w	r3, #4294967295
 800e604:	e00c      	b.n	800e620 <data_stage_xact+0x94>
  if (count > destsz) {
 800e606:	693a      	ldr	r2, [r7, #16]
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	429a      	cmp	r2, r3
 800e60c:	d202      	bcs.n	800e614 <data_stage_xact+0x88>
    return -1;
 800e60e:	f04f 33ff 	mov.w	r3, #4294967295
 800e612:	e005      	b.n	800e620 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800e614:	68ba      	ldr	r2, [r7, #8]
 800e616:	68f9      	ldr	r1, [r7, #12]
 800e618:	6978      	ldr	r0, [r7, #20]
 800e61a:	f003 fff4 	bl	8012606 <memcpy>
  return 0;
 800e61e:	2300      	movs	r3, #0
 800e620:	2b00      	cmp	r3, #0
 800e622:	d001      	beq.n	800e628 <data_stage_xact+0x9c>
 800e624:	2300      	movs	r3, #0
 800e626:	e00d      	b.n	800e644 <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800e628:	8bbb      	ldrh	r3, [r7, #28]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d001      	beq.n	800e632 <data_stage_xact+0xa6>
 800e62e:	4a08      	ldr	r2, [pc, #32]	@ (800e650 <data_stage_xact+0xc4>)
 800e630:	e000      	b.n	800e634 <data_stage_xact+0xa8>
 800e632:	2200      	movs	r2, #0
 800e634:	8bbb      	ldrh	r3, [r7, #28]
 800e636:	7ff9      	ldrb	r1, [r7, #31]
 800e638:	79f8      	ldrb	r0, [r7, #7]
 800e63a:	2400      	movs	r4, #0
 800e63c:	9400      	str	r4, [sp, #0]
 800e63e:	f7ff fd8f 	bl	800e160 <usbd_edpt_xfer>
 800e642:	4603      	mov	r3, r0
}
 800e644:	4618      	mov	r0, r3
 800e646:	3724      	adds	r7, #36	@ 0x24
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd90      	pop	{r4, r7, pc}
 800e64c:	20009cec 	.word	0x20009cec
 800e650:	20009d00 	.word	0x20009d00

0800e654 <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800e654:	b580      	push	{r7, lr}
 800e656:	b088      	sub	sp, #32
 800e658:	af00      	add	r7, sp, #0
 800e65a:	60b9      	str	r1, [r7, #8]
 800e65c:	607a      	str	r2, [r7, #4]
 800e65e:	461a      	mov	r2, r3
 800e660:	4603      	mov	r3, r0
 800e662:	73fb      	strb	r3, [r7, #15]
 800e664:	4613      	mov	r3, r2
 800e666:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800e668:	4b30      	ldr	r3, [pc, #192]	@ (800e72c <tud_control_xfer+0xd8>)
 800e66a:	68ba      	ldr	r2, [r7, #8]
 800e66c:	6810      	ldr	r0, [r2, #0]
 800e66e:	6851      	ldr	r1, [r2, #4]
 800e670:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800e672:	4a2e      	ldr	r2, [pc, #184]	@ (800e72c <tud_control_xfer+0xd8>)
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800e678:	4b2c      	ldr	r3, [pc, #176]	@ (800e72c <tud_control_xfer+0xd8>)
 800e67a:	2200      	movs	r2, #0
 800e67c:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800e67e:	68bb      	ldr	r3, [r7, #8]
 800e680:	88db      	ldrh	r3, [r3, #6]
 800e682:	b29a      	uxth	r2, r3
 800e684:	89bb      	ldrh	r3, [r7, #12]
 800e686:	827b      	strh	r3, [r7, #18]
 800e688:	4613      	mov	r3, r2
 800e68a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e68c:	8a7a      	ldrh	r2, [r7, #18]
 800e68e:	8a3b      	ldrh	r3, [r7, #16]
 800e690:	4293      	cmp	r3, r2
 800e692:	bf28      	it	cs
 800e694:	4613      	movcs	r3, r2
 800e696:	b29a      	uxth	r2, r3
 800e698:	4b24      	ldr	r3, [pc, #144]	@ (800e72c <tud_control_xfer+0xd8>)
 800e69a:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800e69c:	68bb      	ldr	r3, [r7, #8]
 800e69e:	88db      	ldrh	r3, [r3, #6]
 800e6a0:	b29b      	uxth	r3, r3
 800e6a2:	2b00      	cmp	r3, #0
 800e6a4:	d026      	beq.n	800e6f4 <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800e6a6:	4b21      	ldr	r3, [pc, #132]	@ (800e72c <tud_control_xfer+0xd8>)
 800e6a8:	899b      	ldrh	r3, [r3, #12]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00d      	beq.n	800e6ca <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10a      	bne.n	800e6ca <tud_control_xfer+0x76>
 800e6b4:	4b1e      	ldr	r3, [pc, #120]	@ (800e730 <tud_control_xfer+0xdc>)
 800e6b6:	61bb      	str	r3, [r7, #24]
 800e6b8:	69bb      	ldr	r3, [r7, #24]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	f003 0301 	and.w	r3, r3, #1
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d000      	beq.n	800e6c6 <tud_control_xfer+0x72>
 800e6c4:	be00      	bkpt	0x0000
 800e6c6:	2300      	movs	r3, #0
 800e6c8:	e02b      	b.n	800e722 <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800e6ca:	7bfb      	ldrb	r3, [r7, #15]
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f7ff ff5d 	bl	800e58c <data_stage_xact>
 800e6d2:	4603      	mov	r3, r0
 800e6d4:	f083 0301 	eor.w	r3, r3, #1
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d020      	beq.n	800e720 <tud_control_xfer+0xcc>
 800e6de:	4b14      	ldr	r3, [pc, #80]	@ (800e730 <tud_control_xfer+0xdc>)
 800e6e0:	617b      	str	r3, [r7, #20]
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	f003 0301 	and.w	r3, r3, #1
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d000      	beq.n	800e6f0 <tud_control_xfer+0x9c>
 800e6ee:	be00      	bkpt	0x0000
 800e6f0:	2300      	movs	r3, #0
 800e6f2:	e016      	b.n	800e722 <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800e6f4:	7bfb      	ldrb	r3, [r7, #15]
 800e6f6:	68b9      	ldr	r1, [r7, #8]
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	f7ff ff09 	bl	800e510 <status_stage_xact>
 800e6fe:	4603      	mov	r3, r0
 800e700:	f083 0301 	eor.w	r3, r3, #1
 800e704:	b2db      	uxtb	r3, r3
 800e706:	2b00      	cmp	r3, #0
 800e708:	d00a      	beq.n	800e720 <tud_control_xfer+0xcc>
 800e70a:	4b09      	ldr	r3, [pc, #36]	@ (800e730 <tud_control_xfer+0xdc>)
 800e70c:	61fb      	str	r3, [r7, #28]
 800e70e:	69fb      	ldr	r3, [r7, #28]
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	f003 0301 	and.w	r3, r3, #1
 800e716:	2b00      	cmp	r3, #0
 800e718:	d000      	beq.n	800e71c <tud_control_xfer+0xc8>
 800e71a:	be00      	bkpt	0x0000
 800e71c:	2300      	movs	r3, #0
 800e71e:	e000      	b.n	800e722 <tud_control_xfer+0xce>
  }

  return true;
 800e720:	2301      	movs	r3, #1
}
 800e722:	4618      	mov	r0, r3
 800e724:	3720      	adds	r7, #32
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
 800e72a:	bf00      	nop
 800e72c:	20009cec 	.word	0x20009cec
 800e730:	e000edf0 	.word	0xe000edf0

0800e734 <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800e734:	b580      	push	{r7, lr}
 800e736:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800e738:	2214      	movs	r2, #20
 800e73a:	2100      	movs	r1, #0
 800e73c:	4802      	ldr	r0, [pc, #8]	@ (800e748 <usbd_control_reset+0x14>)
 800e73e:	f003 fee3 	bl	8012508 <memset>
}
 800e742:	bf00      	nop
 800e744:	bd80      	pop	{r7, pc}
 800e746:	bf00      	nop
 800e748:	20009cec 	.word	0x20009cec

0800e74c <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800e74c:	b480      	push	{r7}
 800e74e:	b083      	sub	sp, #12
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800e754:	4a04      	ldr	r2, [pc, #16]	@ (800e768 <usbd_control_set_complete_callback+0x1c>)
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	6113      	str	r3, [r2, #16]
}
 800e75a:	bf00      	nop
 800e75c:	370c      	adds	r7, #12
 800e75e:	46bd      	mov	sp, r7
 800e760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e764:	4770      	bx	lr
 800e766:	bf00      	nop
 800e768:	20009cec 	.word	0x20009cec

0800e76c <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800e76c:	b480      	push	{r7}
 800e76e:	b083      	sub	sp, #12
 800e770:	af00      	add	r7, sp, #0
 800e772:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800e774:	4b09      	ldr	r3, [pc, #36]	@ (800e79c <usbd_control_set_request+0x30>)
 800e776:	687a      	ldr	r2, [r7, #4]
 800e778:	6810      	ldr	r0, [r2, #0]
 800e77a:	6851      	ldr	r1, [r2, #4]
 800e77c:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800e77e:	4b07      	ldr	r3, [pc, #28]	@ (800e79c <usbd_control_set_request+0x30>)
 800e780:	2200      	movs	r2, #0
 800e782:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800e784:	4b05      	ldr	r3, [pc, #20]	@ (800e79c <usbd_control_set_request+0x30>)
 800e786:	2200      	movs	r2, #0
 800e788:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800e78a:	4b04      	ldr	r3, [pc, #16]	@ (800e79c <usbd_control_set_request+0x30>)
 800e78c:	2200      	movs	r2, #0
 800e78e:	819a      	strh	r2, [r3, #12]
}
 800e790:	bf00      	nop
 800e792:	370c      	adds	r7, #12
 800e794:	46bd      	mov	sp, r7
 800e796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79a:	4770      	bx	lr
 800e79c:	20009cec 	.word	0x20009cec

0800e7a0 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b088      	sub	sp, #32
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	603b      	str	r3, [r7, #0]
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	71fb      	strb	r3, [r7, #7]
 800e7ac:	460b      	mov	r3, r1
 800e7ae:	71bb      	strb	r3, [r7, #6]
 800e7b0:	4613      	mov	r3, r2
 800e7b2:	717b      	strb	r3, [r7, #5]
 800e7b4:	79bb      	ldrb	r3, [r7, #6]
 800e7b6:	73fb      	strb	r3, [r7, #15]
 800e7b8:	7bfb      	ldrb	r3, [r7, #15]
 800e7ba:	09db      	lsrs	r3, r3, #7
 800e7bc:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800e7be:	4a4f      	ldr	r2, [pc, #316]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e7c0:	7812      	ldrb	r2, [r2, #0]
 800e7c2:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800e7c6:	b2d2      	uxtb	r2, r2
 800e7c8:	4293      	cmp	r3, r2
 800e7ca:	d01e      	beq.n	800e80a <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800e7cc:	683b      	ldr	r3, [r7, #0]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d00a      	beq.n	800e7e8 <usbd_control_xfer_cb+0x48>
 800e7d2:	4b4b      	ldr	r3, [pc, #300]	@ (800e900 <usbd_control_xfer_cb+0x160>)
 800e7d4:	613b      	str	r3, [r7, #16]
 800e7d6:	693b      	ldr	r3, [r7, #16]
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	f003 0301 	and.w	r3, r3, #1
 800e7de:	2b00      	cmp	r3, #0
 800e7e0:	d000      	beq.n	800e7e4 <usbd_control_xfer_cb+0x44>
 800e7e2:	be00      	bkpt	0x0000
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	e084      	b.n	800e8f2 <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800e7e8:	79fb      	ldrb	r3, [r7, #7]
 800e7ea:	4944      	ldr	r1, [pc, #272]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f7ff fe83 	bl	800e4f8 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800e7f2:	4b42      	ldr	r3, [pc, #264]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e7f4:	691b      	ldr	r3, [r3, #16]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d005      	beq.n	800e806 <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800e7fa:	4b40      	ldr	r3, [pc, #256]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e7fc:	691b      	ldr	r3, [r3, #16]
 800e7fe:	79f8      	ldrb	r0, [r7, #7]
 800e800:	4a3e      	ldr	r2, [pc, #248]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e802:	2103      	movs	r1, #3
 800e804:	4798      	blx	r3
    }

    return true;
 800e806:	2301      	movs	r3, #1
 800e808:	e073      	b.n	800e8f2 <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800e80a:	4b3c      	ldr	r3, [pc, #240]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e80c:	781b      	ldrb	r3, [r3, #0]
 800e80e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e812:	b2db      	uxtb	r3, r3
 800e814:	2b00      	cmp	r3, #0
 800e816:	d10c      	bne.n	800e832 <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800e818:	4b38      	ldr	r3, [pc, #224]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e81a:	689b      	ldr	r3, [r3, #8]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d101      	bne.n	800e824 <usbd_control_xfer_cb+0x84>
 800e820:	2300      	movs	r3, #0
 800e822:	e066      	b.n	800e8f2 <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800e824:	4b35      	ldr	r3, [pc, #212]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e826:	689b      	ldr	r3, [r3, #8]
 800e828:	683a      	ldr	r2, [r7, #0]
 800e82a:	4936      	ldr	r1, [pc, #216]	@ (800e904 <usbd_control_xfer_cb+0x164>)
 800e82c:	4618      	mov	r0, r3
 800e82e:	f003 feea 	bl	8012606 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800e832:	4b32      	ldr	r3, [pc, #200]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e834:	89da      	ldrh	r2, [r3, #14]
 800e836:	683b      	ldr	r3, [r7, #0]
 800e838:	b29b      	uxth	r3, r3
 800e83a:	4413      	add	r3, r2
 800e83c:	b29a      	uxth	r2, r3
 800e83e:	4b2f      	ldr	r3, [pc, #188]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e840:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800e842:	4b2e      	ldr	r3, [pc, #184]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e844:	689a      	ldr	r2, [r3, #8]
 800e846:	683b      	ldr	r3, [r7, #0]
 800e848:	4413      	add	r3, r2
 800e84a:	4a2c      	ldr	r2, [pc, #176]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e84c:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800e84e:	4b2b      	ldr	r3, [pc, #172]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e850:	88da      	ldrh	r2, [r3, #6]
 800e852:	4b2a      	ldr	r3, [pc, #168]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e854:	89db      	ldrh	r3, [r3, #14]
 800e856:	429a      	cmp	r2, r3
 800e858:	d002      	beq.n	800e860 <usbd_control_xfer_cb+0xc0>
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	2b3f      	cmp	r3, #63	@ 0x3f
 800e85e:	d831      	bhi.n	800e8c4 <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800e860:	2301      	movs	r3, #1
 800e862:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800e864:	4b25      	ldr	r3, [pc, #148]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e866:	691b      	ldr	r3, [r3, #16]
 800e868:	2b00      	cmp	r3, #0
 800e86a:	d007      	beq.n	800e87c <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800e86c:	4b23      	ldr	r3, [pc, #140]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e86e:	691b      	ldr	r3, [r3, #16]
 800e870:	79f8      	ldrb	r0, [r7, #7]
 800e872:	4a22      	ldr	r2, [pc, #136]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e874:	2102      	movs	r1, #2
 800e876:	4798      	blx	r3
 800e878:	4603      	mov	r3, r0
 800e87a:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800e87c:	7ffb      	ldrb	r3, [r7, #31]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d015      	beq.n	800e8ae <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800e882:	79fb      	ldrb	r3, [r7, #7]
 800e884:	491d      	ldr	r1, [pc, #116]	@ (800e8fc <usbd_control_xfer_cb+0x15c>)
 800e886:	4618      	mov	r0, r3
 800e888:	f7ff fe42 	bl	800e510 <status_stage_xact>
 800e88c:	4603      	mov	r3, r0
 800e88e:	f083 0301 	eor.w	r3, r3, #1
 800e892:	b2db      	uxtb	r3, r3
 800e894:	2b00      	cmp	r3, #0
 800e896:	d02a      	beq.n	800e8ee <usbd_control_xfer_cb+0x14e>
 800e898:	4b19      	ldr	r3, [pc, #100]	@ (800e900 <usbd_control_xfer_cb+0x160>)
 800e89a:	617b      	str	r3, [r7, #20]
 800e89c:	697b      	ldr	r3, [r7, #20]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f003 0301 	and.w	r3, r3, #1
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d000      	beq.n	800e8aa <usbd_control_xfer_cb+0x10a>
 800e8a8:	be00      	bkpt	0x0000
 800e8aa:	2300      	movs	r3, #0
 800e8ac:	e021      	b.n	800e8f2 <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800e8ae:	79fb      	ldrb	r3, [r7, #7]
 800e8b0:	2100      	movs	r1, #0
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f001 f81c 	bl	800f8f0 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800e8b8:	79fb      	ldrb	r3, [r7, #7]
 800e8ba:	2180      	movs	r1, #128	@ 0x80
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f001 f817 	bl	800f8f0 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800e8c2:	e014      	b.n	800e8ee <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800e8c4:	79fb      	ldrb	r3, [r7, #7]
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	f7ff fe60 	bl	800e58c <data_stage_xact>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	f083 0301 	eor.w	r3, r3, #1
 800e8d2:	b2db      	uxtb	r3, r3
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d00b      	beq.n	800e8f0 <usbd_control_xfer_cb+0x150>
 800e8d8:	4b09      	ldr	r3, [pc, #36]	@ (800e900 <usbd_control_xfer_cb+0x160>)
 800e8da:	61bb      	str	r3, [r7, #24]
 800e8dc:	69bb      	ldr	r3, [r7, #24]
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f003 0301 	and.w	r3, r3, #1
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d000      	beq.n	800e8ea <usbd_control_xfer_cb+0x14a>
 800e8e8:	be00      	bkpt	0x0000
 800e8ea:	2300      	movs	r3, #0
 800e8ec:	e001      	b.n	800e8f2 <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800e8ee:	bf00      	nop
  }

  return true;
 800e8f0:	2301      	movs	r3, #1
}
 800e8f2:	4618      	mov	r0, r3
 800e8f4:	3720      	adds	r7, #32
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	bd80      	pop	{r7, pc}
 800e8fa:	bf00      	nop
 800e8fc:	20009cec 	.word	0x20009cec
 800e900:	e000edf0 	.word	0xe000edf0
 800e904:	20009d00 	.word	0x20009d00

0800e908 <__NVIC_EnableIRQ>:
{
 800e908:	b480      	push	{r7}
 800e90a:	b083      	sub	sp, #12
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	4603      	mov	r3, r0
 800e910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e916:	2b00      	cmp	r3, #0
 800e918:	db0b      	blt.n	800e932 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e91a:	79fb      	ldrb	r3, [r7, #7]
 800e91c:	f003 021f 	and.w	r2, r3, #31
 800e920:	4907      	ldr	r1, [pc, #28]	@ (800e940 <__NVIC_EnableIRQ+0x38>)
 800e922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e926:	095b      	lsrs	r3, r3, #5
 800e928:	2001      	movs	r0, #1
 800e92a:	fa00 f202 	lsl.w	r2, r0, r2
 800e92e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800e932:	bf00      	nop
 800e934:	370c      	adds	r7, #12
 800e936:	46bd      	mov	sp, r7
 800e938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e93c:	4770      	bx	lr
 800e93e:	bf00      	nop
 800e940:	e000e100 	.word	0xe000e100

0800e944 <__NVIC_DisableIRQ>:
{
 800e944:	b480      	push	{r7}
 800e946:	b083      	sub	sp, #12
 800e948:	af00      	add	r7, sp, #0
 800e94a:	4603      	mov	r3, r0
 800e94c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e94e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e952:	2b00      	cmp	r3, #0
 800e954:	db12      	blt.n	800e97c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800e956:	79fb      	ldrb	r3, [r7, #7]
 800e958:	f003 021f 	and.w	r2, r3, #31
 800e95c:	490a      	ldr	r1, [pc, #40]	@ (800e988 <__NVIC_DisableIRQ+0x44>)
 800e95e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e962:	095b      	lsrs	r3, r3, #5
 800e964:	2001      	movs	r0, #1
 800e966:	fa00 f202 	lsl.w	r2, r0, r2
 800e96a:	3320      	adds	r3, #32
 800e96c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800e970:	f3bf 8f4f 	dsb	sy
}
 800e974:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800e976:	f3bf 8f6f 	isb	sy
}
 800e97a:	bf00      	nop
}
 800e97c:	bf00      	nop
 800e97e:	370c      	adds	r7, #12
 800e980:	46bd      	mov	sp, r7
 800e982:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e986:	4770      	bx	lr
 800e988:	e000e100 	.word	0xe000e100

0800e98c <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800e98c:	b480      	push	{r7}
 800e98e:	b087      	sub	sp, #28
 800e990:	af00      	add	r7, sp, #0
 800e992:	4603      	mov	r3, r0
 800e994:	71fb      	strb	r3, [r7, #7]
 800e996:	79fb      	ldrb	r3, [r7, #7]
 800e998:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800e99a:	7cfb      	ldrb	r3, [r7, #19]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d001      	beq.n	800e9a4 <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800e9a4:	7cfb      	ldrb	r3, [r7, #19]
 800e9a6:	4a15      	ldr	r2, [pc, #84]	@ (800e9fc <dma_setup_prepare+0x70>)
 800e9a8:	011b      	lsls	r3, r3, #4
 800e9aa:	4413      	add	r3, r2
 800e9ac:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800e9ae:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800e9b0:	697b      	ldr	r3, [r7, #20]
 800e9b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9b4:	4a12      	ldr	r2, [pc, #72]	@ (800ea00 <dma_setup_prepare+0x74>)
 800e9b6:	4293      	cmp	r3, r2
 800e9b8:	d909      	bls.n	800e9ce <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800e9ba:	697b      	ldr	r3, [r7, #20]
 800e9bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800e9c0:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	0fdb      	lsrs	r3, r3, #31
 800e9c8:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d110      	bne.n	800e9f0 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800e9ce:	697b      	ldr	r3, [r7, #20]
 800e9d0:	4a0c      	ldr	r2, [pc, #48]	@ (800ea04 <dma_setup_prepare+0x78>)
 800e9d2:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800e9d6:	4a0c      	ldr	r2, [pc, #48]	@ (800ea08 <dma_setup_prepare+0x7c>)
 800e9d8:	697b      	ldr	r3, [r7, #20]
 800e9da:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800e9de:	697b      	ldr	r3, [r7, #20]
 800e9e0:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800e9e4:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800e9e8:	697b      	ldr	r3, [r7, #20]
 800e9ea:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800e9ee:	e000      	b.n	800e9f2 <dma_setup_prepare+0x66>
      return;
 800e9f0:	bf00      	nop
}
 800e9f2:	371c      	adds	r7, #28
 800e9f4:	46bd      	mov	sp, r7
 800e9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9fa:	4770      	bx	lr
 800e9fc:	08014758 	.word	0x08014758
 800ea00:	4f543009 	.word	0x4f543009
 800ea04:	20080008 	.word	0x20080008
 800ea08:	20009dc8 	.word	0x20009dc8

0800ea0c <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800ea0c:	b480      	push	{r7}
 800ea0e:	b091      	sub	sp, #68	@ 0x44
 800ea10:	af00      	add	r7, sp, #0
 800ea12:	4603      	mov	r3, r0
 800ea14:	71fb      	strb	r3, [r7, #7]
 800ea16:	460b      	mov	r3, r1
 800ea18:	71bb      	strb	r3, [r7, #6]
 800ea1a:	4613      	mov	r3, r2
 800ea1c:	80bb      	strh	r3, [r7, #4]
 800ea1e:	79fb      	ldrb	r3, [r7, #7]
 800ea20:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ea22:	7e7b      	ldrb	r3, [r7, #25]
 800ea24:	2b00      	cmp	r3, #0
 800ea26:	d001      	beq.n	800ea2c <dfifo_alloc+0x20>
    rhport = 0;
 800ea28:	2300      	movs	r3, #0
 800ea2a:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ea2c:	7e7b      	ldrb	r3, [r7, #25]
 800ea2e:	4a64      	ldr	r2, [pc, #400]	@ (800ebc0 <dfifo_alloc+0x1b4>)
 800ea30:	011b      	lsls	r3, r3, #4
 800ea32:	4413      	add	r3, r2
 800ea34:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ea36:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800ea38:	79fb      	ldrb	r3, [r7, #7]
 800ea3a:	011b      	lsls	r3, r3, #4
 800ea3c:	4a60      	ldr	r2, [pc, #384]	@ (800ebc0 <dfifo_alloc+0x1b4>)
 800ea3e:	4413      	add	r3, r2
 800ea40:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800ea42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ea44:	7a1b      	ldrb	r3, [r3, #8]
 800ea46:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800ea4a:	79bb      	ldrb	r3, [r7, #6]
 800ea4c:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ea4e:	7ebb      	ldrb	r3, [r7, #26]
 800ea50:	f003 030f 	and.w	r3, r3, #15
 800ea54:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800ea56:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800ea5a:	79bb      	ldrb	r3, [r7, #6]
 800ea5c:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ea5e:	7efb      	ldrb	r3, [r7, #27]
 800ea60:	09db      	lsrs	r3, r3, #7
 800ea62:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800ea64:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800ea68:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800ea6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d30a      	bcc.n	800ea8a <dfifo_alloc+0x7e>
 800ea74:	4b53      	ldr	r3, [pc, #332]	@ (800ebc4 <dfifo_alloc+0x1b8>)
 800ea76:	61fb      	str	r3, [r7, #28]
 800ea78:	69fb      	ldr	r3, [r7, #28]
 800ea7a:	681b      	ldr	r3, [r3, #0]
 800ea7c:	f003 0301 	and.w	r3, r3, #1
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d000      	beq.n	800ea86 <dfifo_alloc+0x7a>
 800ea84:	be00      	bkpt	0x0000
 800ea86:	2300      	movs	r3, #0
 800ea88:	e094      	b.n	800ebb4 <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800ea8a:	88bb      	ldrh	r3, [r7, #4]
 800ea8c:	617b      	str	r3, [r7, #20]
 800ea8e:	2304      	movs	r3, #4
 800ea90:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800ea92:	697a      	ldr	r2, [r7, #20]
 800ea94:	693b      	ldr	r3, [r7, #16]
 800ea96:	4413      	add	r3, r2
 800ea98:	1e5a      	subs	r2, r3, #1
 800ea9a:	693b      	ldr	r3, [r7, #16]
 800ea9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800eaa0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800eaa2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d12a      	bne.n	800eb00 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800eaaa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eaac:	009b      	lsls	r3, r3, #2
 800eaae:	b29b      	uxth	r3, r3
 800eab0:	81fb      	strh	r3, [r7, #14]
 800eab2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800eab6:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800eab8:	89fb      	ldrh	r3, [r7, #14]
 800eaba:	089b      	lsrs	r3, r3, #2
 800eabc:	b29b      	uxth	r3, r3
 800eabe:	f103 0208 	add.w	r2, r3, #8
 800eac2:	7b7b      	ldrb	r3, [r7, #13]
 800eac4:	4413      	add	r3, r2
 800eac6:	b29b      	uxth	r3, r3
 800eac8:	005b      	lsls	r3, r3, #1
 800eaca:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800eacc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800eace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ead0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ead2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800ead4:	429a      	cmp	r2, r3
 800ead6:	d26c      	bcs.n	800ebb2 <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800ead8:	4b3b      	ldr	r3, [pc, #236]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eada:	889b      	ldrh	r3, [r3, #4]
 800eadc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800eade:	429a      	cmp	r2, r3
 800eae0:	d90a      	bls.n	800eaf8 <dfifo_alloc+0xec>
 800eae2:	4b38      	ldr	r3, [pc, #224]	@ (800ebc4 <dfifo_alloc+0x1b8>)
 800eae4:	623b      	str	r3, [r7, #32]
 800eae6:	6a3b      	ldr	r3, [r7, #32]
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	f003 0301 	and.w	r3, r3, #1
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d000      	beq.n	800eaf4 <dfifo_alloc+0xe8>
 800eaf2:	be00      	bkpt	0x0000
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	e05d      	b.n	800ebb4 <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800eaf8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800eafa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eafc:	625a      	str	r2, [r3, #36]	@ 0x24
 800eafe:	e058      	b.n	800ebb2 <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800eb00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb02:	7a5b      	ldrb	r3, [r3, #9]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d016      	beq.n	800eb36 <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800eb08:	4b2f      	ldr	r3, [pc, #188]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb0a:	799a      	ldrb	r2, [r3, #6]
 800eb0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb0e:	7a5b      	ldrb	r3, [r3, #9]
 800eb10:	429a      	cmp	r2, r3
 800eb12:	d30a      	bcc.n	800eb2a <dfifo_alloc+0x11e>
 800eb14:	4b2b      	ldr	r3, [pc, #172]	@ (800ebc4 <dfifo_alloc+0x1b8>)
 800eb16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eb18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	f003 0301 	and.w	r3, r3, #1
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d000      	beq.n	800eb26 <dfifo_alloc+0x11a>
 800eb24:	be00      	bkpt	0x0000
 800eb26:	2300      	movs	r3, #0
 800eb28:	e044      	b.n	800ebb4 <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800eb2a:	4b27      	ldr	r3, [pc, #156]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb2c:	799b      	ldrb	r3, [r3, #6]
 800eb2e:	3301      	adds	r3, #1
 800eb30:	b2da      	uxtb	r2, r3
 800eb32:	4b25      	ldr	r3, [pc, #148]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb34:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800eb36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb38:	689b      	ldr	r3, [r3, #8]
 800eb3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d102      	bne.n	800eb48 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800eb42:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eb44:	005b      	lsls	r3, r3, #1
 800eb46:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800eb48:	4b1f      	ldr	r3, [pc, #124]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb4a:	889b      	ldrh	r3, [r3, #4]
 800eb4c:	4619      	mov	r1, r3
 800eb4e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800eb50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb54:	4413      	add	r3, r2
 800eb56:	4299      	cmp	r1, r3
 800eb58:	d20a      	bcs.n	800eb70 <dfifo_alloc+0x164>
 800eb5a:	4b1a      	ldr	r3, [pc, #104]	@ (800ebc4 <dfifo_alloc+0x1b8>)
 800eb5c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eb5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	f003 0301 	and.w	r3, r3, #1
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d000      	beq.n	800eb6c <dfifo_alloc+0x160>
 800eb6a:	be00      	bkpt	0x0000
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	e021      	b.n	800ebb4 <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800eb70:	4b15      	ldr	r3, [pc, #84]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb72:	889a      	ldrh	r2, [r3, #4]
 800eb74:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eb76:	1ad3      	subs	r3, r2, r3
 800eb78:	b29a      	uxth	r2, r3
 800eb7a:	4b13      	ldr	r3, [pc, #76]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb7c:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800eb7e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d107      	bne.n	800eb96 <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800eb86:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eb88:	041b      	lsls	r3, r3, #16
 800eb8a:	4a0f      	ldr	r2, [pc, #60]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb8c:	8892      	ldrh	r2, [r2, #4]
 800eb8e:	431a      	orrs	r2, r3
 800eb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eb92:	629a      	str	r2, [r3, #40]	@ 0x28
 800eb94:	e00d      	b.n	800ebb2 <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800eb96:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800eb98:	041a      	lsls	r2, r3, #16
 800eb9a:	4b0b      	ldr	r3, [pc, #44]	@ (800ebc8 <dfifo_alloc+0x1bc>)
 800eb9c:	889b      	ldrh	r3, [r3, #4]
 800eb9e:	4619      	mov	r1, r3
 800eba0:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800eba4:	3b01      	subs	r3, #1
 800eba6:	430a      	orrs	r2, r1
 800eba8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ebaa:	3340      	adds	r3, #64	@ 0x40
 800ebac:	009b      	lsls	r3, r3, #2
 800ebae:	440b      	add	r3, r1
 800ebb0:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800ebb2:	2301      	movs	r3, #1
}
 800ebb4:	4618      	mov	r0, r3
 800ebb6:	3744      	adds	r7, #68	@ 0x44
 800ebb8:	46bd      	mov	sp, r7
 800ebba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebbe:	4770      	bx	lr
 800ebc0:	08014758 	.word	0x08014758
 800ebc4:	e000edf0 	.word	0xe000edf0
 800ebc8:	20009dc0 	.word	0x20009dc0

0800ebcc <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b088      	sub	sp, #32
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	4603      	mov	r3, r0
 800ebd4:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800ebd6:	79fb      	ldrb	r3, [r7, #7]
 800ebd8:	011b      	lsls	r3, r3, #4
 800ebda:	4a27      	ldr	r2, [pc, #156]	@ (800ec78 <dfifo_device_init+0xac>)
 800ebdc:	4413      	add	r3, r2
 800ebde:	61fb      	str	r3, [r7, #28]
 800ebe0:	79fb      	ldrb	r3, [r7, #7]
 800ebe2:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ebe4:	7b3b      	ldrb	r3, [r7, #12]
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d001      	beq.n	800ebee <dfifo_device_init+0x22>
    rhport = 0;
 800ebea:	2300      	movs	r3, #0
 800ebec:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ebee:	7b3b      	ldrb	r3, [r7, #12]
 800ebf0:	4a21      	ldr	r2, [pc, #132]	@ (800ec78 <dfifo_device_init+0xac>)
 800ebf2:	011b      	lsls	r3, r3, #4
 800ebf4:	4413      	add	r3, r2
 800ebf6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ebf8:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800ebfa:	69fb      	ldr	r3, [r7, #28]
 800ebfc:	7a1b      	ldrb	r3, [r3, #8]
 800ebfe:	2240      	movs	r2, #64	@ 0x40
 800ec00:	81fa      	strh	r2, [r7, #14]
 800ec02:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800ec04:	89fb      	ldrh	r3, [r7, #14]
 800ec06:	089b      	lsrs	r3, r3, #2
 800ec08:	b29b      	uxth	r3, r3
 800ec0a:	f103 0208 	add.w	r2, r3, #8
 800ec0e:	7b7b      	ldrb	r3, [r7, #13]
 800ec10:	4413      	add	r3, r2
 800ec12:	b29b      	uxth	r3, r3
 800ec14:	005b      	lsls	r3, r3, #1
 800ec16:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800ec18:	461a      	mov	r2, r3
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ec1e:	69bb      	ldr	r3, [r7, #24]
 800ec20:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ec22:	693b      	ldr	r3, [r7, #16]
 800ec24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ec26:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800ec28:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800ec2a:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800ec2c:	69fb      	ldr	r3, [r7, #28]
 800ec2e:	68db      	ldr	r3, [r3, #12]
 800ec30:	089b      	lsrs	r3, r3, #2
 800ec32:	b29a      	uxth	r2, r3
 800ec34:	4b11      	ldr	r3, [pc, #68]	@ (800ec7c <dfifo_device_init+0xb0>)
 800ec36:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800ec38:	7dfb      	ldrb	r3, [r7, #23]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d009      	beq.n	800ec52 <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800ec3e:	4b0f      	ldr	r3, [pc, #60]	@ (800ec7c <dfifo_device_init+0xb0>)
 800ec40:	889a      	ldrh	r2, [r3, #4]
 800ec42:	69fb      	ldr	r3, [r7, #28]
 800ec44:	7a1b      	ldrb	r3, [r3, #8]
 800ec46:	005b      	lsls	r3, r3, #1
 800ec48:	b29b      	uxth	r3, r3
 800ec4a:	1ad3      	subs	r3, r2, r3
 800ec4c:	b29a      	uxth	r2, r3
 800ec4e:	4b0b      	ldr	r3, [pc, #44]	@ (800ec7c <dfifo_device_init+0xb0>)
 800ec50:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800ec52:	4b0a      	ldr	r3, [pc, #40]	@ (800ec7c <dfifo_device_init+0xb0>)
 800ec54:	889b      	ldrh	r3, [r3, #4]
 800ec56:	461a      	mov	r2, r3
 800ec58:	4613      	mov	r3, r2
 800ec5a:	041b      	lsls	r3, r3, #16
 800ec5c:	441a      	add	r2, r3
 800ec5e:	69bb      	ldr	r3, [r7, #24]
 800ec60:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800ec62:	79fb      	ldrb	r3, [r7, #7]
 800ec64:	2240      	movs	r2, #64	@ 0x40
 800ec66:	2180      	movs	r1, #128	@ 0x80
 800ec68:	4618      	mov	r0, r3
 800ec6a:	f7ff fecf 	bl	800ea0c <dfifo_alloc>
}
 800ec6e:	bf00      	nop
 800ec70:	3720      	adds	r7, #32
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	08014758 	.word	0x08014758
 800ec7c:	20009dc0 	.word	0x20009dc0

0800ec80 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800ec80:	b480      	push	{r7}
 800ec82:	b08b      	sub	sp, #44	@ 0x2c
 800ec84:	af00      	add	r7, sp, #0
 800ec86:	4603      	mov	r3, r0
 800ec88:	6039      	str	r1, [r7, #0]
 800ec8a:	71fb      	strb	r3, [r7, #7]
 800ec8c:	79fb      	ldrb	r3, [r7, #7]
 800ec8e:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ec90:	7c7b      	ldrb	r3, [r7, #17]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d001      	beq.n	800ec9a <edpt_activate+0x1a>
    rhport = 0;
 800ec96:	2300      	movs	r3, #0
 800ec98:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ec9a:	7c7b      	ldrb	r3, [r7, #17]
 800ec9c:	4a4f      	ldr	r2, [pc, #316]	@ (800eddc <edpt_activate+0x15c>)
 800ec9e:	011b      	lsls	r3, r3, #4
 800eca0:	4413      	add	r3, r2
 800eca2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800eca4:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800eca6:	683b      	ldr	r3, [r7, #0]
 800eca8:	789b      	ldrb	r3, [r3, #2]
 800ecaa:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ecac:	7cbb      	ldrb	r3, [r7, #18]
 800ecae:	f003 030f 	and.w	r3, r3, #15
 800ecb2:	b2db      	uxtb	r3, r3
 800ecb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800ecb8:	683b      	ldr	r3, [r7, #0]
 800ecba:	789b      	ldrb	r3, [r3, #2]
 800ecbc:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ecbe:	7cfb      	ldrb	r3, [r7, #19]
 800ecc0:	09db      	lsrs	r3, r3, #7
 800ecc2:	b2db      	uxtb	r3, r3
 800ecc4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800ecc8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800eccc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ecd0:	0052      	lsls	r2, r2, #1
 800ecd2:	4413      	add	r3, r2
 800ecd4:	011b      	lsls	r3, r3, #4
 800ecd6:	4a42      	ldr	r2, [pc, #264]	@ (800ede0 <edpt_activate+0x160>)
 800ecd8:	4413      	add	r3, r2
 800ecda:	61fb      	str	r3, [r7, #28]
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800ece0:	697b      	ldr	r3, [r7, #20]
 800ece2:	889b      	ldrh	r3, [r3, #4]
 800ece4:	b29b      	uxth	r3, r3
 800ece6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ecea:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800ecec:	69fb      	ldr	r3, [r7, #28]
 800ecee:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800ecf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecf2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ecf6:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800ecf8:	7b3b      	ldrb	r3, [r7, #12]
 800ecfa:	f003 0306 	and.w	r3, r3, #6
 800ecfe:	b2db      	uxtb	r3, r3
 800ed00:	2b00      	cmp	r3, #0
 800ed02:	d109      	bne.n	800ed18 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	799b      	ldrb	r3, [r3, #6]
 800ed08:	3b01      	subs	r3, #1
 800ed0a:	2201      	movs	r2, #1
 800ed0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ed10:	b2da      	uxtb	r2, r3
 800ed12:	69fb      	ldr	r3, [r7, #28]
 800ed14:	731a      	strb	r2, [r3, #12]
 800ed16:	e003      	b.n	800ed20 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800ed18:	683b      	ldr	r3, [r7, #0]
 800ed1a:	799a      	ldrb	r2, [r3, #6]
 800ed1c:	69fb      	ldr	r3, [r7, #28]
 800ed1e:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800ed20:	2300      	movs	r3, #0
 800ed22:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800ed24:	69fb      	ldr	r3, [r7, #28]
 800ed26:	895b      	ldrh	r3, [r3, #10]
 800ed28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ed2c:	b29a      	uxth	r2, r3
 800ed2e:	893b      	ldrh	r3, [r7, #8]
 800ed30:	f362 030a 	bfi	r3, r2, #0, #11
 800ed34:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800ed36:	7a7b      	ldrb	r3, [r7, #9]
 800ed38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed3c:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800ed3e:	683b      	ldr	r3, [r7, #0]
 800ed40:	78db      	ldrb	r3, [r3, #3]
 800ed42:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800ed46:	b2da      	uxtb	r2, r3
 800ed48:	7abb      	ldrb	r3, [r7, #10]
 800ed4a:	f362 0383 	bfi	r3, r2, #2, #2
 800ed4e:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	78db      	ldrb	r3, [r3, #3]
 800ed54:	f003 0303 	and.w	r3, r3, #3
 800ed58:	b2db      	uxtb	r3, r3
 800ed5a:	2b01      	cmp	r3, #1
 800ed5c:	d003      	beq.n	800ed66 <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800ed5e:	7afb      	ldrb	r3, [r7, #11]
 800ed60:	f043 0310 	orr.w	r3, r3, #16
 800ed64:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800ed66:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ed6a:	2b01      	cmp	r3, #1
 800ed6c:	d108      	bne.n	800ed80 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800ed6e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ed72:	f003 030f 	and.w	r3, r3, #15
 800ed76:	b2da      	uxtb	r2, r3
 800ed78:	897b      	ldrh	r3, [r7, #10]
 800ed7a:	f362 1389 	bfi	r3, r2, #6, #4
 800ed7e:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800ed80:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800ed84:	2b01      	cmp	r3, #1
 800ed86:	bf14      	ite	ne
 800ed88:	2301      	movne	r3, #1
 800ed8a:	2300      	moveq	r3, #0
 800ed8c:	b2db      	uxtb	r3, r3
 800ed8e:	461a      	mov	r2, r3
 800ed90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ed94:	0112      	lsls	r2, r2, #4
 800ed96:	4413      	add	r3, r2
 800ed98:	3348      	adds	r3, #72	@ 0x48
 800ed9a:	015b      	lsls	r3, r3, #5
 800ed9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ed9e:	4413      	add	r3, r2
 800eda0:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800eda2:	68ba      	ldr	r2, [r7, #8]
 800eda4:	69bb      	ldr	r3, [r7, #24]
 800eda6:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800eda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edaa:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800edae:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800edb2:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800edb6:	2901      	cmp	r1, #1
 800edb8:	d101      	bne.n	800edbe <edpt_activate+0x13e>
 800edba:	2100      	movs	r1, #0
 800edbc:	e000      	b.n	800edc0 <edpt_activate+0x140>
 800edbe:	2110      	movs	r1, #16
 800edc0:	440b      	add	r3, r1
 800edc2:	2101      	movs	r1, #1
 800edc4:	fa01 f303 	lsl.w	r3, r1, r3
 800edc8:	431a      	orrs	r2, r3
 800edca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edcc:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800edd0:	bf00      	nop
 800edd2:	372c      	adds	r7, #44	@ 0x2c
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr
 800eddc:	08014758 	.word	0x08014758
 800ede0:	20009d40 	.word	0x20009d40

0800ede4 <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800ede4:	b480      	push	{r7}
 800ede6:	b08d      	sub	sp, #52	@ 0x34
 800ede8:	af00      	add	r7, sp, #0
 800edea:	4603      	mov	r3, r0
 800edec:	71fb      	strb	r3, [r7, #7]
 800edee:	460b      	mov	r3, r1
 800edf0:	71bb      	strb	r3, [r7, #6]
 800edf2:	4613      	mov	r3, r2
 800edf4:	717b      	strb	r3, [r7, #5]
 800edf6:	79fb      	ldrb	r3, [r7, #7]
 800edf8:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800edfa:	7f7b      	ldrb	r3, [r7, #29]
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d001      	beq.n	800ee04 <edpt_disable+0x20>
    rhport = 0;
 800ee00:	2300      	movs	r3, #0
 800ee02:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ee04:	7f7b      	ldrb	r3, [r7, #29]
 800ee06:	4a5e      	ldr	r2, [pc, #376]	@ (800ef80 <edpt_disable+0x19c>)
 800ee08:	011b      	lsls	r3, r3, #4
 800ee0a:	4413      	add	r3, r2
 800ee0c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ee0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ee10:	79bb      	ldrb	r3, [r7, #6]
 800ee12:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ee14:	7fbb      	ldrb	r3, [r7, #30]
 800ee16:	f003 030f 	and.w	r3, r3, #15
 800ee1a:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800ee1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800ee20:	79bb      	ldrb	r3, [r7, #6]
 800ee22:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ee24:	7ffb      	ldrb	r3, [r7, #31]
 800ee26:	09db      	lsrs	r3, r3, #7
 800ee28:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800ee2a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800ee2e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ee32:	2b01      	cmp	r3, #1
 800ee34:	bf14      	ite	ne
 800ee36:	2301      	movne	r3, #1
 800ee38:	2300      	moveq	r3, #0
 800ee3a:	b2db      	uxtb	r3, r3
 800ee3c:	461a      	mov	r2, r3
 800ee3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ee42:	0112      	lsls	r2, r2, #4
 800ee44:	4413      	add	r3, r2
 800ee46:	3348      	adds	r3, #72	@ 0x48
 800ee48:	015b      	lsls	r3, r3, #5
 800ee4a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ee4c:	4413      	add	r3, r2
 800ee4e:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800ee50:	797b      	ldrb	r3, [r7, #5]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d002      	beq.n	800ee5c <edpt_disable+0x78>
 800ee56:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ee5a:	e000      	b.n	800ee5e <edpt_disable+0x7a>
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800ee60:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d145      	bne.n	800eef4 <edpt_disable+0x110>
 800ee68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee6a:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800ee6c:	69bb      	ldr	r3, [r7, #24]
 800ee6e:	681b      	ldr	r3, [r3, #0]
 800ee70:	0fdb      	lsrs	r3, r3, #31
 800ee72:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800ee74:	f083 0301 	eor.w	r3, r3, #1
 800ee78:	b2db      	uxtb	r3, r3
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d008      	beq.n	800ee90 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800ee7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee80:	681a      	ldr	r2, [r3, #0]
 800ee82:	6a3b      	ldr	r3, [r7, #32]
 800ee84:	4313      	orrs	r3, r2
 800ee86:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ee8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee8c:	601a      	str	r2, [r3, #0]
 800ee8e:	e01e      	b.n	800eece <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800ee90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800ee98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee9a:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800ee9c:	bf00      	nop
 800ee9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea0:	689b      	ldr	r3, [r3, #8]
 800eea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d0f9      	beq.n	800ee9e <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800eeaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeac:	681a      	ldr	r2, [r3, #0]
 800eeae:	6a3b      	ldr	r3, [r7, #32]
 800eeb0:	4313      	orrs	r3, r2
 800eeb2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800eeb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb8:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800eeba:	bf00      	nop
 800eebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eebe:	689b      	ldr	r3, [r3, #8]
 800eec0:	f003 0302 	and.w	r3, r3, #2
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	d0f9      	beq.n	800eebc <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800eec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeca:	2202      	movs	r2, #2
 800eecc:	609a      	str	r2, [r3, #8]
 800eece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eed0:	617b      	str	r3, [r7, #20]
 800eed2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800eed6:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800eed8:	7cfb      	ldrb	r3, [r7, #19]
 800eeda:	019b      	lsls	r3, r3, #6
 800eedc:	f043 0220 	orr.w	r2, r3, #32
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800eee4:	bf00      	nop
 800eee6:	697b      	ldr	r3, [r7, #20]
 800eee8:	691b      	ldr	r3, [r3, #16]
 800eeea:	f003 0320 	and.w	r3, r3, #32
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d1f9      	bne.n	800eee6 <edpt_disable+0x102>
}
 800eef2:	e03f      	b.n	800ef74 <edpt_disable+0x190>
 800eef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef6:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800eef8:	68fb      	ldr	r3, [r7, #12]
 800eefa:	681b      	ldr	r3, [r3, #0]
 800eefc:	0fdb      	lsrs	r3, r3, #31
 800eefe:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800ef00:	f083 0301 	eor.w	r3, r3, #1
 800ef04:	b2db      	uxtb	r3, r3
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d103      	bne.n	800ef12 <edpt_disable+0x12e>
 800ef0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d106      	bne.n	800ef20 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800ef12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef14:	681a      	ldr	r2, [r3, #0]
 800ef16:	6a3b      	ldr	r3, [r7, #32]
 800ef18:	431a      	orrs	r2, r3
 800ef1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef1c:	601a      	str	r2, [r3, #0]
 800ef1e:	e029      	b.n	800ef74 <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800ef20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef22:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ef26:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ef2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef2c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800ef30:	bf00      	nop
 800ef32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef34:	695b      	ldr	r3, [r3, #20]
 800ef36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d0f9      	beq.n	800ef32 <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800ef3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef40:	681a      	ldr	r2, [r3, #0]
 800ef42:	6a3b      	ldr	r3, [r7, #32]
 800ef44:	4313      	orrs	r3, r2
 800ef46:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ef4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef4c:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800ef4e:	bf00      	nop
 800ef50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef52:	689b      	ldr	r3, [r3, #8]
 800ef54:	f003 0302 	and.w	r3, r3, #2
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d0f9      	beq.n	800ef50 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800ef5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5e:	2202      	movs	r2, #2
 800ef60:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800ef62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef64:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ef68:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800ef6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ef6e:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800ef72:	bf00      	nop
 800ef74:	bf00      	nop
 800ef76:	3734      	adds	r7, #52	@ 0x34
 800ef78:	46bd      	mov	sp, r7
 800ef7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef7e:	4770      	bx	lr
 800ef80:	08014758 	.word	0x08014758

0800ef84 <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b08c      	sub	sp, #48	@ 0x30
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	460a      	mov	r2, r1
 800ef8e:	71fb      	strb	r3, [r7, #7]
 800ef90:	4613      	mov	r3, r2
 800ef92:	71bb      	strb	r3, [r7, #6]
 800ef94:	79fb      	ldrb	r3, [r7, #7]
 800ef96:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ef98:	7cfb      	ldrb	r3, [r7, #19]
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d001      	beq.n	800efa2 <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800ef9e:	2300      	movs	r3, #0
 800efa0:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800efa2:	7cfb      	ldrb	r3, [r7, #19]
 800efa4:	4a37      	ldr	r2, [pc, #220]	@ (800f084 <epin_write_tx_fifo+0x100>)
 800efa6:	011b      	lsls	r3, r3, #4
 800efa8:	4413      	add	r3, r2
 800efaa:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800efac:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800efae:	79bb      	ldrb	r3, [r7, #6]
 800efb0:	3348      	adds	r3, #72	@ 0x48
 800efb2:	015b      	lsls	r3, r3, #5
 800efb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800efb6:	4413      	add	r3, r2
 800efb8:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800efba:	79bb      	ldrb	r3, [r7, #6]
 800efbc:	015b      	lsls	r3, r3, #5
 800efbe:	3310      	adds	r3, #16
 800efc0:	4a31      	ldr	r2, [pc, #196]	@ (800f088 <epin_write_tx_fifo+0x104>)
 800efc2:	4413      	add	r3, r2
 800efc4:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800efc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efc8:	691b      	ldr	r3, [r3, #16]
 800efca:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800efcc:	897b      	ldrh	r3, [r7, #10]
 800efce:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800efd2:	b29b      	uxth	r3, r3
 800efd4:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800efd6:	2300      	movs	r3, #0
 800efd8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800efda:	2300      	movs	r3, #0
 800efdc:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800efde:	e045      	b.n	800f06c <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800efe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efe2:	691b      	ldr	r3, [r3, #16]
 800efe4:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800efe6:	68bb      	ldr	r3, [r7, #8]
 800efe8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800efec:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800efee:	6a3b      	ldr	r3, [r7, #32]
 800eff0:	895a      	ldrh	r2, [r3, #10]
 800eff2:	8bbb      	ldrh	r3, [r7, #28]
 800eff4:	823b      	strh	r3, [r7, #16]
 800eff6:	4613      	mov	r3, r2
 800eff8:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800effa:	8a3a      	ldrh	r2, [r7, #16]
 800effc:	89fb      	ldrh	r3, [r7, #14]
 800effe:	4293      	cmp	r3, r2
 800f000:	bf28      	it	cs
 800f002:	4613      	movcs	r3, r2
 800f004:	b29b      	uxth	r3, r3
 800f006:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800f008:	8b7a      	ldrh	r2, [r7, #26]
 800f00a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f00c:	699b      	ldr	r3, [r3, #24]
 800f00e:	0099      	lsls	r1, r3, #2
 800f010:	4b1e      	ldr	r3, [pc, #120]	@ (800f08c <epin_write_tx_fifo+0x108>)
 800f012:	400b      	ands	r3, r1
 800f014:	429a      	cmp	r2, r3
 800f016:	d82e      	bhi.n	800f076 <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800f018:	6a3b      	ldr	r3, [r7, #32]
 800f01a:	685b      	ldr	r3, [r3, #4]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d011      	beq.n	800f044 <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800f020:	79bb      	ldrb	r3, [r7, #6]
 800f022:	3301      	adds	r3, #1
 800f024:	031b      	lsls	r3, r3, #12
 800f026:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f028:	4413      	add	r3, r2
 800f02a:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800f02c:	6a3b      	ldr	r3, [r7, #32]
 800f02e:	6858      	ldr	r0, [r3, #4]
 800f030:	8b7a      	ldrh	r2, [r7, #26]
 800f032:	2301      	movs	r3, #1
 800f034:	6979      	ldr	r1, [r7, #20]
 800f036:	f7fd f861 	bl	800c0fc <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800f03a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f03c:	8b7b      	ldrh	r3, [r7, #26]
 800f03e:	4413      	add	r3, r2
 800f040:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f042:	e010      	b.n	800f066 <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800f044:	6a3b      	ldr	r3, [r7, #32]
 800f046:	681a      	ldr	r2, [r3, #0]
 800f048:	8b7b      	ldrh	r3, [r7, #26]
 800f04a:	79b9      	ldrb	r1, [r7, #6]
 800f04c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f04e:	f001 fd3a 	bl	8010ac6 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800f052:	6a3b      	ldr	r3, [r7, #32]
 800f054:	681a      	ldr	r2, [r3, #0]
 800f056:	8b7b      	ldrh	r3, [r7, #26]
 800f058:	441a      	add	r2, r3
 800f05a:	6a3b      	ldr	r3, [r7, #32]
 800f05c:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800f05e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f060:	8b7b      	ldrh	r3, [r7, #26]
 800f062:	4413      	add	r3, r2
 800f064:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800f066:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f068:	3301      	adds	r3, #1
 800f06a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800f06c:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800f06e:	8bfb      	ldrh	r3, [r7, #30]
 800f070:	429a      	cmp	r2, r3
 800f072:	d3b5      	bcc.n	800efe0 <epin_write_tx_fifo+0x5c>
 800f074:	e000      	b.n	800f078 <epin_write_tx_fifo+0xf4>
      break;
 800f076:	bf00      	nop
    }
  }
  return total_bytes_written;
 800f078:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800f07a:	4618      	mov	r0, r3
 800f07c:	3730      	adds	r7, #48	@ 0x30
 800f07e:	46bd      	mov	sp, r7
 800f080:	bd80      	pop	{r7, pc}
 800f082:	bf00      	nop
 800f084:	08014758 	.word	0x08014758
 800f088:	20009d40 	.word	0x20009d40
 800f08c:	0003fffc 	.word	0x0003fffc

0800f090 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800f090:	b580      	push	{r7, lr}
 800f092:	b092      	sub	sp, #72	@ 0x48
 800f094:	af00      	add	r7, sp, #0
 800f096:	4603      	mov	r3, r0
 800f098:	71fb      	strb	r3, [r7, #7]
 800f09a:	460b      	mov	r3, r1
 800f09c:	71bb      	strb	r3, [r7, #6]
 800f09e:	4613      	mov	r3, r2
 800f0a0:	717b      	strb	r3, [r7, #5]
 800f0a2:	79fb      	ldrb	r3, [r7, #7]
 800f0a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f0a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d002      	beq.n	800f0b6 <edpt_schedule_packets+0x26>
    rhport = 0;
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f0b6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f0ba:	4a77      	ldr	r2, [pc, #476]	@ (800f298 <edpt_schedule_packets+0x208>)
 800f0bc:	011b      	lsls	r3, r3, #4
 800f0be:	4413      	add	r3, r2
 800f0c0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f0c2:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800f0c4:	79ba      	ldrb	r2, [r7, #6]
 800f0c6:	797b      	ldrb	r3, [r7, #5]
 800f0c8:	0052      	lsls	r2, r2, #1
 800f0ca:	4413      	add	r3, r2
 800f0cc:	011b      	lsls	r3, r3, #4
 800f0ce:	4a73      	ldr	r2, [pc, #460]	@ (800f29c <edpt_schedule_packets+0x20c>)
 800f0d0:	4413      	add	r3, r2
 800f0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f0d4:	797b      	ldrb	r3, [r7, #5]
 800f0d6:	2b01      	cmp	r3, #1
 800f0d8:	bf14      	ite	ne
 800f0da:	2301      	movne	r3, #1
 800f0dc:	2300      	moveq	r3, #0
 800f0de:	b2db      	uxtb	r3, r3
 800f0e0:	461a      	mov	r2, r3
 800f0e2:	79bb      	ldrb	r3, [r7, #6]
 800f0e4:	0112      	lsls	r2, r2, #4
 800f0e6:	4413      	add	r3, r2
 800f0e8:	3348      	adds	r3, #72	@ 0x48
 800f0ea:	015b      	lsls	r3, r3, #5
 800f0ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f0ee:	4413      	add	r3, r2
 800f0f0:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800f0f2:	79bb      	ldrb	r3, [r7, #6]
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d11e      	bne.n	800f136 <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800f0f8:	797b      	ldrb	r3, [r7, #5]
 800f0fa:	4a69      	ldr	r2, [pc, #420]	@ (800f2a0 <edpt_schedule_packets+0x210>)
 800f0fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f100:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800f102:	2340      	movs	r3, #64	@ 0x40
 800f104:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800f106:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800f108:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f10a:	4293      	cmp	r3, r2
 800f10c:	bf28      	it	cs
 800f10e:	4613      	movcs	r3, r2
 800f110:	b29b      	uxth	r3, r3
 800f112:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800f116:	797b      	ldrb	r3, [r7, #5]
 800f118:	4a61      	ldr	r2, [pc, #388]	@ (800f2a0 <edpt_schedule_packets+0x210>)
 800f11a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800f11e:	797b      	ldrb	r3, [r7, #5]
 800f120:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f124:	1a8a      	subs	r2, r1, r2
 800f126:	b291      	uxth	r1, r2
 800f128:	4a5d      	ldr	r2, [pc, #372]	@ (800f2a0 <edpt_schedule_packets+0x210>)
 800f12a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800f12e:	2301      	movs	r3, #1
 800f130:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800f134:	e019      	b.n	800f16a <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800f136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f138:	891b      	ldrh	r3, [r3, #8]
 800f13a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800f13e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f142:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f144:	8952      	ldrh	r2, [r2, #10]
 800f146:	627b      	str	r3, [r7, #36]	@ 0x24
 800f148:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800f14a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f14c:	6a3b      	ldr	r3, [r7, #32]
 800f14e:	4413      	add	r3, r2
 800f150:	1e5a      	subs	r2, r3, #1
 800f152:	6a3b      	ldr	r3, [r7, #32]
 800f154:	fbb2 f3f3 	udiv	r3, r2, r3
 800f158:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800f15c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f160:	2b00      	cmp	r3, #0
 800f162:	d102      	bne.n	800f16a <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800f164:	2301      	movs	r3, #1
 800f166:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800f16a:	2300      	movs	r3, #0
 800f16c:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800f16e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f172:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800f176:	69bb      	ldr	r3, [r7, #24]
 800f178:	f362 0312 	bfi	r3, r2, #0, #19
 800f17c:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800f17e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f182:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f186:	b29a      	uxth	r2, r3
 800f188:	8b7b      	ldrh	r3, [r7, #26]
 800f18a:	f362 03cc 	bfi	r3, r2, #3, #10
 800f18e:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800f190:	69ba      	ldr	r2, [r7, #24]
 800f192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f194:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800f196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800f19c:	7dfb      	ldrb	r3, [r7, #23]
 800f19e:	f043 0304 	orr.w	r3, r3, #4
 800f1a2:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800f1a4:	7dfb      	ldrb	r3, [r7, #23]
 800f1a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1aa:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800f1ac:	7dbb      	ldrb	r3, [r7, #22]
 800f1ae:	f003 030c 	and.w	r3, r3, #12
 800f1b2:	b2db      	uxtb	r3, r3
 800f1b4:	2b04      	cmp	r3, #4
 800f1b6:	d116      	bne.n	800f1e6 <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800f1b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1ba:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800f1be:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800f1c6:	b29b      	uxth	r3, r3
 800f1c8:	f003 0301 	and.w	r3, r3, #1
 800f1cc:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800f1ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d004      	beq.n	800f1de <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800f1d4:	7dfb      	ldrb	r3, [r7, #23]
 800f1d6:	f043 0310 	orr.w	r3, r3, #16
 800f1da:	75fb      	strb	r3, [r7, #23]
 800f1dc:	e003      	b.n	800f1e6 <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800f1de:	7dfb      	ldrb	r3, [r7, #23]
 800f1e0:	f043 0320 	orr.w	r3, r3, #32
 800f1e4:	75fb      	strb	r3, [r7, #23]
 800f1e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f1e8:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f1ea:	69fb      	ldr	r3, [r7, #28]
 800f1ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f1ee:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f1f0:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800f1f2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800f1f6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d021      	beq.n	800f242 <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800f1fe:	797b      	ldrb	r3, [r7, #5]
 800f200:	2b01      	cmp	r3, #1
 800f202:	d10b      	bne.n	800f21c <edpt_schedule_packets+0x18c>
 800f204:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d007      	beq.n	800f21c <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800f20c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f20e:	681b      	ldr	r3, [r3, #0]
 800f210:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800f214:	4611      	mov	r1, r2
 800f216:	4618      	mov	r0, r3
 800f218:	f7fd faff 	bl	800c81a <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800f21c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	461a      	mov	r2, r3
 800f222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f224:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800f226:	697a      	ldr	r2, [r7, #20]
 800f228:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f22a:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800f22c:	79bb      	ldrb	r3, [r7, #6]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d12e      	bne.n	800f290 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800f232:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f234:	681a      	ldr	r2, [r3, #0]
 800f236:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f23a:	441a      	add	r2, r3
 800f23c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f23e:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800f240:	e026      	b.n	800f290 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800f242:	697a      	ldr	r2, [r7, #20]
 800f244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f246:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800f248:	797b      	ldrb	r3, [r7, #5]
 800f24a:	2b01      	cmp	r3, #1
 800f24c:	d120      	bne.n	800f290 <edpt_schedule_packets+0x200>
 800f24e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800f252:	2b00      	cmp	r3, #0
 800f254:	d01c      	beq.n	800f290 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800f256:	79ba      	ldrb	r2, [r7, #6]
 800f258:	79fb      	ldrb	r3, [r7, #7]
 800f25a:	4611      	mov	r1, r2
 800f25c:	4618      	mov	r0, r3
 800f25e:	f7ff fe91 	bl	800ef84 <epin_write_tx_fifo>
 800f262:	4603      	mov	r3, r0
 800f264:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800f266:	79bb      	ldrb	r3, [r7, #6]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d011      	beq.n	800f290 <edpt_schedule_packets+0x200>
 800f26c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f26e:	891b      	ldrh	r3, [r3, #8]
 800f270:	461a      	mov	r2, r3
 800f272:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800f274:	1ad3      	subs	r3, r2, r3
 800f276:	2b00      	cmp	r3, #0
 800f278:	dd0a      	ble.n	800f290 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800f27a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f27c:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800f280:	79bb      	ldrb	r3, [r7, #6]
 800f282:	2101      	movs	r1, #1
 800f284:	fa01 f303 	lsl.w	r3, r1, r3
 800f288:	431a      	orrs	r2, r3
 800f28a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f28c:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800f290:	bf00      	nop
 800f292:	3748      	adds	r7, #72	@ 0x48
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}
 800f298:	08014758 	.word	0x08014758
 800f29c:	20009d40 	.word	0x20009d40
 800f2a0:	20009dc0 	.word	0x20009dc0

0800f2a4 <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b08c      	sub	sp, #48	@ 0x30
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	6039      	str	r1, [r7, #0]
 800f2ae:	71fb      	strb	r3, [r7, #7]
 800f2b0:	79fb      	ldrb	r3, [r7, #7]
 800f2b2:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f2b4:	7dfb      	ldrb	r3, [r7, #23]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d001      	beq.n	800f2be <dcd_init+0x1a>
    rhport = 0;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f2be:	7dfb      	ldrb	r3, [r7, #23]
 800f2c0:	4a43      	ldr	r2, [pc, #268]	@ (800f3d0 <dcd_init+0x12c>)
 800f2c2:	011b      	lsls	r3, r3, #4
 800f2c4:	4413      	add	r3, r2
 800f2c6:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f2c8:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800f2ca:	2208      	movs	r2, #8
 800f2cc:	2100      	movs	r1, #0
 800f2ce:	4841      	ldr	r0, [pc, #260]	@ (800f3d4 <dcd_init+0x130>)
 800f2d0:	f003 f91a 	bl	8012508 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800f2d4:	2101      	movs	r1, #1
 800f2d6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f2d8:	f001 fafa 	bl	80108d0 <dwc2_core_is_highspeed>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800f2e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2e4:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f2e6:	69bb      	ldr	r3, [r7, #24]
 800f2e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f2ea:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f2ec:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800f2ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800f2f2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800f2f6:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800f2fa:	79fb      	ldrb	r3, [r7, #7]
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	f001 fb05 	bl	801090c <dwc2_core_init>
 800f302:	4603      	mov	r3, r0
 800f304:	f083 0301 	eor.w	r3, r3, #1
 800f308:	b2db      	uxtb	r3, r3
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d00a      	beq.n	800f324 <dcd_init+0x80>
 800f30e:	4b32      	ldr	r3, [pc, #200]	@ (800f3d8 <dcd_init+0x134>)
 800f310:	61fb      	str	r3, [r7, #28]
 800f312:	69fb      	ldr	r3, [r7, #28]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	f003 0301 	and.w	r3, r3, #1
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d000      	beq.n	800f320 <dcd_init+0x7c>
 800f31e:	be00      	bkpt	0x0000
 800f320:	2300      	movs	r3, #0
 800f322:	e050      	b.n	800f3c6 <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800f324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f326:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f32a:	f023 0303 	bic.w	r3, r3, #3
 800f32e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800f330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f334:	2b00      	cmp	r3, #0
 800f336:	d00d      	beq.n	800f354 <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f33a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f33c:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800f33e:	7b3b      	ldrb	r3, [r7, #12]
 800f340:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800f344:	b2db      	uxtb	r3, r3
 800f346:	2b80      	cmp	r3, #128	@ 0x80
 800f348:	d108      	bne.n	800f35c <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800f34a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f34c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f350:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f352:	e003      	b.n	800f35c <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800f354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f356:	f043 0303 	orr.w	r3, r3, #3
 800f35a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800f35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f35e:	f043 0304 	orr.w	r3, r3, #4
 800f362:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800f364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f366:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f368:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800f36c:	79fb      	ldrb	r3, [r7, #7]
 800f36e:	4618      	mov	r0, r3
 800f370:	f000 f8e2 	bl	800f538 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800f374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f376:	68db      	ldr	r3, [r3, #12]
 800f378:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800f37c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800f380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f382:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800f384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800f38c:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800f390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f392:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800f394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f396:	699a      	ldr	r2, [r3, #24]
 800f398:	4b10      	ldr	r3, [pc, #64]	@ (800f3dc <dcd_init+0x138>)
 800f39a:	4313      	orrs	r3, r2
 800f39c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f39e:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800f3a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a2:	689b      	ldr	r3, [r3, #8]
 800f3a4:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800f3a6:	6a3b      	ldr	r3, [r7, #32]
 800f3a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3ac:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800f3ae:	6a3b      	ldr	r3, [r7, #32]
 800f3b0:	f043 0301 	orr.w	r3, r3, #1
 800f3b4:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800f3b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3b8:	6a3a      	ldr	r2, [r7, #32]
 800f3ba:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800f3bc:	79fb      	ldrb	r3, [r7, #7]
 800f3be:	4618      	mov	r0, r3
 800f3c0:	f000 f898 	bl	800f4f4 <dcd_connect>
  return true;
 800f3c4:	2301      	movs	r3, #1
}
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	3730      	adds	r7, #48	@ 0x30
 800f3ca:	46bd      	mov	sp, r7
 800f3cc:	bd80      	pop	{r7, pc}
 800f3ce:	bf00      	nop
 800f3d0:	08014758 	.word	0x08014758
 800f3d4:	20009dc0 	.word	0x20009dc0
 800f3d8:	e000edf0 	.word	0xe000edf0
 800f3dc:	80003004 	.word	0x80003004

0800f3e0 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800f3e0:	b580      	push	{r7, lr}
 800f3e2:	b084      	sub	sp, #16
 800f3e4:	af00      	add	r7, sp, #0
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	71fb      	strb	r3, [r7, #7]
 800f3ea:	79fb      	ldrb	r3, [r7, #7]
 800f3ec:	73fb      	strb	r3, [r7, #15]
 800f3ee:	2301      	movs	r3, #1
 800f3f0:	73bb      	strb	r3, [r7, #14]
 800f3f2:	2301      	movs	r3, #1
 800f3f4:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800f3f6:	7bfb      	ldrb	r3, [r7, #15]
 800f3f8:	4a0c      	ldr	r2, [pc, #48]	@ (800f42c <dcd_int_enable+0x4c>)
 800f3fa:	011b      	lsls	r3, r3, #4
 800f3fc:	4413      	add	r3, r2
 800f3fe:	3304      	adds	r3, #4
 800f400:	681b      	ldr	r3, [r3, #0]
 800f402:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800f404:	7b7b      	ldrb	r3, [r7, #13]
 800f406:	2b00      	cmp	r3, #0
 800f408:	d005      	beq.n	800f416 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800f40a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f40e:	4618      	mov	r0, r3
 800f410:	f7ff fa7a 	bl	800e908 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800f414:	e004      	b.n	800f420 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800f416:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f41a:	4618      	mov	r0, r3
 800f41c:	f7ff fa92 	bl	800e944 <__NVIC_DisableIRQ>
}
 800f420:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800f422:	bf00      	nop
 800f424:	3710      	adds	r7, #16
 800f426:	46bd      	mov	sp, r7
 800f428:	bd80      	pop	{r7, pc}
 800f42a:	bf00      	nop
 800f42c:	08014758 	.word	0x08014758

0800f430 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800f430:	b580      	push	{r7, lr}
 800f432:	b084      	sub	sp, #16
 800f434:	af00      	add	r7, sp, #0
 800f436:	4603      	mov	r3, r0
 800f438:	71fb      	strb	r3, [r7, #7]
 800f43a:	79fb      	ldrb	r3, [r7, #7]
 800f43c:	73fb      	strb	r3, [r7, #15]
 800f43e:	2301      	movs	r3, #1
 800f440:	73bb      	strb	r3, [r7, #14]
 800f442:	2300      	movs	r3, #0
 800f444:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800f446:	7bfb      	ldrb	r3, [r7, #15]
 800f448:	4a0c      	ldr	r2, [pc, #48]	@ (800f47c <dcd_int_disable+0x4c>)
 800f44a:	011b      	lsls	r3, r3, #4
 800f44c:	4413      	add	r3, r2
 800f44e:	3304      	adds	r3, #4
 800f450:	681b      	ldr	r3, [r3, #0]
 800f452:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800f454:	7b7b      	ldrb	r3, [r7, #13]
 800f456:	2b00      	cmp	r3, #0
 800f458:	d005      	beq.n	800f466 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800f45a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f45e:	4618      	mov	r0, r3
 800f460:	f7ff fa52 	bl	800e908 <__NVIC_EnableIRQ>
}
 800f464:	e004      	b.n	800f470 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800f466:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f46a:	4618      	mov	r0, r3
 800f46c:	f7ff fa6a 	bl	800e944 <__NVIC_DisableIRQ>
}
 800f470:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800f472:	bf00      	nop
 800f474:	3710      	adds	r7, #16
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}
 800f47a:	bf00      	nop
 800f47c:	08014758 	.word	0x08014758

0800f480 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800f480:	b580      	push	{r7, lr}
 800f482:	b086      	sub	sp, #24
 800f484:	af02      	add	r7, sp, #8
 800f486:	4603      	mov	r3, r0
 800f488:	460a      	mov	r2, r1
 800f48a:	71fb      	strb	r3, [r7, #7]
 800f48c:	4613      	mov	r3, r2
 800f48e:	71bb      	strb	r3, [r7, #6]
 800f490:	79fb      	ldrb	r3, [r7, #7]
 800f492:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f494:	7a7b      	ldrb	r3, [r7, #9]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d001      	beq.n	800f49e <dcd_set_address+0x1e>
    rhport = 0;
 800f49a:	2300      	movs	r3, #0
 800f49c:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f49e:	7a7b      	ldrb	r3, [r7, #9]
 800f4a0:	4a13      	ldr	r2, [pc, #76]	@ (800f4f0 <dcd_set_address+0x70>)
 800f4a2:	011b      	lsls	r3, r3, #4
 800f4a4:	4413      	add	r3, r2
 800f4a6:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f4a8:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800f4b0:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800f4b4:	79bb      	ldrb	r3, [r7, #6]
 800f4b6:	011b      	lsls	r3, r3, #4
 800f4b8:	431a      	orrs	r2, r3
 800f4ba:	68fb      	ldr	r3, [r7, #12]
 800f4bc:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800f4c0:	2300      	movs	r3, #0
 800f4c2:	72fb      	strb	r3, [r7, #11]
 800f4c4:	2301      	movs	r3, #1
 800f4c6:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800f4c8:	7abb      	ldrb	r3, [r7, #10]
 800f4ca:	2b01      	cmp	r3, #1
 800f4cc:	d101      	bne.n	800f4d2 <dcd_set_address+0x52>
 800f4ce:	2280      	movs	r2, #128	@ 0x80
 800f4d0:	e000      	b.n	800f4d4 <dcd_set_address+0x54>
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	7afb      	ldrb	r3, [r7, #11]
 800f4d6:	4313      	orrs	r3, r2
 800f4d8:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800f4da:	79f8      	ldrb	r0, [r7, #7]
 800f4dc:	2300      	movs	r3, #0
 800f4de:	9300      	str	r3, [sp, #0]
 800f4e0:	2300      	movs	r3, #0
 800f4e2:	2200      	movs	r2, #0
 800f4e4:	f000 f94a 	bl	800f77c <dcd_edpt_xfer>
}
 800f4e8:	bf00      	nop
 800f4ea:	3710      	adds	r7, #16
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	bd80      	pop	{r7, pc}
 800f4f0:	08014758 	.word	0x08014758

0800f4f4 <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800f4f4:	b480      	push	{r7}
 800f4f6:	b085      	sub	sp, #20
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	4603      	mov	r3, r0
 800f4fc:	71fb      	strb	r3, [r7, #7]
 800f4fe:	79fb      	ldrb	r3, [r7, #7]
 800f500:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f502:	7afb      	ldrb	r3, [r7, #11]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d001      	beq.n	800f50c <dcd_connect+0x18>
    rhport = 0;
 800f508:	2300      	movs	r3, #0
 800f50a:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f50c:	7afb      	ldrb	r3, [r7, #11]
 800f50e:	4a09      	ldr	r2, [pc, #36]	@ (800f534 <dcd_connect+0x40>)
 800f510:	011b      	lsls	r3, r3, #4
 800f512:	4413      	add	r3, r2
 800f514:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f516:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800f518:	68fb      	ldr	r3, [r7, #12]
 800f51a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f51e:	f023 0202 	bic.w	r2, r3, #2
 800f522:	68fb      	ldr	r3, [r7, #12]
 800f524:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f528:	bf00      	nop
 800f52a:	3714      	adds	r7, #20
 800f52c:	46bd      	mov	sp, r7
 800f52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f532:	4770      	bx	lr
 800f534:	08014758 	.word	0x08014758

0800f538 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800f538:	b480      	push	{r7}
 800f53a:	b085      	sub	sp, #20
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	4603      	mov	r3, r0
 800f540:	71fb      	strb	r3, [r7, #7]
 800f542:	79fb      	ldrb	r3, [r7, #7]
 800f544:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f546:	7afb      	ldrb	r3, [r7, #11]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d001      	beq.n	800f550 <dcd_disconnect+0x18>
    rhport = 0;
 800f54c:	2300      	movs	r3, #0
 800f54e:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f550:	7afb      	ldrb	r3, [r7, #11]
 800f552:	4a09      	ldr	r2, [pc, #36]	@ (800f578 <dcd_disconnect+0x40>)
 800f554:	011b      	lsls	r3, r3, #4
 800f556:	4413      	add	r3, r2
 800f558:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f55a:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800f562:	f043 0202 	orr.w	r2, r3, #2
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800f56c:	bf00      	nop
 800f56e:	3714      	adds	r7, #20
 800f570:	46bd      	mov	sp, r7
 800f572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f576:	4770      	bx	lr
 800f578:	08014758 	.word	0x08014758

0800f57c <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800f57c:	b480      	push	{r7}
 800f57e:	b085      	sub	sp, #20
 800f580:	af00      	add	r7, sp, #0
 800f582:	4603      	mov	r3, r0
 800f584:	460a      	mov	r2, r1
 800f586:	71fb      	strb	r3, [r7, #7]
 800f588:	4613      	mov	r3, r2
 800f58a:	71bb      	strb	r3, [r7, #6]
 800f58c:	79fb      	ldrb	r3, [r7, #7]
 800f58e:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f590:	7afb      	ldrb	r3, [r7, #11]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d001      	beq.n	800f59a <dcd_sof_enable+0x1e>
    rhport = 0;
 800f596:	2300      	movs	r3, #0
 800f598:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f59a:	7afb      	ldrb	r3, [r7, #11]
 800f59c:	4a10      	ldr	r2, [pc, #64]	@ (800f5e0 <dcd_sof_enable+0x64>)
 800f59e:	011b      	lsls	r3, r3, #4
 800f5a0:	4413      	add	r3, r2
 800f5a2:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f5a4:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800f5a6:	4a0f      	ldr	r2, [pc, #60]	@ (800f5e4 <dcd_sof_enable+0x68>)
 800f5a8:	79bb      	ldrb	r3, [r7, #6]
 800f5aa:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800f5ac:	79bb      	ldrb	r3, [r7, #6]
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d009      	beq.n	800f5c6 <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800f5b2:	68fb      	ldr	r3, [r7, #12]
 800f5b4:	2208      	movs	r2, #8
 800f5b6:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	699b      	ldr	r3, [r3, #24]
 800f5bc:	f043 0208 	orr.w	r2, r3, #8
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800f5c4:	e005      	b.n	800f5d2 <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	699b      	ldr	r3, [r3, #24]
 800f5ca:	f023 0208 	bic.w	r2, r3, #8
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	619a      	str	r2, [r3, #24]
}
 800f5d2:	bf00      	nop
 800f5d4:	3714      	adds	r7, #20
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5dc:	4770      	bx	lr
 800f5de:	bf00      	nop
 800f5e0:	08014758 	.word	0x08014758
 800f5e4:	20009dc0 	.word	0x20009dc0

0800f5e8 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	6039      	str	r1, [r7, #0]
 800f5f2:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800f5f4:	683b      	ldr	r3, [r7, #0]
 800f5f6:	7899      	ldrb	r1, [r3, #2]
 800f5f8:	683b      	ldr	r3, [r7, #0]
 800f5fa:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	889b      	ldrh	r3, [r3, #4]
 800f600:	b29b      	uxth	r3, r3
 800f602:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800f606:	b29a      	uxth	r2, r3
 800f608:	79fb      	ldrb	r3, [r7, #7]
 800f60a:	4618      	mov	r0, r3
 800f60c:	f7ff f9fe 	bl	800ea0c <dfifo_alloc>
 800f610:	4603      	mov	r3, r0
 800f612:	f083 0301 	eor.w	r3, r3, #1
 800f616:	b2db      	uxtb	r3, r3
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d00a      	beq.n	800f632 <dcd_edpt_open+0x4a>
 800f61c:	4b0a      	ldr	r3, [pc, #40]	@ (800f648 <dcd_edpt_open+0x60>)
 800f61e:	60fb      	str	r3, [r7, #12]
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	681b      	ldr	r3, [r3, #0]
 800f624:	f003 0301 	and.w	r3, r3, #1
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d000      	beq.n	800f62e <dcd_edpt_open+0x46>
 800f62c:	be00      	bkpt	0x0000
 800f62e:	2300      	movs	r3, #0
 800f630:	e005      	b.n	800f63e <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800f632:	79fb      	ldrb	r3, [r7, #7]
 800f634:	6839      	ldr	r1, [r7, #0]
 800f636:	4618      	mov	r0, r3
 800f638:	f7ff fb22 	bl	800ec80 <edpt_activate>
  return true;
 800f63c:	2301      	movs	r3, #1
}
 800f63e:	4618      	mov	r0, r3
 800f640:	3710      	adds	r7, #16
 800f642:	46bd      	mov	sp, r7
 800f644:	bd80      	pop	{r7, pc}
 800f646:	bf00      	nop
 800f648:	e000edf0 	.word	0xe000edf0

0800f64c <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800f64c:	b580      	push	{r7, lr}
 800f64e:	b08c      	sub	sp, #48	@ 0x30
 800f650:	af00      	add	r7, sp, #0
 800f652:	4603      	mov	r3, r0
 800f654:	71fb      	strb	r3, [r7, #7]
 800f656:	79fb      	ldrb	r3, [r7, #7]
 800f658:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f65a:	7ffb      	ldrb	r3, [r7, #31]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d001      	beq.n	800f664 <dcd_edpt_close_all+0x18>
    rhport = 0;
 800f660:	2300      	movs	r3, #0
 800f662:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f664:	7ffb      	ldrb	r3, [r7, #31]
 800f666:	4a42      	ldr	r2, [pc, #264]	@ (800f770 <dcd_edpt_close_all+0x124>)
 800f668:	011b      	lsls	r3, r3, #4
 800f66a:	4413      	add	r3, r2
 800f66c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f66e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800f670:	79fb      	ldrb	r3, [r7, #7]
 800f672:	4a3f      	ldr	r2, [pc, #252]	@ (800f770 <dcd_edpt_close_all+0x124>)
 800f674:	011b      	lsls	r3, r3, #4
 800f676:	4413      	add	r3, r2
 800f678:	3308      	adds	r3, #8
 800f67a:	781b      	ldrb	r3, [r3, #0]
 800f67c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800f680:	2000      	movs	r0, #0
 800f682:	f7fe fc23 	bl	800decc <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800f686:	4b3b      	ldr	r3, [pc, #236]	@ (800f774 <dcd_edpt_close_all+0x128>)
 800f688:	2200      	movs	r2, #0
 800f68a:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800f68c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f68e:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800f692:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800f696:	2301      	movs	r3, #1
 800f698:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f69c:	e038      	b.n	800f710 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800f69e:	2300      	movs	r3, #0
 800f6a0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800f6a4:	e02b      	b.n	800f6fe <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800f6a6:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800f6aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f6ae:	0112      	lsls	r2, r2, #4
 800f6b0:	4413      	add	r3, r2
 800f6b2:	3348      	adds	r3, #72	@ 0x48
 800f6b4:	015b      	lsls	r3, r3, #5
 800f6b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f6b8:	4413      	add	r3, r2
 800f6ba:	623b      	str	r3, [r7, #32]
 800f6bc:	6a3b      	ldr	r3, [r7, #32]
 800f6be:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800f6c0:	69bb      	ldr	r3, [r7, #24]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	0fdb      	lsrs	r3, r3, #31
 800f6c6:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d005      	beq.n	800f6d8 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800f6cc:	6a3b      	ldr	r3, [r7, #32]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800f6d4:	6a3b      	ldr	r3, [r7, #32]
 800f6d6:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800f6d8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f6dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f6e0:	f1c3 0301 	rsb	r3, r3, #1
 800f6e4:	4924      	ldr	r1, [pc, #144]	@ (800f778 <dcd_edpt_close_all+0x12c>)
 800f6e6:	0052      	lsls	r2, r2, #1
 800f6e8:	4413      	add	r3, r2
 800f6ea:	011b      	lsls	r3, r3, #4
 800f6ec:	440b      	add	r3, r1
 800f6ee:	330a      	adds	r3, #10
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800f6f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f6f8:	3301      	adds	r3, #1
 800f6fa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800f6fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800f702:	2b01      	cmp	r3, #1
 800f704:	d9cf      	bls.n	800f6a6 <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800f706:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f70a:	3301      	adds	r3, #1
 800f70c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800f710:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800f714:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f718:	429a      	cmp	r2, r3
 800f71a:	d3c0      	bcc.n	800f69e <dcd_edpt_close_all+0x52>
 800f71c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f71e:	613b      	str	r3, [r7, #16]
 800f720:	2310      	movs	r3, #16
 800f722:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800f724:	7bfb      	ldrb	r3, [r7, #15]
 800f726:	019b      	lsls	r3, r3, #6
 800f728:	f043 0220 	orr.w	r2, r3, #32
 800f72c:	693b      	ldr	r3, [r7, #16]
 800f72e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800f730:	bf00      	nop
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	691b      	ldr	r3, [r3, #16]
 800f736:	f003 0320 	and.w	r3, r3, #32
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d1f9      	bne.n	800f732 <dcd_edpt_close_all+0xe6>
}
 800f73e:	bf00      	nop
 800f740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f742:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800f744:	697b      	ldr	r3, [r7, #20]
 800f746:	2210      	movs	r2, #16
 800f748:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800f74a:	bf00      	nop
 800f74c:	697b      	ldr	r3, [r7, #20]
 800f74e:	691b      	ldr	r3, [r3, #16]
 800f750:	f003 0310 	and.w	r3, r3, #16
 800f754:	2b00      	cmp	r3, #0
 800f756:	d1f9      	bne.n	800f74c <dcd_edpt_close_all+0x100>
}
 800f758:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800f75a:	79fb      	ldrb	r3, [r7, #7]
 800f75c:	4618      	mov	r0, r3
 800f75e:	f7ff fa35 	bl	800ebcc <dfifo_device_init>

  usbd_spin_unlock(false);
 800f762:	2000      	movs	r0, #0
 800f764:	f7fe fbd6 	bl	800df14 <usbd_spin_unlock>
}
 800f768:	bf00      	nop
 800f76a:	3730      	adds	r7, #48	@ 0x30
 800f76c:	46bd      	mov	sp, r7
 800f76e:	bd80      	pop	{r7, pc}
 800f770:	08014758 	.word	0x08014758
 800f774:	20009dc0 	.word	0x20009dc0
 800f778:	20009d40 	.word	0x20009d40

0800f77c <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800f77c:	b580      	push	{r7, lr}
 800f77e:	b086      	sub	sp, #24
 800f780:	af00      	add	r7, sp, #0
 800f782:	603a      	str	r2, [r7, #0]
 800f784:	461a      	mov	r2, r3
 800f786:	4603      	mov	r3, r0
 800f788:	71fb      	strb	r3, [r7, #7]
 800f78a:	460b      	mov	r3, r1
 800f78c:	71bb      	strb	r3, [r7, #6]
 800f78e:	4613      	mov	r3, r2
 800f790:	80bb      	strh	r3, [r7, #4]
 800f792:	79bb      	ldrb	r3, [r7, #6]
 800f794:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f796:	7bbb      	ldrb	r3, [r7, #14]
 800f798:	f003 030f 	and.w	r3, r3, #15
 800f79c:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f79e:	75bb      	strb	r3, [r7, #22]
 800f7a0:	79bb      	ldrb	r3, [r7, #6]
 800f7a2:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f7a4:	7bfb      	ldrb	r3, [r7, #15]
 800f7a6:	09db      	lsrs	r3, r3, #7
 800f7a8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f7aa:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f7ac:	7dba      	ldrb	r2, [r7, #22]
 800f7ae:	7d7b      	ldrb	r3, [r7, #21]
 800f7b0:	0052      	lsls	r2, r2, #1
 800f7b2:	4413      	add	r3, r2
 800f7b4:	011b      	lsls	r3, r3, #4
 800f7b6:	4a1b      	ldr	r2, [pc, #108]	@ (800f824 <dcd_edpt_xfer+0xa8>)
 800f7b8:	4413      	add	r3, r2
 800f7ba:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800f7bc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7fe fb83 	bl	800decc <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800f7c6:	693b      	ldr	r3, [r7, #16]
 800f7c8:	895b      	ldrh	r3, [r3, #10]
 800f7ca:	2b00      	cmp	r3, #0
 800f7cc:	d102      	bne.n	800f7d4 <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800f7ce:	2300      	movs	r3, #0
 800f7d0:	75fb      	strb	r3, [r7, #23]
 800f7d2:	e01c      	b.n	800f80e <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800f7d4:	693b      	ldr	r3, [r7, #16]
 800f7d6:	683a      	ldr	r2, [r7, #0]
 800f7d8:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800f7da:	693b      	ldr	r3, [r7, #16]
 800f7dc:	2200      	movs	r2, #0
 800f7de:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800f7e0:	693b      	ldr	r3, [r7, #16]
 800f7e2:	88ba      	ldrh	r2, [r7, #4]
 800f7e4:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800f7e6:	693b      	ldr	r3, [r7, #16]
 800f7e8:	7b1a      	ldrb	r2, [r3, #12]
 800f7ea:	693b      	ldr	r3, [r7, #16]
 800f7ec:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800f7ee:	7dbb      	ldrb	r3, [r7, #22]
 800f7f0:	2b00      	cmp	r3, #0
 800f7f2:	d104      	bne.n	800f7fe <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800f7f4:	7d7b      	ldrb	r3, [r7, #21]
 800f7f6:	490c      	ldr	r1, [pc, #48]	@ (800f828 <dcd_edpt_xfer+0xac>)
 800f7f8:	88ba      	ldrh	r2, [r7, #4]
 800f7fa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800f7fe:	7d7a      	ldrb	r2, [r7, #21]
 800f800:	7db9      	ldrb	r1, [r7, #22]
 800f802:	79fb      	ldrb	r3, [r7, #7]
 800f804:	4618      	mov	r0, r3
 800f806:	f7ff fc43 	bl	800f090 <edpt_schedule_packets>
    ret = true;
 800f80a:	2301      	movs	r3, #1
 800f80c:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800f80e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f812:	4618      	mov	r0, r3
 800f814:	f7fe fb7e 	bl	800df14 <usbd_spin_unlock>

  return ret;
 800f818:	7dfb      	ldrb	r3, [r7, #23]
}
 800f81a:	4618      	mov	r0, r3
 800f81c:	3718      	adds	r7, #24
 800f81e:	46bd      	mov	sp, r7
 800f820:	bd80      	pop	{r7, pc}
 800f822:	bf00      	nop
 800f824:	20009d40 	.word	0x20009d40
 800f828:	20009dc0 	.word	0x20009dc0

0800f82c <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800f82c:	b580      	push	{r7, lr}
 800f82e:	b086      	sub	sp, #24
 800f830:	af00      	add	r7, sp, #0
 800f832:	603a      	str	r2, [r7, #0]
 800f834:	461a      	mov	r2, r3
 800f836:	4603      	mov	r3, r0
 800f838:	71fb      	strb	r3, [r7, #7]
 800f83a:	460b      	mov	r3, r1
 800f83c:	71bb      	strb	r3, [r7, #6]
 800f83e:	4613      	mov	r3, r2
 800f840:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	88db      	ldrh	r3, [r3, #6]
 800f846:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f84a:	b29b      	uxth	r3, r3
 800f84c:	2b01      	cmp	r3, #1
 800f84e:	d00a      	beq.n	800f866 <dcd_edpt_xfer_fifo+0x3a>
 800f850:	4b25      	ldr	r3, [pc, #148]	@ (800f8e8 <dcd_edpt_xfer_fifo+0xbc>)
 800f852:	60fb      	str	r3, [r7, #12]
 800f854:	68fb      	ldr	r3, [r7, #12]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	f003 0301 	and.w	r3, r3, #1
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d000      	beq.n	800f862 <dcd_edpt_xfer_fifo+0x36>
 800f860:	be00      	bkpt	0x0000
 800f862:	2300      	movs	r3, #0
 800f864:	e03b      	b.n	800f8de <dcd_edpt_xfer_fifo+0xb2>
 800f866:	79bb      	ldrb	r3, [r7, #6]
 800f868:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f86a:	7abb      	ldrb	r3, [r7, #10]
 800f86c:	f003 030f 	and.w	r3, r3, #15
 800f870:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f872:	75bb      	strb	r3, [r7, #22]
 800f874:	79bb      	ldrb	r3, [r7, #6]
 800f876:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f878:	7afb      	ldrb	r3, [r7, #11]
 800f87a:	09db      	lsrs	r3, r3, #7
 800f87c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f87e:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800f880:	7dba      	ldrb	r2, [r7, #22]
 800f882:	7d7b      	ldrb	r3, [r7, #21]
 800f884:	0052      	lsls	r2, r2, #1
 800f886:	4413      	add	r3, r2
 800f888:	011b      	lsls	r3, r3, #4
 800f88a:	4a18      	ldr	r2, [pc, #96]	@ (800f8ec <dcd_edpt_xfer_fifo+0xc0>)
 800f88c:	4413      	add	r3, r2
 800f88e:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800f890:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f894:	4618      	mov	r0, r3
 800f896:	f7fe fb19 	bl	800decc <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800f89a:	693b      	ldr	r3, [r7, #16]
 800f89c:	895b      	ldrh	r3, [r3, #10]
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d102      	bne.n	800f8a8 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800f8a2:	2300      	movs	r3, #0
 800f8a4:	75fb      	strb	r3, [r7, #23]
 800f8a6:	e014      	b.n	800f8d2 <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800f8a8:	693b      	ldr	r3, [r7, #16]
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800f8ae:	693b      	ldr	r3, [r7, #16]
 800f8b0:	683a      	ldr	r2, [r7, #0]
 800f8b2:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800f8b4:	693b      	ldr	r3, [r7, #16]
 800f8b6:	88ba      	ldrh	r2, [r7, #4]
 800f8b8:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800f8ba:	693b      	ldr	r3, [r7, #16]
 800f8bc:	7b1a      	ldrb	r2, [r3, #12]
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800f8c2:	7d7a      	ldrb	r2, [r7, #21]
 800f8c4:	7db9      	ldrb	r1, [r7, #22]
 800f8c6:	79fb      	ldrb	r3, [r7, #7]
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f7ff fbe1 	bl	800f090 <edpt_schedule_packets>
    ret = true;
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800f8d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f8d6:	4618      	mov	r0, r3
 800f8d8:	f7fe fb1c 	bl	800df14 <usbd_spin_unlock>

  return ret;
 800f8dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800f8de:	4618      	mov	r0, r3
 800f8e0:	3718      	adds	r7, #24
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	bd80      	pop	{r7, pc}
 800f8e6:	bf00      	nop
 800f8e8:	e000edf0 	.word	0xe000edf0
 800f8ec:	20009d40 	.word	0x20009d40

0800f8f0 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b086      	sub	sp, #24
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	4603      	mov	r3, r0
 800f8f8:	460a      	mov	r2, r1
 800f8fa:	71fb      	strb	r3, [r7, #7]
 800f8fc:	4613      	mov	r3, r2
 800f8fe:	71bb      	strb	r3, [r7, #6]
 800f900:	79fb      	ldrb	r3, [r7, #7]
 800f902:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f904:	7cbb      	ldrb	r3, [r7, #18]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d001      	beq.n	800f90e <dcd_edpt_stall+0x1e>
    rhport = 0;
 800f90a:	2300      	movs	r3, #0
 800f90c:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f90e:	7cbb      	ldrb	r3, [r7, #18]
 800f910:	4a11      	ldr	r2, [pc, #68]	@ (800f958 <dcd_edpt_stall+0x68>)
 800f912:	011b      	lsls	r3, r3, #4
 800f914:	4413      	add	r3, r2
 800f916:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f918:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800f91a:	79b9      	ldrb	r1, [r7, #6]
 800f91c:	79fb      	ldrb	r3, [r7, #7]
 800f91e:	2201      	movs	r2, #1
 800f920:	4618      	mov	r0, r3
 800f922:	f7ff fa5f 	bl	800ede4 <edpt_disable>
 800f926:	79bb      	ldrb	r3, [r7, #6]
 800f928:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800f92a:	7cfb      	ldrb	r3, [r7, #19]
 800f92c:	f003 030f 	and.w	r3, r3, #15
 800f930:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800f932:	2b00      	cmp	r3, #0
 800f934:	d10b      	bne.n	800f94e <dcd_edpt_stall+0x5e>
 800f936:	697b      	ldr	r3, [r7, #20]
 800f938:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800f93a:	68fb      	ldr	r3, [r7, #12]
 800f93c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f93e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800f940:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800f942:	2b00      	cmp	r3, #0
 800f944:	d003      	beq.n	800f94e <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800f946:	79fb      	ldrb	r3, [r7, #7]
 800f948:	4618      	mov	r0, r3
 800f94a:	f7ff f81f 	bl	800e98c <dma_setup_prepare>
    }
  }
}
 800f94e:	bf00      	nop
 800f950:	3718      	adds	r7, #24
 800f952:	46bd      	mov	sp, r7
 800f954:	bd80      	pop	{r7, pc}
 800f956:	bf00      	nop
 800f958:	08014758 	.word	0x08014758

0800f95c <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800f95c:	b480      	push	{r7}
 800f95e:	b087      	sub	sp, #28
 800f960:	af00      	add	r7, sp, #0
 800f962:	4603      	mov	r3, r0
 800f964:	460a      	mov	r2, r1
 800f966:	71fb      	strb	r3, [r7, #7]
 800f968:	4613      	mov	r3, r2
 800f96a:	71bb      	strb	r3, [r7, #6]
 800f96c:	79fb      	ldrb	r3, [r7, #7]
 800f96e:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f970:	7a7b      	ldrb	r3, [r7, #9]
 800f972:	2b00      	cmp	r3, #0
 800f974:	d001      	beq.n	800f97a <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800f976:	2300      	movs	r3, #0
 800f978:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800f97a:	7a7b      	ldrb	r3, [r7, #9]
 800f97c:	4a19      	ldr	r2, [pc, #100]	@ (800f9e4 <dcd_edpt_clear_stall+0x88>)
 800f97e:	011b      	lsls	r3, r3, #4
 800f980:	4413      	add	r3, r2
 800f982:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800f984:	617b      	str	r3, [r7, #20]
 800f986:	79bb      	ldrb	r3, [r7, #6]
 800f988:	72bb      	strb	r3, [r7, #10]
 800f98a:	7abb      	ldrb	r3, [r7, #10]
 800f98c:	f003 030f 	and.w	r3, r3, #15
 800f990:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800f992:	74fb      	strb	r3, [r7, #19]
 800f994:	79bb      	ldrb	r3, [r7, #6]
 800f996:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800f998:	7afb      	ldrb	r3, [r7, #11]
 800f99a:	09db      	lsrs	r3, r3, #7
 800f99c:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800f99e:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800f9a0:	7cbb      	ldrb	r3, [r7, #18]
 800f9a2:	2b01      	cmp	r3, #1
 800f9a4:	bf14      	ite	ne
 800f9a6:	2301      	movne	r3, #1
 800f9a8:	2300      	moveq	r3, #0
 800f9aa:	b2db      	uxtb	r3, r3
 800f9ac:	461a      	mov	r2, r3
 800f9ae:	7cfb      	ldrb	r3, [r7, #19]
 800f9b0:	0112      	lsls	r2, r2, #4
 800f9b2:	4413      	add	r3, r2
 800f9b4:	3348      	adds	r3, #72	@ 0x48
 800f9b6:	015b      	lsls	r3, r3, #5
 800f9b8:	697a      	ldr	r2, [r7, #20]
 800f9ba:	4413      	add	r3, r2
 800f9bc:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800f9c6:	68fb      	ldr	r3, [r7, #12]
 800f9c8:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	601a      	str	r2, [r3, #0]
}
 800f9d6:	bf00      	nop
 800f9d8:	371c      	adds	r7, #28
 800f9da:	46bd      	mov	sp, r7
 800f9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e0:	4770      	bx	lr
 800f9e2:	bf00      	nop
 800f9e4:	08014758 	.word	0x08014758

0800f9e8 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b090      	sub	sp, #64	@ 0x40
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	71fb      	strb	r3, [r7, #7]
 800f9f2:	79fb      	ldrb	r3, [r7, #7]
 800f9f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800f9f8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d002      	beq.n	800fa06 <handle_bus_reset+0x1e>
    rhport = 0;
 800fa00:	2300      	movs	r3, #0
 800fa02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fa06:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fa0a:	4a75      	ldr	r2, [pc, #468]	@ (800fbe0 <handle_bus_reset+0x1f8>)
 800fa0c:	011b      	lsls	r3, r3, #4
 800fa0e:	4413      	add	r3, r2
 800fa10:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800fa12:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fa14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fa16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fa18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fa1c:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800fa1e:	7a7b      	ldrb	r3, [r7, #9]
 800fa20:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800fa24:	b2db      	uxtb	r3, r3
 800fa26:	3301      	adds	r3, #1
 800fa28:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800fa2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800fa2e:	2280      	movs	r2, #128	@ 0x80
 800fa30:	2100      	movs	r1, #0
 800fa32:	486c      	ldr	r0, [pc, #432]	@ (800fbe4 <handle_bus_reset+0x1fc>)
 800fa34:	f002 fd68 	bl	8012508 <memset>

  _dcd_data.sof_en = false;
 800fa38:	4b6b      	ldr	r3, [pc, #428]	@ (800fbe8 <handle_bus_reset+0x200>)
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800fa3e:	4b6a      	ldr	r3, [pc, #424]	@ (800fbe8 <handle_bus_reset+0x200>)
 800fa40:	2200      	movs	r2, #0
 800fa42:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800fa44:	2300      	movs	r3, #0
 800fa46:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fa4a:	e014      	b.n	800fa76 <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800fa4c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa50:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fa52:	3358      	adds	r3, #88	@ 0x58
 800fa54:	015b      	lsls	r3, r3, #5
 800fa56:	4413      	add	r3, r2
 800fa58:	681a      	ldr	r2, [r3, #0]
 800fa5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa5e:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800fa62:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800fa64:	3358      	adds	r3, #88	@ 0x58
 800fa66:	015b      	lsls	r3, r3, #5
 800fa68:	440b      	add	r3, r1
 800fa6a:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800fa6c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800fa70:	3301      	adds	r3, #1
 800fa72:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800fa76:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800fa7a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fa7e:	429a      	cmp	r2, r3
 800fa80:	d3e4      	bcc.n	800fa4c <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800fa82:	2300      	movs	r3, #0
 800fa84:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800fa88:	e019      	b.n	800fabe <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800fa8a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800fa8e:	3348      	adds	r3, #72	@ 0x48
 800fa90:	015b      	lsls	r3, r3, #5
 800fa92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fa94:	4413      	add	r3, r2
 800fa96:	633b      	str	r3, [r7, #48]	@ 0x30
 800fa98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa9a:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800fa9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	0fdb      	lsrs	r3, r3, #31
 800faa2:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d005      	beq.n	800fab4 <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800faa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800fab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fab2:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800fab4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800fab8:	3301      	adds	r3, #1
 800faba:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800fabe:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800fac2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fac6:	429a      	cmp	r2, r3
 800fac8:	d3df      	bcc.n	800fa8a <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800faca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800facc:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800fad0:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800fad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fad6:	2209      	movs	r2, #9
 800fad8:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800fadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fade:	2209      	movs	r2, #9
 800fae0:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800fae4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fae6:	61fb      	str	r3, [r7, #28]
 800fae8:	2310      	movs	r3, #16
 800faea:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800faec:	7efb      	ldrb	r3, [r7, #27]
 800faee:	019b      	lsls	r3, r3, #6
 800faf0:	f043 0220 	orr.w	r2, r3, #32
 800faf4:	69fb      	ldr	r3, [r7, #28]
 800faf6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800faf8:	bf00      	nop
 800fafa:	69fb      	ldr	r3, [r7, #28]
 800fafc:	691b      	ldr	r3, [r3, #16]
 800fafe:	f003 0320 	and.w	r3, r3, #32
 800fb02:	2b00      	cmp	r3, #0
 800fb04:	d1f9      	bne.n	800fafa <handle_bus_reset+0x112>
}
 800fb06:	bf00      	nop
 800fb08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb0a:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800fb0c:	6a3b      	ldr	r3, [r7, #32]
 800fb0e:	2210      	movs	r2, #16
 800fb10:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800fb12:	bf00      	nop
 800fb14:	6a3b      	ldr	r3, [r7, #32]
 800fb16:	691b      	ldr	r3, [r3, #16]
 800fb18:	f003 0310 	and.w	r3, r3, #16
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d1f9      	bne.n	800fb14 <handle_bus_reset+0x12c>
}
 800fb20:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800fb22:	79fb      	ldrb	r3, [r7, #7]
 800fb24:	4618      	mov	r0, r3
 800fb26:	f7ff f851 	bl	800ebcc <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800fb2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb2c:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800fb30:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800fb32:	8a3b      	ldrh	r3, [r7, #16]
 800fb34:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800fb38:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800fb3a:	693a      	ldr	r2, [r7, #16]
 800fb3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb3e:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800fb42:	2300      	movs	r3, #0
 800fb44:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800fb4e:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800fb50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb52:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800fb56:	f023 0203 	bic.w	r2, r3, #3
 800fb5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb5c:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800fb60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb62:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800fb66:	f023 0203 	bic.w	r2, r3, #3
 800fb6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb6c:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800fb70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb72:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800fb76:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fb7a:	431a      	orrs	r2, r3
 800fb7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb7e:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800fb82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb84:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800fb88:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800fb8c:	431a      	orrs	r2, r3
 800fb8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb90:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800fb94:	4b13      	ldr	r3, [pc, #76]	@ (800fbe4 <handle_bus_reset+0x1fc>)
 800fb96:	2240      	movs	r2, #64	@ 0x40
 800fb98:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800fb9a:	4b12      	ldr	r3, [pc, #72]	@ (800fbe4 <handle_bus_reset+0x1fc>)
 800fb9c:	2240      	movs	r2, #64	@ 0x40
 800fb9e:	835a      	strh	r2, [r3, #26]
 800fba0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fba2:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800fba4:	697b      	ldr	r3, [r7, #20]
 800fba6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fba8:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800fbaa:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d004      	beq.n	800fbba <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800fbb0:	79fb      	ldrb	r3, [r7, #7]
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f7fe feea 	bl	800e98c <dma_setup_prepare>
 800fbb8:	e007      	b.n	800fbca <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800fbba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbbc:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800fbc0:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800fbc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbc6:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800fbca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbcc:	699b      	ldr	r3, [r3, #24]
 800fbce:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800fbd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbd4:	619a      	str	r2, [r3, #24]
}
 800fbd6:	bf00      	nop
 800fbd8:	3740      	adds	r7, #64	@ 0x40
 800fbda:	46bd      	mov	sp, r7
 800fbdc:	bd80      	pop	{r7, pc}
 800fbde:	bf00      	nop
 800fbe0:	08014758 	.word	0x08014758
 800fbe4:	20009d40 	.word	0x20009d40
 800fbe8:	20009dc0 	.word	0x20009dc0

0800fbec <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b08a      	sub	sp, #40	@ 0x28
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	71fb      	strb	r3, [r7, #7]
 800fbf6:	79fb      	ldrb	r3, [r7, #7]
 800fbf8:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fbfa:	7ffb      	ldrb	r3, [r7, #31]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d001      	beq.n	800fc04 <handle_enum_done+0x18>
    rhport = 0;
 800fc00:	2300      	movs	r3, #0
 800fc02:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fc04:	7ffb      	ldrb	r3, [r7, #31]
 800fc06:	4a1b      	ldr	r2, [pc, #108]	@ (800fc74 <handle_enum_done+0x88>)
 800fc08:	011b      	lsls	r3, r3, #4
 800fc0a:	4413      	add	r3, r2
 800fc0c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800fc0e:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800fc10:	6a3b      	ldr	r3, [r7, #32]
 800fc12:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800fc16:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800fc18:	7e3b      	ldrb	r3, [r7, #24]
 800fc1a:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800fc1e:	b2db      	uxtb	r3, r3
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d002      	beq.n	800fc2a <handle_enum_done+0x3e>
 800fc24:	2b02      	cmp	r3, #2
 800fc26:	d004      	beq.n	800fc32 <handle_enum_done+0x46>
 800fc28:	e007      	b.n	800fc3a <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800fc2a:	2302      	movs	r3, #2
 800fc2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800fc30:	e007      	b.n	800fc42 <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800fc32:	2301      	movs	r3, #1
 800fc34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800fc38:	e003      	b.n	800fc42 <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800fc40:	bf00      	nop
 800fc42:	79fb      	ldrb	r3, [r7, #7]
 800fc44:	77bb      	strb	r3, [r7, #30]
 800fc46:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fc4a:	777b      	strb	r3, [r7, #29]
 800fc4c:	2301      	movs	r3, #1
 800fc4e:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800fc50:	7fbb      	ldrb	r3, [r7, #30]
 800fc52:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800fc54:	2301      	movs	r3, #1
 800fc56:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800fc58:	7f7b      	ldrb	r3, [r7, #29]
 800fc5a:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800fc5c:	7f3a      	ldrb	r2, [r7, #28]
 800fc5e:	f107 030c 	add.w	r3, r7, #12
 800fc62:	4611      	mov	r1, r2
 800fc64:	4618      	mov	r0, r3
 800fc66:	f7fd fe61 	bl	800d92c <dcd_event_handler>
}
 800fc6a:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800fc6c:	bf00      	nop
 800fc6e:	3728      	adds	r7, #40	@ 0x28
 800fc70:	46bd      	mov	sp, r7
 800fc72:	bd80      	pop	{r7, pc}
 800fc74:	08014758 	.word	0x08014758

0800fc78 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800fc78:	b580      	push	{r7, lr}
 800fc7a:	b08c      	sub	sp, #48	@ 0x30
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	4603      	mov	r3, r0
 800fc80:	71fb      	strb	r3, [r7, #7]
 800fc82:	79fb      	ldrb	r3, [r7, #7]
 800fc84:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fc86:	7cfb      	ldrb	r3, [r7, #19]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d001      	beq.n	800fc90 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800fc8c:	2300      	movs	r3, #0
 800fc8e:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fc90:	7cfb      	ldrb	r3, [r7, #19]
 800fc92:	4a45      	ldr	r2, [pc, #276]	@ (800fda8 <handle_rxflvl_irq+0x130>)
 800fc94:	011b      	lsls	r3, r3, #4
 800fc96:	4413      	add	r3, r2
 800fc98:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800fc9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800fc9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc9e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800fca2:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800fca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca6:	6a1b      	ldr	r3, [r3, #32]
 800fca8:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800fcaa:	7b3b      	ldrb	r3, [r7, #12]
 800fcac:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800fcb0:	b2db      	uxtb	r3, r3
 800fcb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800fcb6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fcba:	3358      	adds	r3, #88	@ 0x58
 800fcbc:	015b      	lsls	r3, r3, #5
 800fcbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fcc0:	4413      	add	r3, r2
 800fcc2:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800fcc4:	7bbb      	ldrb	r3, [r7, #14]
 800fcc6:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800fcca:	b2db      	uxtb	r3, r3
 800fccc:	3b01      	subs	r3, #1
 800fcce:	2b05      	cmp	r3, #5
 800fcd0:	d862      	bhi.n	800fd98 <handle_rxflvl_irq+0x120>
 800fcd2:	a201      	add	r2, pc, #4	@ (adr r2, 800fcd8 <handle_rxflvl_irq+0x60>)
 800fcd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcd8:	0800fd99 	.word	0x0800fd99
 800fcdc:	0800fd17 	.word	0x0800fd17
 800fce0:	0800fd99 	.word	0x0800fd99
 800fce4:	0800fd09 	.word	0x0800fd09
 800fce8:	0800fd99 	.word	0x0800fd99
 800fcec:	0800fcf1 	.word	0x0800fcf1
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800fcf0:	4b2e      	ldr	r3, [pc, #184]	@ (800fdac <handle_rxflvl_irq+0x134>)
 800fcf2:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800fcf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcf6:	681a      	ldr	r2, [r3, #0]
 800fcf8:	69fb      	ldr	r3, [r7, #28]
 800fcfa:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800fcfc:	69fb      	ldr	r3, [r7, #28]
 800fcfe:	3304      	adds	r3, #4
 800fd00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fd02:	6812      	ldr	r2, [r2, #0]
 800fd04:	601a      	str	r2, [r3, #0]
      break;
 800fd06:	e04a      	b.n	800fd9e <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800fd08:	6a3b      	ldr	r3, [r7, #32]
 800fd0a:	691b      	ldr	r3, [r3, #16]
 800fd0c:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800fd10:	6a3b      	ldr	r3, [r7, #32]
 800fd12:	611a      	str	r2, [r3, #16]
      break;
 800fd14:	e043      	b.n	800fd9e <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800fd16:	89bb      	ldrh	r3, [r7, #12]
 800fd18:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800fd20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fd24:	015b      	lsls	r3, r3, #5
 800fd26:	4a22      	ldr	r2, [pc, #136]	@ (800fdb0 <handle_rxflvl_irq+0x138>)
 800fd28:	4413      	add	r3, r2
 800fd2a:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800fd2c:	8b7b      	ldrh	r3, [r7, #26]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d018      	beq.n	800fd64 <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800fd32:	697b      	ldr	r3, [r7, #20]
 800fd34:	685b      	ldr	r3, [r3, #4]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d007      	beq.n	800fd4a <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800fd3a:	697b      	ldr	r3, [r7, #20]
 800fd3c:	6858      	ldr	r0, [r3, #4]
 800fd3e:	8b7a      	ldrh	r2, [r7, #26]
 800fd40:	2301      	movs	r3, #1
 800fd42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fd44:	f7fc fa1e 	bl	800c184 <tu_fifo_write_n_access_mode>
 800fd48:	e00c      	b.n	800fd64 <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800fd4a:	697b      	ldr	r3, [r7, #20]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	8b7a      	ldrh	r2, [r7, #26]
 800fd50:	4619      	mov	r1, r3
 800fd52:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800fd54:	f000 fe66 	bl	8010a24 <dfifo_read_packet>
          xfer->buffer += byte_count;
 800fd58:	697b      	ldr	r3, [r7, #20]
 800fd5a:	681a      	ldr	r2, [r3, #0]
 800fd5c:	8b7b      	ldrh	r3, [r7, #26]
 800fd5e:	441a      	add	r2, r3
 800fd60:	697b      	ldr	r3, [r7, #20]
 800fd62:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800fd64:	697b      	ldr	r3, [r7, #20]
 800fd66:	895b      	ldrh	r3, [r3, #10]
 800fd68:	8b7a      	ldrh	r2, [r7, #26]
 800fd6a:	429a      	cmp	r2, r3
 800fd6c:	d216      	bcs.n	800fd9c <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800fd6e:	6a3b      	ldr	r3, [r7, #32]
 800fd70:	691b      	ldr	r3, [r3, #16]
 800fd72:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800fd74:	697b      	ldr	r3, [r7, #20]
 800fd76:	891a      	ldrh	r2, [r3, #8]
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fd7e:	b29b      	uxth	r3, r3
 800fd80:	1ad3      	subs	r3, r2, r3
 800fd82:	b29a      	uxth	r2, r3
 800fd84:	697b      	ldr	r3, [r7, #20]
 800fd86:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800fd88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d105      	bne.n	800fd9c <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800fd90:	4b08      	ldr	r3, [pc, #32]	@ (800fdb4 <handle_rxflvl_irq+0x13c>)
 800fd92:	2200      	movs	r2, #0
 800fd94:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800fd96:	e001      	b.n	800fd9c <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800fd98:	bf00      	nop
 800fd9a:	e000      	b.n	800fd9e <handle_rxflvl_irq+0x126>
      break;
 800fd9c:	bf00      	nop
  }
}
 800fd9e:	bf00      	nop
 800fda0:	3730      	adds	r7, #48	@ 0x30
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}
 800fda6:	bf00      	nop
 800fda8:	08014758 	.word	0x08014758
 800fdac:	20009dc8 	.word	0x20009dc8
 800fdb0:	20009d40 	.word	0x20009d40
 800fdb4:	20009dc0 	.word	0x20009dc0

0800fdb8 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800fdb8:	b580      	push	{r7, lr}
 800fdba:	b090      	sub	sp, #64	@ 0x40
 800fdbc:	af00      	add	r7, sp, #0
 800fdbe:	4603      	mov	r3, r0
 800fdc0:	603a      	str	r2, [r7, #0]
 800fdc2:	71fb      	strb	r3, [r7, #7]
 800fdc4:	460b      	mov	r3, r1
 800fdc6:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800fdc8:	783b      	ldrb	r3, [r7, #0]
 800fdca:	f003 0308 	and.w	r3, r3, #8
 800fdce:	b2db      	uxtb	r3, r3
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d03d      	beq.n	800fe50 <handle_epout_slave+0x98>
 800fdd4:	79fb      	ldrb	r3, [r7, #7]
 800fdd6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800fdda:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d002      	beq.n	800fde8 <handle_epout_slave+0x30>
    rhport = 0;
 800fde2:	2300      	movs	r3, #0
 800fde4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800fde8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800fdec:	4a3f      	ldr	r2, [pc, #252]	@ (800feec <handle_epout_slave+0x134>)
 800fdee:	011b      	lsls	r3, r3, #4
 800fdf0:	4413      	add	r3, r2
 800fdf2:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800fdf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800fdf8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fdfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdfc:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800fdfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	0fdb      	lsrs	r3, r3, #31
 800fe04:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d005      	beq.n	800fe16 <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800fe0a:	79fb      	ldrb	r3, [r7, #7]
 800fe0c:	2200      	movs	r2, #0
 800fe0e:	2180      	movs	r1, #128	@ 0x80
 800fe10:	4618      	mov	r0, r3
 800fe12:	f7fe ffe7 	bl	800ede4 <edpt_disable>
 800fe16:	79fb      	ldrb	r3, [r7, #7]
 800fe18:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800fe1c:	4b34      	ldr	r3, [pc, #208]	@ (800fef0 <handle_epout_slave+0x138>)
 800fe1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fe20:	2301      	movs	r3, #1
 800fe22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800fe26:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800fe2a:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800fe2c:	2306      	movs	r3, #6
 800fe2e:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800fe30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fe32:	f107 0318 	add.w	r3, r7, #24
 800fe36:	6810      	ldr	r0, [r2, #0]
 800fe38:	6851      	ldr	r1, [r2, #4]
 800fe3a:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800fe3c:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800fe40:	f107 0314 	add.w	r3, r7, #20
 800fe44:	4611      	mov	r1, r2
 800fe46:	4618      	mov	r0, r3
 800fe48:	f7fd fd70 	bl	800d92c <dcd_event_handler>
}
 800fe4c:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800fe4e:	e04a      	b.n	800fee6 <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800fe50:	783b      	ldrb	r3, [r7, #0]
 800fe52:	f003 0301 	and.w	r3, r3, #1
 800fe56:	b2db      	uxtb	r3, r3
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d044      	beq.n	800fee6 <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800fe5c:	783b      	ldrb	r3, [r7, #0]
 800fe5e:	f003 0320 	and.w	r3, r3, #32
 800fe62:	b2db      	uxtb	r3, r3
 800fe64:	2b00      	cmp	r3, #0
 800fe66:	d13e      	bne.n	800fee6 <handle_epout_slave+0x12e>
 800fe68:	787b      	ldrb	r3, [r7, #1]
 800fe6a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800fe6e:	b2db      	uxtb	r3, r3
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d138      	bne.n	800fee6 <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800fe74:	79bb      	ldrb	r3, [r7, #6]
 800fe76:	015b      	lsls	r3, r3, #5
 800fe78:	4a1e      	ldr	r2, [pc, #120]	@ (800fef4 <handle_epout_slave+0x13c>)
 800fe7a:	4413      	add	r3, r2
 800fe7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800fe7e:	79bb      	ldrb	r3, [r7, #6]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d10a      	bne.n	800fe9a <handle_epout_slave+0xe2>
 800fe84:	4b1c      	ldr	r3, [pc, #112]	@ (800fef8 <handle_epout_slave+0x140>)
 800fe86:	881b      	ldrh	r3, [r3, #0]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d006      	beq.n	800fe9a <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800fe8c:	79b9      	ldrb	r1, [r7, #6]
 800fe8e:	79fb      	ldrb	r3, [r7, #7]
 800fe90:	2200      	movs	r2, #0
 800fe92:	4618      	mov	r0, r3
 800fe94:	f7ff f8fc 	bl	800f090 <edpt_schedule_packets>
 800fe98:	e025      	b.n	800fee6 <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800fe9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fe9c:	891b      	ldrh	r3, [r3, #8]
 800fe9e:	461a      	mov	r2, r3
 800fea0:	79fb      	ldrb	r3, [r7, #7]
 800fea2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fea6:	79bb      	ldrb	r3, [r7, #6]
 800fea8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800feac:	627a      	str	r2, [r7, #36]	@ 0x24
 800feae:	2300      	movs	r3, #0
 800feb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800feb4:	2301      	movs	r3, #1
 800feb6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800feba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800febe:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800fec0:	2307      	movs	r3, #7
 800fec2:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800fec4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800fec8:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800feca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fecc:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800fece:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800fed2:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800fed4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800fed8:	f107 0308 	add.w	r3, r7, #8
 800fedc:	4611      	mov	r1, r2
 800fede:	4618      	mov	r0, r3
 800fee0:	f7fd fd24 	bl	800d92c <dcd_event_handler>
}
 800fee4:	bf00      	nop
      }
    }
  }
}
 800fee6:	3740      	adds	r7, #64	@ 0x40
 800fee8:	46bd      	mov	sp, r7
 800feea:	bd80      	pop	{r7, pc}
 800feec:	08014758 	.word	0x08014758
 800fef0:	20009dc8 	.word	0x20009dc8
 800fef4:	20009d40 	.word	0x20009d40
 800fef8:	20009dc0 	.word	0x20009dc0

0800fefc <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800fefc:	b580      	push	{r7, lr}
 800fefe:	b08e      	sub	sp, #56	@ 0x38
 800ff00:	af00      	add	r7, sp, #0
 800ff02:	4603      	mov	r3, r0
 800ff04:	603a      	str	r2, [r7, #0]
 800ff06:	71fb      	strb	r3, [r7, #7]
 800ff08:	460b      	mov	r3, r1
 800ff0a:	71bb      	strb	r3, [r7, #6]
 800ff0c:	79fb      	ldrb	r3, [r7, #7]
 800ff0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ff12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d002      	beq.n	800ff20 <handle_epin_slave+0x24>
    rhport = 0;
 800ff1a:	2300      	movs	r3, #0
 800ff1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ff20:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ff24:	4a42      	ldr	r2, [pc, #264]	@ (8010030 <handle_epin_slave+0x134>)
 800ff26:	011b      	lsls	r3, r3, #4
 800ff28:	4413      	add	r3, r2
 800ff2a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ff2c:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800ff2e:	79bb      	ldrb	r3, [r7, #6]
 800ff30:	3348      	adds	r3, #72	@ 0x48
 800ff32:	015b      	lsls	r3, r3, #5
 800ff34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ff36:	4413      	add	r3, r2
 800ff38:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ff3a:	79bb      	ldrb	r3, [r7, #6]
 800ff3c:	015b      	lsls	r3, r3, #5
 800ff3e:	3310      	adds	r3, #16
 800ff40:	4a3c      	ldr	r2, [pc, #240]	@ (8010034 <handle_epin_slave+0x138>)
 800ff42:	4413      	add	r3, r2
 800ff44:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800ff46:	783b      	ldrb	r3, [r7, #0]
 800ff48:	f003 0301 	and.w	r3, r3, #1
 800ff4c:	b2db      	uxtb	r3, r3
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d037      	beq.n	800ffc2 <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800ff52:	79bb      	ldrb	r3, [r7, #6]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d10a      	bne.n	800ff6e <handle_epin_slave+0x72>
 800ff58:	4b37      	ldr	r3, [pc, #220]	@ (8010038 <handle_epin_slave+0x13c>)
 800ff5a:	885b      	ldrh	r3, [r3, #2]
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	d006      	beq.n	800ff6e <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800ff60:	79b9      	ldrb	r1, [r7, #6]
 800ff62:	79fb      	ldrb	r3, [r7, #7]
 800ff64:	2201      	movs	r2, #1
 800ff66:	4618      	mov	r0, r3
 800ff68:	f7ff f892 	bl	800f090 <edpt_schedule_packets>
 800ff6c:	e029      	b.n	800ffc2 <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800ff6e:	79bb      	ldrb	r3, [r7, #6]
 800ff70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ff74:	b2d9      	uxtb	r1, r3
 800ff76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff78:	891b      	ldrh	r3, [r3, #8]
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	79fb      	ldrb	r3, [r7, #7]
 800ff7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ff82:	460b      	mov	r3, r1
 800ff84:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800ff88:	627a      	str	r2, [r7, #36]	@ 0x24
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800ff90:	2301      	movs	r3, #1
 800ff92:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800ff96:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ff9a:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800ff9c:	2307      	movs	r3, #7
 800ff9e:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800ffa0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ffa4:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800ffa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ffa8:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800ffaa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800ffae:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800ffb0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800ffb4:	f107 030c 	add.w	r3, r7, #12
 800ffb8:	4611      	mov	r1, r2
 800ffba:	4618      	mov	r0, r3
 800ffbc:	f7fd fcb6 	bl	800d92c <dcd_event_handler>
}
 800ffc0:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800ffc2:	783b      	ldrb	r3, [r7, #0]
 800ffc4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ffc8:	b2db      	uxtb	r3, r3
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d02c      	beq.n	8010028 <handle_epin_slave+0x12c>
 800ffce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffd0:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800ffd4:	61fb      	str	r3, [r7, #28]
 800ffd6:	79bb      	ldrb	r3, [r7, #6]
 800ffd8:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800ffda:	7efb      	ldrb	r3, [r7, #27]
 800ffdc:	69fa      	ldr	r2, [r7, #28]
 800ffde:	fa22 f303 	lsr.w	r3, r2, r3
 800ffe2:	f003 0301 	and.w	r3, r3, #1
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	bf14      	ite	ne
 800ffea:	2301      	movne	r3, #1
 800ffec:	2300      	moveq	r3, #0
 800ffee:	b2db      	uxtb	r3, r3
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d019      	beq.n	8010028 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800fff4:	79ba      	ldrb	r2, [r7, #6]
 800fff6:	79fb      	ldrb	r3, [r7, #7]
 800fff8:	4611      	mov	r1, r2
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7fe ffc2 	bl	800ef84 <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8010000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 8010006:	68bb      	ldr	r3, [r7, #8]
 8010008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801000c:	2b00      	cmp	r3, #0
 801000e:	d10b      	bne.n	8010028 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 8010010:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010012:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 8010016:	79bb      	ldrb	r3, [r7, #6]
 8010018:	2101      	movs	r1, #1
 801001a:	fa01 f303 	lsl.w	r3, r1, r3
 801001e:	43db      	mvns	r3, r3
 8010020:	401a      	ands	r2, r3
 8010022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010024:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 8010028:	bf00      	nop
 801002a:	3738      	adds	r7, #56	@ 0x38
 801002c:	46bd      	mov	sp, r7
 801002e:	bd80      	pop	{r7, pc}
 8010030:	08014758 	.word	0x08014758
 8010034:	20009d40 	.word	0x20009d40
 8010038:	20009dc0 	.word	0x20009dc0

0801003c <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 801003c:	b580      	push	{r7, lr}
 801003e:	b090      	sub	sp, #64	@ 0x40
 8010040:	af00      	add	r7, sp, #0
 8010042:	4603      	mov	r3, r0
 8010044:	460a      	mov	r2, r1
 8010046:	71fb      	strb	r3, [r7, #7]
 8010048:	4613      	mov	r3, r2
 801004a:	71bb      	strb	r3, [r7, #6]
 801004c:	79fb      	ldrb	r3, [r7, #7]
 801004e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010052:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010056:	2b00      	cmp	r3, #0
 8010058:	d002      	beq.n	8010060 <handle_ep_irq+0x24>
    rhport = 0;
 801005a:	2300      	movs	r3, #0
 801005c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010060:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8010064:	4a3e      	ldr	r2, [pc, #248]	@ (8010160 <handle_ep_irq+0x124>)
 8010066:	011b      	lsls	r3, r3, #4
 8010068:	4413      	add	r3, r2
 801006a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801006c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801006e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010070:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010074:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010076:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 8010078:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 801007a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 801007e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010080:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010084:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010086:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 8010088:	7c7b      	ldrb	r3, [r7, #17]
 801008a:	f3c3 0383 	ubfx	r3, r3, #2, #4
 801008e:	b2db      	uxtb	r3, r3
 8010090:	3301      	adds	r3, #1
 8010092:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 8010094:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 8010098:	79bb      	ldrb	r3, [r7, #6]
 801009a:	2b01      	cmp	r3, #1
 801009c:	d101      	bne.n	80100a2 <handle_ep_irq+0x66>
 801009e:	2300      	movs	r3, #0
 80100a0:	e000      	b.n	80100a4 <handle_ep_irq+0x68>
 80100a2:	2310      	movs	r3, #16
 80100a4:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 80100a8:	79bb      	ldrb	r3, [r7, #6]
 80100aa:	2b01      	cmp	r3, #1
 80100ac:	bf14      	ite	ne
 80100ae:	2301      	movne	r3, #1
 80100b0:	2300      	moveq	r3, #0
 80100b2:	b2db      	uxtb	r3, r3
 80100b4:	025b      	lsls	r3, r3, #9
 80100b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80100ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80100bc:	4413      	add	r3, r2
 80100be:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80100c0:	2300      	movs	r3, #0
 80100c2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80100c6:	e03f      	b.n	8010148 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 80100c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ca:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 80100ce:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80100d2:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80100d6:	440a      	add	r2, r1
 80100d8:	b2d2      	uxtb	r2, r2
 80100da:	61fb      	str	r3, [r7, #28]
 80100dc:	4613      	mov	r3, r2
 80100de:	76fb      	strb	r3, [r7, #27]
 80100e0:	7efb      	ldrb	r3, [r7, #27]
 80100e2:	69fa      	ldr	r2, [r7, #28]
 80100e4:	fa22 f303 	lsr.w	r3, r2, r3
 80100e8:	f003 0301 	and.w	r3, r3, #1
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	bf14      	ite	ne
 80100f0:	2301      	movne	r3, #1
 80100f2:	2300      	moveq	r3, #0
 80100f4:	b2db      	uxtb	r3, r3
 80100f6:	2b00      	cmp	r3, #0
 80100f8:	d021      	beq.n	801013e <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 80100fa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80100fe:	015b      	lsls	r3, r3, #5
 8010100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010102:	4413      	add	r3, r2
 8010104:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 8010106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010108:	689b      	ldr	r3, [r3, #8]
 801010a:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 801010c:	68fa      	ldr	r2, [r7, #12]
 801010e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010110:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 8010112:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010116:	2b00      	cmp	r3, #0
 8010118:	d111      	bne.n	801013e <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 801011a:	79bb      	ldrb	r3, [r7, #6]
 801011c:	2b01      	cmp	r3, #1
 801011e:	d107      	bne.n	8010130 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 8010120:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010124:	79fb      	ldrb	r3, [r7, #7]
 8010126:	68fa      	ldr	r2, [r7, #12]
 8010128:	4618      	mov	r0, r3
 801012a:	f7ff fee7 	bl	800fefc <handle_epin_slave>
 801012e:	e006      	b.n	801013e <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 8010130:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010134:	79fb      	ldrb	r3, [r7, #7]
 8010136:	68fa      	ldr	r2, [r7, #12]
 8010138:	4618      	mov	r0, r3
 801013a:	f7ff fe3d 	bl	800fdb8 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 801013e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8010142:	3301      	adds	r3, #1
 8010144:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8010148:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 801014c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010150:	429a      	cmp	r2, r3
 8010152:	d3b9      	bcc.n	80100c8 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 8010154:	bf00      	nop
 8010156:	bf00      	nop
 8010158:	3740      	adds	r7, #64	@ 0x40
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}
 801015e:	bf00      	nop
 8010160:	08014758 	.word	0x08014758

08010164 <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 8010164:	b580      	push	{r7, lr}
 8010166:	b096      	sub	sp, #88	@ 0x58
 8010168:	af00      	add	r7, sp, #0
 801016a:	4603      	mov	r3, r0
 801016c:	71fb      	strb	r3, [r7, #7]
 801016e:	79fb      	ldrb	r3, [r7, #7]
 8010170:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010174:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010178:	2b00      	cmp	r3, #0
 801017a:	d002      	beq.n	8010182 <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 801017c:	2300      	movs	r3, #0
 801017e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8010182:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010186:	4a64      	ldr	r2, [pc, #400]	@ (8010318 <handle_incomplete_iso_in+0x1b4>)
 8010188:	011b      	lsls	r3, r3, #4
 801018a:	4413      	add	r3, r2
 801018c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 801018e:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 8010190:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010192:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 8010196:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 8010198:	6a3b      	ldr	r3, [r7, #32]
 801019a:	f3c3 230d 	ubfx	r3, r3, #8, #14
 801019e:	b29b      	uxth	r3, r3
 80101a0:	f003 0301 	and.w	r3, r3, #1
 80101a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80101a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80101a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80101aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80101ae:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 80101b0:	7f7b      	ldrb	r3, [r7, #29]
 80101b2:	f3c3 0383 	ubfx	r3, r3, #2, #4
 80101b6:	b2db      	uxtb	r3, r3
 80101b8:	3301      	adds	r3, #1
 80101ba:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 80101bc:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80101c0:	2300      	movs	r3, #0
 80101c2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80101c6:	e09a      	b.n	80102fe <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 80101c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80101cc:	3348      	adds	r3, #72	@ 0x48
 80101ce:	015b      	lsls	r3, r3, #5
 80101d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80101d2:	4413      	add	r3, r2
 80101d4:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 80101d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 80101dc:	7efb      	ldrb	r3, [r7, #27]
 80101de:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80101e2:	b2db      	uxtb	r3, r3
 80101e4:	2b00      	cmp	r3, #0
 80101e6:	f000 8085 	beq.w	80102f4 <handle_incomplete_iso_in+0x190>
 80101ea:	7ebb      	ldrb	r3, [r7, #26]
 80101ec:	f003 030c 	and.w	r3, r3, #12
 80101f0:	b2db      	uxtb	r3, r3
 80101f2:	2b04      	cmp	r3, #4
 80101f4:	d17e      	bne.n	80102f4 <handle_incomplete_iso_in+0x190>
 80101f6:	7ebb      	ldrb	r3, [r7, #26]
 80101f8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80101fc:	b2db      	uxtb	r3, r3
 80101fe:	461a      	mov	r2, r3
 8010200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010202:	4293      	cmp	r3, r2
 8010204:	d176      	bne.n	80102f4 <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8010206:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801020a:	015b      	lsls	r3, r3, #5
 801020c:	3310      	adds	r3, #16
 801020e:	4a43      	ldr	r2, [pc, #268]	@ (801031c <handle_incomplete_iso_in+0x1b8>)
 8010210:	4413      	add	r3, r2
 8010212:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 8010214:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010216:	7b5b      	ldrb	r3, [r3, #13]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d038      	beq.n	801028e <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 801021c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801021e:	7b5b      	ldrb	r3, [r3, #13]
 8010220:	3b01      	subs	r3, #1
 8010222:	b2da      	uxtb	r2, r3
 8010224:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010226:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 8010228:	2300      	movs	r3, #0
 801022a:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 801022c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801022e:	891b      	ldrh	r3, [r3, #8]
 8010230:	461a      	mov	r2, r3
 8010232:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8010236:	68bb      	ldr	r3, [r7, #8]
 8010238:	f362 0312 	bfi	r3, r2, #0, #19
 801023c:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 801023e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010240:	891b      	ldrh	r3, [r3, #8]
 8010242:	461a      	mov	r2, r3
 8010244:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010246:	895b      	ldrh	r3, [r3, #10]
 8010248:	637a      	str	r2, [r7, #52]	@ 0x34
 801024a:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 801024c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801024e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010250:	4413      	add	r3, r2
 8010252:	1e5a      	subs	r2, r3, #1
 8010254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010256:	fbb2 f3f3 	udiv	r3, r2, r3
 801025a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801025e:	b29a      	uxth	r2, r3
 8010260:	897b      	ldrh	r3, [r7, #10]
 8010262:	f362 03cc 	bfi	r3, r2, #3, #10
 8010266:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 8010268:	68ba      	ldr	r2, [r7, #8]
 801026a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801026c:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 801026e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010270:	2b00      	cmp	r3, #0
 8010272:	d004      	beq.n	801027e <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 8010274:	7efb      	ldrb	r3, [r7, #27]
 8010276:	f043 0310 	orr.w	r3, r3, #16
 801027a:	76fb      	strb	r3, [r7, #27]
 801027c:	e003      	b.n	8010286 <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 801027e:	7efb      	ldrb	r3, [r7, #27]
 8010280:	f043 0320 	orr.w	r3, r3, #32
 8010284:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 8010286:	69ba      	ldr	r2, [r7, #24]
 8010288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801028a:	601a      	str	r2, [r3, #0]
 801028c:	e032      	b.n	80102f4 <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 801028e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8010292:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010296:	b2d9      	uxtb	r1, r3
 8010298:	79fb      	ldrb	r3, [r7, #7]
 801029a:	2200      	movs	r2, #0
 801029c:	4618      	mov	r0, r3
 801029e:	f7fe fda1 	bl	800ede4 <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 80102a2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80102a6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80102aa:	b2da      	uxtb	r2, r3
 80102ac:	79fb      	ldrb	r3, [r7, #7]
 80102ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80102b2:	4613      	mov	r3, r2
 80102b4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80102b8:	2300      	movs	r3, #0
 80102ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80102bc:	2301      	movs	r3, #1
 80102be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80102c2:	2301      	movs	r3, #1
 80102c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 80102c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80102cc:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 80102ce:	2307      	movs	r3, #7
 80102d0:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 80102d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80102d6:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 80102d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102da:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 80102dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102e0:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 80102e2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80102e6:	f107 030c 	add.w	r3, r7, #12
 80102ea:	4611      	mov	r1, r2
 80102ec:	4618      	mov	r0, r3
 80102ee:	f7fd fb1d 	bl	800d92c <dcd_event_handler>
}
 80102f2:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 80102f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80102f8:	3301      	adds	r3, #1
 80102fa:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 80102fe:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8010302:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010306:	429a      	cmp	r2, r3
 8010308:	f4ff af5e 	bcc.w	80101c8 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 801030c:	bf00      	nop
 801030e:	bf00      	nop
 8010310:	3758      	adds	r7, #88	@ 0x58
 8010312:	46bd      	mov	sp, r7
 8010314:	bd80      	pop	{r7, pc}
 8010316:	bf00      	nop
 8010318:	08014758 	.word	0x08014758
 801031c:	20009d40 	.word	0x20009d40

08010320 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 8010320:	b580      	push	{r7, lr}
 8010322:	b098      	sub	sp, #96	@ 0x60
 8010324:	af00      	add	r7, sp, #0
 8010326:	4603      	mov	r3, r0
 8010328:	71fb      	strb	r3, [r7, #7]
 801032a:	79fb      	ldrb	r3, [r7, #7]
 801032c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010330:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010334:	2b00      	cmp	r3, #0
 8010336:	d002      	beq.n	801033e <dcd_int_handler+0x1e>
    rhport = 0;
 8010338:	2300      	movs	r3, #0
 801033a:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801033e:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8010342:	4a94      	ldr	r2, [pc, #592]	@ (8010594 <dcd_int_handler+0x274>)
 8010344:	011b      	lsls	r3, r3, #4
 8010346:	4413      	add	r3, r2
 8010348:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 801034a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 801034c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801034e:	699b      	ldr	r3, [r3, #24]
 8010350:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 8010352:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010354:	695b      	ldr	r3, [r3, #20]
 8010356:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010358:	4013      	ands	r3, r2
 801035a:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 801035c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801035e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8010362:	2b00      	cmp	r3, #0
 8010364:	d00d      	beq.n	8010382 <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 8010366:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010368:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801036c:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 801036e:	2001      	movs	r0, #1
 8010370:	f7fd fdac 	bl	800decc <usbd_spin_lock>
    handle_bus_reset(rhport);
 8010374:	79fb      	ldrb	r3, [r7, #7]
 8010376:	4618      	mov	r0, r3
 8010378:	f7ff fb36 	bl	800f9e8 <handle_bus_reset>
    usbd_spin_unlock(true);
 801037c:	2001      	movs	r0, #1
 801037e:	f7fd fdc9 	bl	800df14 <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 8010382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010384:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010388:	2b00      	cmp	r3, #0
 801038a:	d011      	beq.n	80103b0 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 801038c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801038e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8010392:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 8010394:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010396:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801039a:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 801039c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801039e:	699b      	ldr	r3, [r3, #24]
 80103a0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80103a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103a6:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 80103a8:	79fb      	ldrb	r3, [r7, #7]
 80103aa:	4618      	mov	r0, r3
 80103ac:	f7ff fc1e 	bl	800fbec <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 80103b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80103b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d023      	beq.n	8010402 <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 80103ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103bc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80103c0:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 80103c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103c4:	699b      	ldr	r3, [r3, #24]
 80103c6:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80103ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80103cc:	619a      	str	r2, [r3, #24]
 80103ce:	79fb      	ldrb	r3, [r7, #7]
 80103d0:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80103d4:	2304      	movs	r3, #4
 80103d6:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 80103da:	2301      	movs	r3, #1
 80103dc:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 80103e0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80103e4:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 80103e8:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 80103ec:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 80103f0:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 80103f4:	f107 0320 	add.w	r3, r7, #32
 80103f8:	4611      	mov	r1, r2
 80103fa:	4618      	mov	r0, r3
 80103fc:	f7fd fa96 	bl	800d92c <dcd_event_handler>
}
 8010400:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 8010402:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010404:	2b00      	cmp	r3, #0
 8010406:	da23      	bge.n	8010450 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 8010408:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801040a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801040e:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 8010410:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010412:	699b      	ldr	r3, [r3, #24]
 8010414:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8010418:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801041a:	619a      	str	r2, [r3, #24]
 801041c:	79fb      	ldrb	r3, [r7, #7]
 801041e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8010422:	2305      	movs	r3, #5
 8010424:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8010428:	2301      	movs	r3, #1
 801042a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 801042e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8010432:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 8010436:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801043a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 801043e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8010442:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010446:	4611      	mov	r1, r2
 8010448:	4618      	mov	r0, r3
 801044a:	f7fd fa6f 	bl	800d92c <dcd_event_handler>
}
 801044e:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 8010450:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010452:	f003 0304 	and.w	r3, r3, #4
 8010456:	2b00      	cmp	r3, #0
 8010458:	d022      	beq.n	80104a0 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 801045a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801045c:	685b      	ldr	r3, [r3, #4]
 801045e:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 8010460:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010462:	f003 0304 	and.w	r3, r3, #4
 8010466:	2b00      	cmp	r3, #0
 8010468:	d017      	beq.n	801049a <dcd_int_handler+0x17a>
 801046a:	79fb      	ldrb	r3, [r7, #7]
 801046c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8010470:	2302      	movs	r3, #2
 8010472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010476:	2301      	movs	r3, #1
 8010478:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 801047c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8010480:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 8010482:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010486:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 8010488:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 801048c:	f107 0314 	add.w	r3, r7, #20
 8010490:	4611      	mov	r1, r2
 8010492:	4618      	mov	r0, r3
 8010494:	f7fd fa4a 	bl	800d92c <dcd_event_handler>
}
 8010498:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 801049a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801049c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801049e:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 80104a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80104a2:	f003 0308 	and.w	r3, r3, #8
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d034      	beq.n	8010514 <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 80104aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104ac:	2208      	movs	r2, #8
 80104ae:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 80104b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104b2:	699b      	ldr	r3, [r3, #24]
 80104b4:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80104b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104ba:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 80104bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104be:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 80104c2:	0a1b      	lsrs	r3, r3, #8
 80104c4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80104c8:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 80104ca:	4b33      	ldr	r3, [pc, #204]	@ (8010598 <dcd_int_handler+0x278>)
 80104cc:	79db      	ldrb	r3, [r3, #7]
 80104ce:	f083 0301 	eor.w	r3, r3, #1
 80104d2:	b2db      	uxtb	r3, r3
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d005      	beq.n	80104e4 <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 80104d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104da:	699b      	ldr	r3, [r3, #24]
 80104dc:	f023 0208 	bic.w	r2, r3, #8
 80104e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80104e2:	619a      	str	r2, [r3, #24]
 80104e4:	79fb      	ldrb	r3, [r7, #7]
 80104e6:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 80104ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80104ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80104ee:	2301      	movs	r3, #1
 80104f0:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 80104f4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80104f8:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 80104fa:	2303      	movs	r3, #3
 80104fc:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 80104fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010500:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 8010502:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8010506:	f107 0308 	add.w	r3, r7, #8
 801050a:	4611      	mov	r1, r2
 801050c:	4618      	mov	r0, r3
 801050e:	f7fd fa0d 	bl	800d92c <dcd_event_handler>
}
 8010512:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 8010514:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010516:	f003 0310 	and.w	r3, r3, #16
 801051a:	2b00      	cmp	r3, #0
 801051c:	d015      	beq.n	801054a <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 801051e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010520:	699b      	ldr	r3, [r3, #24]
 8010522:	f023 0210 	bic.w	r2, r3, #16
 8010526:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010528:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 801052a:	79fb      	ldrb	r3, [r7, #7]
 801052c:	4618      	mov	r0, r3
 801052e:	f7ff fba3 	bl	800fc78 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 8010532:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010534:	695b      	ldr	r3, [r3, #20]
 8010536:	f003 0310 	and.w	r3, r3, #16
 801053a:	2b00      	cmp	r3, #0
 801053c:	d1f5      	bne.n	801052a <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 801053e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010540:	699b      	ldr	r3, [r3, #24]
 8010542:	f043 0210 	orr.w	r2, r3, #16
 8010546:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8010548:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 801054a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801054c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8010550:	2b00      	cmp	r3, #0
 8010552:	d004      	beq.n	801055e <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 8010554:	79fb      	ldrb	r3, [r7, #7]
 8010556:	2100      	movs	r1, #0
 8010558:	4618      	mov	r0, r3
 801055a:	f7ff fd6f 	bl	801003c <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 801055e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010560:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8010564:	2b00      	cmp	r3, #0
 8010566:	d004      	beq.n	8010572 <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 8010568:	79fb      	ldrb	r3, [r7, #7]
 801056a:	2101      	movs	r1, #1
 801056c:	4618      	mov	r0, r3
 801056e:	f7ff fd65 	bl	801003c <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 8010572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010574:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010578:	2b00      	cmp	r3, #0
 801057a:	d007      	beq.n	801058c <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 801057c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801057e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010582:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 8010584:	79fb      	ldrb	r3, [r7, #7]
 8010586:	4618      	mov	r0, r3
 8010588:	f7ff fdec 	bl	8010164 <handle_incomplete_iso_in>
  }
}
 801058c:	bf00      	nop
 801058e:	3760      	adds	r7, #96	@ 0x60
 8010590:	46bd      	mov	sp, r7
 8010592:	bd80      	pop	{r7, pc}
 8010594:	08014758 	.word	0x08014758
 8010598:	20009dc0 	.word	0x20009dc0

0801059c <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 801059c:	b480      	push	{r7}
 801059e:	b083      	sub	sp, #12
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
 80105a4:	460b      	mov	r3, r1
 80105a6:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 80105a8:	78fb      	ldrb	r3, [r7, #3]
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	d106      	bne.n	80105bc <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 80105ae:	687b      	ldr	r3, [r7, #4]
 80105b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105b2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 80105ba:	e005      	b.n	80105c8 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80105c0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80105c8:	bf00      	nop
 80105ca:	370c      	adds	r7, #12
 80105cc:	46bd      	mov	sp, r7
 80105ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d2:	4770      	bx	lr

080105d4 <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 80105d4:	b480      	push	{r7}
 80105d6:	b085      	sub	sp, #20
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
 80105dc:	460b      	mov	r3, r1
 80105de:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 80105e0:	78fb      	ldrb	r3, [r7, #3]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d152      	bne.n	801068c <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 80105e6:	4b2c      	ldr	r3, [pc, #176]	@ (8010698 <dwc2_phy_update+0xc4>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	4a2c      	ldr	r2, [pc, #176]	@ (801069c <dwc2_phy_update+0xc8>)
 80105ec:	4293      	cmp	r3, r2
 80105ee:	d302      	bcc.n	80105f6 <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 80105f0:	2306      	movs	r3, #6
 80105f2:	60fb      	str	r3, [r7, #12]
 80105f4:	e041      	b.n	801067a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 80105f6:	4b28      	ldr	r3, [pc, #160]	@ (8010698 <dwc2_phy_update+0xc4>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	4a29      	ldr	r2, [pc, #164]	@ (80106a0 <dwc2_phy_update+0xcc>)
 80105fc:	4293      	cmp	r3, r2
 80105fe:	d902      	bls.n	8010606 <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 8010600:	2307      	movs	r3, #7
 8010602:	60fb      	str	r3, [r7, #12]
 8010604:	e039      	b.n	801067a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 8010606:	4b24      	ldr	r3, [pc, #144]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	4a26      	ldr	r2, [pc, #152]	@ (80106a4 <dwc2_phy_update+0xd0>)
 801060c:	4293      	cmp	r3, r2
 801060e:	d302      	bcc.n	8010616 <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 8010610:	2308      	movs	r3, #8
 8010612:	60fb      	str	r3, [r7, #12]
 8010614:	e031      	b.n	801067a <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 8010616:	4b20      	ldr	r3, [pc, #128]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	4a23      	ldr	r2, [pc, #140]	@ (80106a8 <dwc2_phy_update+0xd4>)
 801061c:	4293      	cmp	r3, r2
 801061e:	d902      	bls.n	8010626 <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 8010620:	2309      	movs	r3, #9
 8010622:	60fb      	str	r3, [r7, #12]
 8010624:	e029      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 8010626:	4b1c      	ldr	r3, [pc, #112]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	4a20      	ldr	r2, [pc, #128]	@ (80106ac <dwc2_phy_update+0xd8>)
 801062c:	4293      	cmp	r3, r2
 801062e:	d902      	bls.n	8010636 <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 8010630:	230a      	movs	r3, #10
 8010632:	60fb      	str	r3, [r7, #12]
 8010634:	e021      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 8010636:	4b18      	ldr	r3, [pc, #96]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010638:	681b      	ldr	r3, [r3, #0]
 801063a:	4a1d      	ldr	r2, [pc, #116]	@ (80106b0 <dwc2_phy_update+0xdc>)
 801063c:	4293      	cmp	r3, r2
 801063e:	d902      	bls.n	8010646 <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 8010640:	230b      	movs	r3, #11
 8010642:	60fb      	str	r3, [r7, #12]
 8010644:	e019      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 8010646:	4b14      	ldr	r3, [pc, #80]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	4a1a      	ldr	r2, [pc, #104]	@ (80106b4 <dwc2_phy_update+0xe0>)
 801064c:	4293      	cmp	r3, r2
 801064e:	d302      	bcc.n	8010656 <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 8010650:	230c      	movs	r3, #12
 8010652:	60fb      	str	r3, [r7, #12]
 8010654:	e011      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 8010656:	4b10      	ldr	r3, [pc, #64]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010658:	681b      	ldr	r3, [r3, #0]
 801065a:	4a17      	ldr	r2, [pc, #92]	@ (80106b8 <dwc2_phy_update+0xe4>)
 801065c:	4293      	cmp	r3, r2
 801065e:	d302      	bcc.n	8010666 <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 8010660:	230d      	movs	r3, #13
 8010662:	60fb      	str	r3, [r7, #12]
 8010664:	e009      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 8010666:	4b0c      	ldr	r3, [pc, #48]	@ (8010698 <dwc2_phy_update+0xc4>)
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	4a14      	ldr	r2, [pc, #80]	@ (80106bc <dwc2_phy_update+0xe8>)
 801066c:	4293      	cmp	r3, r2
 801066e:	d302      	bcc.n	8010676 <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 8010670:	230e      	movs	r3, #14
 8010672:	60fb      	str	r3, [r7, #12]
 8010674:	e001      	b.n	801067a <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 8010676:	230f      	movs	r3, #15
 8010678:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 801067a:	687b      	ldr	r3, [r7, #4]
 801067c:	68db      	ldr	r3, [r3, #12]
 801067e:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8010682:	68fb      	ldr	r3, [r7, #12]
 8010684:	029b      	lsls	r3, r3, #10
 8010686:	431a      	orrs	r2, r3
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	60da      	str	r2, [r3, #12]
  }
}
 801068c:	bf00      	nop
 801068e:	3714      	adds	r7, #20
 8010690:	46bd      	mov	sp, r7
 8010692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010696:	4770      	bx	lr
 8010698:	20000010 	.word	0x20000010
 801069c:	01e84800 	.word	0x01e84800
 80106a0:	01a39ddf 	.word	0x01a39ddf
 80106a4:	016e3600 	.word	0x016e3600
 80106a8:	014ca43f 	.word	0x014ca43f
 80106ac:	01312cff 	.word	0x01312cff
 80106b0:	011a499f 	.word	0x011a499f
 80106b4:	01067380 	.word	0x01067380
 80106b8:	00f42400 	.word	0x00f42400
 80106bc:	00e4e1c0 	.word	0x00e4e1c0

080106c0 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 80106c0:	b480      	push	{r7}
 80106c2:	b085      	sub	sp, #20
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 80106c8:	bf00      	nop
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	691b      	ldr	r3, [r3, #16]
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	dafb      	bge.n	80106ca <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106d6:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	691b      	ldr	r3, [r3, #16]
 80106dc:	f043 0201 	orr.w	r2, r3, #1
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	b29b      	uxth	r3, r3
 80106e8:	f244 2209 	movw	r2, #16905	@ 0x4209
 80106ec:	4293      	cmp	r3, r2
 80106ee:	d807      	bhi.n	8010700 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 80106f0:	bf00      	nop
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	691b      	ldr	r3, [r3, #16]
 80106f6:	f003 0301 	and.w	r3, r3, #1
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d1f9      	bne.n	80106f2 <reset_core+0x32>
 80106fe:	e010      	b.n	8010722 <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 8010700:	bf00      	nop
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	691b      	ldr	r3, [r3, #16]
 8010706:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 801070a:	2b00      	cmp	r3, #0
 801070c:	d0f9      	beq.n	8010702 <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	691b      	ldr	r3, [r3, #16]
 8010712:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8010716:	f023 0301 	bic.w	r3, r3, #1
 801071a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 8010722:	bf00      	nop
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	691b      	ldr	r3, [r3, #16]
 8010728:	2b00      	cmp	r3, #0
 801072a:	dafb      	bge.n	8010724 <reset_core+0x64>
}
 801072c:	bf00      	nop
 801072e:	bf00      	nop
 8010730:	3714      	adds	r7, #20
 8010732:	46bd      	mov	sp, r7
 8010734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010738:	4770      	bx	lr

0801073a <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 801073a:	b580      	push	{r7, lr}
 801073c:	b084      	sub	sp, #16
 801073e:	af00      	add	r7, sp, #0
 8010740:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 8010742:	687b      	ldr	r3, [r7, #4]
 8010744:	68db      	ldr	r3, [r3, #12]
 8010746:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801074e:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	68fa      	ldr	r2, [r7, #12]
 8010754:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 8010756:	2100      	movs	r1, #0
 8010758:	6878      	ldr	r0, [r7, #4]
 801075a:	f7ff ff1f 	bl	801059c <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 801075e:	6878      	ldr	r0, [r7, #4]
 8010760:	f7ff ffae 	bl	80106c0 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8010764:	68fb      	ldr	r3, [r7, #12]
 8010766:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801076a:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 801076c:	68fb      	ldr	r3, [r7, #12]
 801076e:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 8010772:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 8010774:	687b      	ldr	r3, [r7, #4]
 8010776:	68fa      	ldr	r2, [r7, #12]
 8010778:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 801077a:	2100      	movs	r1, #0
 801077c:	6878      	ldr	r0, [r7, #4]
 801077e:	f7ff ff29 	bl	80105d4 <dwc2_phy_update>
}
 8010782:	bf00      	nop
 8010784:	3710      	adds	r7, #16
 8010786:	46bd      	mov	sp, r7
 8010788:	bd80      	pop	{r7, pc}

0801078a <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 801078a:	b580      	push	{r7, lr}
 801078c:	b086      	sub	sp, #24
 801078e:	af00      	add	r7, sp, #0
 8010790:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	68db      	ldr	r3, [r3, #12]
 8010796:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801079c:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80107a2:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 80107a4:	7a7b      	ldrb	r3, [r7, #9]
 80107a6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80107aa:	b2db      	uxtb	r3, r3
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d002      	beq.n	80107b6 <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 80107b0:	2310      	movs	r3, #16
 80107b2:	74fb      	strb	r3, [r7, #19]
 80107b4:	e001      	b.n	80107ba <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 80107b6:	2308      	movs	r3, #8
 80107b8:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 80107ba:	697b      	ldr	r3, [r7, #20]
 80107bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80107c0:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 80107c2:	7b3b      	ldrb	r3, [r7, #12]
 80107c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80107c8:	b2db      	uxtb	r3, r3
 80107ca:	2b80      	cmp	r3, #128	@ 0x80
 80107cc:	d114      	bne.n	80107f8 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 80107ce:	697b      	ldr	r3, [r7, #20]
 80107d0:	f043 0310 	orr.w	r3, r3, #16
 80107d4:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 80107d6:	697b      	ldr	r3, [r7, #20]
 80107d8:	f023 0308 	bic.w	r3, r3, #8
 80107dc:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 80107de:	697b      	ldr	r3, [r7, #20]
 80107e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80107e4:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 80107e6:	697b      	ldr	r3, [r7, #20]
 80107e8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80107ec:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 80107ee:	697b      	ldr	r3, [r7, #20]
 80107f0:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 80107f4:	617b      	str	r3, [r7, #20]
 80107f6:	e00f      	b.n	8010818 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 80107f8:	697b      	ldr	r3, [r7, #20]
 80107fa:	f023 0310 	bic.w	r3, r3, #16
 80107fe:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 8010800:	7cfb      	ldrb	r3, [r7, #19]
 8010802:	2b10      	cmp	r3, #16
 8010804:	d104      	bne.n	8010810 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 8010806:	697b      	ldr	r3, [r7, #20]
 8010808:	f043 0308 	orr.w	r3, r3, #8
 801080c:	617b      	str	r3, [r7, #20]
 801080e:	e003      	b.n	8010818 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 8010810:	697b      	ldr	r3, [r7, #20]
 8010812:	f023 0308 	bic.w	r3, r3, #8
 8010816:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	697a      	ldr	r2, [r7, #20]
 801081c:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 801081e:	7b3b      	ldrb	r3, [r7, #12]
 8010820:	f3c3 1381 	ubfx	r3, r3, #6, #2
 8010824:	b2db      	uxtb	r3, r3
 8010826:	4619      	mov	r1, r3
 8010828:	6878      	ldr	r0, [r7, #4]
 801082a:	f7ff feb7 	bl	801059c <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 801082e:	6878      	ldr	r0, [r7, #4]
 8010830:	f7ff ff46 	bl	80106c0 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 8010834:	697b      	ldr	r3, [r7, #20]
 8010836:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 801083a:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 801083c:	7cfb      	ldrb	r3, [r7, #19]
 801083e:	2b10      	cmp	r3, #16
 8010840:	d102      	bne.n	8010848 <phy_hs_init+0xbe>
 8010842:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8010846:	e001      	b.n	801084c <phy_hs_init+0xc2>
 8010848:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 801084c:	697a      	ldr	r2, [r7, #20]
 801084e:	4313      	orrs	r3, r2
 8010850:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 8010852:	687b      	ldr	r3, [r7, #4]
 8010854:	697a      	ldr	r2, [r7, #20]
 8010856:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 8010858:	7b3b      	ldrb	r3, [r7, #12]
 801085a:	f3c3 1381 	ubfx	r3, r3, #6, #2
 801085e:	b2db      	uxtb	r3, r3
 8010860:	4619      	mov	r1, r3
 8010862:	6878      	ldr	r0, [r7, #4]
 8010864:	f7ff feb6 	bl	80105d4 <dwc2_phy_update>
}
 8010868:	bf00      	nop
 801086a:	3718      	adds	r7, #24
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}

08010870 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 8010870:	b480      	push	{r7}
 8010872:	b085      	sub	sp, #20
 8010874:	af00      	add	r7, sp, #0
 8010876:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801087c:	0c1b      	lsrs	r3, r3, #16
 801087e:	041b      	lsls	r3, r3, #16
 8010880:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	4a0e      	ldr	r2, [pc, #56]	@ (80108c0 <check_dwc2+0x50>)
 8010886:	4293      	cmp	r3, r2
 8010888:	d012      	beq.n	80108b0 <check_dwc2+0x40>
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	4a0d      	ldr	r2, [pc, #52]	@ (80108c4 <check_dwc2+0x54>)
 801088e:	4293      	cmp	r3, r2
 8010890:	d00e      	beq.n	80108b0 <check_dwc2+0x40>
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	4a0c      	ldr	r2, [pc, #48]	@ (80108c8 <check_dwc2+0x58>)
 8010896:	4293      	cmp	r3, r2
 8010898:	d00a      	beq.n	80108b0 <check_dwc2+0x40>
 801089a:	4b0c      	ldr	r3, [pc, #48]	@ (80108cc <check_dwc2+0x5c>)
 801089c:	60bb      	str	r3, [r7, #8]
 801089e:	68bb      	ldr	r3, [r7, #8]
 80108a0:	681b      	ldr	r3, [r3, #0]
 80108a2:	f003 0301 	and.w	r3, r3, #1
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d000      	beq.n	80108ac <check_dwc2+0x3c>
 80108aa:	be00      	bkpt	0x0000
 80108ac:	2300      	movs	r3, #0
 80108ae:	e000      	b.n	80108b2 <check_dwc2+0x42>
#endif

  return true;
 80108b0:	2301      	movs	r3, #1
}
 80108b2:	4618      	mov	r0, r3
 80108b4:	3714      	adds	r7, #20
 80108b6:	46bd      	mov	sp, r7
 80108b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108bc:	4770      	bx	lr
 80108be:	bf00      	nop
 80108c0:	4f540000 	.word	0x4f540000
 80108c4:	55310000 	.word	0x55310000
 80108c8:	55320000 	.word	0x55320000
 80108cc:	e000edf0 	.word	0xe000edf0

080108d0 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 80108d0:	b480      	push	{r7}
 80108d2:	b085      	sub	sp, #20
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
 80108d8:	460b      	mov	r3, r1
 80108da:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 80108dc:	78fb      	ldrb	r3, [r7, #3]
 80108de:	2b01      	cmp	r3, #1
 80108e0:	d101      	bne.n	80108e6 <dwc2_core_is_highspeed+0x16>
    return false;
 80108e2:	2300      	movs	r3, #0
 80108e4:	e00b      	b.n	80108fe <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80108ea:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 80108ec:	7b3b      	ldrb	r3, [r7, #12]
 80108ee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80108f2:	b2db      	uxtb	r3, r3
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	bf14      	ite	ne
 80108f8:	2301      	movne	r3, #1
 80108fa:	2300      	moveq	r3, #0
 80108fc:	b2db      	uxtb	r3, r3
}
 80108fe:	4618      	mov	r0, r3
 8010900:	3714      	adds	r7, #20
 8010902:	46bd      	mov	sp, r7
 8010904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010908:	4770      	bx	lr
	...

0801090c <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 801090c:	b580      	push	{r7, lr}
 801090e:	b088      	sub	sp, #32
 8010910:	af00      	add	r7, sp, #0
 8010912:	4603      	mov	r3, r0
 8010914:	71fb      	strb	r3, [r7, #7]
 8010916:	460b      	mov	r3, r1
 8010918:	71bb      	strb	r3, [r7, #6]
 801091a:	4613      	mov	r3, r2
 801091c:	717b      	strb	r3, [r7, #5]
 801091e:	79fb      	ldrb	r3, [r7, #7]
 8010920:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8010922:	7dfb      	ldrb	r3, [r7, #23]
 8010924:	2b00      	cmp	r3, #0
 8010926:	d001      	beq.n	801092c <dwc2_core_init+0x20>
    rhport = 0;
 8010928:	2300      	movs	r3, #0
 801092a:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 801092c:	7dfb      	ldrb	r3, [r7, #23]
 801092e:	4a3b      	ldr	r2, [pc, #236]	@ (8010a1c <dwc2_core_init+0x110>)
 8010930:	011b      	lsls	r3, r3, #4
 8010932:	4413      	add	r3, r2
 8010934:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8010936:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 8010938:	69f8      	ldr	r0, [r7, #28]
 801093a:	f7ff ff99 	bl	8010870 <check_dwc2>
 801093e:	4603      	mov	r3, r0
 8010940:	f083 0301 	eor.w	r3, r3, #1
 8010944:	b2db      	uxtb	r3, r3
 8010946:	2b00      	cmp	r3, #0
 8010948:	d00a      	beq.n	8010960 <dwc2_core_init+0x54>
 801094a:	4b35      	ldr	r3, [pc, #212]	@ (8010a20 <dwc2_core_init+0x114>)
 801094c:	61bb      	str	r3, [r7, #24]
 801094e:	69bb      	ldr	r3, [r7, #24]
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	f003 0301 	and.w	r3, r3, #1
 8010956:	2b00      	cmp	r3, #0
 8010958:	d000      	beq.n	801095c <dwc2_core_init+0x50>
 801095a:	be00      	bkpt	0x0000
 801095c:	2300      	movs	r3, #0
 801095e:	e058      	b.n	8010a12 <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 8010960:	69fb      	ldr	r3, [r7, #28]
 8010962:	689b      	ldr	r3, [r3, #8]
 8010964:	f023 0201 	bic.w	r2, r3, #1
 8010968:	69fb      	ldr	r3, [r7, #28]
 801096a:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 801096c:	79bb      	ldrb	r3, [r7, #6]
 801096e:	2b00      	cmp	r3, #0
 8010970:	d003      	beq.n	801097a <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 8010972:	69f8      	ldr	r0, [r7, #28]
 8010974:	f7ff ff09 	bl	801078a <phy_hs_init>
 8010978:	e002      	b.n	8010980 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 801097a:	69f8      	ldr	r0, [r7, #28]
 801097c:	f7ff fedd 	bl	801073a <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 8010980:	69fb      	ldr	r3, [r7, #28]
 8010982:	68db      	ldr	r3, [r3, #12]
 8010984:	f043 0207 	orr.w	r2, r3, #7
 8010988:	69fb      	ldr	r3, [r7, #28]
 801098a:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 801098c:	69fb      	ldr	r3, [r7, #28]
 801098e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8010992:	f023 020f 	bic.w	r2, r3, #15
 8010996:	69fb      	ldr	r3, [r7, #28]
 8010998:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 801099c:	69fb      	ldr	r3, [r7, #28]
 801099e:	60fb      	str	r3, [r7, #12]
 80109a0:	2310      	movs	r3, #16
 80109a2:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 80109a4:	7afb      	ldrb	r3, [r7, #11]
 80109a6:	019b      	lsls	r3, r3, #6
 80109a8:	f043 0220 	orr.w	r2, r3, #32
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 80109b0:	bf00      	nop
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	691b      	ldr	r3, [r3, #16]
 80109b6:	f003 0320 	and.w	r3, r3, #32
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	d1f9      	bne.n	80109b2 <dwc2_core_init+0xa6>
}
 80109be:	bf00      	nop
 80109c0:	69fb      	ldr	r3, [r7, #28]
 80109c2:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 80109c4:	693b      	ldr	r3, [r7, #16]
 80109c6:	2210      	movs	r2, #16
 80109c8:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 80109ca:	bf00      	nop
 80109cc:	693b      	ldr	r3, [r7, #16]
 80109ce:	691b      	ldr	r3, [r3, #16]
 80109d0:	f003 0310 	and.w	r3, r3, #16
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d1f9      	bne.n	80109cc <dwc2_core_init+0xc0>
}
 80109d8:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 80109da:	69fb      	ldr	r3, [r7, #28]
 80109dc:	f04f 32ff 	mov.w	r2, #4294967295
 80109e0:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 80109e2:	69fb      	ldr	r3, [r7, #28]
 80109e4:	f04f 32ff 	mov.w	r2, #4294967295
 80109e8:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 80109ea:	69fb      	ldr	r3, [r7, #28]
 80109ec:	2200      	movs	r2, #0
 80109ee:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 80109f0:	797b      	ldrb	r3, [r7, #5]
 80109f2:	2b00      	cmp	r3, #0
 80109f4:	d006      	beq.n	8010a04 <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 80109f6:	69fb      	ldr	r3, [r7, #28]
 80109f8:	689b      	ldr	r3, [r3, #8]
 80109fa:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 80109fe:	69fb      	ldr	r3, [r7, #28]
 8010a00:	609a      	str	r2, [r3, #8]
 8010a02:	e005      	b.n	8010a10 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 8010a04:	69fb      	ldr	r3, [r7, #28]
 8010a06:	699b      	ldr	r3, [r3, #24]
 8010a08:	f043 0210 	orr.w	r2, r3, #16
 8010a0c:	69fb      	ldr	r3, [r7, #28]
 8010a0e:	619a      	str	r2, [r3, #24]
  }

  return true;
 8010a10:	2301      	movs	r3, #1
}
 8010a12:	4618      	mov	r0, r3
 8010a14:	3720      	adds	r7, #32
 8010a16:	46bd      	mov	sp, r7
 8010a18:	bd80      	pop	{r7, pc}
 8010a1a:	bf00      	nop
 8010a1c:	08014768 	.word	0x08014768
 8010a20:	e000edf0 	.word	0xe000edf0

08010a24 <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 8010a24:	b480      	push	{r7}
 8010a26:	b08f      	sub	sp, #60	@ 0x3c
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	60f8      	str	r0, [r7, #12]
 8010a2c:	60b9      	str	r1, [r7, #8]
 8010a2e:	4613      	mov	r3, r2
 8010a30:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 8010a32:	68fb      	ldr	r3, [r7, #12]
 8010a34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8010a38:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 8010a3a:	88fb      	ldrh	r3, [r7, #6]
 8010a3c:	089b      	lsrs	r3, r3, #2
 8010a3e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 8010a40:	e00b      	b.n	8010a5a <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 8010a42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a44:	681b      	ldr	r3, [r3, #0]
 8010a46:	68ba      	ldr	r2, [r7, #8]
 8010a48:	627a      	str	r2, [r7, #36]	@ 0x24
 8010a4a:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 8010a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010a4e:	6a3a      	ldr	r2, [r7, #32]
 8010a50:	601a      	str	r2, [r3, #0]
}
 8010a52:	bf00      	nop
    dst += 4;
 8010a54:	68bb      	ldr	r3, [r7, #8]
 8010a56:	3304      	adds	r3, #4
 8010a58:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 8010a5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010a5c:	1e5a      	subs	r2, r3, #1
 8010a5e:	86fa      	strh	r2, [r7, #54]	@ 0x36
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d1ee      	bne.n	8010a42 <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 8010a64:	88fb      	ldrh	r3, [r7, #6]
 8010a66:	b2db      	uxtb	r3, r3
 8010a68:	f003 0303 	and.w	r3, r3, #3
 8010a6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 8010a70:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d020      	beq.n	8010aba <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 8010a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a80:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 8010a82:	69fb      	ldr	r3, [r7, #28]
 8010a84:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 8010a86:	68bb      	ldr	r3, [r7, #8]
 8010a88:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 8010a8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010a8e:	2b01      	cmp	r3, #1
 8010a90:	d907      	bls.n	8010aa2 <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 8010a92:	68bb      	ldr	r3, [r7, #8]
 8010a94:	3301      	adds	r3, #1
 8010a96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010a98:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 8010a9a:	69ba      	ldr	r2, [r7, #24]
 8010a9c:	0a12      	lsrs	r2, r2, #8
 8010a9e:	b2d2      	uxtb	r2, r2
 8010aa0:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 8010aa2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010aa6:	2b02      	cmp	r3, #2
 8010aa8:	d907      	bls.n	8010aba <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 8010aaa:	68bb      	ldr	r3, [r7, #8]
 8010aac:	3302      	adds	r3, #2
 8010aae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ab0:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 8010ab2:	697a      	ldr	r2, [r7, #20]
 8010ab4:	0c12      	lsrs	r2, r2, #16
 8010ab6:	b2d2      	uxtb	r2, r2
 8010ab8:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8010aba:	bf00      	nop
 8010abc:	373c      	adds	r7, #60	@ 0x3c
 8010abe:	46bd      	mov	sp, r7
 8010ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ac4:	4770      	bx	lr

08010ac6 <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 8010ac6:	b480      	push	{r7}
 8010ac8:	b08b      	sub	sp, #44	@ 0x2c
 8010aca:	af00      	add	r7, sp, #0
 8010acc:	60f8      	str	r0, [r7, #12]
 8010ace:	607a      	str	r2, [r7, #4]
 8010ad0:	461a      	mov	r2, r3
 8010ad2:	460b      	mov	r3, r1
 8010ad4:	72fb      	strb	r3, [r7, #11]
 8010ad6:	4613      	mov	r3, r2
 8010ad8:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 8010ada:	7afb      	ldrb	r3, [r7, #11]
 8010adc:	3301      	adds	r3, #1
 8010ade:	031b      	lsls	r3, r3, #12
 8010ae0:	68fa      	ldr	r2, [r7, #12]
 8010ae2:	4413      	add	r3, r2
 8010ae4:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 8010ae6:	893b      	ldrh	r3, [r7, #8]
 8010ae8:	089b      	lsrs	r3, r3, #2
 8010aea:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 8010aec:	e008      	b.n	8010b00 <dfifo_write_packet+0x3a>
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 8010af2:	697b      	ldr	r3, [r7, #20]
 8010af4:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 8010af6:	69fb      	ldr	r3, [r7, #28]
 8010af8:	601a      	str	r2, [r3, #0]
    src += 4;
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	3304      	adds	r3, #4
 8010afe:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 8010b00:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010b02:	1e5a      	subs	r2, r3, #1
 8010b04:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8010b06:	2b00      	cmp	r3, #0
 8010b08:	d1f1      	bne.n	8010aee <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 8010b0a:	893b      	ldrh	r3, [r7, #8]
 8010b0c:	b2db      	uxtb	r3, r3
 8010b0e:	f003 0303 	and.w	r3, r3, #3
 8010b12:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 8010b14:	7efb      	ldrb	r3, [r7, #27]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d019      	beq.n	8010b4e <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	781b      	ldrb	r3, [r3, #0]
 8010b1e:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 8010b20:	7efb      	ldrb	r3, [r7, #27]
 8010b22:	2b01      	cmp	r3, #1
 8010b24:	d906      	bls.n	8010b34 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	3301      	adds	r3, #1
 8010b2a:	781b      	ldrb	r3, [r3, #0]
 8010b2c:	021b      	lsls	r3, r3, #8
 8010b2e:	6a3a      	ldr	r2, [r7, #32]
 8010b30:	4313      	orrs	r3, r2
 8010b32:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 8010b34:	7efb      	ldrb	r3, [r7, #27]
 8010b36:	2b02      	cmp	r3, #2
 8010b38:	d906      	bls.n	8010b48 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 8010b3a:	687b      	ldr	r3, [r7, #4]
 8010b3c:	3302      	adds	r3, #2
 8010b3e:	781b      	ldrb	r3, [r3, #0]
 8010b40:	041b      	lsls	r3, r3, #16
 8010b42:	6a3a      	ldr	r2, [r7, #32]
 8010b44:	4313      	orrs	r3, r2
 8010b46:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 8010b48:	69fb      	ldr	r3, [r7, #28]
 8010b4a:	6a3a      	ldr	r2, [r7, #32]
 8010b4c:	601a      	str	r2, [r3, #0]
  }
}
 8010b4e:	bf00      	nop
 8010b50:	372c      	adds	r7, #44	@ 0x2c
 8010b52:	46bd      	mov	sp, r7
 8010b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b58:	4770      	bx	lr
	...

08010b5c <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8010b5c:	b580      	push	{r7, lr}
 8010b5e:	b086      	sub	sp, #24
 8010b60:	af00      	add	r7, sp, #0
 8010b62:	4603      	mov	r3, r0
 8010b64:	6039      	str	r1, [r7, #0]
 8010b66:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 8010b68:	683b      	ldr	r3, [r7, #0]
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d11f      	bne.n	8010bae <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 8010b6e:	2301      	movs	r3, #1
 8010b70:	723b      	strb	r3, [r7, #8]
 8010b72:	2300      	movs	r3, #0
 8010b74:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 8010b76:	f107 0308 	add.w	r3, r7, #8
 8010b7a:	4619      	mov	r1, r3
 8010b7c:	2000      	movs	r0, #0
 8010b7e:	f7fb feb5 	bl	800c8ec <tud_rhport_init>
 8010b82:	4603      	mov	r3, r0
 8010b84:	f083 0301 	eor.w	r3, r3, #1
 8010b88:	b2db      	uxtb	r3, r3
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d00a      	beq.n	8010ba4 <tusb_rhport_init+0x48>
 8010b8e:	4b23      	ldr	r3, [pc, #140]	@ (8010c1c <tusb_rhport_init+0xc0>)
 8010b90:	60fb      	str	r3, [r7, #12]
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	f003 0301 	and.w	r3, r3, #1
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d000      	beq.n	8010ba0 <tusb_rhport_init+0x44>
 8010b9e:	be00      	bkpt	0x0000
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	e036      	b.n	8010c12 <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 8010ba4:	4b1e      	ldr	r3, [pc, #120]	@ (8010c20 <tusb_rhport_init+0xc4>)
 8010ba6:	2201      	movs	r2, #1
 8010ba8:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 8010baa:	2301      	movs	r3, #1
 8010bac:	e031      	b.n	8010c12 <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 8010bae:	79fb      	ldrb	r3, [r7, #7]
 8010bb0:	2b01      	cmp	r3, #1
 8010bb2:	d803      	bhi.n	8010bbc <tusb_rhport_init+0x60>
 8010bb4:	683b      	ldr	r3, [r7, #0]
 8010bb6:	781b      	ldrb	r3, [r3, #0]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d10a      	bne.n	8010bd2 <tusb_rhport_init+0x76>
 8010bbc:	4b17      	ldr	r3, [pc, #92]	@ (8010c1c <tusb_rhport_init+0xc0>)
 8010bbe:	613b      	str	r3, [r7, #16]
 8010bc0:	693b      	ldr	r3, [r7, #16]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	f003 0301 	and.w	r3, r3, #1
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d000      	beq.n	8010bce <tusb_rhport_init+0x72>
 8010bcc:	be00      	bkpt	0x0000
 8010bce:	2300      	movs	r3, #0
 8010bd0:	e01f      	b.n	8010c12 <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 8010bd2:	79fb      	ldrb	r3, [r7, #7]
 8010bd4:	683a      	ldr	r2, [r7, #0]
 8010bd6:	7811      	ldrb	r1, [r2, #0]
 8010bd8:	4a11      	ldr	r2, [pc, #68]	@ (8010c20 <tusb_rhport_init+0xc4>)
 8010bda:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 8010bdc:	683b      	ldr	r3, [r7, #0]
 8010bde:	781b      	ldrb	r3, [r3, #0]
 8010be0:	2b01      	cmp	r3, #1
 8010be2:	d115      	bne.n	8010c10 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 8010be4:	79fb      	ldrb	r3, [r7, #7]
 8010be6:	6839      	ldr	r1, [r7, #0]
 8010be8:	4618      	mov	r0, r3
 8010bea:	f7fb fe7f 	bl	800c8ec <tud_rhport_init>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	f083 0301 	eor.w	r3, r3, #1
 8010bf4:	b2db      	uxtb	r3, r3
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d00a      	beq.n	8010c10 <tusb_rhport_init+0xb4>
 8010bfa:	4b08      	ldr	r3, [pc, #32]	@ (8010c1c <tusb_rhport_init+0xc0>)
 8010bfc:	617b      	str	r3, [r7, #20]
 8010bfe:	697b      	ldr	r3, [r7, #20]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	f003 0301 	and.w	r3, r3, #1
 8010c06:	2b00      	cmp	r3, #0
 8010c08:	d000      	beq.n	8010c0c <tusb_rhport_init+0xb0>
 8010c0a:	be00      	bkpt	0x0000
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	e000      	b.n	8010c12 <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 8010c10:	2301      	movs	r3, #1
}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3718      	adds	r7, #24
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	e000edf0 	.word	0xe000edf0
 8010c20:	20009dd0 	.word	0x20009dd0

08010c24 <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8010c24:	b480      	push	{r7}
 8010c26:	b085      	sub	sp, #20
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	781b      	ldrb	r3, [r3, #0]
 8010c32:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010c36:	b2db      	uxtb	r3, r3
 8010c38:	2b00      	cmp	r3, #0
 8010c3a:	d001      	beq.n	8010c40 <tu_edpt_claim+0x1c>
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	e027      	b.n	8010c90 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	781b      	ldrb	r3, [r3, #0]
 8010c44:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d001      	beq.n	8010c52 <tu_edpt_claim+0x2e>
 8010c4e:	2300      	movs	r3, #0
 8010c50:	e01e      	b.n	8010c90 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	781b      	ldrb	r3, [r3, #0]
 8010c56:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010c5a:	b2db      	uxtb	r3, r3
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d108      	bne.n	8010c72 <tu_edpt_claim+0x4e>
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	781b      	ldrb	r3, [r3, #0]
 8010c64:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010c68:	b2db      	uxtb	r3, r3
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d101      	bne.n	8010c72 <tu_edpt_claim+0x4e>
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e000      	b.n	8010c74 <tu_edpt_claim+0x50>
 8010c72:	2300      	movs	r3, #0
 8010c74:	73fb      	strb	r3, [r7, #15]
 8010c76:	7bfb      	ldrb	r3, [r7, #15]
 8010c78:	f003 0301 	and.w	r3, r3, #1
 8010c7c:	73fb      	strb	r3, [r7, #15]
  if (available) {
 8010c7e:	7bfb      	ldrb	r3, [r7, #15]
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d004      	beq.n	8010c8e <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 8010c84:	687a      	ldr	r2, [r7, #4]
 8010c86:	7813      	ldrb	r3, [r2, #0]
 8010c88:	f043 0304 	orr.w	r3, r3, #4
 8010c8c:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 8010c8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c90:	4618      	mov	r0, r3
 8010c92:	3714      	adds	r7, #20
 8010c94:	46bd      	mov	sp, r7
 8010c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c9a:	4770      	bx	lr

08010c9c <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 8010c9c:	b480      	push	{r7}
 8010c9e:	b085      	sub	sp, #20
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
 8010ca4:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8010ca6:	687b      	ldr	r3, [r7, #4]
 8010ca8:	781b      	ldrb	r3, [r3, #0]
 8010caa:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8010cae:	b2db      	uxtb	r3, r3
 8010cb0:	2b01      	cmp	r3, #1
 8010cb2:	d108      	bne.n	8010cc6 <tu_edpt_release+0x2a>
 8010cb4:	687b      	ldr	r3, [r7, #4]
 8010cb6:	781b      	ldrb	r3, [r3, #0]
 8010cb8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8010cbc:	b2db      	uxtb	r3, r3
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	d101      	bne.n	8010cc6 <tu_edpt_release+0x2a>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	e000      	b.n	8010cc8 <tu_edpt_release+0x2c>
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	73fb      	strb	r3, [r7, #15]
 8010cca:	7bfb      	ldrb	r3, [r7, #15]
 8010ccc:	f003 0301 	and.w	r3, r3, #1
 8010cd0:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 8010cd2:	7bfb      	ldrb	r3, [r7, #15]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d004      	beq.n	8010ce2 <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 8010cd8:	687a      	ldr	r2, [r7, #4]
 8010cda:	7813      	ldrb	r3, [r2, #0]
 8010cdc:	f023 0304 	bic.w	r3, r3, #4
 8010ce0:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 8010ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3714      	adds	r7, #20
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cee:	4770      	bx	lr

08010cf0 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 8010cf0:	b480      	push	{r7}
 8010cf2:	b08b      	sub	sp, #44	@ 0x2c
 8010cf4:	af00      	add	r7, sp, #0
 8010cf6:	6078      	str	r0, [r7, #4]
 8010cf8:	460b      	mov	r3, r1
 8010cfa:	70fb      	strb	r3, [r7, #3]
 8010cfc:	4613      	mov	r3, r2
 8010cfe:	70bb      	strb	r3, [r7, #2]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8010d04:	68bb      	ldr	r3, [r7, #8]
 8010d06:	889b      	ldrh	r3, [r3, #4]
 8010d08:	b29b      	uxth	r3, r3
 8010d0a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010d0e:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 8010d10:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	78db      	ldrb	r3, [r3, #3]
 8010d16:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8010d1a:	b2db      	uxtb	r3, r3
 8010d1c:	2b03      	cmp	r3, #3
 8010d1e:	d059      	beq.n	8010dd4 <tu_edpt_validate+0xe4>
 8010d20:	2b03      	cmp	r3, #3
 8010d22:	dc6e      	bgt.n	8010e02 <tu_edpt_validate+0x112>
 8010d24:	2b01      	cmp	r3, #1
 8010d26:	d002      	beq.n	8010d2e <tu_edpt_validate+0x3e>
 8010d28:	2b02      	cmp	r3, #2
 8010d2a:	d018      	beq.n	8010d5e <tu_edpt_validate+0x6e>
 8010d2c:	e069      	b.n	8010e02 <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8010d2e:	78fb      	ldrb	r3, [r7, #3]
 8010d30:	2b02      	cmp	r3, #2
 8010d32:	d102      	bne.n	8010d3a <tu_edpt_validate+0x4a>
 8010d34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d38:	e001      	b.n	8010d3e <tu_edpt_validate+0x4e>
 8010d3a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8010d3e:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 8010d40:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010d42:	8a7b      	ldrh	r3, [r7, #18]
 8010d44:	429a      	cmp	r2, r3
 8010d46:	d95e      	bls.n	8010e06 <tu_edpt_validate+0x116>
 8010d48:	4b35      	ldr	r3, [pc, #212]	@ (8010e20 <tu_edpt_validate+0x130>)
 8010d4a:	60fb      	str	r3, [r7, #12]
 8010d4c:	68fb      	ldr	r3, [r7, #12]
 8010d4e:	681b      	ldr	r3, [r3, #0]
 8010d50:	f003 0301 	and.w	r3, r3, #1
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d000      	beq.n	8010d5a <tu_edpt_validate+0x6a>
 8010d58:	be00      	bkpt	0x0000
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	e059      	b.n	8010e12 <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 8010d5e:	78fb      	ldrb	r3, [r7, #3]
 8010d60:	2b02      	cmp	r3, #2
 8010d62:	d10e      	bne.n	8010d82 <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 8010d64:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d6a:	d04e      	beq.n	8010e0a <tu_edpt_validate+0x11a>
 8010d6c:	4b2c      	ldr	r3, [pc, #176]	@ (8010e20 <tu_edpt_validate+0x130>)
 8010d6e:	617b      	str	r3, [r7, #20]
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	f003 0301 	and.w	r3, r3, #1
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d000      	beq.n	8010d7e <tu_edpt_validate+0x8e>
 8010d7c:	be00      	bkpt	0x0000
 8010d7e:	2300      	movs	r3, #0
 8010d80:	e047      	b.n	8010e12 <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 8010d82:	78bb      	ldrb	r3, [r7, #2]
 8010d84:	2b00      	cmp	r3, #0
 8010d86:	d00e      	beq.n	8010da6 <tu_edpt_validate+0xb6>
 8010d88:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010d8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010d8e:	d10a      	bne.n	8010da6 <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 8010d94:	69fb      	ldr	r3, [r7, #28]
 8010d96:	2200      	movs	r2, #0
 8010d98:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010d9c:	711a      	strb	r2, [r3, #4]
 8010d9e:	2200      	movs	r2, #0
 8010da0:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 8010da2:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 8010da4:	e031      	b.n	8010e0a <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 8010da6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010da8:	2b08      	cmp	r3, #8
 8010daa:	d02e      	beq.n	8010e0a <tu_edpt_validate+0x11a>
 8010dac:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010dae:	2b10      	cmp	r3, #16
 8010db0:	d02b      	beq.n	8010e0a <tu_edpt_validate+0x11a>
 8010db2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010db4:	2b20      	cmp	r3, #32
 8010db6:	d028      	beq.n	8010e0a <tu_edpt_validate+0x11a>
 8010db8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8010dba:	2b40      	cmp	r3, #64	@ 0x40
 8010dbc:	d025      	beq.n	8010e0a <tu_edpt_validate+0x11a>
 8010dbe:	4b18      	ldr	r3, [pc, #96]	@ (8010e20 <tu_edpt_validate+0x130>)
 8010dc0:	61bb      	str	r3, [r7, #24]
 8010dc2:	69bb      	ldr	r3, [r7, #24]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	f003 0301 	and.w	r3, r3, #1
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d000      	beq.n	8010dd0 <tu_edpt_validate+0xe0>
 8010dce:	be00      	bkpt	0x0000
 8010dd0:	2300      	movs	r3, #0
 8010dd2:	e01e      	b.n	8010e12 <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8010dd4:	78fb      	ldrb	r3, [r7, #3]
 8010dd6:	2b02      	cmp	r3, #2
 8010dd8:	d102      	bne.n	8010de0 <tu_edpt_validate+0xf0>
 8010dda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010dde:	e000      	b.n	8010de2 <tu_edpt_validate+0xf2>
 8010de0:	2340      	movs	r3, #64	@ 0x40
 8010de2:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 8010de4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8010de6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8010de8:	429a      	cmp	r2, r3
 8010dea:	d910      	bls.n	8010e0e <tu_edpt_validate+0x11e>
 8010dec:	4b0c      	ldr	r3, [pc, #48]	@ (8010e20 <tu_edpt_validate+0x130>)
 8010dee:	623b      	str	r3, [r7, #32]
 8010df0:	6a3b      	ldr	r3, [r7, #32]
 8010df2:	681b      	ldr	r3, [r3, #0]
 8010df4:	f003 0301 	and.w	r3, r3, #1
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d000      	beq.n	8010dfe <tu_edpt_validate+0x10e>
 8010dfc:	be00      	bkpt	0x0000
 8010dfe:	2300      	movs	r3, #0
 8010e00:	e007      	b.n	8010e12 <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 8010e02:	2300      	movs	r3, #0
 8010e04:	e005      	b.n	8010e12 <tu_edpt_validate+0x122>
      break;
 8010e06:	bf00      	nop
 8010e08:	e002      	b.n	8010e10 <tu_edpt_validate+0x120>
      break;
 8010e0a:	bf00      	nop
 8010e0c:	e000      	b.n	8010e10 <tu_edpt_validate+0x120>
      break;
 8010e0e:	bf00      	nop
  }

  return true;
 8010e10:	2301      	movs	r3, #1
}
 8010e12:	4618      	mov	r0, r3
 8010e14:	372c      	adds	r7, #44	@ 0x2c
 8010e16:	46bd      	mov	sp, r7
 8010e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e1c:	4770      	bx	lr
 8010e1e:	bf00      	nop
 8010e20:	e000edf0 	.word	0xe000edf0

08010e24 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 8010e24:	b480      	push	{r7}
 8010e26:	b08d      	sub	sp, #52	@ 0x34
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	60f8      	str	r0, [r7, #12]
 8010e2c:	60b9      	str	r1, [r7, #8]
 8010e2e:	4611      	mov	r1, r2
 8010e30:	461a      	mov	r2, r3
 8010e32:	460b      	mov	r3, r1
 8010e34:	80fb      	strh	r3, [r7, #6]
 8010e36:	4613      	mov	r3, r2
 8010e38:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 8010e3a:	68bb      	ldr	r3, [r7, #8]
 8010e3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 8010e3e:	88fb      	ldrh	r3, [r7, #6]
 8010e40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e42:	4413      	add	r3, r2
 8010e44:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 8010e46:	e027      	b.n	8010e98 <tu_edpt_bind_driver+0x74>
 8010e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e4a:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8010e4c:	6a3b      	ldr	r3, [r7, #32]
 8010e4e:	3301      	adds	r3, #1
 8010e50:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8010e52:	2b05      	cmp	r3, #5
 8010e54:	d116      	bne.n	8010e84 <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8010e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e58:	789b      	ldrb	r3, [r3, #2]
 8010e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010e5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010e62:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8010e64:	7fbb      	ldrb	r3, [r7, #30]
 8010e66:	f003 030f 	and.w	r3, r3, #15
 8010e6a:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8010e6c:	005b      	lsls	r3, r3, #1
 8010e6e:	68fa      	ldr	r2, [r7, #12]
 8010e70:	4413      	add	r3, r2
 8010e72:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8010e76:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8010e78:	7ffa      	ldrb	r2, [r7, #31]
 8010e7a:	09d2      	lsrs	r2, r2, #7
 8010e7c:	b2d2      	uxtb	r2, r2
 8010e7e:	4611      	mov	r1, r2
 8010e80:	797a      	ldrb	r2, [r7, #5]
 8010e82:	545a      	strb	r2, [r3, r1]
 8010e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010e86:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8010e88:	69bb      	ldr	r3, [r7, #24]
 8010e8a:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8010e8c:	697b      	ldr	r3, [r7, #20]
 8010e8e:	781b      	ldrb	r3, [r3, #0]
 8010e90:	461a      	mov	r2, r3
 8010e92:	697b      	ldr	r3, [r7, #20]
 8010e94:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 8010e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 8010e98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010e9c:	429a      	cmp	r2, r3
 8010e9e:	d3d3      	bcc.n	8010e48 <tu_edpt_bind_driver+0x24>
  }
}
 8010ea0:	bf00      	nop
 8010ea2:	bf00      	nop
 8010ea4:	3734      	adds	r7, #52	@ 0x34
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eac:	4770      	bx	lr

08010eae <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 8010eae:	b580      	push	{r7, lr}
 8010eb0:	b084      	sub	sp, #16
 8010eb2:	af02      	add	r7, sp, #8
 8010eb4:	6078      	str	r0, [r7, #4]
 8010eb6:	4608      	mov	r0, r1
 8010eb8:	4611      	mov	r1, r2
 8010eba:	461a      	mov	r2, r3
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	70fb      	strb	r3, [r7, #3]
 8010ec0:	460b      	mov	r3, r1
 8010ec2:	70bb      	strb	r3, [r7, #2]
 8010ec4:	4613      	mov	r3, r2
 8010ec6:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 8010ec8:	687a      	ldr	r2, [r7, #4]
 8010eca:	7813      	ldrb	r3, [r2, #0]
 8010ecc:	78f9      	ldrb	r1, [r7, #3]
 8010ece:	f361 0300 	bfi	r3, r1, #0, #1
 8010ed2:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	f103 0008 	add.w	r0, r3, #8
 8010eda:	8aba      	ldrh	r2, [r7, #20]
 8010edc:	787b      	ldrb	r3, [r7, #1]
 8010ede:	9300      	str	r3, [sp, #0]
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	6939      	ldr	r1, [r7, #16]
 8010ee4:	f7fa fdce 	bl	800ba84 <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	69ba      	ldr	r2, [r7, #24]
 8010eec:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	8bba      	ldrh	r2, [r7, #28]
 8010ef2:	805a      	strh	r2, [r3, #2]

  return true;
 8010ef4:	2301      	movs	r3, #1
}
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	3708      	adds	r7, #8
 8010efa:	46bd      	mov	sp, r7
 8010efc:	bd80      	pop	{r7, pc}

08010efe <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 8010efe:	b480      	push	{r7}
 8010f00:	b083      	sub	sp, #12
 8010f02:	af00      	add	r7, sp, #0
 8010f04:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 8010f06:	2301      	movs	r3, #1
}
 8010f08:	4618      	mov	r0, r3
 8010f0a:	370c      	adds	r7, #12
 8010f0c:	46bd      	mov	sp, r7
 8010f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f12:	4770      	bx	lr

08010f14 <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 8010f14:	b590      	push	{r4, r7, lr}
 8010f16:	b091      	sub	sp, #68	@ 0x44
 8010f18:	af02      	add	r7, sp, #8
 8010f1a:	4603      	mov	r3, r0
 8010f1c:	60b9      	str	r1, [r7, #8]
 8010f1e:	607a      	str	r2, [r7, #4]
 8010f20:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8010f22:	68bb      	ldr	r3, [r7, #8]
 8010f24:	781b      	ldrb	r3, [r3, #0]
 8010f26:	f003 0302 	and.w	r3, r3, #2
 8010f2a:	b2db      	uxtb	r3, r3
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d002      	beq.n	8010f36 <tu_edpt_stream_write_zlp_if_needed+0x22>
 8010f30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010f34:	e000      	b.n	8010f38 <tu_edpt_stream_write_zlp_if_needed+0x24>
 8010f36:	2340      	movs	r3, #64	@ 0x40
 8010f38:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 8010f3a:	68bb      	ldr	r3, [r7, #8]
 8010f3c:	3308      	adds	r3, #8
 8010f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 8010f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f42:	891b      	ldrh	r3, [r3, #8]
 8010f44:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 8010f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010f48:	895b      	ldrh	r3, [r3, #10]
 8010f4a:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 8010f4c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8010f4e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8010f50:	429a      	cmp	r2, r3
 8010f52:	bf0c      	ite	eq
 8010f54:	2301      	moveq	r3, #1
 8010f56:	2300      	movne	r3, #0
 8010f58:	b2db      	uxtb	r3, r3
 8010f5a:	f083 0301 	eor.w	r3, r3, #1
 8010f5e:	b2db      	uxtb	r3, r3
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d109      	bne.n	8010f78 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d006      	beq.n	8010f78 <tu_edpt_stream_write_zlp_if_needed+0x64>
 8010f6a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010f6c:	3b01      	subs	r3, #1
 8010f6e:	461a      	mov	r2, r3
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	4013      	ands	r3, r2
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d001      	beq.n	8010f7c <tu_edpt_stream_write_zlp_if_needed+0x68>
 8010f78:	2300      	movs	r3, #0
 8010f7a:	e05e      	b.n	801103a <tu_edpt_stream_write_zlp_if_needed+0x126>
 8010f7c:	7bfb      	ldrb	r3, [r7, #15]
 8010f7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8010f82:	68bb      	ldr	r3, [r7, #8]
 8010f84:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 8010f86:	6a3b      	ldr	r3, [r7, #32]
 8010f88:	781b      	ldrb	r3, [r3, #0]
 8010f8a:	f003 0301 	and.w	r3, r3, #1
 8010f8e:	b2db      	uxtb	r3, r3
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d109      	bne.n	8010fa8 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8010f94:	6a3b      	ldr	r3, [r7, #32]
 8010f96:	785a      	ldrb	r2, [r3, #1]
 8010f98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010f9c:	4611      	mov	r1, r2
 8010f9e:	4618      	mov	r0, r3
 8010fa0:	f7fd f88e 	bl	800e0c0 <usbd_edpt_claim>
 8010fa4:	4603      	mov	r3, r0
 8010fa6:	e000      	b.n	8010faa <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 8010fa8:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 8010faa:	f083 0301 	eor.w	r3, r3, #1
 8010fae:	b2db      	uxtb	r3, r3
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d001      	beq.n	8010fb8 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	e040      	b.n	801103a <tu_edpt_stream_write_zlp_if_needed+0x126>
 8010fb8:	7bfb      	ldrb	r3, [r7, #15]
 8010fba:	77fb      	strb	r3, [r7, #31]
 8010fbc:	68bb      	ldr	r3, [r7, #8]
 8010fbe:	61bb      	str	r3, [r7, #24]
 8010fc0:	2300      	movs	r3, #0
 8010fc2:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 8010fc4:	69bb      	ldr	r3, [r7, #24]
 8010fc6:	781b      	ldrb	r3, [r3, #0]
 8010fc8:	f003 0301 	and.w	r3, r3, #1
 8010fcc:	b2db      	uxtb	r3, r3
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d121      	bne.n	8011016 <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 8010fd2:	69bb      	ldr	r3, [r7, #24]
 8010fd4:	685b      	ldr	r3, [r3, #4]
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d10c      	bne.n	8010ff4 <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8010fda:	69bb      	ldr	r3, [r7, #24]
 8010fdc:	7859      	ldrb	r1, [r3, #1]
 8010fde:	69bb      	ldr	r3, [r7, #24]
 8010fe0:	f103 0208 	add.w	r2, r3, #8
 8010fe4:	8afb      	ldrh	r3, [r7, #22]
 8010fe6:	7ff8      	ldrb	r0, [r7, #31]
 8010fe8:	2400      	movs	r4, #0
 8010fea:	9400      	str	r4, [sp, #0]
 8010fec:	f7fd f932 	bl	800e254 <usbd_edpt_xfer_fifo>
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	e011      	b.n	8011018 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8010ff4:	69bb      	ldr	r3, [r7, #24]
 8010ff6:	7859      	ldrb	r1, [r3, #1]
 8010ff8:	8afb      	ldrh	r3, [r7, #22]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d002      	beq.n	8011004 <tu_edpt_stream_write_zlp_if_needed+0xf0>
 8010ffe:	69bb      	ldr	r3, [r7, #24]
 8011000:	685a      	ldr	r2, [r3, #4]
 8011002:	e000      	b.n	8011006 <tu_edpt_stream_write_zlp_if_needed+0xf2>
 8011004:	2200      	movs	r2, #0
 8011006:	8afb      	ldrh	r3, [r7, #22]
 8011008:	7ff8      	ldrb	r0, [r7, #31]
 801100a:	2400      	movs	r4, #0
 801100c:	9400      	str	r4, [sp, #0]
 801100e:	f7fd f8a7 	bl	800e160 <usbd_edpt_xfer>
 8011012:	4603      	mov	r3, r0
 8011014:	e000      	b.n	8011018 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 8011016:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 8011018:	f083 0301 	eor.w	r3, r3, #1
 801101c:	b2db      	uxtb	r3, r3
 801101e:	2b00      	cmp	r3, #0
 8011020:	d00a      	beq.n	8011038 <tu_edpt_stream_write_zlp_if_needed+0x124>
 8011022:	4b08      	ldr	r3, [pc, #32]	@ (8011044 <tu_edpt_stream_write_zlp_if_needed+0x130>)
 8011024:	633b      	str	r3, [r7, #48]	@ 0x30
 8011026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	f003 0301 	and.w	r3, r3, #1
 801102e:	2b00      	cmp	r3, #0
 8011030:	d000      	beq.n	8011034 <tu_edpt_stream_write_zlp_if_needed+0x120>
 8011032:	be00      	bkpt	0x0000
 8011034:	2300      	movs	r3, #0
 8011036:	e000      	b.n	801103a <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 8011038:	2301      	movs	r3, #1
}
 801103a:	4618      	mov	r0, r3
 801103c:	373c      	adds	r7, #60	@ 0x3c
 801103e:	46bd      	mov	sp, r7
 8011040:	bd90      	pop	{r4, r7, pc}
 8011042:	bf00      	nop
 8011044:	e000edf0 	.word	0xe000edf0

08011048 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011048:	b590      	push	{r4, r7, lr}
 801104a:	b093      	sub	sp, #76	@ 0x4c
 801104c:	af02      	add	r7, sp, #8
 801104e:	4603      	mov	r3, r0
 8011050:	6039      	str	r1, [r7, #0]
 8011052:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 8011054:	683b      	ldr	r3, [r7, #0]
 8011056:	3308      	adds	r3, #8
 8011058:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801105a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801105c:	8899      	ldrh	r1, [r3, #4]
 801105e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011060:	891b      	ldrh	r3, [r3, #8]
 8011062:	b29a      	uxth	r2, r3
 8011064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011066:	895b      	ldrh	r3, [r3, #10]
 8011068:	b29b      	uxth	r3, r3
 801106a:	8679      	strh	r1, [r7, #50]	@ 0x32
 801106c:	863a      	strh	r2, [r7, #48]	@ 0x30
 801106e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 8011070:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8011072:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011074:	429a      	cmp	r2, r3
 8011076:	d304      	bcc.n	8011082 <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 8011078:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 801107a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801107c:	1ad3      	subs	r3, r2, r3
 801107e:	b29b      	uxth	r3, r3
 8011080:	e008      	b.n	8011094 <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8011082:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8011084:	005b      	lsls	r3, r3, #1
 8011086:	b29a      	uxth	r2, r3
 8011088:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 801108a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801108c:	1acb      	subs	r3, r1, r3
 801108e:	b29b      	uxth	r3, r3
 8011090:	4413      	add	r3, r2
 8011092:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011094:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011096:	8892      	ldrh	r2, [r2, #4]
 8011098:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 801109a:	4613      	mov	r3, r2
 801109c:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 801109e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80110a0:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80110a2:	4293      	cmp	r3, r2
 80110a4:	bf28      	it	cs
 80110a6:	4613      	movcs	r3, r2
 80110a8:	b29b      	uxth	r3, r3
 80110aa:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 80110ac:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d101      	bne.n	80110b6 <tu_edpt_stream_write_xfer+0x6e>
 80110b2:	2300      	movs	r3, #0
 80110b4:	e091      	b.n	80111da <tu_edpt_stream_write_xfer+0x192>
 80110b6:	79fb      	ldrb	r3, [r7, #7]
 80110b8:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 80110c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110c2:	781b      	ldrb	r3, [r3, #0]
 80110c4:	f003 0301 	and.w	r3, r3, #1
 80110c8:	b2db      	uxtb	r3, r3
 80110ca:	2b00      	cmp	r3, #0
 80110cc:	d109      	bne.n	80110e2 <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80110ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110d0:	785a      	ldrb	r2, [r3, #1]
 80110d2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80110d6:	4611      	mov	r1, r2
 80110d8:	4618      	mov	r0, r3
 80110da:	f7fc fff1 	bl	800e0c0 <usbd_edpt_claim>
 80110de:	4603      	mov	r3, r0
 80110e0:	e000      	b.n	80110e4 <tu_edpt_stream_write_xfer+0x9c>
  return false;
 80110e2:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 80110e4:	f083 0301 	eor.w	r3, r3, #1
 80110e8:	b2db      	uxtb	r3, r3
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d001      	beq.n	80110f2 <tu_edpt_stream_write_xfer+0xaa>
 80110ee:	2300      	movs	r3, #0
 80110f0:	e073      	b.n	80111da <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 80110f2:	683b      	ldr	r3, [r7, #0]
 80110f4:	685b      	ldr	r3, [r3, #4]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d102      	bne.n	8011100 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 80110fa:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80110fc:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80110fe:	e012      	b.n	8011126 <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 8011100:	683b      	ldr	r3, [r7, #0]
 8011102:	f103 0208 	add.w	r2, r3, #8
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	685b      	ldr	r3, [r3, #4]
 801110a:	6839      	ldr	r1, [r7, #0]
 801110c:	8849      	ldrh	r1, [r1, #2]
 801110e:	623a      	str	r2, [r7, #32]
 8011110:	61fb      	str	r3, [r7, #28]
 8011112:	460b      	mov	r3, r1
 8011114:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 8011116:	8b7a      	ldrh	r2, [r7, #26]
 8011118:	2300      	movs	r3, #0
 801111a:	69f9      	ldr	r1, [r7, #28]
 801111c:	6a38      	ldr	r0, [r7, #32]
 801111e:	f7fa ffed 	bl	800c0fc <tu_fifo_read_n_access_mode>
 8011122:	4603      	mov	r3, r0
 8011124:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 8011126:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011128:	2b00      	cmp	r3, #0
 801112a:	d041      	beq.n	80111b0 <tu_edpt_stream_write_xfer+0x168>
 801112c:	79fb      	ldrb	r3, [r7, #7]
 801112e:	767b      	strb	r3, [r7, #25]
 8011130:	683b      	ldr	r3, [r7, #0]
 8011132:	617b      	str	r3, [r7, #20]
 8011134:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8011136:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 8011138:	697b      	ldr	r3, [r7, #20]
 801113a:	781b      	ldrb	r3, [r3, #0]
 801113c:	f003 0301 	and.w	r3, r3, #1
 8011140:	b2db      	uxtb	r3, r3
 8011142:	2b00      	cmp	r3, #0
 8011144:	d121      	bne.n	801118a <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 8011146:	697b      	ldr	r3, [r7, #20]
 8011148:	685b      	ldr	r3, [r3, #4]
 801114a:	2b00      	cmp	r3, #0
 801114c:	d10c      	bne.n	8011168 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 801114e:	697b      	ldr	r3, [r7, #20]
 8011150:	7859      	ldrb	r1, [r3, #1]
 8011152:	697b      	ldr	r3, [r7, #20]
 8011154:	f103 0208 	add.w	r2, r3, #8
 8011158:	8a7b      	ldrh	r3, [r7, #18]
 801115a:	7e78      	ldrb	r0, [r7, #25]
 801115c:	2400      	movs	r4, #0
 801115e:	9400      	str	r4, [sp, #0]
 8011160:	f7fd f878 	bl	800e254 <usbd_edpt_xfer_fifo>
 8011164:	4603      	mov	r3, r0
 8011166:	e011      	b.n	801118c <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011168:	697b      	ldr	r3, [r7, #20]
 801116a:	7859      	ldrb	r1, [r3, #1]
 801116c:	8a7b      	ldrh	r3, [r7, #18]
 801116e:	2b00      	cmp	r3, #0
 8011170:	d002      	beq.n	8011178 <tu_edpt_stream_write_xfer+0x130>
 8011172:	697b      	ldr	r3, [r7, #20]
 8011174:	685a      	ldr	r2, [r3, #4]
 8011176:	e000      	b.n	801117a <tu_edpt_stream_write_xfer+0x132>
 8011178:	2200      	movs	r2, #0
 801117a:	8a7b      	ldrh	r3, [r7, #18]
 801117c:	7e78      	ldrb	r0, [r7, #25]
 801117e:	2400      	movs	r4, #0
 8011180:	9400      	str	r4, [sp, #0]
 8011182:	f7fc ffed 	bl	800e160 <usbd_edpt_xfer>
 8011186:	4603      	mov	r3, r0
 8011188:	e000      	b.n	801118c <tu_edpt_stream_write_xfer+0x144>
  return false;
 801118a:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 801118c:	f083 0301 	eor.w	r3, r3, #1
 8011190:	b2db      	uxtb	r3, r3
 8011192:	2b00      	cmp	r3, #0
 8011194:	d00a      	beq.n	80111ac <tu_edpt_stream_write_xfer+0x164>
 8011196:	4b13      	ldr	r3, [pc, #76]	@ (80111e4 <tu_edpt_stream_write_xfer+0x19c>)
 8011198:	63bb      	str	r3, [r7, #56]	@ 0x38
 801119a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801119c:	681b      	ldr	r3, [r3, #0]
 801119e:	f003 0301 	and.w	r3, r3, #1
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d000      	beq.n	80111a8 <tu_edpt_stream_write_xfer+0x160>
 80111a6:	be00      	bkpt	0x0000
 80111a8:	2300      	movs	r3, #0
 80111aa:	e016      	b.n	80111da <tu_edpt_stream_write_xfer+0x192>
    return count;
 80111ac:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80111ae:	e014      	b.n	80111da <tu_edpt_stream_write_xfer+0x192>
 80111b0:	79fb      	ldrb	r3, [r7, #7]
 80111b2:	747b      	strb	r3, [r7, #17]
 80111b4:	683b      	ldr	r3, [r7, #0]
 80111b6:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	781b      	ldrb	r3, [r3, #0]
 80111bc:	f003 0301 	and.w	r3, r3, #1
 80111c0:	b2db      	uxtb	r3, r3
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d107      	bne.n	80111d6 <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	785a      	ldrb	r2, [r3, #1]
 80111ca:	7c7b      	ldrb	r3, [r7, #17]
 80111cc:	4611      	mov	r1, r2
 80111ce:	4618      	mov	r0, r3
 80111d0:	f7fc ff9e 	bl	800e110 <usbd_edpt_release>
 80111d4:	e000      	b.n	80111d8 <tu_edpt_stream_write_xfer+0x190>
  return false;
 80111d6:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 80111d8:	2300      	movs	r3, #0
  }
}
 80111da:	4618      	mov	r0, r3
 80111dc:	3744      	adds	r7, #68	@ 0x44
 80111de:	46bd      	mov	sp, r7
 80111e0:	bd90      	pop	{r4, r7, pc}
 80111e2:	bf00      	nop
 80111e4:	e000edf0 	.word	0xe000edf0

080111e8 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 80111e8:	b590      	push	{r4, r7, lr}
 80111ea:	b09b      	sub	sp, #108	@ 0x6c
 80111ec:	af02      	add	r7, sp, #8
 80111ee:	60b9      	str	r1, [r7, #8]
 80111f0:	607a      	str	r2, [r7, #4]
 80111f2:	603b      	str	r3, [r7, #0]
 80111f4:	4603      	mov	r3, r0
 80111f6:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 80111f8:	683b      	ldr	r3, [r7, #0]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d101      	bne.n	8011202 <tu_edpt_stream_write+0x1a>
 80111fe:	2300      	movs	r3, #0
 8011200:	e0e3      	b.n	80113ca <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 8011202:	68bb      	ldr	r3, [r7, #8]
 8011204:	3308      	adds	r3, #8
 8011206:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 8011208:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801120a:	889b      	ldrh	r3, [r3, #4]
 801120c:	2b00      	cmp	r3, #0
 801120e:	d17e      	bne.n	801130e <tu_edpt_stream_write+0x126>
 8011210:	7bfb      	ldrb	r3, [r7, #15]
 8011212:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8011216:	68bb      	ldr	r3, [r7, #8]
 8011218:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 801121a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801121c:	781b      	ldrb	r3, [r3, #0]
 801121e:	f003 0301 	and.w	r3, r3, #1
 8011222:	b2db      	uxtb	r3, r3
 8011224:	2b00      	cmp	r3, #0
 8011226:	d109      	bne.n	801123c <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801122a:	785a      	ldrb	r2, [r3, #1]
 801122c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8011230:	4611      	mov	r1, r2
 8011232:	4618      	mov	r0, r3
 8011234:	f7fc ff44 	bl	800e0c0 <usbd_edpt_claim>
 8011238:	4603      	mov	r3, r0
 801123a:	e000      	b.n	801123e <tu_edpt_stream_write+0x56>
  return false;
 801123c:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 801123e:	f083 0301 	eor.w	r3, r3, #1
 8011242:	b2db      	uxtb	r3, r3
 8011244:	2b00      	cmp	r3, #0
 8011246:	d001      	beq.n	801124c <tu_edpt_stream_write+0x64>
 8011248:	2300      	movs	r3, #0
 801124a:	e0be      	b.n	80113ca <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 801124c:	68bb      	ldr	r3, [r7, #8]
 801124e:	685b      	ldr	r3, [r3, #4]
 8011250:	2b00      	cmp	r3, #0
 8011252:	d013      	beq.n	801127c <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 8011254:	68bb      	ldr	r3, [r7, #8]
 8011256:	885b      	ldrh	r3, [r3, #2]
 8011258:	461a      	mov	r2, r3
 801125a:	683b      	ldr	r3, [r7, #0]
 801125c:	647b      	str	r3, [r7, #68]	@ 0x44
 801125e:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8011260:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011264:	4293      	cmp	r3, r2
 8011266:	bf28      	it	cs
 8011268:	4613      	movcs	r3, r2
 801126a:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 801126c:	68bb      	ldr	r3, [r7, #8]
 801126e:	685b      	ldr	r3, [r3, #4]
 8011270:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8011272:	6879      	ldr	r1, [r7, #4]
 8011274:	4618      	mov	r0, r3
 8011276:	f001 f9c6 	bl	8012606 <memcpy>
 801127a:	e001      	b.n	8011280 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 801127c:	683b      	ldr	r3, [r7, #0]
 801127e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 8011280:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011282:	b29a      	uxth	r2, r3
 8011284:	7bfb      	ldrb	r3, [r7, #15]
 8011286:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 801128a:	68bb      	ldr	r3, [r7, #8]
 801128c:	63bb      	str	r3, [r7, #56]	@ 0x38
 801128e:	4613      	mov	r3, r2
 8011290:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 8011292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011294:	781b      	ldrb	r3, [r3, #0]
 8011296:	f003 0301 	and.w	r3, r3, #1
 801129a:	b2db      	uxtb	r3, r3
 801129c:	2b00      	cmp	r3, #0
 801129e:	d123      	bne.n	80112e8 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 80112a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112a2:	685b      	ldr	r3, [r3, #4]
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d10d      	bne.n	80112c4 <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 80112a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112aa:	7859      	ldrb	r1, [r3, #1]
 80112ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112ae:	f103 0208 	add.w	r2, r3, #8
 80112b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80112b4:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80112b8:	2400      	movs	r4, #0
 80112ba:	9400      	str	r4, [sp, #0]
 80112bc:	f7fc ffca 	bl	800e254 <usbd_edpt_xfer_fifo>
 80112c0:	4603      	mov	r3, r0
 80112c2:	e012      	b.n	80112ea <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 80112c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112c6:	7859      	ldrb	r1, [r3, #1]
 80112c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d002      	beq.n	80112d4 <tu_edpt_stream_write+0xec>
 80112ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80112d0:	685a      	ldr	r2, [r3, #4]
 80112d2:	e000      	b.n	80112d6 <tu_edpt_stream_write+0xee>
 80112d4:	2200      	movs	r2, #0
 80112d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80112d8:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 80112dc:	2400      	movs	r4, #0
 80112de:	9400      	str	r4, [sp, #0]
 80112e0:	f7fc ff3e 	bl	800e160 <usbd_edpt_xfer>
 80112e4:	4603      	mov	r3, r0
 80112e6:	e000      	b.n	80112ea <tu_edpt_stream_write+0x102>
  return false;
 80112e8:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 80112ea:	f083 0301 	eor.w	r3, r3, #1
 80112ee:	b2db      	uxtb	r3, r3
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d00a      	beq.n	801130a <tu_edpt_stream_write+0x122>
 80112f4:	4b37      	ldr	r3, [pc, #220]	@ (80113d4 <tu_edpt_stream_write+0x1ec>)
 80112f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80112f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	f003 0301 	and.w	r3, r3, #1
 8011300:	2b00      	cmp	r3, #0
 8011302:	d000      	beq.n	8011306 <tu_edpt_stream_write+0x11e>
 8011304:	be00      	bkpt	0x0000
 8011306:	2300      	movs	r3, #0
 8011308:	e05f      	b.n	80113ca <tu_edpt_stream_write+0x1e2>

    return xact_len;
 801130a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801130c:	e05d      	b.n	80113ca <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 801130e:	68bb      	ldr	r3, [r7, #8]
 8011310:	3308      	adds	r3, #8
 8011312:	683a      	ldr	r2, [r7, #0]
 8011314:	b292      	uxth	r2, r2
 8011316:	633b      	str	r3, [r7, #48]	@ 0x30
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801131c:	4613      	mov	r3, r2
 801131e:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8011320:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8011322:	2300      	movs	r3, #0
 8011324:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011326:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8011328:	f7fa ff2c 	bl	800c184 <tu_fifo_write_n_access_mode>
 801132c:	4603      	mov	r3, r0
 801132e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011332:	68bb      	ldr	r3, [r7, #8]
 8011334:	781b      	ldrb	r3, [r3, #0]
 8011336:	f003 0302 	and.w	r3, r3, #2
 801133a:	b2db      	uxtb	r3, r3
 801133c:	2b00      	cmp	r3, #0
 801133e:	d002      	beq.n	8011346 <tu_edpt_stream_write+0x15e>
 8011340:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8011344:	e000      	b.n	8011348 <tu_edpt_stream_write+0x160>
 8011346:	2340      	movs	r3, #64	@ 0x40
 8011348:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 801134c:	68bb      	ldr	r3, [r7, #8]
 801134e:	3308      	adds	r3, #8
 8011350:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8011352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011354:	8899      	ldrh	r1, [r3, #4]
 8011356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011358:	891b      	ldrh	r3, [r3, #8]
 801135a:	b29a      	uxth	r2, r3
 801135c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801135e:	895b      	ldrh	r3, [r3, #10]
 8011360:	b29b      	uxth	r3, r3
 8011362:	8479      	strh	r1, [r7, #34]	@ 0x22
 8011364:	843a      	strh	r2, [r7, #32]
 8011366:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8011368:	8c3a      	ldrh	r2, [r7, #32]
 801136a:	8bfb      	ldrh	r3, [r7, #30]
 801136c:	429a      	cmp	r2, r3
 801136e:	d304      	bcc.n	801137a <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 8011370:	8c3a      	ldrh	r2, [r7, #32]
 8011372:	8bfb      	ldrh	r3, [r7, #30]
 8011374:	1ad3      	subs	r3, r2, r3
 8011376:	b29b      	uxth	r3, r3
 8011378:	e008      	b.n	801138c <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801137a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801137c:	005b      	lsls	r3, r3, #1
 801137e:	b29a      	uxth	r2, r3
 8011380:	8c39      	ldrh	r1, [r7, #32]
 8011382:	8bfb      	ldrh	r3, [r7, #30]
 8011384:	1acb      	subs	r3, r1, r3
 8011386:	b29b      	uxth	r3, r3
 8011388:	4413      	add	r3, r2
 801138a:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 801138c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801138e:	8892      	ldrh	r2, [r2, #4]
 8011390:	83bb      	strh	r3, [r7, #28]
 8011392:	4613      	mov	r3, r2
 8011394:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011396:	8bba      	ldrh	r2, [r7, #28]
 8011398:	8b7b      	ldrh	r3, [r7, #26]
 801139a:	4293      	cmp	r3, r2
 801139c:	bf28      	it	cs
 801139e:	4613      	movcs	r3, r2
 80113a0:	b29b      	uxth	r3, r3
 80113a2:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80113a6:	429a      	cmp	r2, r3
 80113a8:	d908      	bls.n	80113bc <tu_edpt_stream_write+0x1d4>
 80113aa:	68bb      	ldr	r3, [r7, #8]
 80113ac:	3308      	adds	r3, #8
 80113ae:	617b      	str	r3, [r7, #20]
  return f->depth;
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	889b      	ldrh	r3, [r3, #4]
 80113b4:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d904      	bls.n	80113c6 <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 80113bc:	7bfb      	ldrb	r3, [r7, #15]
 80113be:	68b9      	ldr	r1, [r7, #8]
 80113c0:	4618      	mov	r0, r3
 80113c2:	f7ff fe41 	bl	8011048 <tu_edpt_stream_write_xfer>
    }
    return ret;
 80113c6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 80113ca:	4618      	mov	r0, r3
 80113cc:	3764      	adds	r7, #100	@ 0x64
 80113ce:	46bd      	mov	sp, r7
 80113d0:	bd90      	pop	{r4, r7, pc}
 80113d2:	bf00      	nop
 80113d4:	e000edf0 	.word	0xe000edf0

080113d8 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 80113d8:	b580      	push	{r7, lr}
 80113da:	b08a      	sub	sp, #40	@ 0x28
 80113dc:	af00      	add	r7, sp, #0
 80113de:	4603      	mov	r3, r0
 80113e0:	6039      	str	r1, [r7, #0]
 80113e2:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 80113e4:	683b      	ldr	r3, [r7, #0]
 80113e6:	3308      	adds	r3, #8
 80113e8:	623b      	str	r3, [r7, #32]
 80113ea:	6a3b      	ldr	r3, [r7, #32]
 80113ec:	889b      	ldrh	r3, [r3, #4]
 80113ee:	2b00      	cmp	r3, #0
 80113f0:	d031      	beq.n	8011456 <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 80113f2:	683b      	ldr	r3, [r7, #0]
 80113f4:	3308      	adds	r3, #8
 80113f6:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80113f8:	69fb      	ldr	r3, [r7, #28]
 80113fa:	8899      	ldrh	r1, [r3, #4]
 80113fc:	69fb      	ldr	r3, [r7, #28]
 80113fe:	891b      	ldrh	r3, [r3, #8]
 8011400:	b29a      	uxth	r2, r3
 8011402:	69fb      	ldr	r3, [r7, #28]
 8011404:	895b      	ldrh	r3, [r3, #10]
 8011406:	b29b      	uxth	r3, r3
 8011408:	8379      	strh	r1, [r7, #26]
 801140a:	833a      	strh	r2, [r7, #24]
 801140c:	82fb      	strh	r3, [r7, #22]
 801140e:	8b7b      	ldrh	r3, [r7, #26]
 8011410:	82bb      	strh	r3, [r7, #20]
 8011412:	8b3b      	ldrh	r3, [r7, #24]
 8011414:	827b      	strh	r3, [r7, #18]
 8011416:	8afb      	ldrh	r3, [r7, #22]
 8011418:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 801141a:	8a7a      	ldrh	r2, [r7, #18]
 801141c:	8a3b      	ldrh	r3, [r7, #16]
 801141e:	429a      	cmp	r2, r3
 8011420:	d304      	bcc.n	801142c <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 8011422:	8a7a      	ldrh	r2, [r7, #18]
 8011424:	8a3b      	ldrh	r3, [r7, #16]
 8011426:	1ad3      	subs	r3, r2, r3
 8011428:	b29b      	uxth	r3, r3
 801142a:	e008      	b.n	801143e <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 801142c:	8abb      	ldrh	r3, [r7, #20]
 801142e:	005b      	lsls	r3, r3, #1
 8011430:	b29a      	uxth	r2, r3
 8011432:	8a79      	ldrh	r1, [r7, #18]
 8011434:	8a3b      	ldrh	r3, [r7, #16]
 8011436:	1acb      	subs	r3, r1, r3
 8011438:	b29b      	uxth	r3, r3
 801143a:	4413      	add	r3, r2
 801143c:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 801143e:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8011440:	8b7a      	ldrh	r2, [r7, #26]
 8011442:	89fb      	ldrh	r3, [r7, #14]
 8011444:	429a      	cmp	r2, r3
 8011446:	d904      	bls.n	8011452 <tu_edpt_stream_write_available+0x7a>
 8011448:	8b7a      	ldrh	r2, [r7, #26]
 801144a:	89fb      	ldrh	r3, [r7, #14]
 801144c:	1ad3      	subs	r3, r2, r3
 801144e:	b29b      	uxth	r3, r3
 8011450:	e01d      	b.n	801148e <tu_edpt_stream_write_available+0xb6>
 8011452:	2300      	movs	r3, #0
 8011454:	e01b      	b.n	801148e <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 8011456:	2301      	movs	r3, #1
 8011458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	781b      	ldrb	r3, [r3, #0]
 8011460:	f003 0301 	and.w	r3, r3, #1
 8011464:	b2db      	uxtb	r3, r3
 8011466:	2b00      	cmp	r3, #0
 8011468:	d109      	bne.n	801147e <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 801146a:	683b      	ldr	r3, [r7, #0]
 801146c:	785a      	ldrb	r2, [r3, #1]
 801146e:	79fb      	ldrb	r3, [r7, #7]
 8011470:	4611      	mov	r1, r2
 8011472:	4618      	mov	r0, r3
 8011474:	f7fc ff68 	bl	800e348 <usbd_edpt_busy>
 8011478:	4603      	mov	r3, r0
 801147a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 801147e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011482:	2b00      	cmp	r3, #0
 8011484:	d001      	beq.n	801148a <tu_edpt_stream_write_available+0xb2>
 8011486:	2300      	movs	r3, #0
 8011488:	e001      	b.n	801148e <tu_edpt_stream_write_available+0xb6>
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	885b      	ldrh	r3, [r3, #2]
  }
}
 801148e:	4618      	mov	r0, r3
 8011490:	3728      	adds	r7, #40	@ 0x28
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}
	...

08011498 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 8011498:	b590      	push	{r4, r7, lr}
 801149a:	b09f      	sub	sp, #124	@ 0x7c
 801149c:	af02      	add	r7, sp, #8
 801149e:	4603      	mov	r3, r0
 80114a0:	6039      	str	r1, [r7, #0]
 80114a2:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 80114a4:	683b      	ldr	r3, [r7, #0]
 80114a6:	3308      	adds	r3, #8
 80114a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 80114aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80114ac:	889b      	ldrh	r3, [r3, #4]
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d16f      	bne.n	8011592 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	685b      	ldr	r3, [r3, #4]
 80114b6:	2b00      	cmp	r3, #0
 80114b8:	d101      	bne.n	80114be <tu_edpt_stream_read_xfer+0x26>
 80114ba:	2300      	movs	r3, #0
 80114bc:	e181      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
 80114be:	79fb      	ldrb	r3, [r7, #7]
 80114c0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 80114c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114ca:	781b      	ldrb	r3, [r3, #0]
 80114cc:	f003 0301 	and.w	r3, r3, #1
 80114d0:	b2db      	uxtb	r3, r3
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d109      	bne.n	80114ea <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 80114d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80114d8:	785a      	ldrb	r2, [r3, #1]
 80114da:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80114de:	4611      	mov	r1, r2
 80114e0:	4618      	mov	r0, r3
 80114e2:	f7fc fded 	bl	800e0c0 <usbd_edpt_claim>
 80114e6:	4603      	mov	r3, r0
 80114e8:	e000      	b.n	80114ec <tu_edpt_stream_read_xfer+0x54>
  return false;
 80114ea:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 80114ec:	f083 0301 	eor.w	r3, r3, #1
 80114f0:	b2db      	uxtb	r3, r3
 80114f2:	2b00      	cmp	r3, #0
 80114f4:	d001      	beq.n	80114fa <tu_edpt_stream_read_xfer+0x62>
 80114f6:	2300      	movs	r3, #0
 80114f8:	e163      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 80114fa:	683b      	ldr	r3, [r7, #0]
 80114fc:	885a      	ldrh	r2, [r3, #2]
 80114fe:	79fb      	ldrb	r3, [r7, #7]
 8011500:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8011504:	683b      	ldr	r3, [r7, #0]
 8011506:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011508:	4613      	mov	r3, r2
 801150a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 801150e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011510:	781b      	ldrb	r3, [r3, #0]
 8011512:	f003 0301 	and.w	r3, r3, #1
 8011516:	b2db      	uxtb	r3, r3
 8011518:	2b00      	cmp	r3, #0
 801151a:	d126      	bne.n	801156a <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 801151c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801151e:	685b      	ldr	r3, [r3, #4]
 8011520:	2b00      	cmp	r3, #0
 8011522:	d10e      	bne.n	8011542 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011524:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011526:	7859      	ldrb	r1, [r3, #1]
 8011528:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801152a:	f103 0208 	add.w	r2, r3, #8
 801152e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8011532:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 8011536:	2400      	movs	r4, #0
 8011538:	9400      	str	r4, [sp, #0]
 801153a:	f7fc fe8b 	bl	800e254 <usbd_edpt_xfer_fifo>
 801153e:	4603      	mov	r3, r0
 8011540:	e014      	b.n	801156c <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 8011542:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011544:	7859      	ldrb	r1, [r3, #1]
 8011546:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 801154a:	2b00      	cmp	r3, #0
 801154c:	d002      	beq.n	8011554 <tu_edpt_stream_read_xfer+0xbc>
 801154e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011550:	685a      	ldr	r2, [r3, #4]
 8011552:	e000      	b.n	8011556 <tu_edpt_stream_read_xfer+0xbe>
 8011554:	2200      	movs	r2, #0
 8011556:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 801155a:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 801155e:	2400      	movs	r4, #0
 8011560:	9400      	str	r4, [sp, #0]
 8011562:	f7fc fdfd 	bl	800e160 <usbd_edpt_xfer>
 8011566:	4603      	mov	r3, r0
 8011568:	e000      	b.n	801156c <tu_edpt_stream_read_xfer+0xd4>
  return false;
 801156a:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 801156c:	f083 0301 	eor.w	r3, r3, #1
 8011570:	b2db      	uxtb	r3, r3
 8011572:	2b00      	cmp	r3, #0
 8011574:	d00a      	beq.n	801158c <tu_edpt_stream_read_xfer+0xf4>
 8011576:	4b95      	ldr	r3, [pc, #596]	@ (80117cc <tu_edpt_stream_read_xfer+0x334>)
 8011578:	663b      	str	r3, [r7, #96]	@ 0x60
 801157a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	f003 0301 	and.w	r3, r3, #1
 8011582:	2b00      	cmp	r3, #0
 8011584:	d000      	beq.n	8011588 <tu_edpt_stream_read_xfer+0xf0>
 8011586:	be00      	bkpt	0x0000
 8011588:	2300      	movs	r3, #0
 801158a:	e11a      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 801158c:	683b      	ldr	r3, [r7, #0]
 801158e:	885b      	ldrh	r3, [r3, #2]
 8011590:	e117      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 8011592:	683b      	ldr	r3, [r7, #0]
 8011594:	781b      	ldrb	r3, [r3, #0]
 8011596:	f003 0302 	and.w	r3, r3, #2
 801159a:	b2db      	uxtb	r3, r3
 801159c:	2b00      	cmp	r3, #0
 801159e:	d002      	beq.n	80115a6 <tu_edpt_stream_read_xfer+0x10e>
 80115a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80115a4:	e000      	b.n	80115a8 <tu_edpt_stream_read_xfer+0x110>
 80115a6:	2340      	movs	r3, #64	@ 0x40
 80115a8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 80115ac:	683b      	ldr	r3, [r7, #0]
 80115ae:	3308      	adds	r3, #8
 80115b0:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 80115b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115b4:	8899      	ldrh	r1, [r3, #4]
 80115b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115b8:	891b      	ldrh	r3, [r3, #8]
 80115ba:	b29a      	uxth	r2, r3
 80115bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80115be:	895b      	ldrh	r3, [r3, #10]
 80115c0:	b29b      	uxth	r3, r3
 80115c2:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 80115c6:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 80115ca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80115cc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80115d0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80115d2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80115d6:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80115d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80115da:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 80115dc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80115de:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80115e0:	429a      	cmp	r2, r3
 80115e2:	d304      	bcc.n	80115ee <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 80115e4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80115e6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80115e8:	1ad3      	subs	r3, r2, r3
 80115ea:	b29b      	uxth	r3, r3
 80115ec:	e008      	b.n	8011600 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80115ee:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80115f0:	005b      	lsls	r3, r3, #1
 80115f2:	b29a      	uxth	r2, r3
 80115f4:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 80115f6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80115f8:	1acb      	subs	r3, r1, r3
 80115fa:	b29b      	uxth	r3, r3
 80115fc:	4413      	add	r3, r2
 80115fe:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8011600:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8011602:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011606:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011608:	429a      	cmp	r2, r3
 801160a:	d905      	bls.n	8011618 <tu_edpt_stream_read_xfer+0x180>
 801160c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8011610:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8011612:	1ad3      	subs	r3, r2, r3
 8011614:	b29b      	uxth	r3, r3
 8011616:	e000      	b.n	801161a <tu_edpt_stream_read_xfer+0x182>
 8011618:	2300      	movs	r3, #0
 801161a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 801161e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8011622:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8011626:	429a      	cmp	r2, r3
 8011628:	d201      	bcs.n	801162e <tu_edpt_stream_read_xfer+0x196>
 801162a:	2300      	movs	r3, #0
 801162c:	e0c9      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
 801162e:	79fb      	ldrb	r3, [r7, #7]
 8011630:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8011634:	683b      	ldr	r3, [r7, #0]
 8011636:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 8011638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801163a:	781b      	ldrb	r3, [r3, #0]
 801163c:	f003 0301 	and.w	r3, r3, #1
 8011640:	b2db      	uxtb	r3, r3
 8011642:	2b00      	cmp	r3, #0
 8011644:	d109      	bne.n	801165a <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 8011646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011648:	785a      	ldrb	r2, [r3, #1]
 801164a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801164e:	4611      	mov	r1, r2
 8011650:	4618      	mov	r0, r3
 8011652:	f7fc fd35 	bl	800e0c0 <usbd_edpt_claim>
 8011656:	4603      	mov	r3, r0
 8011658:	e000      	b.n	801165c <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 801165a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 801165c:	f083 0301 	eor.w	r3, r3, #1
 8011660:	b2db      	uxtb	r3, r3
 8011662:	2b00      	cmp	r3, #0
 8011664:	d001      	beq.n	801166a <tu_edpt_stream_read_xfer+0x1d2>
 8011666:	2300      	movs	r3, #0
 8011668:	e0ab      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	3308      	adds	r3, #8
 801166e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 8011670:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011672:	8899      	ldrh	r1, [r3, #4]
 8011674:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011676:	891b      	ldrh	r3, [r3, #8]
 8011678:	b29a      	uxth	r2, r3
 801167a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801167c:	895b      	ldrh	r3, [r3, #10]
 801167e:	b29b      	uxth	r3, r3
 8011680:	8579      	strh	r1, [r7, #42]	@ 0x2a
 8011682:	853a      	strh	r2, [r7, #40]	@ 0x28
 8011684:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011686:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8011688:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801168a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801168c:	847b      	strh	r3, [r7, #34]	@ 0x22
 801168e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011690:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 8011692:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8011694:	8c3b      	ldrh	r3, [r7, #32]
 8011696:	429a      	cmp	r2, r3
 8011698:	d304      	bcc.n	80116a4 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 801169a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801169c:	8c3b      	ldrh	r3, [r7, #32]
 801169e:	1ad3      	subs	r3, r2, r3
 80116a0:	b29b      	uxth	r3, r3
 80116a2:	e008      	b.n	80116b6 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80116a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80116a6:	005b      	lsls	r3, r3, #1
 80116a8:	b29a      	uxth	r2, r3
 80116aa:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80116ac:	8c3b      	ldrh	r3, [r7, #32]
 80116ae:	1acb      	subs	r3, r1, r3
 80116b0:	b29b      	uxth	r3, r3
 80116b2:	4413      	add	r3, r2
 80116b4:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 80116b6:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 80116b8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80116ba:	8bfb      	ldrh	r3, [r7, #30]
 80116bc:	429a      	cmp	r2, r3
 80116be:	d904      	bls.n	80116ca <tu_edpt_stream_read_xfer+0x232>
 80116c0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80116c2:	8bfb      	ldrh	r3, [r7, #30]
 80116c4:	1ad3      	subs	r3, r2, r3
 80116c6:	b29b      	uxth	r3, r3
 80116c8:	e000      	b.n	80116cc <tu_edpt_stream_read_xfer+0x234>
 80116ca:	2300      	movs	r3, #0
 80116cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 80116d0:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80116d4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80116d8:	429a      	cmp	r2, r3
 80116da:	d35d      	bcc.n	8011798 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 80116dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80116e0:	425b      	negs	r3, r3
 80116e2:	b29b      	uxth	r3, r3
 80116e4:	b21a      	sxth	r2, r3
 80116e6:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 80116ea:	4013      	ands	r3, r2
 80116ec:	b21b      	sxth	r3, r3
 80116ee:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	885a      	ldrh	r2, [r3, #2]
 80116f6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80116fa:	82bb      	strh	r3, [r7, #20]
 80116fc:	4613      	mov	r3, r2
 80116fe:	827b      	strh	r3, [r7, #18]
 8011700:	8aba      	ldrh	r2, [r7, #20]
 8011702:	8a7b      	ldrh	r3, [r7, #18]
 8011704:	4293      	cmp	r3, r2
 8011706:	bf28      	it	cs
 8011708:	4613      	movcs	r3, r2
 801170a:	b29b      	uxth	r3, r3
 801170c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8011710:	79fb      	ldrb	r3, [r7, #7]
 8011712:	777b      	strb	r3, [r7, #29]
 8011714:	683b      	ldr	r3, [r7, #0]
 8011716:	61bb      	str	r3, [r7, #24]
 8011718:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 801171c:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 801171e:	69bb      	ldr	r3, [r7, #24]
 8011720:	781b      	ldrb	r3, [r3, #0]
 8011722:	f003 0301 	and.w	r3, r3, #1
 8011726:	b2db      	uxtb	r3, r3
 8011728:	2b00      	cmp	r3, #0
 801172a:	d121      	bne.n	8011770 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 801172c:	69bb      	ldr	r3, [r7, #24]
 801172e:	685b      	ldr	r3, [r3, #4]
 8011730:	2b00      	cmp	r3, #0
 8011732:	d10c      	bne.n	801174e <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 8011734:	69bb      	ldr	r3, [r7, #24]
 8011736:	7859      	ldrb	r1, [r3, #1]
 8011738:	69bb      	ldr	r3, [r7, #24]
 801173a:	f103 0208 	add.w	r2, r3, #8
 801173e:	8afb      	ldrh	r3, [r7, #22]
 8011740:	7f78      	ldrb	r0, [r7, #29]
 8011742:	2400      	movs	r4, #0
 8011744:	9400      	str	r4, [sp, #0]
 8011746:	f7fc fd85 	bl	800e254 <usbd_edpt_xfer_fifo>
 801174a:	4603      	mov	r3, r0
 801174c:	e011      	b.n	8011772 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 801174e:	69bb      	ldr	r3, [r7, #24]
 8011750:	7859      	ldrb	r1, [r3, #1]
 8011752:	8afb      	ldrh	r3, [r7, #22]
 8011754:	2b00      	cmp	r3, #0
 8011756:	d002      	beq.n	801175e <tu_edpt_stream_read_xfer+0x2c6>
 8011758:	69bb      	ldr	r3, [r7, #24]
 801175a:	685a      	ldr	r2, [r3, #4]
 801175c:	e000      	b.n	8011760 <tu_edpt_stream_read_xfer+0x2c8>
 801175e:	2200      	movs	r2, #0
 8011760:	8afb      	ldrh	r3, [r7, #22]
 8011762:	7f78      	ldrb	r0, [r7, #29]
 8011764:	2400      	movs	r4, #0
 8011766:	9400      	str	r4, [sp, #0]
 8011768:	f7fc fcfa 	bl	800e160 <usbd_edpt_xfer>
 801176c:	4603      	mov	r3, r0
 801176e:	e000      	b.n	8011772 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 8011770:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 8011772:	f083 0301 	eor.w	r3, r3, #1
 8011776:	b2db      	uxtb	r3, r3
 8011778:	2b00      	cmp	r3, #0
 801177a:	d00a      	beq.n	8011792 <tu_edpt_stream_read_xfer+0x2fa>
 801177c:	4b13      	ldr	r3, [pc, #76]	@ (80117cc <tu_edpt_stream_read_xfer+0x334>)
 801177e:	667b      	str	r3, [r7, #100]	@ 0x64
 8011780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	f003 0301 	and.w	r3, r3, #1
 8011788:	2b00      	cmp	r3, #0
 801178a:	d000      	beq.n	801178e <tu_edpt_stream_read_xfer+0x2f6>
 801178c:	be00      	bkpt	0x0000
 801178e:	2300      	movs	r3, #0
 8011790:	e017      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 8011792:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8011796:	e014      	b.n	80117c2 <tu_edpt_stream_read_xfer+0x32a>
 8011798:	79fb      	ldrb	r3, [r7, #7]
 801179a:	747b      	strb	r3, [r7, #17]
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 80117a0:	68fb      	ldr	r3, [r7, #12]
 80117a2:	781b      	ldrb	r3, [r3, #0]
 80117a4:	f003 0301 	and.w	r3, r3, #1
 80117a8:	b2db      	uxtb	r3, r3
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d107      	bne.n	80117be <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 80117ae:	68fb      	ldr	r3, [r7, #12]
 80117b0:	785a      	ldrb	r2, [r3, #1]
 80117b2:	7c7b      	ldrb	r3, [r7, #17]
 80117b4:	4611      	mov	r1, r2
 80117b6:	4618      	mov	r0, r3
 80117b8:	f7fc fcaa 	bl	800e110 <usbd_edpt_release>
 80117bc:	e000      	b.n	80117c0 <tu_edpt_stream_read_xfer+0x328>
  return false;
 80117be:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 80117c0:	2300      	movs	r3, #0
    }
  }
}
 80117c2:	4618      	mov	r0, r3
 80117c4:	3774      	adds	r7, #116	@ 0x74
 80117c6:	46bd      	mov	sp, r7
 80117c8:	bd90      	pop	{r4, r7, pc}
 80117ca:	bf00      	nop
 80117cc:	e000edf0 	.word	0xe000edf0

080117d0 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b088      	sub	sp, #32
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	60b9      	str	r1, [r7, #8]
 80117d8:	607a      	str	r2, [r7, #4]
 80117da:	603b      	str	r3, [r7, #0]
 80117dc:	4603      	mov	r3, r0
 80117de:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	3308      	adds	r3, #8
 80117e4:	683a      	ldr	r2, [r7, #0]
 80117e6:	b292      	uxth	r2, r2
 80117e8:	61bb      	str	r3, [r7, #24]
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	617b      	str	r3, [r7, #20]
 80117ee:	4613      	mov	r3, r2
 80117f0:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 80117f2:	8a7a      	ldrh	r2, [r7, #18]
 80117f4:	2300      	movs	r3, #0
 80117f6:	6979      	ldr	r1, [r7, #20]
 80117f8:	69b8      	ldr	r0, [r7, #24]
 80117fa:	f7fa fc7f 	bl	800c0fc <tu_fifo_read_n_access_mode>
 80117fe:	4603      	mov	r3, r0
 8011800:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 8011802:	7bfb      	ldrb	r3, [r7, #15]
 8011804:	68b9      	ldr	r1, [r7, #8]
 8011806:	4618      	mov	r0, r3
 8011808:	f7ff fe46 	bl	8011498 <tu_edpt_stream_read_xfer>
  return num_read;
 801180c:	69fb      	ldr	r3, [r7, #28]
}
 801180e:	4618      	mov	r0, r3
 8011810:	3720      	adds	r7, #32
 8011812:	46bd      	mov	sp, r7
 8011814:	bd80      	pop	{r7, pc}

08011816 <__cvt>:
 8011816:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801181a:	ec57 6b10 	vmov	r6, r7, d0
 801181e:	2f00      	cmp	r7, #0
 8011820:	460c      	mov	r4, r1
 8011822:	4619      	mov	r1, r3
 8011824:	463b      	mov	r3, r7
 8011826:	bfbb      	ittet	lt
 8011828:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801182c:	461f      	movlt	r7, r3
 801182e:	2300      	movge	r3, #0
 8011830:	232d      	movlt	r3, #45	@ 0x2d
 8011832:	700b      	strb	r3, [r1, #0]
 8011834:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011836:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801183a:	4691      	mov	r9, r2
 801183c:	f023 0820 	bic.w	r8, r3, #32
 8011840:	bfbc      	itt	lt
 8011842:	4632      	movlt	r2, r6
 8011844:	4616      	movlt	r6, r2
 8011846:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801184a:	d005      	beq.n	8011858 <__cvt+0x42>
 801184c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011850:	d100      	bne.n	8011854 <__cvt+0x3e>
 8011852:	3401      	adds	r4, #1
 8011854:	2102      	movs	r1, #2
 8011856:	e000      	b.n	801185a <__cvt+0x44>
 8011858:	2103      	movs	r1, #3
 801185a:	ab03      	add	r3, sp, #12
 801185c:	9301      	str	r3, [sp, #4]
 801185e:	ab02      	add	r3, sp, #8
 8011860:	9300      	str	r3, [sp, #0]
 8011862:	ec47 6b10 	vmov	d0, r6, r7
 8011866:	4653      	mov	r3, sl
 8011868:	4622      	mov	r2, r4
 801186a:	f000 ff65 	bl	8012738 <_dtoa_r>
 801186e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011872:	4605      	mov	r5, r0
 8011874:	d119      	bne.n	80118aa <__cvt+0x94>
 8011876:	f019 0f01 	tst.w	r9, #1
 801187a:	d00e      	beq.n	801189a <__cvt+0x84>
 801187c:	eb00 0904 	add.w	r9, r0, r4
 8011880:	2200      	movs	r2, #0
 8011882:	2300      	movs	r3, #0
 8011884:	4630      	mov	r0, r6
 8011886:	4639      	mov	r1, r7
 8011888:	f7ef f926 	bl	8000ad8 <__aeabi_dcmpeq>
 801188c:	b108      	cbz	r0, 8011892 <__cvt+0x7c>
 801188e:	f8cd 900c 	str.w	r9, [sp, #12]
 8011892:	2230      	movs	r2, #48	@ 0x30
 8011894:	9b03      	ldr	r3, [sp, #12]
 8011896:	454b      	cmp	r3, r9
 8011898:	d31e      	bcc.n	80118d8 <__cvt+0xc2>
 801189a:	9b03      	ldr	r3, [sp, #12]
 801189c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801189e:	1b5b      	subs	r3, r3, r5
 80118a0:	4628      	mov	r0, r5
 80118a2:	6013      	str	r3, [r2, #0]
 80118a4:	b004      	add	sp, #16
 80118a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80118aa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80118ae:	eb00 0904 	add.w	r9, r0, r4
 80118b2:	d1e5      	bne.n	8011880 <__cvt+0x6a>
 80118b4:	7803      	ldrb	r3, [r0, #0]
 80118b6:	2b30      	cmp	r3, #48	@ 0x30
 80118b8:	d10a      	bne.n	80118d0 <__cvt+0xba>
 80118ba:	2200      	movs	r2, #0
 80118bc:	2300      	movs	r3, #0
 80118be:	4630      	mov	r0, r6
 80118c0:	4639      	mov	r1, r7
 80118c2:	f7ef f909 	bl	8000ad8 <__aeabi_dcmpeq>
 80118c6:	b918      	cbnz	r0, 80118d0 <__cvt+0xba>
 80118c8:	f1c4 0401 	rsb	r4, r4, #1
 80118cc:	f8ca 4000 	str.w	r4, [sl]
 80118d0:	f8da 3000 	ldr.w	r3, [sl]
 80118d4:	4499      	add	r9, r3
 80118d6:	e7d3      	b.n	8011880 <__cvt+0x6a>
 80118d8:	1c59      	adds	r1, r3, #1
 80118da:	9103      	str	r1, [sp, #12]
 80118dc:	701a      	strb	r2, [r3, #0]
 80118de:	e7d9      	b.n	8011894 <__cvt+0x7e>

080118e0 <__exponent>:
 80118e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80118e2:	2900      	cmp	r1, #0
 80118e4:	bfba      	itte	lt
 80118e6:	4249      	neglt	r1, r1
 80118e8:	232d      	movlt	r3, #45	@ 0x2d
 80118ea:	232b      	movge	r3, #43	@ 0x2b
 80118ec:	2909      	cmp	r1, #9
 80118ee:	7002      	strb	r2, [r0, #0]
 80118f0:	7043      	strb	r3, [r0, #1]
 80118f2:	dd29      	ble.n	8011948 <__exponent+0x68>
 80118f4:	f10d 0307 	add.w	r3, sp, #7
 80118f8:	461d      	mov	r5, r3
 80118fa:	270a      	movs	r7, #10
 80118fc:	461a      	mov	r2, r3
 80118fe:	fbb1 f6f7 	udiv	r6, r1, r7
 8011902:	fb07 1416 	mls	r4, r7, r6, r1
 8011906:	3430      	adds	r4, #48	@ 0x30
 8011908:	f802 4c01 	strb.w	r4, [r2, #-1]
 801190c:	460c      	mov	r4, r1
 801190e:	2c63      	cmp	r4, #99	@ 0x63
 8011910:	f103 33ff 	add.w	r3, r3, #4294967295
 8011914:	4631      	mov	r1, r6
 8011916:	dcf1      	bgt.n	80118fc <__exponent+0x1c>
 8011918:	3130      	adds	r1, #48	@ 0x30
 801191a:	1e94      	subs	r4, r2, #2
 801191c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011920:	1c41      	adds	r1, r0, #1
 8011922:	4623      	mov	r3, r4
 8011924:	42ab      	cmp	r3, r5
 8011926:	d30a      	bcc.n	801193e <__exponent+0x5e>
 8011928:	f10d 0309 	add.w	r3, sp, #9
 801192c:	1a9b      	subs	r3, r3, r2
 801192e:	42ac      	cmp	r4, r5
 8011930:	bf88      	it	hi
 8011932:	2300      	movhi	r3, #0
 8011934:	3302      	adds	r3, #2
 8011936:	4403      	add	r3, r0
 8011938:	1a18      	subs	r0, r3, r0
 801193a:	b003      	add	sp, #12
 801193c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801193e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011942:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011946:	e7ed      	b.n	8011924 <__exponent+0x44>
 8011948:	2330      	movs	r3, #48	@ 0x30
 801194a:	3130      	adds	r1, #48	@ 0x30
 801194c:	7083      	strb	r3, [r0, #2]
 801194e:	70c1      	strb	r1, [r0, #3]
 8011950:	1d03      	adds	r3, r0, #4
 8011952:	e7f1      	b.n	8011938 <__exponent+0x58>

08011954 <_printf_float>:
 8011954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011958:	b08d      	sub	sp, #52	@ 0x34
 801195a:	460c      	mov	r4, r1
 801195c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011960:	4616      	mov	r6, r2
 8011962:	461f      	mov	r7, r3
 8011964:	4605      	mov	r5, r0
 8011966:	f000 fdd7 	bl	8012518 <_localeconv_r>
 801196a:	6803      	ldr	r3, [r0, #0]
 801196c:	9304      	str	r3, [sp, #16]
 801196e:	4618      	mov	r0, r3
 8011970:	f7ee fc86 	bl	8000280 <strlen>
 8011974:	2300      	movs	r3, #0
 8011976:	930a      	str	r3, [sp, #40]	@ 0x28
 8011978:	f8d8 3000 	ldr.w	r3, [r8]
 801197c:	9005      	str	r0, [sp, #20]
 801197e:	3307      	adds	r3, #7
 8011980:	f023 0307 	bic.w	r3, r3, #7
 8011984:	f103 0208 	add.w	r2, r3, #8
 8011988:	f894 a018 	ldrb.w	sl, [r4, #24]
 801198c:	f8d4 b000 	ldr.w	fp, [r4]
 8011990:	f8c8 2000 	str.w	r2, [r8]
 8011994:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011998:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801199c:	9307      	str	r3, [sp, #28]
 801199e:	f8cd 8018 	str.w	r8, [sp, #24]
 80119a2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80119a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80119aa:	4b9c      	ldr	r3, [pc, #624]	@ (8011c1c <_printf_float+0x2c8>)
 80119ac:	f04f 32ff 	mov.w	r2, #4294967295
 80119b0:	f7ef f8c4 	bl	8000b3c <__aeabi_dcmpun>
 80119b4:	bb70      	cbnz	r0, 8011a14 <_printf_float+0xc0>
 80119b6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80119ba:	4b98      	ldr	r3, [pc, #608]	@ (8011c1c <_printf_float+0x2c8>)
 80119bc:	f04f 32ff 	mov.w	r2, #4294967295
 80119c0:	f7ef f89e 	bl	8000b00 <__aeabi_dcmple>
 80119c4:	bb30      	cbnz	r0, 8011a14 <_printf_float+0xc0>
 80119c6:	2200      	movs	r2, #0
 80119c8:	2300      	movs	r3, #0
 80119ca:	4640      	mov	r0, r8
 80119cc:	4649      	mov	r1, r9
 80119ce:	f7ef f88d 	bl	8000aec <__aeabi_dcmplt>
 80119d2:	b110      	cbz	r0, 80119da <_printf_float+0x86>
 80119d4:	232d      	movs	r3, #45	@ 0x2d
 80119d6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80119da:	4a91      	ldr	r2, [pc, #580]	@ (8011c20 <_printf_float+0x2cc>)
 80119dc:	4b91      	ldr	r3, [pc, #580]	@ (8011c24 <_printf_float+0x2d0>)
 80119de:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80119e2:	bf8c      	ite	hi
 80119e4:	4690      	movhi	r8, r2
 80119e6:	4698      	movls	r8, r3
 80119e8:	2303      	movs	r3, #3
 80119ea:	6123      	str	r3, [r4, #16]
 80119ec:	f02b 0304 	bic.w	r3, fp, #4
 80119f0:	6023      	str	r3, [r4, #0]
 80119f2:	f04f 0900 	mov.w	r9, #0
 80119f6:	9700      	str	r7, [sp, #0]
 80119f8:	4633      	mov	r3, r6
 80119fa:	aa0b      	add	r2, sp, #44	@ 0x2c
 80119fc:	4621      	mov	r1, r4
 80119fe:	4628      	mov	r0, r5
 8011a00:	f000 f9d2 	bl	8011da8 <_printf_common>
 8011a04:	3001      	adds	r0, #1
 8011a06:	f040 808d 	bne.w	8011b24 <_printf_float+0x1d0>
 8011a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8011a0e:	b00d      	add	sp, #52	@ 0x34
 8011a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a14:	4642      	mov	r2, r8
 8011a16:	464b      	mov	r3, r9
 8011a18:	4640      	mov	r0, r8
 8011a1a:	4649      	mov	r1, r9
 8011a1c:	f7ef f88e 	bl	8000b3c <__aeabi_dcmpun>
 8011a20:	b140      	cbz	r0, 8011a34 <_printf_float+0xe0>
 8011a22:	464b      	mov	r3, r9
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	bfbc      	itt	lt
 8011a28:	232d      	movlt	r3, #45	@ 0x2d
 8011a2a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011a2e:	4a7e      	ldr	r2, [pc, #504]	@ (8011c28 <_printf_float+0x2d4>)
 8011a30:	4b7e      	ldr	r3, [pc, #504]	@ (8011c2c <_printf_float+0x2d8>)
 8011a32:	e7d4      	b.n	80119de <_printf_float+0x8a>
 8011a34:	6863      	ldr	r3, [r4, #4]
 8011a36:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011a3a:	9206      	str	r2, [sp, #24]
 8011a3c:	1c5a      	adds	r2, r3, #1
 8011a3e:	d13b      	bne.n	8011ab8 <_printf_float+0x164>
 8011a40:	2306      	movs	r3, #6
 8011a42:	6063      	str	r3, [r4, #4]
 8011a44:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011a48:	2300      	movs	r3, #0
 8011a4a:	6022      	str	r2, [r4, #0]
 8011a4c:	9303      	str	r3, [sp, #12]
 8011a4e:	ab0a      	add	r3, sp, #40	@ 0x28
 8011a50:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011a54:	ab09      	add	r3, sp, #36	@ 0x24
 8011a56:	9300      	str	r3, [sp, #0]
 8011a58:	6861      	ldr	r1, [r4, #4]
 8011a5a:	ec49 8b10 	vmov	d0, r8, r9
 8011a5e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011a62:	4628      	mov	r0, r5
 8011a64:	f7ff fed7 	bl	8011816 <__cvt>
 8011a68:	9b06      	ldr	r3, [sp, #24]
 8011a6a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011a6c:	2b47      	cmp	r3, #71	@ 0x47
 8011a6e:	4680      	mov	r8, r0
 8011a70:	d129      	bne.n	8011ac6 <_printf_float+0x172>
 8011a72:	1cc8      	adds	r0, r1, #3
 8011a74:	db02      	blt.n	8011a7c <_printf_float+0x128>
 8011a76:	6863      	ldr	r3, [r4, #4]
 8011a78:	4299      	cmp	r1, r3
 8011a7a:	dd41      	ble.n	8011b00 <_printf_float+0x1ac>
 8011a7c:	f1aa 0a02 	sub.w	sl, sl, #2
 8011a80:	fa5f fa8a 	uxtb.w	sl, sl
 8011a84:	3901      	subs	r1, #1
 8011a86:	4652      	mov	r2, sl
 8011a88:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011a8c:	9109      	str	r1, [sp, #36]	@ 0x24
 8011a8e:	f7ff ff27 	bl	80118e0 <__exponent>
 8011a92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011a94:	1813      	adds	r3, r2, r0
 8011a96:	2a01      	cmp	r2, #1
 8011a98:	4681      	mov	r9, r0
 8011a9a:	6123      	str	r3, [r4, #16]
 8011a9c:	dc02      	bgt.n	8011aa4 <_printf_float+0x150>
 8011a9e:	6822      	ldr	r2, [r4, #0]
 8011aa0:	07d2      	lsls	r2, r2, #31
 8011aa2:	d501      	bpl.n	8011aa8 <_printf_float+0x154>
 8011aa4:	3301      	adds	r3, #1
 8011aa6:	6123      	str	r3, [r4, #16]
 8011aa8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d0a2      	beq.n	80119f6 <_printf_float+0xa2>
 8011ab0:	232d      	movs	r3, #45	@ 0x2d
 8011ab2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ab6:	e79e      	b.n	80119f6 <_printf_float+0xa2>
 8011ab8:	9a06      	ldr	r2, [sp, #24]
 8011aba:	2a47      	cmp	r2, #71	@ 0x47
 8011abc:	d1c2      	bne.n	8011a44 <_printf_float+0xf0>
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d1c0      	bne.n	8011a44 <_printf_float+0xf0>
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	e7bd      	b.n	8011a42 <_printf_float+0xee>
 8011ac6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011aca:	d9db      	bls.n	8011a84 <_printf_float+0x130>
 8011acc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011ad0:	d118      	bne.n	8011b04 <_printf_float+0x1b0>
 8011ad2:	2900      	cmp	r1, #0
 8011ad4:	6863      	ldr	r3, [r4, #4]
 8011ad6:	dd0b      	ble.n	8011af0 <_printf_float+0x19c>
 8011ad8:	6121      	str	r1, [r4, #16]
 8011ada:	b913      	cbnz	r3, 8011ae2 <_printf_float+0x18e>
 8011adc:	6822      	ldr	r2, [r4, #0]
 8011ade:	07d0      	lsls	r0, r2, #31
 8011ae0:	d502      	bpl.n	8011ae8 <_printf_float+0x194>
 8011ae2:	3301      	adds	r3, #1
 8011ae4:	440b      	add	r3, r1
 8011ae6:	6123      	str	r3, [r4, #16]
 8011ae8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011aea:	f04f 0900 	mov.w	r9, #0
 8011aee:	e7db      	b.n	8011aa8 <_printf_float+0x154>
 8011af0:	b913      	cbnz	r3, 8011af8 <_printf_float+0x1a4>
 8011af2:	6822      	ldr	r2, [r4, #0]
 8011af4:	07d2      	lsls	r2, r2, #31
 8011af6:	d501      	bpl.n	8011afc <_printf_float+0x1a8>
 8011af8:	3302      	adds	r3, #2
 8011afa:	e7f4      	b.n	8011ae6 <_printf_float+0x192>
 8011afc:	2301      	movs	r3, #1
 8011afe:	e7f2      	b.n	8011ae6 <_printf_float+0x192>
 8011b00:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011b06:	4299      	cmp	r1, r3
 8011b08:	db05      	blt.n	8011b16 <_printf_float+0x1c2>
 8011b0a:	6823      	ldr	r3, [r4, #0]
 8011b0c:	6121      	str	r1, [r4, #16]
 8011b0e:	07d8      	lsls	r0, r3, #31
 8011b10:	d5ea      	bpl.n	8011ae8 <_printf_float+0x194>
 8011b12:	1c4b      	adds	r3, r1, #1
 8011b14:	e7e7      	b.n	8011ae6 <_printf_float+0x192>
 8011b16:	2900      	cmp	r1, #0
 8011b18:	bfd4      	ite	le
 8011b1a:	f1c1 0202 	rsble	r2, r1, #2
 8011b1e:	2201      	movgt	r2, #1
 8011b20:	4413      	add	r3, r2
 8011b22:	e7e0      	b.n	8011ae6 <_printf_float+0x192>
 8011b24:	6823      	ldr	r3, [r4, #0]
 8011b26:	055a      	lsls	r2, r3, #21
 8011b28:	d407      	bmi.n	8011b3a <_printf_float+0x1e6>
 8011b2a:	6923      	ldr	r3, [r4, #16]
 8011b2c:	4642      	mov	r2, r8
 8011b2e:	4631      	mov	r1, r6
 8011b30:	4628      	mov	r0, r5
 8011b32:	47b8      	blx	r7
 8011b34:	3001      	adds	r0, #1
 8011b36:	d12b      	bne.n	8011b90 <_printf_float+0x23c>
 8011b38:	e767      	b.n	8011a0a <_printf_float+0xb6>
 8011b3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011b3e:	f240 80dd 	bls.w	8011cfc <_printf_float+0x3a8>
 8011b42:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011b46:	2200      	movs	r2, #0
 8011b48:	2300      	movs	r3, #0
 8011b4a:	f7ee ffc5 	bl	8000ad8 <__aeabi_dcmpeq>
 8011b4e:	2800      	cmp	r0, #0
 8011b50:	d033      	beq.n	8011bba <_printf_float+0x266>
 8011b52:	4a37      	ldr	r2, [pc, #220]	@ (8011c30 <_printf_float+0x2dc>)
 8011b54:	2301      	movs	r3, #1
 8011b56:	4631      	mov	r1, r6
 8011b58:	4628      	mov	r0, r5
 8011b5a:	47b8      	blx	r7
 8011b5c:	3001      	adds	r0, #1
 8011b5e:	f43f af54 	beq.w	8011a0a <_printf_float+0xb6>
 8011b62:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011b66:	4543      	cmp	r3, r8
 8011b68:	db02      	blt.n	8011b70 <_printf_float+0x21c>
 8011b6a:	6823      	ldr	r3, [r4, #0]
 8011b6c:	07d8      	lsls	r0, r3, #31
 8011b6e:	d50f      	bpl.n	8011b90 <_printf_float+0x23c>
 8011b70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011b74:	4631      	mov	r1, r6
 8011b76:	4628      	mov	r0, r5
 8011b78:	47b8      	blx	r7
 8011b7a:	3001      	adds	r0, #1
 8011b7c:	f43f af45 	beq.w	8011a0a <_printf_float+0xb6>
 8011b80:	f04f 0900 	mov.w	r9, #0
 8011b84:	f108 38ff 	add.w	r8, r8, #4294967295
 8011b88:	f104 0a1a 	add.w	sl, r4, #26
 8011b8c:	45c8      	cmp	r8, r9
 8011b8e:	dc09      	bgt.n	8011ba4 <_printf_float+0x250>
 8011b90:	6823      	ldr	r3, [r4, #0]
 8011b92:	079b      	lsls	r3, r3, #30
 8011b94:	f100 8103 	bmi.w	8011d9e <_printf_float+0x44a>
 8011b98:	68e0      	ldr	r0, [r4, #12]
 8011b9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011b9c:	4298      	cmp	r0, r3
 8011b9e:	bfb8      	it	lt
 8011ba0:	4618      	movlt	r0, r3
 8011ba2:	e734      	b.n	8011a0e <_printf_float+0xba>
 8011ba4:	2301      	movs	r3, #1
 8011ba6:	4652      	mov	r2, sl
 8011ba8:	4631      	mov	r1, r6
 8011baa:	4628      	mov	r0, r5
 8011bac:	47b8      	blx	r7
 8011bae:	3001      	adds	r0, #1
 8011bb0:	f43f af2b 	beq.w	8011a0a <_printf_float+0xb6>
 8011bb4:	f109 0901 	add.w	r9, r9, #1
 8011bb8:	e7e8      	b.n	8011b8c <_printf_float+0x238>
 8011bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bbc:	2b00      	cmp	r3, #0
 8011bbe:	dc39      	bgt.n	8011c34 <_printf_float+0x2e0>
 8011bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8011c30 <_printf_float+0x2dc>)
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	4631      	mov	r1, r6
 8011bc6:	4628      	mov	r0, r5
 8011bc8:	47b8      	blx	r7
 8011bca:	3001      	adds	r0, #1
 8011bcc:	f43f af1d 	beq.w	8011a0a <_printf_float+0xb6>
 8011bd0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011bd4:	ea59 0303 	orrs.w	r3, r9, r3
 8011bd8:	d102      	bne.n	8011be0 <_printf_float+0x28c>
 8011bda:	6823      	ldr	r3, [r4, #0]
 8011bdc:	07d9      	lsls	r1, r3, #31
 8011bde:	d5d7      	bpl.n	8011b90 <_printf_float+0x23c>
 8011be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011be4:	4631      	mov	r1, r6
 8011be6:	4628      	mov	r0, r5
 8011be8:	47b8      	blx	r7
 8011bea:	3001      	adds	r0, #1
 8011bec:	f43f af0d 	beq.w	8011a0a <_printf_float+0xb6>
 8011bf0:	f04f 0a00 	mov.w	sl, #0
 8011bf4:	f104 0b1a 	add.w	fp, r4, #26
 8011bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011bfa:	425b      	negs	r3, r3
 8011bfc:	4553      	cmp	r3, sl
 8011bfe:	dc01      	bgt.n	8011c04 <_printf_float+0x2b0>
 8011c00:	464b      	mov	r3, r9
 8011c02:	e793      	b.n	8011b2c <_printf_float+0x1d8>
 8011c04:	2301      	movs	r3, #1
 8011c06:	465a      	mov	r2, fp
 8011c08:	4631      	mov	r1, r6
 8011c0a:	4628      	mov	r0, r5
 8011c0c:	47b8      	blx	r7
 8011c0e:	3001      	adds	r0, #1
 8011c10:	f43f aefb 	beq.w	8011a0a <_printf_float+0xb6>
 8011c14:	f10a 0a01 	add.w	sl, sl, #1
 8011c18:	e7ee      	b.n	8011bf8 <_printf_float+0x2a4>
 8011c1a:	bf00      	nop
 8011c1c:	7fefffff 	.word	0x7fefffff
 8011c20:	0801477c 	.word	0x0801477c
 8011c24:	08014778 	.word	0x08014778
 8011c28:	08014784 	.word	0x08014784
 8011c2c:	08014780 	.word	0x08014780
 8011c30:	08014788 	.word	0x08014788
 8011c34:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011c36:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011c3a:	4553      	cmp	r3, sl
 8011c3c:	bfa8      	it	ge
 8011c3e:	4653      	movge	r3, sl
 8011c40:	2b00      	cmp	r3, #0
 8011c42:	4699      	mov	r9, r3
 8011c44:	dc36      	bgt.n	8011cb4 <_printf_float+0x360>
 8011c46:	f04f 0b00 	mov.w	fp, #0
 8011c4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011c4e:	f104 021a 	add.w	r2, r4, #26
 8011c52:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011c54:	9306      	str	r3, [sp, #24]
 8011c56:	eba3 0309 	sub.w	r3, r3, r9
 8011c5a:	455b      	cmp	r3, fp
 8011c5c:	dc31      	bgt.n	8011cc2 <_printf_float+0x36e>
 8011c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c60:	459a      	cmp	sl, r3
 8011c62:	dc3a      	bgt.n	8011cda <_printf_float+0x386>
 8011c64:	6823      	ldr	r3, [r4, #0]
 8011c66:	07da      	lsls	r2, r3, #31
 8011c68:	d437      	bmi.n	8011cda <_printf_float+0x386>
 8011c6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c6c:	ebaa 0903 	sub.w	r9, sl, r3
 8011c70:	9b06      	ldr	r3, [sp, #24]
 8011c72:	ebaa 0303 	sub.w	r3, sl, r3
 8011c76:	4599      	cmp	r9, r3
 8011c78:	bfa8      	it	ge
 8011c7a:	4699      	movge	r9, r3
 8011c7c:	f1b9 0f00 	cmp.w	r9, #0
 8011c80:	dc33      	bgt.n	8011cea <_printf_float+0x396>
 8011c82:	f04f 0800 	mov.w	r8, #0
 8011c86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011c8a:	f104 0b1a 	add.w	fp, r4, #26
 8011c8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011c90:	ebaa 0303 	sub.w	r3, sl, r3
 8011c94:	eba3 0309 	sub.w	r3, r3, r9
 8011c98:	4543      	cmp	r3, r8
 8011c9a:	f77f af79 	ble.w	8011b90 <_printf_float+0x23c>
 8011c9e:	2301      	movs	r3, #1
 8011ca0:	465a      	mov	r2, fp
 8011ca2:	4631      	mov	r1, r6
 8011ca4:	4628      	mov	r0, r5
 8011ca6:	47b8      	blx	r7
 8011ca8:	3001      	adds	r0, #1
 8011caa:	f43f aeae 	beq.w	8011a0a <_printf_float+0xb6>
 8011cae:	f108 0801 	add.w	r8, r8, #1
 8011cb2:	e7ec      	b.n	8011c8e <_printf_float+0x33a>
 8011cb4:	4642      	mov	r2, r8
 8011cb6:	4631      	mov	r1, r6
 8011cb8:	4628      	mov	r0, r5
 8011cba:	47b8      	blx	r7
 8011cbc:	3001      	adds	r0, #1
 8011cbe:	d1c2      	bne.n	8011c46 <_printf_float+0x2f2>
 8011cc0:	e6a3      	b.n	8011a0a <_printf_float+0xb6>
 8011cc2:	2301      	movs	r3, #1
 8011cc4:	4631      	mov	r1, r6
 8011cc6:	4628      	mov	r0, r5
 8011cc8:	9206      	str	r2, [sp, #24]
 8011cca:	47b8      	blx	r7
 8011ccc:	3001      	adds	r0, #1
 8011cce:	f43f ae9c 	beq.w	8011a0a <_printf_float+0xb6>
 8011cd2:	9a06      	ldr	r2, [sp, #24]
 8011cd4:	f10b 0b01 	add.w	fp, fp, #1
 8011cd8:	e7bb      	b.n	8011c52 <_printf_float+0x2fe>
 8011cda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011cde:	4631      	mov	r1, r6
 8011ce0:	4628      	mov	r0, r5
 8011ce2:	47b8      	blx	r7
 8011ce4:	3001      	adds	r0, #1
 8011ce6:	d1c0      	bne.n	8011c6a <_printf_float+0x316>
 8011ce8:	e68f      	b.n	8011a0a <_printf_float+0xb6>
 8011cea:	9a06      	ldr	r2, [sp, #24]
 8011cec:	464b      	mov	r3, r9
 8011cee:	4442      	add	r2, r8
 8011cf0:	4631      	mov	r1, r6
 8011cf2:	4628      	mov	r0, r5
 8011cf4:	47b8      	blx	r7
 8011cf6:	3001      	adds	r0, #1
 8011cf8:	d1c3      	bne.n	8011c82 <_printf_float+0x32e>
 8011cfa:	e686      	b.n	8011a0a <_printf_float+0xb6>
 8011cfc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011d00:	f1ba 0f01 	cmp.w	sl, #1
 8011d04:	dc01      	bgt.n	8011d0a <_printf_float+0x3b6>
 8011d06:	07db      	lsls	r3, r3, #31
 8011d08:	d536      	bpl.n	8011d78 <_printf_float+0x424>
 8011d0a:	2301      	movs	r3, #1
 8011d0c:	4642      	mov	r2, r8
 8011d0e:	4631      	mov	r1, r6
 8011d10:	4628      	mov	r0, r5
 8011d12:	47b8      	blx	r7
 8011d14:	3001      	adds	r0, #1
 8011d16:	f43f ae78 	beq.w	8011a0a <_printf_float+0xb6>
 8011d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d1e:	4631      	mov	r1, r6
 8011d20:	4628      	mov	r0, r5
 8011d22:	47b8      	blx	r7
 8011d24:	3001      	adds	r0, #1
 8011d26:	f43f ae70 	beq.w	8011a0a <_printf_float+0xb6>
 8011d2a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011d2e:	2200      	movs	r2, #0
 8011d30:	2300      	movs	r3, #0
 8011d32:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011d36:	f7ee fecf 	bl	8000ad8 <__aeabi_dcmpeq>
 8011d3a:	b9c0      	cbnz	r0, 8011d6e <_printf_float+0x41a>
 8011d3c:	4653      	mov	r3, sl
 8011d3e:	f108 0201 	add.w	r2, r8, #1
 8011d42:	4631      	mov	r1, r6
 8011d44:	4628      	mov	r0, r5
 8011d46:	47b8      	blx	r7
 8011d48:	3001      	adds	r0, #1
 8011d4a:	d10c      	bne.n	8011d66 <_printf_float+0x412>
 8011d4c:	e65d      	b.n	8011a0a <_printf_float+0xb6>
 8011d4e:	2301      	movs	r3, #1
 8011d50:	465a      	mov	r2, fp
 8011d52:	4631      	mov	r1, r6
 8011d54:	4628      	mov	r0, r5
 8011d56:	47b8      	blx	r7
 8011d58:	3001      	adds	r0, #1
 8011d5a:	f43f ae56 	beq.w	8011a0a <_printf_float+0xb6>
 8011d5e:	f108 0801 	add.w	r8, r8, #1
 8011d62:	45d0      	cmp	r8, sl
 8011d64:	dbf3      	blt.n	8011d4e <_printf_float+0x3fa>
 8011d66:	464b      	mov	r3, r9
 8011d68:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011d6c:	e6df      	b.n	8011b2e <_printf_float+0x1da>
 8011d6e:	f04f 0800 	mov.w	r8, #0
 8011d72:	f104 0b1a 	add.w	fp, r4, #26
 8011d76:	e7f4      	b.n	8011d62 <_printf_float+0x40e>
 8011d78:	2301      	movs	r3, #1
 8011d7a:	4642      	mov	r2, r8
 8011d7c:	e7e1      	b.n	8011d42 <_printf_float+0x3ee>
 8011d7e:	2301      	movs	r3, #1
 8011d80:	464a      	mov	r2, r9
 8011d82:	4631      	mov	r1, r6
 8011d84:	4628      	mov	r0, r5
 8011d86:	47b8      	blx	r7
 8011d88:	3001      	adds	r0, #1
 8011d8a:	f43f ae3e 	beq.w	8011a0a <_printf_float+0xb6>
 8011d8e:	f108 0801 	add.w	r8, r8, #1
 8011d92:	68e3      	ldr	r3, [r4, #12]
 8011d94:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011d96:	1a5b      	subs	r3, r3, r1
 8011d98:	4543      	cmp	r3, r8
 8011d9a:	dcf0      	bgt.n	8011d7e <_printf_float+0x42a>
 8011d9c:	e6fc      	b.n	8011b98 <_printf_float+0x244>
 8011d9e:	f04f 0800 	mov.w	r8, #0
 8011da2:	f104 0919 	add.w	r9, r4, #25
 8011da6:	e7f4      	b.n	8011d92 <_printf_float+0x43e>

08011da8 <_printf_common>:
 8011da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011dac:	4616      	mov	r6, r2
 8011dae:	4698      	mov	r8, r3
 8011db0:	688a      	ldr	r2, [r1, #8]
 8011db2:	690b      	ldr	r3, [r1, #16]
 8011db4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011db8:	4293      	cmp	r3, r2
 8011dba:	bfb8      	it	lt
 8011dbc:	4613      	movlt	r3, r2
 8011dbe:	6033      	str	r3, [r6, #0]
 8011dc0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011dc4:	4607      	mov	r7, r0
 8011dc6:	460c      	mov	r4, r1
 8011dc8:	b10a      	cbz	r2, 8011dce <_printf_common+0x26>
 8011dca:	3301      	adds	r3, #1
 8011dcc:	6033      	str	r3, [r6, #0]
 8011dce:	6823      	ldr	r3, [r4, #0]
 8011dd0:	0699      	lsls	r1, r3, #26
 8011dd2:	bf42      	ittt	mi
 8011dd4:	6833      	ldrmi	r3, [r6, #0]
 8011dd6:	3302      	addmi	r3, #2
 8011dd8:	6033      	strmi	r3, [r6, #0]
 8011dda:	6825      	ldr	r5, [r4, #0]
 8011ddc:	f015 0506 	ands.w	r5, r5, #6
 8011de0:	d106      	bne.n	8011df0 <_printf_common+0x48>
 8011de2:	f104 0a19 	add.w	sl, r4, #25
 8011de6:	68e3      	ldr	r3, [r4, #12]
 8011de8:	6832      	ldr	r2, [r6, #0]
 8011dea:	1a9b      	subs	r3, r3, r2
 8011dec:	42ab      	cmp	r3, r5
 8011dee:	dc26      	bgt.n	8011e3e <_printf_common+0x96>
 8011df0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011df4:	6822      	ldr	r2, [r4, #0]
 8011df6:	3b00      	subs	r3, #0
 8011df8:	bf18      	it	ne
 8011dfa:	2301      	movne	r3, #1
 8011dfc:	0692      	lsls	r2, r2, #26
 8011dfe:	d42b      	bmi.n	8011e58 <_printf_common+0xb0>
 8011e00:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011e04:	4641      	mov	r1, r8
 8011e06:	4638      	mov	r0, r7
 8011e08:	47c8      	blx	r9
 8011e0a:	3001      	adds	r0, #1
 8011e0c:	d01e      	beq.n	8011e4c <_printf_common+0xa4>
 8011e0e:	6823      	ldr	r3, [r4, #0]
 8011e10:	6922      	ldr	r2, [r4, #16]
 8011e12:	f003 0306 	and.w	r3, r3, #6
 8011e16:	2b04      	cmp	r3, #4
 8011e18:	bf02      	ittt	eq
 8011e1a:	68e5      	ldreq	r5, [r4, #12]
 8011e1c:	6833      	ldreq	r3, [r6, #0]
 8011e1e:	1aed      	subeq	r5, r5, r3
 8011e20:	68a3      	ldr	r3, [r4, #8]
 8011e22:	bf0c      	ite	eq
 8011e24:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011e28:	2500      	movne	r5, #0
 8011e2a:	4293      	cmp	r3, r2
 8011e2c:	bfc4      	itt	gt
 8011e2e:	1a9b      	subgt	r3, r3, r2
 8011e30:	18ed      	addgt	r5, r5, r3
 8011e32:	2600      	movs	r6, #0
 8011e34:	341a      	adds	r4, #26
 8011e36:	42b5      	cmp	r5, r6
 8011e38:	d11a      	bne.n	8011e70 <_printf_common+0xc8>
 8011e3a:	2000      	movs	r0, #0
 8011e3c:	e008      	b.n	8011e50 <_printf_common+0xa8>
 8011e3e:	2301      	movs	r3, #1
 8011e40:	4652      	mov	r2, sl
 8011e42:	4641      	mov	r1, r8
 8011e44:	4638      	mov	r0, r7
 8011e46:	47c8      	blx	r9
 8011e48:	3001      	adds	r0, #1
 8011e4a:	d103      	bne.n	8011e54 <_printf_common+0xac>
 8011e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e54:	3501      	adds	r5, #1
 8011e56:	e7c6      	b.n	8011de6 <_printf_common+0x3e>
 8011e58:	18e1      	adds	r1, r4, r3
 8011e5a:	1c5a      	adds	r2, r3, #1
 8011e5c:	2030      	movs	r0, #48	@ 0x30
 8011e5e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011e62:	4422      	add	r2, r4
 8011e64:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011e68:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011e6c:	3302      	adds	r3, #2
 8011e6e:	e7c7      	b.n	8011e00 <_printf_common+0x58>
 8011e70:	2301      	movs	r3, #1
 8011e72:	4622      	mov	r2, r4
 8011e74:	4641      	mov	r1, r8
 8011e76:	4638      	mov	r0, r7
 8011e78:	47c8      	blx	r9
 8011e7a:	3001      	adds	r0, #1
 8011e7c:	d0e6      	beq.n	8011e4c <_printf_common+0xa4>
 8011e7e:	3601      	adds	r6, #1
 8011e80:	e7d9      	b.n	8011e36 <_printf_common+0x8e>
	...

08011e84 <_printf_i>:
 8011e84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011e88:	7e0f      	ldrb	r7, [r1, #24]
 8011e8a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011e8c:	2f78      	cmp	r7, #120	@ 0x78
 8011e8e:	4691      	mov	r9, r2
 8011e90:	4680      	mov	r8, r0
 8011e92:	460c      	mov	r4, r1
 8011e94:	469a      	mov	sl, r3
 8011e96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011e9a:	d807      	bhi.n	8011eac <_printf_i+0x28>
 8011e9c:	2f62      	cmp	r7, #98	@ 0x62
 8011e9e:	d80a      	bhi.n	8011eb6 <_printf_i+0x32>
 8011ea0:	2f00      	cmp	r7, #0
 8011ea2:	f000 80d1 	beq.w	8012048 <_printf_i+0x1c4>
 8011ea6:	2f58      	cmp	r7, #88	@ 0x58
 8011ea8:	f000 80b8 	beq.w	801201c <_printf_i+0x198>
 8011eac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011eb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011eb4:	e03a      	b.n	8011f2c <_printf_i+0xa8>
 8011eb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011eba:	2b15      	cmp	r3, #21
 8011ebc:	d8f6      	bhi.n	8011eac <_printf_i+0x28>
 8011ebe:	a101      	add	r1, pc, #4	@ (adr r1, 8011ec4 <_printf_i+0x40>)
 8011ec0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011ec4:	08011f1d 	.word	0x08011f1d
 8011ec8:	08011f31 	.word	0x08011f31
 8011ecc:	08011ead 	.word	0x08011ead
 8011ed0:	08011ead 	.word	0x08011ead
 8011ed4:	08011ead 	.word	0x08011ead
 8011ed8:	08011ead 	.word	0x08011ead
 8011edc:	08011f31 	.word	0x08011f31
 8011ee0:	08011ead 	.word	0x08011ead
 8011ee4:	08011ead 	.word	0x08011ead
 8011ee8:	08011ead 	.word	0x08011ead
 8011eec:	08011ead 	.word	0x08011ead
 8011ef0:	0801202f 	.word	0x0801202f
 8011ef4:	08011f5b 	.word	0x08011f5b
 8011ef8:	08011fe9 	.word	0x08011fe9
 8011efc:	08011ead 	.word	0x08011ead
 8011f00:	08011ead 	.word	0x08011ead
 8011f04:	08012051 	.word	0x08012051
 8011f08:	08011ead 	.word	0x08011ead
 8011f0c:	08011f5b 	.word	0x08011f5b
 8011f10:	08011ead 	.word	0x08011ead
 8011f14:	08011ead 	.word	0x08011ead
 8011f18:	08011ff1 	.word	0x08011ff1
 8011f1c:	6833      	ldr	r3, [r6, #0]
 8011f1e:	1d1a      	adds	r2, r3, #4
 8011f20:	681b      	ldr	r3, [r3, #0]
 8011f22:	6032      	str	r2, [r6, #0]
 8011f24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011f28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011f2c:	2301      	movs	r3, #1
 8011f2e:	e09c      	b.n	801206a <_printf_i+0x1e6>
 8011f30:	6833      	ldr	r3, [r6, #0]
 8011f32:	6820      	ldr	r0, [r4, #0]
 8011f34:	1d19      	adds	r1, r3, #4
 8011f36:	6031      	str	r1, [r6, #0]
 8011f38:	0606      	lsls	r6, r0, #24
 8011f3a:	d501      	bpl.n	8011f40 <_printf_i+0xbc>
 8011f3c:	681d      	ldr	r5, [r3, #0]
 8011f3e:	e003      	b.n	8011f48 <_printf_i+0xc4>
 8011f40:	0645      	lsls	r5, r0, #25
 8011f42:	d5fb      	bpl.n	8011f3c <_printf_i+0xb8>
 8011f44:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011f48:	2d00      	cmp	r5, #0
 8011f4a:	da03      	bge.n	8011f54 <_printf_i+0xd0>
 8011f4c:	232d      	movs	r3, #45	@ 0x2d
 8011f4e:	426d      	negs	r5, r5
 8011f50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f54:	4858      	ldr	r0, [pc, #352]	@ (80120b8 <_printf_i+0x234>)
 8011f56:	230a      	movs	r3, #10
 8011f58:	e011      	b.n	8011f7e <_printf_i+0xfa>
 8011f5a:	6821      	ldr	r1, [r4, #0]
 8011f5c:	6833      	ldr	r3, [r6, #0]
 8011f5e:	0608      	lsls	r0, r1, #24
 8011f60:	f853 5b04 	ldr.w	r5, [r3], #4
 8011f64:	d402      	bmi.n	8011f6c <_printf_i+0xe8>
 8011f66:	0649      	lsls	r1, r1, #25
 8011f68:	bf48      	it	mi
 8011f6a:	b2ad      	uxthmi	r5, r5
 8011f6c:	2f6f      	cmp	r7, #111	@ 0x6f
 8011f6e:	4852      	ldr	r0, [pc, #328]	@ (80120b8 <_printf_i+0x234>)
 8011f70:	6033      	str	r3, [r6, #0]
 8011f72:	bf14      	ite	ne
 8011f74:	230a      	movne	r3, #10
 8011f76:	2308      	moveq	r3, #8
 8011f78:	2100      	movs	r1, #0
 8011f7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011f7e:	6866      	ldr	r6, [r4, #4]
 8011f80:	60a6      	str	r6, [r4, #8]
 8011f82:	2e00      	cmp	r6, #0
 8011f84:	db05      	blt.n	8011f92 <_printf_i+0x10e>
 8011f86:	6821      	ldr	r1, [r4, #0]
 8011f88:	432e      	orrs	r6, r5
 8011f8a:	f021 0104 	bic.w	r1, r1, #4
 8011f8e:	6021      	str	r1, [r4, #0]
 8011f90:	d04b      	beq.n	801202a <_printf_i+0x1a6>
 8011f92:	4616      	mov	r6, r2
 8011f94:	fbb5 f1f3 	udiv	r1, r5, r3
 8011f98:	fb03 5711 	mls	r7, r3, r1, r5
 8011f9c:	5dc7      	ldrb	r7, [r0, r7]
 8011f9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011fa2:	462f      	mov	r7, r5
 8011fa4:	42bb      	cmp	r3, r7
 8011fa6:	460d      	mov	r5, r1
 8011fa8:	d9f4      	bls.n	8011f94 <_printf_i+0x110>
 8011faa:	2b08      	cmp	r3, #8
 8011fac:	d10b      	bne.n	8011fc6 <_printf_i+0x142>
 8011fae:	6823      	ldr	r3, [r4, #0]
 8011fb0:	07df      	lsls	r7, r3, #31
 8011fb2:	d508      	bpl.n	8011fc6 <_printf_i+0x142>
 8011fb4:	6923      	ldr	r3, [r4, #16]
 8011fb6:	6861      	ldr	r1, [r4, #4]
 8011fb8:	4299      	cmp	r1, r3
 8011fba:	bfde      	ittt	le
 8011fbc:	2330      	movle	r3, #48	@ 0x30
 8011fbe:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011fc2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011fc6:	1b92      	subs	r2, r2, r6
 8011fc8:	6122      	str	r2, [r4, #16]
 8011fca:	f8cd a000 	str.w	sl, [sp]
 8011fce:	464b      	mov	r3, r9
 8011fd0:	aa03      	add	r2, sp, #12
 8011fd2:	4621      	mov	r1, r4
 8011fd4:	4640      	mov	r0, r8
 8011fd6:	f7ff fee7 	bl	8011da8 <_printf_common>
 8011fda:	3001      	adds	r0, #1
 8011fdc:	d14a      	bne.n	8012074 <_printf_i+0x1f0>
 8011fde:	f04f 30ff 	mov.w	r0, #4294967295
 8011fe2:	b004      	add	sp, #16
 8011fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fe8:	6823      	ldr	r3, [r4, #0]
 8011fea:	f043 0320 	orr.w	r3, r3, #32
 8011fee:	6023      	str	r3, [r4, #0]
 8011ff0:	4832      	ldr	r0, [pc, #200]	@ (80120bc <_printf_i+0x238>)
 8011ff2:	2778      	movs	r7, #120	@ 0x78
 8011ff4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011ff8:	6823      	ldr	r3, [r4, #0]
 8011ffa:	6831      	ldr	r1, [r6, #0]
 8011ffc:	061f      	lsls	r7, r3, #24
 8011ffe:	f851 5b04 	ldr.w	r5, [r1], #4
 8012002:	d402      	bmi.n	801200a <_printf_i+0x186>
 8012004:	065f      	lsls	r7, r3, #25
 8012006:	bf48      	it	mi
 8012008:	b2ad      	uxthmi	r5, r5
 801200a:	6031      	str	r1, [r6, #0]
 801200c:	07d9      	lsls	r1, r3, #31
 801200e:	bf44      	itt	mi
 8012010:	f043 0320 	orrmi.w	r3, r3, #32
 8012014:	6023      	strmi	r3, [r4, #0]
 8012016:	b11d      	cbz	r5, 8012020 <_printf_i+0x19c>
 8012018:	2310      	movs	r3, #16
 801201a:	e7ad      	b.n	8011f78 <_printf_i+0xf4>
 801201c:	4826      	ldr	r0, [pc, #152]	@ (80120b8 <_printf_i+0x234>)
 801201e:	e7e9      	b.n	8011ff4 <_printf_i+0x170>
 8012020:	6823      	ldr	r3, [r4, #0]
 8012022:	f023 0320 	bic.w	r3, r3, #32
 8012026:	6023      	str	r3, [r4, #0]
 8012028:	e7f6      	b.n	8012018 <_printf_i+0x194>
 801202a:	4616      	mov	r6, r2
 801202c:	e7bd      	b.n	8011faa <_printf_i+0x126>
 801202e:	6833      	ldr	r3, [r6, #0]
 8012030:	6825      	ldr	r5, [r4, #0]
 8012032:	6961      	ldr	r1, [r4, #20]
 8012034:	1d18      	adds	r0, r3, #4
 8012036:	6030      	str	r0, [r6, #0]
 8012038:	062e      	lsls	r6, r5, #24
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	d501      	bpl.n	8012042 <_printf_i+0x1be>
 801203e:	6019      	str	r1, [r3, #0]
 8012040:	e002      	b.n	8012048 <_printf_i+0x1c4>
 8012042:	0668      	lsls	r0, r5, #25
 8012044:	d5fb      	bpl.n	801203e <_printf_i+0x1ba>
 8012046:	8019      	strh	r1, [r3, #0]
 8012048:	2300      	movs	r3, #0
 801204a:	6123      	str	r3, [r4, #16]
 801204c:	4616      	mov	r6, r2
 801204e:	e7bc      	b.n	8011fca <_printf_i+0x146>
 8012050:	6833      	ldr	r3, [r6, #0]
 8012052:	1d1a      	adds	r2, r3, #4
 8012054:	6032      	str	r2, [r6, #0]
 8012056:	681e      	ldr	r6, [r3, #0]
 8012058:	6862      	ldr	r2, [r4, #4]
 801205a:	2100      	movs	r1, #0
 801205c:	4630      	mov	r0, r6
 801205e:	f7ee f8bf 	bl	80001e0 <memchr>
 8012062:	b108      	cbz	r0, 8012068 <_printf_i+0x1e4>
 8012064:	1b80      	subs	r0, r0, r6
 8012066:	6060      	str	r0, [r4, #4]
 8012068:	6863      	ldr	r3, [r4, #4]
 801206a:	6123      	str	r3, [r4, #16]
 801206c:	2300      	movs	r3, #0
 801206e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012072:	e7aa      	b.n	8011fca <_printf_i+0x146>
 8012074:	6923      	ldr	r3, [r4, #16]
 8012076:	4632      	mov	r2, r6
 8012078:	4649      	mov	r1, r9
 801207a:	4640      	mov	r0, r8
 801207c:	47d0      	blx	sl
 801207e:	3001      	adds	r0, #1
 8012080:	d0ad      	beq.n	8011fde <_printf_i+0x15a>
 8012082:	6823      	ldr	r3, [r4, #0]
 8012084:	079b      	lsls	r3, r3, #30
 8012086:	d413      	bmi.n	80120b0 <_printf_i+0x22c>
 8012088:	68e0      	ldr	r0, [r4, #12]
 801208a:	9b03      	ldr	r3, [sp, #12]
 801208c:	4298      	cmp	r0, r3
 801208e:	bfb8      	it	lt
 8012090:	4618      	movlt	r0, r3
 8012092:	e7a6      	b.n	8011fe2 <_printf_i+0x15e>
 8012094:	2301      	movs	r3, #1
 8012096:	4632      	mov	r2, r6
 8012098:	4649      	mov	r1, r9
 801209a:	4640      	mov	r0, r8
 801209c:	47d0      	blx	sl
 801209e:	3001      	adds	r0, #1
 80120a0:	d09d      	beq.n	8011fde <_printf_i+0x15a>
 80120a2:	3501      	adds	r5, #1
 80120a4:	68e3      	ldr	r3, [r4, #12]
 80120a6:	9903      	ldr	r1, [sp, #12]
 80120a8:	1a5b      	subs	r3, r3, r1
 80120aa:	42ab      	cmp	r3, r5
 80120ac:	dcf2      	bgt.n	8012094 <_printf_i+0x210>
 80120ae:	e7eb      	b.n	8012088 <_printf_i+0x204>
 80120b0:	2500      	movs	r5, #0
 80120b2:	f104 0619 	add.w	r6, r4, #25
 80120b6:	e7f5      	b.n	80120a4 <_printf_i+0x220>
 80120b8:	0801478a 	.word	0x0801478a
 80120bc:	0801479b 	.word	0x0801479b

080120c0 <std>:
 80120c0:	2300      	movs	r3, #0
 80120c2:	b510      	push	{r4, lr}
 80120c4:	4604      	mov	r4, r0
 80120c6:	e9c0 3300 	strd	r3, r3, [r0]
 80120ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80120ce:	6083      	str	r3, [r0, #8]
 80120d0:	8181      	strh	r1, [r0, #12]
 80120d2:	6643      	str	r3, [r0, #100]	@ 0x64
 80120d4:	81c2      	strh	r2, [r0, #14]
 80120d6:	6183      	str	r3, [r0, #24]
 80120d8:	4619      	mov	r1, r3
 80120da:	2208      	movs	r2, #8
 80120dc:	305c      	adds	r0, #92	@ 0x5c
 80120de:	f000 fa13 	bl	8012508 <memset>
 80120e2:	4b0d      	ldr	r3, [pc, #52]	@ (8012118 <std+0x58>)
 80120e4:	6263      	str	r3, [r4, #36]	@ 0x24
 80120e6:	4b0d      	ldr	r3, [pc, #52]	@ (801211c <std+0x5c>)
 80120e8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80120ea:	4b0d      	ldr	r3, [pc, #52]	@ (8012120 <std+0x60>)
 80120ec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80120ee:	4b0d      	ldr	r3, [pc, #52]	@ (8012124 <std+0x64>)
 80120f0:	6323      	str	r3, [r4, #48]	@ 0x30
 80120f2:	4b0d      	ldr	r3, [pc, #52]	@ (8012128 <std+0x68>)
 80120f4:	6224      	str	r4, [r4, #32]
 80120f6:	429c      	cmp	r4, r3
 80120f8:	d006      	beq.n	8012108 <std+0x48>
 80120fa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80120fe:	4294      	cmp	r4, r2
 8012100:	d002      	beq.n	8012108 <std+0x48>
 8012102:	33d0      	adds	r3, #208	@ 0xd0
 8012104:	429c      	cmp	r4, r3
 8012106:	d105      	bne.n	8012114 <std+0x54>
 8012108:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801210c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012110:	f000 ba76 	b.w	8012600 <__retarget_lock_init_recursive>
 8012114:	bd10      	pop	{r4, pc}
 8012116:	bf00      	nop
 8012118:	08012325 	.word	0x08012325
 801211c:	08012347 	.word	0x08012347
 8012120:	0801237f 	.word	0x0801237f
 8012124:	080123a3 	.word	0x080123a3
 8012128:	20009dd4 	.word	0x20009dd4

0801212c <stdio_exit_handler>:
 801212c:	4a02      	ldr	r2, [pc, #8]	@ (8012138 <stdio_exit_handler+0xc>)
 801212e:	4903      	ldr	r1, [pc, #12]	@ (801213c <stdio_exit_handler+0x10>)
 8012130:	4803      	ldr	r0, [pc, #12]	@ (8012140 <stdio_exit_handler+0x14>)
 8012132:	f000 b869 	b.w	8012208 <_fwalk_sglue>
 8012136:	bf00      	nop
 8012138:	20000048 	.word	0x20000048
 801213c:	08013f59 	.word	0x08013f59
 8012140:	20000058 	.word	0x20000058

08012144 <cleanup_stdio>:
 8012144:	6841      	ldr	r1, [r0, #4]
 8012146:	4b0c      	ldr	r3, [pc, #48]	@ (8012178 <cleanup_stdio+0x34>)
 8012148:	4299      	cmp	r1, r3
 801214a:	b510      	push	{r4, lr}
 801214c:	4604      	mov	r4, r0
 801214e:	d001      	beq.n	8012154 <cleanup_stdio+0x10>
 8012150:	f001 ff02 	bl	8013f58 <_fflush_r>
 8012154:	68a1      	ldr	r1, [r4, #8]
 8012156:	4b09      	ldr	r3, [pc, #36]	@ (801217c <cleanup_stdio+0x38>)
 8012158:	4299      	cmp	r1, r3
 801215a:	d002      	beq.n	8012162 <cleanup_stdio+0x1e>
 801215c:	4620      	mov	r0, r4
 801215e:	f001 fefb 	bl	8013f58 <_fflush_r>
 8012162:	68e1      	ldr	r1, [r4, #12]
 8012164:	4b06      	ldr	r3, [pc, #24]	@ (8012180 <cleanup_stdio+0x3c>)
 8012166:	4299      	cmp	r1, r3
 8012168:	d004      	beq.n	8012174 <cleanup_stdio+0x30>
 801216a:	4620      	mov	r0, r4
 801216c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012170:	f001 bef2 	b.w	8013f58 <_fflush_r>
 8012174:	bd10      	pop	{r4, pc}
 8012176:	bf00      	nop
 8012178:	20009dd4 	.word	0x20009dd4
 801217c:	20009e3c 	.word	0x20009e3c
 8012180:	20009ea4 	.word	0x20009ea4

08012184 <global_stdio_init.part.0>:
 8012184:	b510      	push	{r4, lr}
 8012186:	4b0b      	ldr	r3, [pc, #44]	@ (80121b4 <global_stdio_init.part.0+0x30>)
 8012188:	4c0b      	ldr	r4, [pc, #44]	@ (80121b8 <global_stdio_init.part.0+0x34>)
 801218a:	4a0c      	ldr	r2, [pc, #48]	@ (80121bc <global_stdio_init.part.0+0x38>)
 801218c:	601a      	str	r2, [r3, #0]
 801218e:	4620      	mov	r0, r4
 8012190:	2200      	movs	r2, #0
 8012192:	2104      	movs	r1, #4
 8012194:	f7ff ff94 	bl	80120c0 <std>
 8012198:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801219c:	2201      	movs	r2, #1
 801219e:	2109      	movs	r1, #9
 80121a0:	f7ff ff8e 	bl	80120c0 <std>
 80121a4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80121a8:	2202      	movs	r2, #2
 80121aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121ae:	2112      	movs	r1, #18
 80121b0:	f7ff bf86 	b.w	80120c0 <std>
 80121b4:	20009f0c 	.word	0x20009f0c
 80121b8:	20009dd4 	.word	0x20009dd4
 80121bc:	0801212d 	.word	0x0801212d

080121c0 <__sfp_lock_acquire>:
 80121c0:	4801      	ldr	r0, [pc, #4]	@ (80121c8 <__sfp_lock_acquire+0x8>)
 80121c2:	f000 ba1e 	b.w	8012602 <__retarget_lock_acquire_recursive>
 80121c6:	bf00      	nop
 80121c8:	20009f15 	.word	0x20009f15

080121cc <__sfp_lock_release>:
 80121cc:	4801      	ldr	r0, [pc, #4]	@ (80121d4 <__sfp_lock_release+0x8>)
 80121ce:	f000 ba19 	b.w	8012604 <__retarget_lock_release_recursive>
 80121d2:	bf00      	nop
 80121d4:	20009f15 	.word	0x20009f15

080121d8 <__sinit>:
 80121d8:	b510      	push	{r4, lr}
 80121da:	4604      	mov	r4, r0
 80121dc:	f7ff fff0 	bl	80121c0 <__sfp_lock_acquire>
 80121e0:	6a23      	ldr	r3, [r4, #32]
 80121e2:	b11b      	cbz	r3, 80121ec <__sinit+0x14>
 80121e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80121e8:	f7ff bff0 	b.w	80121cc <__sfp_lock_release>
 80121ec:	4b04      	ldr	r3, [pc, #16]	@ (8012200 <__sinit+0x28>)
 80121ee:	6223      	str	r3, [r4, #32]
 80121f0:	4b04      	ldr	r3, [pc, #16]	@ (8012204 <__sinit+0x2c>)
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	2b00      	cmp	r3, #0
 80121f6:	d1f5      	bne.n	80121e4 <__sinit+0xc>
 80121f8:	f7ff ffc4 	bl	8012184 <global_stdio_init.part.0>
 80121fc:	e7f2      	b.n	80121e4 <__sinit+0xc>
 80121fe:	bf00      	nop
 8012200:	08012145 	.word	0x08012145
 8012204:	20009f0c 	.word	0x20009f0c

08012208 <_fwalk_sglue>:
 8012208:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801220c:	4607      	mov	r7, r0
 801220e:	4688      	mov	r8, r1
 8012210:	4614      	mov	r4, r2
 8012212:	2600      	movs	r6, #0
 8012214:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012218:	f1b9 0901 	subs.w	r9, r9, #1
 801221c:	d505      	bpl.n	801222a <_fwalk_sglue+0x22>
 801221e:	6824      	ldr	r4, [r4, #0]
 8012220:	2c00      	cmp	r4, #0
 8012222:	d1f7      	bne.n	8012214 <_fwalk_sglue+0xc>
 8012224:	4630      	mov	r0, r6
 8012226:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801222a:	89ab      	ldrh	r3, [r5, #12]
 801222c:	2b01      	cmp	r3, #1
 801222e:	d907      	bls.n	8012240 <_fwalk_sglue+0x38>
 8012230:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012234:	3301      	adds	r3, #1
 8012236:	d003      	beq.n	8012240 <_fwalk_sglue+0x38>
 8012238:	4629      	mov	r1, r5
 801223a:	4638      	mov	r0, r7
 801223c:	47c0      	blx	r8
 801223e:	4306      	orrs	r6, r0
 8012240:	3568      	adds	r5, #104	@ 0x68
 8012242:	e7e9      	b.n	8012218 <_fwalk_sglue+0x10>

08012244 <iprintf>:
 8012244:	b40f      	push	{r0, r1, r2, r3}
 8012246:	b507      	push	{r0, r1, r2, lr}
 8012248:	4906      	ldr	r1, [pc, #24]	@ (8012264 <iprintf+0x20>)
 801224a:	ab04      	add	r3, sp, #16
 801224c:	6808      	ldr	r0, [r1, #0]
 801224e:	f853 2b04 	ldr.w	r2, [r3], #4
 8012252:	6881      	ldr	r1, [r0, #8]
 8012254:	9301      	str	r3, [sp, #4]
 8012256:	f001 fce3 	bl	8013c20 <_vfiprintf_r>
 801225a:	b003      	add	sp, #12
 801225c:	f85d eb04 	ldr.w	lr, [sp], #4
 8012260:	b004      	add	sp, #16
 8012262:	4770      	bx	lr
 8012264:	20000054 	.word	0x20000054

08012268 <_puts_r>:
 8012268:	6a03      	ldr	r3, [r0, #32]
 801226a:	b570      	push	{r4, r5, r6, lr}
 801226c:	6884      	ldr	r4, [r0, #8]
 801226e:	4605      	mov	r5, r0
 8012270:	460e      	mov	r6, r1
 8012272:	b90b      	cbnz	r3, 8012278 <_puts_r+0x10>
 8012274:	f7ff ffb0 	bl	80121d8 <__sinit>
 8012278:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801227a:	07db      	lsls	r3, r3, #31
 801227c:	d405      	bmi.n	801228a <_puts_r+0x22>
 801227e:	89a3      	ldrh	r3, [r4, #12]
 8012280:	0598      	lsls	r0, r3, #22
 8012282:	d402      	bmi.n	801228a <_puts_r+0x22>
 8012284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012286:	f000 f9bc 	bl	8012602 <__retarget_lock_acquire_recursive>
 801228a:	89a3      	ldrh	r3, [r4, #12]
 801228c:	0719      	lsls	r1, r3, #28
 801228e:	d502      	bpl.n	8012296 <_puts_r+0x2e>
 8012290:	6923      	ldr	r3, [r4, #16]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d135      	bne.n	8012302 <_puts_r+0x9a>
 8012296:	4621      	mov	r1, r4
 8012298:	4628      	mov	r0, r5
 801229a:	f000 f8c5 	bl	8012428 <__swsetup_r>
 801229e:	b380      	cbz	r0, 8012302 <_puts_r+0x9a>
 80122a0:	f04f 35ff 	mov.w	r5, #4294967295
 80122a4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80122a6:	07da      	lsls	r2, r3, #31
 80122a8:	d405      	bmi.n	80122b6 <_puts_r+0x4e>
 80122aa:	89a3      	ldrh	r3, [r4, #12]
 80122ac:	059b      	lsls	r3, r3, #22
 80122ae:	d402      	bmi.n	80122b6 <_puts_r+0x4e>
 80122b0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80122b2:	f000 f9a7 	bl	8012604 <__retarget_lock_release_recursive>
 80122b6:	4628      	mov	r0, r5
 80122b8:	bd70      	pop	{r4, r5, r6, pc}
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	da04      	bge.n	80122c8 <_puts_r+0x60>
 80122be:	69a2      	ldr	r2, [r4, #24]
 80122c0:	429a      	cmp	r2, r3
 80122c2:	dc17      	bgt.n	80122f4 <_puts_r+0x8c>
 80122c4:	290a      	cmp	r1, #10
 80122c6:	d015      	beq.n	80122f4 <_puts_r+0x8c>
 80122c8:	6823      	ldr	r3, [r4, #0]
 80122ca:	1c5a      	adds	r2, r3, #1
 80122cc:	6022      	str	r2, [r4, #0]
 80122ce:	7019      	strb	r1, [r3, #0]
 80122d0:	68a3      	ldr	r3, [r4, #8]
 80122d2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80122d6:	3b01      	subs	r3, #1
 80122d8:	60a3      	str	r3, [r4, #8]
 80122da:	2900      	cmp	r1, #0
 80122dc:	d1ed      	bne.n	80122ba <_puts_r+0x52>
 80122de:	2b00      	cmp	r3, #0
 80122e0:	da11      	bge.n	8012306 <_puts_r+0x9e>
 80122e2:	4622      	mov	r2, r4
 80122e4:	210a      	movs	r1, #10
 80122e6:	4628      	mov	r0, r5
 80122e8:	f000 f85f 	bl	80123aa <__swbuf_r>
 80122ec:	3001      	adds	r0, #1
 80122ee:	d0d7      	beq.n	80122a0 <_puts_r+0x38>
 80122f0:	250a      	movs	r5, #10
 80122f2:	e7d7      	b.n	80122a4 <_puts_r+0x3c>
 80122f4:	4622      	mov	r2, r4
 80122f6:	4628      	mov	r0, r5
 80122f8:	f000 f857 	bl	80123aa <__swbuf_r>
 80122fc:	3001      	adds	r0, #1
 80122fe:	d1e7      	bne.n	80122d0 <_puts_r+0x68>
 8012300:	e7ce      	b.n	80122a0 <_puts_r+0x38>
 8012302:	3e01      	subs	r6, #1
 8012304:	e7e4      	b.n	80122d0 <_puts_r+0x68>
 8012306:	6823      	ldr	r3, [r4, #0]
 8012308:	1c5a      	adds	r2, r3, #1
 801230a:	6022      	str	r2, [r4, #0]
 801230c:	220a      	movs	r2, #10
 801230e:	701a      	strb	r2, [r3, #0]
 8012310:	e7ee      	b.n	80122f0 <_puts_r+0x88>
	...

08012314 <puts>:
 8012314:	4b02      	ldr	r3, [pc, #8]	@ (8012320 <puts+0xc>)
 8012316:	4601      	mov	r1, r0
 8012318:	6818      	ldr	r0, [r3, #0]
 801231a:	f7ff bfa5 	b.w	8012268 <_puts_r>
 801231e:	bf00      	nop
 8012320:	20000054 	.word	0x20000054

08012324 <__sread>:
 8012324:	b510      	push	{r4, lr}
 8012326:	460c      	mov	r4, r1
 8012328:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801232c:	f000 f91a 	bl	8012564 <_read_r>
 8012330:	2800      	cmp	r0, #0
 8012332:	bfab      	itete	ge
 8012334:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8012336:	89a3      	ldrhlt	r3, [r4, #12]
 8012338:	181b      	addge	r3, r3, r0
 801233a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801233e:	bfac      	ite	ge
 8012340:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012342:	81a3      	strhlt	r3, [r4, #12]
 8012344:	bd10      	pop	{r4, pc}

08012346 <__swrite>:
 8012346:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801234a:	461f      	mov	r7, r3
 801234c:	898b      	ldrh	r3, [r1, #12]
 801234e:	05db      	lsls	r3, r3, #23
 8012350:	4605      	mov	r5, r0
 8012352:	460c      	mov	r4, r1
 8012354:	4616      	mov	r6, r2
 8012356:	d505      	bpl.n	8012364 <__swrite+0x1e>
 8012358:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801235c:	2302      	movs	r3, #2
 801235e:	2200      	movs	r2, #0
 8012360:	f000 f8ee 	bl	8012540 <_lseek_r>
 8012364:	89a3      	ldrh	r3, [r4, #12]
 8012366:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801236a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801236e:	81a3      	strh	r3, [r4, #12]
 8012370:	4632      	mov	r2, r6
 8012372:	463b      	mov	r3, r7
 8012374:	4628      	mov	r0, r5
 8012376:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801237a:	f000 b905 	b.w	8012588 <_write_r>

0801237e <__sseek>:
 801237e:	b510      	push	{r4, lr}
 8012380:	460c      	mov	r4, r1
 8012382:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012386:	f000 f8db 	bl	8012540 <_lseek_r>
 801238a:	1c43      	adds	r3, r0, #1
 801238c:	89a3      	ldrh	r3, [r4, #12]
 801238e:	bf15      	itete	ne
 8012390:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012392:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8012396:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801239a:	81a3      	strheq	r3, [r4, #12]
 801239c:	bf18      	it	ne
 801239e:	81a3      	strhne	r3, [r4, #12]
 80123a0:	bd10      	pop	{r4, pc}

080123a2 <__sclose>:
 80123a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123a6:	f000 b8bb 	b.w	8012520 <_close_r>

080123aa <__swbuf_r>:
 80123aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123ac:	460e      	mov	r6, r1
 80123ae:	4614      	mov	r4, r2
 80123b0:	4605      	mov	r5, r0
 80123b2:	b118      	cbz	r0, 80123bc <__swbuf_r+0x12>
 80123b4:	6a03      	ldr	r3, [r0, #32]
 80123b6:	b90b      	cbnz	r3, 80123bc <__swbuf_r+0x12>
 80123b8:	f7ff ff0e 	bl	80121d8 <__sinit>
 80123bc:	69a3      	ldr	r3, [r4, #24]
 80123be:	60a3      	str	r3, [r4, #8]
 80123c0:	89a3      	ldrh	r3, [r4, #12]
 80123c2:	071a      	lsls	r2, r3, #28
 80123c4:	d501      	bpl.n	80123ca <__swbuf_r+0x20>
 80123c6:	6923      	ldr	r3, [r4, #16]
 80123c8:	b943      	cbnz	r3, 80123dc <__swbuf_r+0x32>
 80123ca:	4621      	mov	r1, r4
 80123cc:	4628      	mov	r0, r5
 80123ce:	f000 f82b 	bl	8012428 <__swsetup_r>
 80123d2:	b118      	cbz	r0, 80123dc <__swbuf_r+0x32>
 80123d4:	f04f 37ff 	mov.w	r7, #4294967295
 80123d8:	4638      	mov	r0, r7
 80123da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123dc:	6823      	ldr	r3, [r4, #0]
 80123de:	6922      	ldr	r2, [r4, #16]
 80123e0:	1a98      	subs	r0, r3, r2
 80123e2:	6963      	ldr	r3, [r4, #20]
 80123e4:	b2f6      	uxtb	r6, r6
 80123e6:	4283      	cmp	r3, r0
 80123e8:	4637      	mov	r7, r6
 80123ea:	dc05      	bgt.n	80123f8 <__swbuf_r+0x4e>
 80123ec:	4621      	mov	r1, r4
 80123ee:	4628      	mov	r0, r5
 80123f0:	f001 fdb2 	bl	8013f58 <_fflush_r>
 80123f4:	2800      	cmp	r0, #0
 80123f6:	d1ed      	bne.n	80123d4 <__swbuf_r+0x2a>
 80123f8:	68a3      	ldr	r3, [r4, #8]
 80123fa:	3b01      	subs	r3, #1
 80123fc:	60a3      	str	r3, [r4, #8]
 80123fe:	6823      	ldr	r3, [r4, #0]
 8012400:	1c5a      	adds	r2, r3, #1
 8012402:	6022      	str	r2, [r4, #0]
 8012404:	701e      	strb	r6, [r3, #0]
 8012406:	6962      	ldr	r2, [r4, #20]
 8012408:	1c43      	adds	r3, r0, #1
 801240a:	429a      	cmp	r2, r3
 801240c:	d004      	beq.n	8012418 <__swbuf_r+0x6e>
 801240e:	89a3      	ldrh	r3, [r4, #12]
 8012410:	07db      	lsls	r3, r3, #31
 8012412:	d5e1      	bpl.n	80123d8 <__swbuf_r+0x2e>
 8012414:	2e0a      	cmp	r6, #10
 8012416:	d1df      	bne.n	80123d8 <__swbuf_r+0x2e>
 8012418:	4621      	mov	r1, r4
 801241a:	4628      	mov	r0, r5
 801241c:	f001 fd9c 	bl	8013f58 <_fflush_r>
 8012420:	2800      	cmp	r0, #0
 8012422:	d0d9      	beq.n	80123d8 <__swbuf_r+0x2e>
 8012424:	e7d6      	b.n	80123d4 <__swbuf_r+0x2a>
	...

08012428 <__swsetup_r>:
 8012428:	b538      	push	{r3, r4, r5, lr}
 801242a:	4b29      	ldr	r3, [pc, #164]	@ (80124d0 <__swsetup_r+0xa8>)
 801242c:	4605      	mov	r5, r0
 801242e:	6818      	ldr	r0, [r3, #0]
 8012430:	460c      	mov	r4, r1
 8012432:	b118      	cbz	r0, 801243c <__swsetup_r+0x14>
 8012434:	6a03      	ldr	r3, [r0, #32]
 8012436:	b90b      	cbnz	r3, 801243c <__swsetup_r+0x14>
 8012438:	f7ff fece 	bl	80121d8 <__sinit>
 801243c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012440:	0719      	lsls	r1, r3, #28
 8012442:	d422      	bmi.n	801248a <__swsetup_r+0x62>
 8012444:	06da      	lsls	r2, r3, #27
 8012446:	d407      	bmi.n	8012458 <__swsetup_r+0x30>
 8012448:	2209      	movs	r2, #9
 801244a:	602a      	str	r2, [r5, #0]
 801244c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012450:	81a3      	strh	r3, [r4, #12]
 8012452:	f04f 30ff 	mov.w	r0, #4294967295
 8012456:	e033      	b.n	80124c0 <__swsetup_r+0x98>
 8012458:	0758      	lsls	r0, r3, #29
 801245a:	d512      	bpl.n	8012482 <__swsetup_r+0x5a>
 801245c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801245e:	b141      	cbz	r1, 8012472 <__swsetup_r+0x4a>
 8012460:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012464:	4299      	cmp	r1, r3
 8012466:	d002      	beq.n	801246e <__swsetup_r+0x46>
 8012468:	4628      	mov	r0, r5
 801246a:	f000 ff35 	bl	80132d8 <_free_r>
 801246e:	2300      	movs	r3, #0
 8012470:	6363      	str	r3, [r4, #52]	@ 0x34
 8012472:	89a3      	ldrh	r3, [r4, #12]
 8012474:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012478:	81a3      	strh	r3, [r4, #12]
 801247a:	2300      	movs	r3, #0
 801247c:	6063      	str	r3, [r4, #4]
 801247e:	6923      	ldr	r3, [r4, #16]
 8012480:	6023      	str	r3, [r4, #0]
 8012482:	89a3      	ldrh	r3, [r4, #12]
 8012484:	f043 0308 	orr.w	r3, r3, #8
 8012488:	81a3      	strh	r3, [r4, #12]
 801248a:	6923      	ldr	r3, [r4, #16]
 801248c:	b94b      	cbnz	r3, 80124a2 <__swsetup_r+0x7a>
 801248e:	89a3      	ldrh	r3, [r4, #12]
 8012490:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012494:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012498:	d003      	beq.n	80124a2 <__swsetup_r+0x7a>
 801249a:	4621      	mov	r1, r4
 801249c:	4628      	mov	r0, r5
 801249e:	f001 fda9 	bl	8013ff4 <__smakebuf_r>
 80124a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124a6:	f013 0201 	ands.w	r2, r3, #1
 80124aa:	d00a      	beq.n	80124c2 <__swsetup_r+0x9a>
 80124ac:	2200      	movs	r2, #0
 80124ae:	60a2      	str	r2, [r4, #8]
 80124b0:	6962      	ldr	r2, [r4, #20]
 80124b2:	4252      	negs	r2, r2
 80124b4:	61a2      	str	r2, [r4, #24]
 80124b6:	6922      	ldr	r2, [r4, #16]
 80124b8:	b942      	cbnz	r2, 80124cc <__swsetup_r+0xa4>
 80124ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80124be:	d1c5      	bne.n	801244c <__swsetup_r+0x24>
 80124c0:	bd38      	pop	{r3, r4, r5, pc}
 80124c2:	0799      	lsls	r1, r3, #30
 80124c4:	bf58      	it	pl
 80124c6:	6962      	ldrpl	r2, [r4, #20]
 80124c8:	60a2      	str	r2, [r4, #8]
 80124ca:	e7f4      	b.n	80124b6 <__swsetup_r+0x8e>
 80124cc:	2000      	movs	r0, #0
 80124ce:	e7f7      	b.n	80124c0 <__swsetup_r+0x98>
 80124d0:	20000054 	.word	0x20000054

080124d4 <memmove>:
 80124d4:	4288      	cmp	r0, r1
 80124d6:	b510      	push	{r4, lr}
 80124d8:	eb01 0402 	add.w	r4, r1, r2
 80124dc:	d902      	bls.n	80124e4 <memmove+0x10>
 80124de:	4284      	cmp	r4, r0
 80124e0:	4623      	mov	r3, r4
 80124e2:	d807      	bhi.n	80124f4 <memmove+0x20>
 80124e4:	1e43      	subs	r3, r0, #1
 80124e6:	42a1      	cmp	r1, r4
 80124e8:	d008      	beq.n	80124fc <memmove+0x28>
 80124ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80124ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80124f2:	e7f8      	b.n	80124e6 <memmove+0x12>
 80124f4:	4402      	add	r2, r0
 80124f6:	4601      	mov	r1, r0
 80124f8:	428a      	cmp	r2, r1
 80124fa:	d100      	bne.n	80124fe <memmove+0x2a>
 80124fc:	bd10      	pop	{r4, pc}
 80124fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012502:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012506:	e7f7      	b.n	80124f8 <memmove+0x24>

08012508 <memset>:
 8012508:	4402      	add	r2, r0
 801250a:	4603      	mov	r3, r0
 801250c:	4293      	cmp	r3, r2
 801250e:	d100      	bne.n	8012512 <memset+0xa>
 8012510:	4770      	bx	lr
 8012512:	f803 1b01 	strb.w	r1, [r3], #1
 8012516:	e7f9      	b.n	801250c <memset+0x4>

08012518 <_localeconv_r>:
 8012518:	4800      	ldr	r0, [pc, #0]	@ (801251c <_localeconv_r+0x4>)
 801251a:	4770      	bx	lr
 801251c:	20000194 	.word	0x20000194

08012520 <_close_r>:
 8012520:	b538      	push	{r3, r4, r5, lr}
 8012522:	4d06      	ldr	r5, [pc, #24]	@ (801253c <_close_r+0x1c>)
 8012524:	2300      	movs	r3, #0
 8012526:	4604      	mov	r4, r0
 8012528:	4608      	mov	r0, r1
 801252a:	602b      	str	r3, [r5, #0]
 801252c:	f7ef fe32 	bl	8002194 <_close>
 8012530:	1c43      	adds	r3, r0, #1
 8012532:	d102      	bne.n	801253a <_close_r+0x1a>
 8012534:	682b      	ldr	r3, [r5, #0]
 8012536:	b103      	cbz	r3, 801253a <_close_r+0x1a>
 8012538:	6023      	str	r3, [r4, #0]
 801253a:	bd38      	pop	{r3, r4, r5, pc}
 801253c:	20009f10 	.word	0x20009f10

08012540 <_lseek_r>:
 8012540:	b538      	push	{r3, r4, r5, lr}
 8012542:	4d07      	ldr	r5, [pc, #28]	@ (8012560 <_lseek_r+0x20>)
 8012544:	4604      	mov	r4, r0
 8012546:	4608      	mov	r0, r1
 8012548:	4611      	mov	r1, r2
 801254a:	2200      	movs	r2, #0
 801254c:	602a      	str	r2, [r5, #0]
 801254e:	461a      	mov	r2, r3
 8012550:	f7ef fe47 	bl	80021e2 <_lseek>
 8012554:	1c43      	adds	r3, r0, #1
 8012556:	d102      	bne.n	801255e <_lseek_r+0x1e>
 8012558:	682b      	ldr	r3, [r5, #0]
 801255a:	b103      	cbz	r3, 801255e <_lseek_r+0x1e>
 801255c:	6023      	str	r3, [r4, #0]
 801255e:	bd38      	pop	{r3, r4, r5, pc}
 8012560:	20009f10 	.word	0x20009f10

08012564 <_read_r>:
 8012564:	b538      	push	{r3, r4, r5, lr}
 8012566:	4d07      	ldr	r5, [pc, #28]	@ (8012584 <_read_r+0x20>)
 8012568:	4604      	mov	r4, r0
 801256a:	4608      	mov	r0, r1
 801256c:	4611      	mov	r1, r2
 801256e:	2200      	movs	r2, #0
 8012570:	602a      	str	r2, [r5, #0]
 8012572:	461a      	mov	r2, r3
 8012574:	f7ef fdf1 	bl	800215a <_read>
 8012578:	1c43      	adds	r3, r0, #1
 801257a:	d102      	bne.n	8012582 <_read_r+0x1e>
 801257c:	682b      	ldr	r3, [r5, #0]
 801257e:	b103      	cbz	r3, 8012582 <_read_r+0x1e>
 8012580:	6023      	str	r3, [r4, #0]
 8012582:	bd38      	pop	{r3, r4, r5, pc}
 8012584:	20009f10 	.word	0x20009f10

08012588 <_write_r>:
 8012588:	b538      	push	{r3, r4, r5, lr}
 801258a:	4d07      	ldr	r5, [pc, #28]	@ (80125a8 <_write_r+0x20>)
 801258c:	4604      	mov	r4, r0
 801258e:	4608      	mov	r0, r1
 8012590:	4611      	mov	r1, r2
 8012592:	2200      	movs	r2, #0
 8012594:	602a      	str	r2, [r5, #0]
 8012596:	461a      	mov	r2, r3
 8012598:	f7ee fcc6 	bl	8000f28 <_write>
 801259c:	1c43      	adds	r3, r0, #1
 801259e:	d102      	bne.n	80125a6 <_write_r+0x1e>
 80125a0:	682b      	ldr	r3, [r5, #0]
 80125a2:	b103      	cbz	r3, 80125a6 <_write_r+0x1e>
 80125a4:	6023      	str	r3, [r4, #0]
 80125a6:	bd38      	pop	{r3, r4, r5, pc}
 80125a8:	20009f10 	.word	0x20009f10

080125ac <__errno>:
 80125ac:	4b01      	ldr	r3, [pc, #4]	@ (80125b4 <__errno+0x8>)
 80125ae:	6818      	ldr	r0, [r3, #0]
 80125b0:	4770      	bx	lr
 80125b2:	bf00      	nop
 80125b4:	20000054 	.word	0x20000054

080125b8 <__libc_init_array>:
 80125b8:	b570      	push	{r4, r5, r6, lr}
 80125ba:	4d0d      	ldr	r5, [pc, #52]	@ (80125f0 <__libc_init_array+0x38>)
 80125bc:	4c0d      	ldr	r4, [pc, #52]	@ (80125f4 <__libc_init_array+0x3c>)
 80125be:	1b64      	subs	r4, r4, r5
 80125c0:	10a4      	asrs	r4, r4, #2
 80125c2:	2600      	movs	r6, #0
 80125c4:	42a6      	cmp	r6, r4
 80125c6:	d109      	bne.n	80125dc <__libc_init_array+0x24>
 80125c8:	4d0b      	ldr	r5, [pc, #44]	@ (80125f8 <__libc_init_array+0x40>)
 80125ca:	4c0c      	ldr	r4, [pc, #48]	@ (80125fc <__libc_init_array+0x44>)
 80125cc:	f001 fe30 	bl	8014230 <_init>
 80125d0:	1b64      	subs	r4, r4, r5
 80125d2:	10a4      	asrs	r4, r4, #2
 80125d4:	2600      	movs	r6, #0
 80125d6:	42a6      	cmp	r6, r4
 80125d8:	d105      	bne.n	80125e6 <__libc_init_array+0x2e>
 80125da:	bd70      	pop	{r4, r5, r6, pc}
 80125dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80125e0:	4798      	blx	r3
 80125e2:	3601      	adds	r6, #1
 80125e4:	e7ee      	b.n	80125c4 <__libc_init_array+0xc>
 80125e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80125ea:	4798      	blx	r3
 80125ec:	3601      	adds	r6, #1
 80125ee:	e7f2      	b.n	80125d6 <__libc_init_array+0x1e>
 80125f0:	08014af4 	.word	0x08014af4
 80125f4:	08014af4 	.word	0x08014af4
 80125f8:	08014af4 	.word	0x08014af4
 80125fc:	08014af8 	.word	0x08014af8

08012600 <__retarget_lock_init_recursive>:
 8012600:	4770      	bx	lr

08012602 <__retarget_lock_acquire_recursive>:
 8012602:	4770      	bx	lr

08012604 <__retarget_lock_release_recursive>:
 8012604:	4770      	bx	lr

08012606 <memcpy>:
 8012606:	440a      	add	r2, r1
 8012608:	4291      	cmp	r1, r2
 801260a:	f100 33ff 	add.w	r3, r0, #4294967295
 801260e:	d100      	bne.n	8012612 <memcpy+0xc>
 8012610:	4770      	bx	lr
 8012612:	b510      	push	{r4, lr}
 8012614:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012618:	f803 4f01 	strb.w	r4, [r3, #1]!
 801261c:	4291      	cmp	r1, r2
 801261e:	d1f9      	bne.n	8012614 <memcpy+0xe>
 8012620:	bd10      	pop	{r4, pc}

08012622 <quorem>:
 8012622:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012626:	6903      	ldr	r3, [r0, #16]
 8012628:	690c      	ldr	r4, [r1, #16]
 801262a:	42a3      	cmp	r3, r4
 801262c:	4607      	mov	r7, r0
 801262e:	db7e      	blt.n	801272e <quorem+0x10c>
 8012630:	3c01      	subs	r4, #1
 8012632:	f101 0814 	add.w	r8, r1, #20
 8012636:	00a3      	lsls	r3, r4, #2
 8012638:	f100 0514 	add.w	r5, r0, #20
 801263c:	9300      	str	r3, [sp, #0]
 801263e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012642:	9301      	str	r3, [sp, #4]
 8012644:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012648:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801264c:	3301      	adds	r3, #1
 801264e:	429a      	cmp	r2, r3
 8012650:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012654:	fbb2 f6f3 	udiv	r6, r2, r3
 8012658:	d32e      	bcc.n	80126b8 <quorem+0x96>
 801265a:	f04f 0a00 	mov.w	sl, #0
 801265e:	46c4      	mov	ip, r8
 8012660:	46ae      	mov	lr, r5
 8012662:	46d3      	mov	fp, sl
 8012664:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012668:	b298      	uxth	r0, r3
 801266a:	fb06 a000 	mla	r0, r6, r0, sl
 801266e:	0c02      	lsrs	r2, r0, #16
 8012670:	0c1b      	lsrs	r3, r3, #16
 8012672:	fb06 2303 	mla	r3, r6, r3, r2
 8012676:	f8de 2000 	ldr.w	r2, [lr]
 801267a:	b280      	uxth	r0, r0
 801267c:	b292      	uxth	r2, r2
 801267e:	1a12      	subs	r2, r2, r0
 8012680:	445a      	add	r2, fp
 8012682:	f8de 0000 	ldr.w	r0, [lr]
 8012686:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801268a:	b29b      	uxth	r3, r3
 801268c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012690:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012694:	b292      	uxth	r2, r2
 8012696:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801269a:	45e1      	cmp	r9, ip
 801269c:	f84e 2b04 	str.w	r2, [lr], #4
 80126a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80126a4:	d2de      	bcs.n	8012664 <quorem+0x42>
 80126a6:	9b00      	ldr	r3, [sp, #0]
 80126a8:	58eb      	ldr	r3, [r5, r3]
 80126aa:	b92b      	cbnz	r3, 80126b8 <quorem+0x96>
 80126ac:	9b01      	ldr	r3, [sp, #4]
 80126ae:	3b04      	subs	r3, #4
 80126b0:	429d      	cmp	r5, r3
 80126b2:	461a      	mov	r2, r3
 80126b4:	d32f      	bcc.n	8012716 <quorem+0xf4>
 80126b6:	613c      	str	r4, [r7, #16]
 80126b8:	4638      	mov	r0, r7
 80126ba:	f001 f97f 	bl	80139bc <__mcmp>
 80126be:	2800      	cmp	r0, #0
 80126c0:	db25      	blt.n	801270e <quorem+0xec>
 80126c2:	4629      	mov	r1, r5
 80126c4:	2000      	movs	r0, #0
 80126c6:	f858 2b04 	ldr.w	r2, [r8], #4
 80126ca:	f8d1 c000 	ldr.w	ip, [r1]
 80126ce:	fa1f fe82 	uxth.w	lr, r2
 80126d2:	fa1f f38c 	uxth.w	r3, ip
 80126d6:	eba3 030e 	sub.w	r3, r3, lr
 80126da:	4403      	add	r3, r0
 80126dc:	0c12      	lsrs	r2, r2, #16
 80126de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80126e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80126e6:	b29b      	uxth	r3, r3
 80126e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80126ec:	45c1      	cmp	r9, r8
 80126ee:	f841 3b04 	str.w	r3, [r1], #4
 80126f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80126f6:	d2e6      	bcs.n	80126c6 <quorem+0xa4>
 80126f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80126fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012700:	b922      	cbnz	r2, 801270c <quorem+0xea>
 8012702:	3b04      	subs	r3, #4
 8012704:	429d      	cmp	r5, r3
 8012706:	461a      	mov	r2, r3
 8012708:	d30b      	bcc.n	8012722 <quorem+0x100>
 801270a:	613c      	str	r4, [r7, #16]
 801270c:	3601      	adds	r6, #1
 801270e:	4630      	mov	r0, r6
 8012710:	b003      	add	sp, #12
 8012712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012716:	6812      	ldr	r2, [r2, #0]
 8012718:	3b04      	subs	r3, #4
 801271a:	2a00      	cmp	r2, #0
 801271c:	d1cb      	bne.n	80126b6 <quorem+0x94>
 801271e:	3c01      	subs	r4, #1
 8012720:	e7c6      	b.n	80126b0 <quorem+0x8e>
 8012722:	6812      	ldr	r2, [r2, #0]
 8012724:	3b04      	subs	r3, #4
 8012726:	2a00      	cmp	r2, #0
 8012728:	d1ef      	bne.n	801270a <quorem+0xe8>
 801272a:	3c01      	subs	r4, #1
 801272c:	e7ea      	b.n	8012704 <quorem+0xe2>
 801272e:	2000      	movs	r0, #0
 8012730:	e7ee      	b.n	8012710 <quorem+0xee>
 8012732:	0000      	movs	r0, r0
 8012734:	0000      	movs	r0, r0
	...

08012738 <_dtoa_r>:
 8012738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801273c:	69c7      	ldr	r7, [r0, #28]
 801273e:	b097      	sub	sp, #92	@ 0x5c
 8012740:	ed8d 0b04 	vstr	d0, [sp, #16]
 8012744:	ec55 4b10 	vmov	r4, r5, d0
 8012748:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801274a:	9107      	str	r1, [sp, #28]
 801274c:	4681      	mov	r9, r0
 801274e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012750:	9311      	str	r3, [sp, #68]	@ 0x44
 8012752:	b97f      	cbnz	r7, 8012774 <_dtoa_r+0x3c>
 8012754:	2010      	movs	r0, #16
 8012756:	f000 fe09 	bl	801336c <malloc>
 801275a:	4602      	mov	r2, r0
 801275c:	f8c9 001c 	str.w	r0, [r9, #28]
 8012760:	b920      	cbnz	r0, 801276c <_dtoa_r+0x34>
 8012762:	4ba9      	ldr	r3, [pc, #676]	@ (8012a08 <_dtoa_r+0x2d0>)
 8012764:	21ef      	movs	r1, #239	@ 0xef
 8012766:	48a9      	ldr	r0, [pc, #676]	@ (8012a0c <_dtoa_r+0x2d4>)
 8012768:	f001 fcb2 	bl	80140d0 <__assert_func>
 801276c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012770:	6007      	str	r7, [r0, #0]
 8012772:	60c7      	str	r7, [r0, #12]
 8012774:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012778:	6819      	ldr	r1, [r3, #0]
 801277a:	b159      	cbz	r1, 8012794 <_dtoa_r+0x5c>
 801277c:	685a      	ldr	r2, [r3, #4]
 801277e:	604a      	str	r2, [r1, #4]
 8012780:	2301      	movs	r3, #1
 8012782:	4093      	lsls	r3, r2
 8012784:	608b      	str	r3, [r1, #8]
 8012786:	4648      	mov	r0, r9
 8012788:	f000 fee6 	bl	8013558 <_Bfree>
 801278c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012790:	2200      	movs	r2, #0
 8012792:	601a      	str	r2, [r3, #0]
 8012794:	1e2b      	subs	r3, r5, #0
 8012796:	bfb9      	ittee	lt
 8012798:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801279c:	9305      	strlt	r3, [sp, #20]
 801279e:	2300      	movge	r3, #0
 80127a0:	6033      	strge	r3, [r6, #0]
 80127a2:	9f05      	ldr	r7, [sp, #20]
 80127a4:	4b9a      	ldr	r3, [pc, #616]	@ (8012a10 <_dtoa_r+0x2d8>)
 80127a6:	bfbc      	itt	lt
 80127a8:	2201      	movlt	r2, #1
 80127aa:	6032      	strlt	r2, [r6, #0]
 80127ac:	43bb      	bics	r3, r7
 80127ae:	d112      	bne.n	80127d6 <_dtoa_r+0x9e>
 80127b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80127b6:	6013      	str	r3, [r2, #0]
 80127b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80127bc:	4323      	orrs	r3, r4
 80127be:	f000 855a 	beq.w	8013276 <_dtoa_r+0xb3e>
 80127c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80127c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012a24 <_dtoa_r+0x2ec>
 80127c8:	2b00      	cmp	r3, #0
 80127ca:	f000 855c 	beq.w	8013286 <_dtoa_r+0xb4e>
 80127ce:	f10a 0303 	add.w	r3, sl, #3
 80127d2:	f000 bd56 	b.w	8013282 <_dtoa_r+0xb4a>
 80127d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80127da:	2200      	movs	r2, #0
 80127dc:	ec51 0b17 	vmov	r0, r1, d7
 80127e0:	2300      	movs	r3, #0
 80127e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80127e6:	f7ee f977 	bl	8000ad8 <__aeabi_dcmpeq>
 80127ea:	4680      	mov	r8, r0
 80127ec:	b158      	cbz	r0, 8012806 <_dtoa_r+0xce>
 80127ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80127f0:	2301      	movs	r3, #1
 80127f2:	6013      	str	r3, [r2, #0]
 80127f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80127f6:	b113      	cbz	r3, 80127fe <_dtoa_r+0xc6>
 80127f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80127fa:	4b86      	ldr	r3, [pc, #536]	@ (8012a14 <_dtoa_r+0x2dc>)
 80127fc:	6013      	str	r3, [r2, #0]
 80127fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012a28 <_dtoa_r+0x2f0>
 8012802:	f000 bd40 	b.w	8013286 <_dtoa_r+0xb4e>
 8012806:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801280a:	aa14      	add	r2, sp, #80	@ 0x50
 801280c:	a915      	add	r1, sp, #84	@ 0x54
 801280e:	4648      	mov	r0, r9
 8012810:	f001 f984 	bl	8013b1c <__d2b>
 8012814:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012818:	9002      	str	r0, [sp, #8]
 801281a:	2e00      	cmp	r6, #0
 801281c:	d078      	beq.n	8012910 <_dtoa_r+0x1d8>
 801281e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012820:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012824:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012828:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801282c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012830:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8012834:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012838:	4619      	mov	r1, r3
 801283a:	2200      	movs	r2, #0
 801283c:	4b76      	ldr	r3, [pc, #472]	@ (8012a18 <_dtoa_r+0x2e0>)
 801283e:	f7ed fd2b 	bl	8000298 <__aeabi_dsub>
 8012842:	a36b      	add	r3, pc, #428	@ (adr r3, 80129f0 <_dtoa_r+0x2b8>)
 8012844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012848:	f7ed fede 	bl	8000608 <__aeabi_dmul>
 801284c:	a36a      	add	r3, pc, #424	@ (adr r3, 80129f8 <_dtoa_r+0x2c0>)
 801284e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012852:	f7ed fd23 	bl	800029c <__adddf3>
 8012856:	4604      	mov	r4, r0
 8012858:	4630      	mov	r0, r6
 801285a:	460d      	mov	r5, r1
 801285c:	f7ed fe6a 	bl	8000534 <__aeabi_i2d>
 8012860:	a367      	add	r3, pc, #412	@ (adr r3, 8012a00 <_dtoa_r+0x2c8>)
 8012862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012866:	f7ed fecf 	bl	8000608 <__aeabi_dmul>
 801286a:	4602      	mov	r2, r0
 801286c:	460b      	mov	r3, r1
 801286e:	4620      	mov	r0, r4
 8012870:	4629      	mov	r1, r5
 8012872:	f7ed fd13 	bl	800029c <__adddf3>
 8012876:	4604      	mov	r4, r0
 8012878:	460d      	mov	r5, r1
 801287a:	f7ee f975 	bl	8000b68 <__aeabi_d2iz>
 801287e:	2200      	movs	r2, #0
 8012880:	4607      	mov	r7, r0
 8012882:	2300      	movs	r3, #0
 8012884:	4620      	mov	r0, r4
 8012886:	4629      	mov	r1, r5
 8012888:	f7ee f930 	bl	8000aec <__aeabi_dcmplt>
 801288c:	b140      	cbz	r0, 80128a0 <_dtoa_r+0x168>
 801288e:	4638      	mov	r0, r7
 8012890:	f7ed fe50 	bl	8000534 <__aeabi_i2d>
 8012894:	4622      	mov	r2, r4
 8012896:	462b      	mov	r3, r5
 8012898:	f7ee f91e 	bl	8000ad8 <__aeabi_dcmpeq>
 801289c:	b900      	cbnz	r0, 80128a0 <_dtoa_r+0x168>
 801289e:	3f01      	subs	r7, #1
 80128a0:	2f16      	cmp	r7, #22
 80128a2:	d852      	bhi.n	801294a <_dtoa_r+0x212>
 80128a4:	4b5d      	ldr	r3, [pc, #372]	@ (8012a1c <_dtoa_r+0x2e4>)
 80128a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80128aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80128b2:	f7ee f91b 	bl	8000aec <__aeabi_dcmplt>
 80128b6:	2800      	cmp	r0, #0
 80128b8:	d049      	beq.n	801294e <_dtoa_r+0x216>
 80128ba:	3f01      	subs	r7, #1
 80128bc:	2300      	movs	r3, #0
 80128be:	9310      	str	r3, [sp, #64]	@ 0x40
 80128c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80128c2:	1b9b      	subs	r3, r3, r6
 80128c4:	1e5a      	subs	r2, r3, #1
 80128c6:	bf45      	ittet	mi
 80128c8:	f1c3 0301 	rsbmi	r3, r3, #1
 80128cc:	9300      	strmi	r3, [sp, #0]
 80128ce:	2300      	movpl	r3, #0
 80128d0:	2300      	movmi	r3, #0
 80128d2:	9206      	str	r2, [sp, #24]
 80128d4:	bf54      	ite	pl
 80128d6:	9300      	strpl	r3, [sp, #0]
 80128d8:	9306      	strmi	r3, [sp, #24]
 80128da:	2f00      	cmp	r7, #0
 80128dc:	db39      	blt.n	8012952 <_dtoa_r+0x21a>
 80128de:	9b06      	ldr	r3, [sp, #24]
 80128e0:	970d      	str	r7, [sp, #52]	@ 0x34
 80128e2:	443b      	add	r3, r7
 80128e4:	9306      	str	r3, [sp, #24]
 80128e6:	2300      	movs	r3, #0
 80128e8:	9308      	str	r3, [sp, #32]
 80128ea:	9b07      	ldr	r3, [sp, #28]
 80128ec:	2b09      	cmp	r3, #9
 80128ee:	d863      	bhi.n	80129b8 <_dtoa_r+0x280>
 80128f0:	2b05      	cmp	r3, #5
 80128f2:	bfc4      	itt	gt
 80128f4:	3b04      	subgt	r3, #4
 80128f6:	9307      	strgt	r3, [sp, #28]
 80128f8:	9b07      	ldr	r3, [sp, #28]
 80128fa:	f1a3 0302 	sub.w	r3, r3, #2
 80128fe:	bfcc      	ite	gt
 8012900:	2400      	movgt	r4, #0
 8012902:	2401      	movle	r4, #1
 8012904:	2b03      	cmp	r3, #3
 8012906:	d863      	bhi.n	80129d0 <_dtoa_r+0x298>
 8012908:	e8df f003 	tbb	[pc, r3]
 801290c:	2b375452 	.word	0x2b375452
 8012910:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012914:	441e      	add	r6, r3
 8012916:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801291a:	2b20      	cmp	r3, #32
 801291c:	bfc1      	itttt	gt
 801291e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012922:	409f      	lslgt	r7, r3
 8012924:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012928:	fa24 f303 	lsrgt.w	r3, r4, r3
 801292c:	bfd6      	itet	le
 801292e:	f1c3 0320 	rsble	r3, r3, #32
 8012932:	ea47 0003 	orrgt.w	r0, r7, r3
 8012936:	fa04 f003 	lslle.w	r0, r4, r3
 801293a:	f7ed fdeb 	bl	8000514 <__aeabi_ui2d>
 801293e:	2201      	movs	r2, #1
 8012940:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8012944:	3e01      	subs	r6, #1
 8012946:	9212      	str	r2, [sp, #72]	@ 0x48
 8012948:	e776      	b.n	8012838 <_dtoa_r+0x100>
 801294a:	2301      	movs	r3, #1
 801294c:	e7b7      	b.n	80128be <_dtoa_r+0x186>
 801294e:	9010      	str	r0, [sp, #64]	@ 0x40
 8012950:	e7b6      	b.n	80128c0 <_dtoa_r+0x188>
 8012952:	9b00      	ldr	r3, [sp, #0]
 8012954:	1bdb      	subs	r3, r3, r7
 8012956:	9300      	str	r3, [sp, #0]
 8012958:	427b      	negs	r3, r7
 801295a:	9308      	str	r3, [sp, #32]
 801295c:	2300      	movs	r3, #0
 801295e:	930d      	str	r3, [sp, #52]	@ 0x34
 8012960:	e7c3      	b.n	80128ea <_dtoa_r+0x1b2>
 8012962:	2301      	movs	r3, #1
 8012964:	9309      	str	r3, [sp, #36]	@ 0x24
 8012966:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012968:	eb07 0b03 	add.w	fp, r7, r3
 801296c:	f10b 0301 	add.w	r3, fp, #1
 8012970:	2b01      	cmp	r3, #1
 8012972:	9303      	str	r3, [sp, #12]
 8012974:	bfb8      	it	lt
 8012976:	2301      	movlt	r3, #1
 8012978:	e006      	b.n	8012988 <_dtoa_r+0x250>
 801297a:	2301      	movs	r3, #1
 801297c:	9309      	str	r3, [sp, #36]	@ 0x24
 801297e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012980:	2b00      	cmp	r3, #0
 8012982:	dd28      	ble.n	80129d6 <_dtoa_r+0x29e>
 8012984:	469b      	mov	fp, r3
 8012986:	9303      	str	r3, [sp, #12]
 8012988:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801298c:	2100      	movs	r1, #0
 801298e:	2204      	movs	r2, #4
 8012990:	f102 0514 	add.w	r5, r2, #20
 8012994:	429d      	cmp	r5, r3
 8012996:	d926      	bls.n	80129e6 <_dtoa_r+0x2ae>
 8012998:	6041      	str	r1, [r0, #4]
 801299a:	4648      	mov	r0, r9
 801299c:	f000 fd9c 	bl	80134d8 <_Balloc>
 80129a0:	4682      	mov	sl, r0
 80129a2:	2800      	cmp	r0, #0
 80129a4:	d142      	bne.n	8012a2c <_dtoa_r+0x2f4>
 80129a6:	4b1e      	ldr	r3, [pc, #120]	@ (8012a20 <_dtoa_r+0x2e8>)
 80129a8:	4602      	mov	r2, r0
 80129aa:	f240 11af 	movw	r1, #431	@ 0x1af
 80129ae:	e6da      	b.n	8012766 <_dtoa_r+0x2e>
 80129b0:	2300      	movs	r3, #0
 80129b2:	e7e3      	b.n	801297c <_dtoa_r+0x244>
 80129b4:	2300      	movs	r3, #0
 80129b6:	e7d5      	b.n	8012964 <_dtoa_r+0x22c>
 80129b8:	2401      	movs	r4, #1
 80129ba:	2300      	movs	r3, #0
 80129bc:	9307      	str	r3, [sp, #28]
 80129be:	9409      	str	r4, [sp, #36]	@ 0x24
 80129c0:	f04f 3bff 	mov.w	fp, #4294967295
 80129c4:	2200      	movs	r2, #0
 80129c6:	f8cd b00c 	str.w	fp, [sp, #12]
 80129ca:	2312      	movs	r3, #18
 80129cc:	920c      	str	r2, [sp, #48]	@ 0x30
 80129ce:	e7db      	b.n	8012988 <_dtoa_r+0x250>
 80129d0:	2301      	movs	r3, #1
 80129d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80129d4:	e7f4      	b.n	80129c0 <_dtoa_r+0x288>
 80129d6:	f04f 0b01 	mov.w	fp, #1
 80129da:	f8cd b00c 	str.w	fp, [sp, #12]
 80129de:	465b      	mov	r3, fp
 80129e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80129e4:	e7d0      	b.n	8012988 <_dtoa_r+0x250>
 80129e6:	3101      	adds	r1, #1
 80129e8:	0052      	lsls	r2, r2, #1
 80129ea:	e7d1      	b.n	8012990 <_dtoa_r+0x258>
 80129ec:	f3af 8000 	nop.w
 80129f0:	636f4361 	.word	0x636f4361
 80129f4:	3fd287a7 	.word	0x3fd287a7
 80129f8:	8b60c8b3 	.word	0x8b60c8b3
 80129fc:	3fc68a28 	.word	0x3fc68a28
 8012a00:	509f79fb 	.word	0x509f79fb
 8012a04:	3fd34413 	.word	0x3fd34413
 8012a08:	080147b9 	.word	0x080147b9
 8012a0c:	080147d0 	.word	0x080147d0
 8012a10:	7ff00000 	.word	0x7ff00000
 8012a14:	08014789 	.word	0x08014789
 8012a18:	3ff80000 	.word	0x3ff80000
 8012a1c:	08014920 	.word	0x08014920
 8012a20:	08014828 	.word	0x08014828
 8012a24:	080147b5 	.word	0x080147b5
 8012a28:	08014788 	.word	0x08014788
 8012a2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012a30:	6018      	str	r0, [r3, #0]
 8012a32:	9b03      	ldr	r3, [sp, #12]
 8012a34:	2b0e      	cmp	r3, #14
 8012a36:	f200 80a1 	bhi.w	8012b7c <_dtoa_r+0x444>
 8012a3a:	2c00      	cmp	r4, #0
 8012a3c:	f000 809e 	beq.w	8012b7c <_dtoa_r+0x444>
 8012a40:	2f00      	cmp	r7, #0
 8012a42:	dd33      	ble.n	8012aac <_dtoa_r+0x374>
 8012a44:	4b9c      	ldr	r3, [pc, #624]	@ (8012cb8 <_dtoa_r+0x580>)
 8012a46:	f007 020f 	and.w	r2, r7, #15
 8012a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012a4e:	ed93 7b00 	vldr	d7, [r3]
 8012a52:	05f8      	lsls	r0, r7, #23
 8012a54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012a58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012a5c:	d516      	bpl.n	8012a8c <_dtoa_r+0x354>
 8012a5e:	4b97      	ldr	r3, [pc, #604]	@ (8012cbc <_dtoa_r+0x584>)
 8012a60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012a64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012a68:	f7ed fef8 	bl	800085c <__aeabi_ddiv>
 8012a6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012a70:	f004 040f 	and.w	r4, r4, #15
 8012a74:	2603      	movs	r6, #3
 8012a76:	4d91      	ldr	r5, [pc, #580]	@ (8012cbc <_dtoa_r+0x584>)
 8012a78:	b954      	cbnz	r4, 8012a90 <_dtoa_r+0x358>
 8012a7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012a7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a82:	f7ed feeb 	bl	800085c <__aeabi_ddiv>
 8012a86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012a8a:	e028      	b.n	8012ade <_dtoa_r+0x3a6>
 8012a8c:	2602      	movs	r6, #2
 8012a8e:	e7f2      	b.n	8012a76 <_dtoa_r+0x33e>
 8012a90:	07e1      	lsls	r1, r4, #31
 8012a92:	d508      	bpl.n	8012aa6 <_dtoa_r+0x36e>
 8012a94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012a98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012a9c:	f7ed fdb4 	bl	8000608 <__aeabi_dmul>
 8012aa0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012aa4:	3601      	adds	r6, #1
 8012aa6:	1064      	asrs	r4, r4, #1
 8012aa8:	3508      	adds	r5, #8
 8012aaa:	e7e5      	b.n	8012a78 <_dtoa_r+0x340>
 8012aac:	f000 80af 	beq.w	8012c0e <_dtoa_r+0x4d6>
 8012ab0:	427c      	negs	r4, r7
 8012ab2:	4b81      	ldr	r3, [pc, #516]	@ (8012cb8 <_dtoa_r+0x580>)
 8012ab4:	4d81      	ldr	r5, [pc, #516]	@ (8012cbc <_dtoa_r+0x584>)
 8012ab6:	f004 020f 	and.w	r2, r4, #15
 8012aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ac2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012ac6:	f7ed fd9f 	bl	8000608 <__aeabi_dmul>
 8012aca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ace:	1124      	asrs	r4, r4, #4
 8012ad0:	2300      	movs	r3, #0
 8012ad2:	2602      	movs	r6, #2
 8012ad4:	2c00      	cmp	r4, #0
 8012ad6:	f040 808f 	bne.w	8012bf8 <_dtoa_r+0x4c0>
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d1d3      	bne.n	8012a86 <_dtoa_r+0x34e>
 8012ade:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012ae0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	f000 8094 	beq.w	8012c12 <_dtoa_r+0x4da>
 8012aea:	4b75      	ldr	r3, [pc, #468]	@ (8012cc0 <_dtoa_r+0x588>)
 8012aec:	2200      	movs	r2, #0
 8012aee:	4620      	mov	r0, r4
 8012af0:	4629      	mov	r1, r5
 8012af2:	f7ed fffb 	bl	8000aec <__aeabi_dcmplt>
 8012af6:	2800      	cmp	r0, #0
 8012af8:	f000 808b 	beq.w	8012c12 <_dtoa_r+0x4da>
 8012afc:	9b03      	ldr	r3, [sp, #12]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	f000 8087 	beq.w	8012c12 <_dtoa_r+0x4da>
 8012b04:	f1bb 0f00 	cmp.w	fp, #0
 8012b08:	dd34      	ble.n	8012b74 <_dtoa_r+0x43c>
 8012b0a:	4620      	mov	r0, r4
 8012b0c:	4b6d      	ldr	r3, [pc, #436]	@ (8012cc4 <_dtoa_r+0x58c>)
 8012b0e:	2200      	movs	r2, #0
 8012b10:	4629      	mov	r1, r5
 8012b12:	f7ed fd79 	bl	8000608 <__aeabi_dmul>
 8012b16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8012b1e:	3601      	adds	r6, #1
 8012b20:	465c      	mov	r4, fp
 8012b22:	4630      	mov	r0, r6
 8012b24:	f7ed fd06 	bl	8000534 <__aeabi_i2d>
 8012b28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012b2c:	f7ed fd6c 	bl	8000608 <__aeabi_dmul>
 8012b30:	4b65      	ldr	r3, [pc, #404]	@ (8012cc8 <_dtoa_r+0x590>)
 8012b32:	2200      	movs	r2, #0
 8012b34:	f7ed fbb2 	bl	800029c <__adddf3>
 8012b38:	4605      	mov	r5, r0
 8012b3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012b3e:	2c00      	cmp	r4, #0
 8012b40:	d16a      	bne.n	8012c18 <_dtoa_r+0x4e0>
 8012b42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b46:	4b61      	ldr	r3, [pc, #388]	@ (8012ccc <_dtoa_r+0x594>)
 8012b48:	2200      	movs	r2, #0
 8012b4a:	f7ed fba5 	bl	8000298 <__aeabi_dsub>
 8012b4e:	4602      	mov	r2, r0
 8012b50:	460b      	mov	r3, r1
 8012b52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012b56:	462a      	mov	r2, r5
 8012b58:	4633      	mov	r3, r6
 8012b5a:	f7ed ffe5 	bl	8000b28 <__aeabi_dcmpgt>
 8012b5e:	2800      	cmp	r0, #0
 8012b60:	f040 8298 	bne.w	8013094 <_dtoa_r+0x95c>
 8012b64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b68:	462a      	mov	r2, r5
 8012b6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012b6e:	f7ed ffbd 	bl	8000aec <__aeabi_dcmplt>
 8012b72:	bb38      	cbnz	r0, 8012bc4 <_dtoa_r+0x48c>
 8012b74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012b78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012b7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	f2c0 8157 	blt.w	8012e32 <_dtoa_r+0x6fa>
 8012b84:	2f0e      	cmp	r7, #14
 8012b86:	f300 8154 	bgt.w	8012e32 <_dtoa_r+0x6fa>
 8012b8a:	4b4b      	ldr	r3, [pc, #300]	@ (8012cb8 <_dtoa_r+0x580>)
 8012b8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012b90:	ed93 7b00 	vldr	d7, [r3]
 8012b94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	ed8d 7b00 	vstr	d7, [sp]
 8012b9c:	f280 80e5 	bge.w	8012d6a <_dtoa_r+0x632>
 8012ba0:	9b03      	ldr	r3, [sp, #12]
 8012ba2:	2b00      	cmp	r3, #0
 8012ba4:	f300 80e1 	bgt.w	8012d6a <_dtoa_r+0x632>
 8012ba8:	d10c      	bne.n	8012bc4 <_dtoa_r+0x48c>
 8012baa:	4b48      	ldr	r3, [pc, #288]	@ (8012ccc <_dtoa_r+0x594>)
 8012bac:	2200      	movs	r2, #0
 8012bae:	ec51 0b17 	vmov	r0, r1, d7
 8012bb2:	f7ed fd29 	bl	8000608 <__aeabi_dmul>
 8012bb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012bba:	f7ed ffab 	bl	8000b14 <__aeabi_dcmpge>
 8012bbe:	2800      	cmp	r0, #0
 8012bc0:	f000 8266 	beq.w	8013090 <_dtoa_r+0x958>
 8012bc4:	2400      	movs	r4, #0
 8012bc6:	4625      	mov	r5, r4
 8012bc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012bca:	4656      	mov	r6, sl
 8012bcc:	ea6f 0803 	mvn.w	r8, r3
 8012bd0:	2700      	movs	r7, #0
 8012bd2:	4621      	mov	r1, r4
 8012bd4:	4648      	mov	r0, r9
 8012bd6:	f000 fcbf 	bl	8013558 <_Bfree>
 8012bda:	2d00      	cmp	r5, #0
 8012bdc:	f000 80bd 	beq.w	8012d5a <_dtoa_r+0x622>
 8012be0:	b12f      	cbz	r7, 8012bee <_dtoa_r+0x4b6>
 8012be2:	42af      	cmp	r7, r5
 8012be4:	d003      	beq.n	8012bee <_dtoa_r+0x4b6>
 8012be6:	4639      	mov	r1, r7
 8012be8:	4648      	mov	r0, r9
 8012bea:	f000 fcb5 	bl	8013558 <_Bfree>
 8012bee:	4629      	mov	r1, r5
 8012bf0:	4648      	mov	r0, r9
 8012bf2:	f000 fcb1 	bl	8013558 <_Bfree>
 8012bf6:	e0b0      	b.n	8012d5a <_dtoa_r+0x622>
 8012bf8:	07e2      	lsls	r2, r4, #31
 8012bfa:	d505      	bpl.n	8012c08 <_dtoa_r+0x4d0>
 8012bfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012c00:	f7ed fd02 	bl	8000608 <__aeabi_dmul>
 8012c04:	3601      	adds	r6, #1
 8012c06:	2301      	movs	r3, #1
 8012c08:	1064      	asrs	r4, r4, #1
 8012c0a:	3508      	adds	r5, #8
 8012c0c:	e762      	b.n	8012ad4 <_dtoa_r+0x39c>
 8012c0e:	2602      	movs	r6, #2
 8012c10:	e765      	b.n	8012ade <_dtoa_r+0x3a6>
 8012c12:	9c03      	ldr	r4, [sp, #12]
 8012c14:	46b8      	mov	r8, r7
 8012c16:	e784      	b.n	8012b22 <_dtoa_r+0x3ea>
 8012c18:	4b27      	ldr	r3, [pc, #156]	@ (8012cb8 <_dtoa_r+0x580>)
 8012c1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012c1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012c20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012c24:	4454      	add	r4, sl
 8012c26:	2900      	cmp	r1, #0
 8012c28:	d054      	beq.n	8012cd4 <_dtoa_r+0x59c>
 8012c2a:	4929      	ldr	r1, [pc, #164]	@ (8012cd0 <_dtoa_r+0x598>)
 8012c2c:	2000      	movs	r0, #0
 8012c2e:	f7ed fe15 	bl	800085c <__aeabi_ddiv>
 8012c32:	4633      	mov	r3, r6
 8012c34:	462a      	mov	r2, r5
 8012c36:	f7ed fb2f 	bl	8000298 <__aeabi_dsub>
 8012c3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012c3e:	4656      	mov	r6, sl
 8012c40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c44:	f7ed ff90 	bl	8000b68 <__aeabi_d2iz>
 8012c48:	4605      	mov	r5, r0
 8012c4a:	f7ed fc73 	bl	8000534 <__aeabi_i2d>
 8012c4e:	4602      	mov	r2, r0
 8012c50:	460b      	mov	r3, r1
 8012c52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012c56:	f7ed fb1f 	bl	8000298 <__aeabi_dsub>
 8012c5a:	3530      	adds	r5, #48	@ 0x30
 8012c5c:	4602      	mov	r2, r0
 8012c5e:	460b      	mov	r3, r1
 8012c60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012c64:	f806 5b01 	strb.w	r5, [r6], #1
 8012c68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012c6c:	f7ed ff3e 	bl	8000aec <__aeabi_dcmplt>
 8012c70:	2800      	cmp	r0, #0
 8012c72:	d172      	bne.n	8012d5a <_dtoa_r+0x622>
 8012c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012c78:	4911      	ldr	r1, [pc, #68]	@ (8012cc0 <_dtoa_r+0x588>)
 8012c7a:	2000      	movs	r0, #0
 8012c7c:	f7ed fb0c 	bl	8000298 <__aeabi_dsub>
 8012c80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012c84:	f7ed ff32 	bl	8000aec <__aeabi_dcmplt>
 8012c88:	2800      	cmp	r0, #0
 8012c8a:	f040 80b4 	bne.w	8012df6 <_dtoa_r+0x6be>
 8012c8e:	42a6      	cmp	r6, r4
 8012c90:	f43f af70 	beq.w	8012b74 <_dtoa_r+0x43c>
 8012c94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012c98:	4b0a      	ldr	r3, [pc, #40]	@ (8012cc4 <_dtoa_r+0x58c>)
 8012c9a:	2200      	movs	r2, #0
 8012c9c:	f7ed fcb4 	bl	8000608 <__aeabi_dmul>
 8012ca0:	4b08      	ldr	r3, [pc, #32]	@ (8012cc4 <_dtoa_r+0x58c>)
 8012ca2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012cac:	f7ed fcac 	bl	8000608 <__aeabi_dmul>
 8012cb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012cb4:	e7c4      	b.n	8012c40 <_dtoa_r+0x508>
 8012cb6:	bf00      	nop
 8012cb8:	08014920 	.word	0x08014920
 8012cbc:	080148f8 	.word	0x080148f8
 8012cc0:	3ff00000 	.word	0x3ff00000
 8012cc4:	40240000 	.word	0x40240000
 8012cc8:	401c0000 	.word	0x401c0000
 8012ccc:	40140000 	.word	0x40140000
 8012cd0:	3fe00000 	.word	0x3fe00000
 8012cd4:	4631      	mov	r1, r6
 8012cd6:	4628      	mov	r0, r5
 8012cd8:	f7ed fc96 	bl	8000608 <__aeabi_dmul>
 8012cdc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012ce0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012ce2:	4656      	mov	r6, sl
 8012ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ce8:	f7ed ff3e 	bl	8000b68 <__aeabi_d2iz>
 8012cec:	4605      	mov	r5, r0
 8012cee:	f7ed fc21 	bl	8000534 <__aeabi_i2d>
 8012cf2:	4602      	mov	r2, r0
 8012cf4:	460b      	mov	r3, r1
 8012cf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012cfa:	f7ed facd 	bl	8000298 <__aeabi_dsub>
 8012cfe:	3530      	adds	r5, #48	@ 0x30
 8012d00:	f806 5b01 	strb.w	r5, [r6], #1
 8012d04:	4602      	mov	r2, r0
 8012d06:	460b      	mov	r3, r1
 8012d08:	42a6      	cmp	r6, r4
 8012d0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012d0e:	f04f 0200 	mov.w	r2, #0
 8012d12:	d124      	bne.n	8012d5e <_dtoa_r+0x626>
 8012d14:	4baf      	ldr	r3, [pc, #700]	@ (8012fd4 <_dtoa_r+0x89c>)
 8012d16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012d1a:	f7ed fabf 	bl	800029c <__adddf3>
 8012d1e:	4602      	mov	r2, r0
 8012d20:	460b      	mov	r3, r1
 8012d22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d26:	f7ed feff 	bl	8000b28 <__aeabi_dcmpgt>
 8012d2a:	2800      	cmp	r0, #0
 8012d2c:	d163      	bne.n	8012df6 <_dtoa_r+0x6be>
 8012d2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012d32:	49a8      	ldr	r1, [pc, #672]	@ (8012fd4 <_dtoa_r+0x89c>)
 8012d34:	2000      	movs	r0, #0
 8012d36:	f7ed faaf 	bl	8000298 <__aeabi_dsub>
 8012d3a:	4602      	mov	r2, r0
 8012d3c:	460b      	mov	r3, r1
 8012d3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d42:	f7ed fed3 	bl	8000aec <__aeabi_dcmplt>
 8012d46:	2800      	cmp	r0, #0
 8012d48:	f43f af14 	beq.w	8012b74 <_dtoa_r+0x43c>
 8012d4c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012d4e:	1e73      	subs	r3, r6, #1
 8012d50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012d52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012d56:	2b30      	cmp	r3, #48	@ 0x30
 8012d58:	d0f8      	beq.n	8012d4c <_dtoa_r+0x614>
 8012d5a:	4647      	mov	r7, r8
 8012d5c:	e03b      	b.n	8012dd6 <_dtoa_r+0x69e>
 8012d5e:	4b9e      	ldr	r3, [pc, #632]	@ (8012fd8 <_dtoa_r+0x8a0>)
 8012d60:	f7ed fc52 	bl	8000608 <__aeabi_dmul>
 8012d64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d68:	e7bc      	b.n	8012ce4 <_dtoa_r+0x5ac>
 8012d6a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012d6e:	4656      	mov	r6, sl
 8012d70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d74:	4620      	mov	r0, r4
 8012d76:	4629      	mov	r1, r5
 8012d78:	f7ed fd70 	bl	800085c <__aeabi_ddiv>
 8012d7c:	f7ed fef4 	bl	8000b68 <__aeabi_d2iz>
 8012d80:	4680      	mov	r8, r0
 8012d82:	f7ed fbd7 	bl	8000534 <__aeabi_i2d>
 8012d86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d8a:	f7ed fc3d 	bl	8000608 <__aeabi_dmul>
 8012d8e:	4602      	mov	r2, r0
 8012d90:	460b      	mov	r3, r1
 8012d92:	4620      	mov	r0, r4
 8012d94:	4629      	mov	r1, r5
 8012d96:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012d9a:	f7ed fa7d 	bl	8000298 <__aeabi_dsub>
 8012d9e:	f806 4b01 	strb.w	r4, [r6], #1
 8012da2:	9d03      	ldr	r5, [sp, #12]
 8012da4:	eba6 040a 	sub.w	r4, r6, sl
 8012da8:	42a5      	cmp	r5, r4
 8012daa:	4602      	mov	r2, r0
 8012dac:	460b      	mov	r3, r1
 8012dae:	d133      	bne.n	8012e18 <_dtoa_r+0x6e0>
 8012db0:	f7ed fa74 	bl	800029c <__adddf3>
 8012db4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012db8:	4604      	mov	r4, r0
 8012dba:	460d      	mov	r5, r1
 8012dbc:	f7ed feb4 	bl	8000b28 <__aeabi_dcmpgt>
 8012dc0:	b9c0      	cbnz	r0, 8012df4 <_dtoa_r+0x6bc>
 8012dc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012dc6:	4620      	mov	r0, r4
 8012dc8:	4629      	mov	r1, r5
 8012dca:	f7ed fe85 	bl	8000ad8 <__aeabi_dcmpeq>
 8012dce:	b110      	cbz	r0, 8012dd6 <_dtoa_r+0x69e>
 8012dd0:	f018 0f01 	tst.w	r8, #1
 8012dd4:	d10e      	bne.n	8012df4 <_dtoa_r+0x6bc>
 8012dd6:	9902      	ldr	r1, [sp, #8]
 8012dd8:	4648      	mov	r0, r9
 8012dda:	f000 fbbd 	bl	8013558 <_Bfree>
 8012dde:	2300      	movs	r3, #0
 8012de0:	7033      	strb	r3, [r6, #0]
 8012de2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012de4:	3701      	adds	r7, #1
 8012de6:	601f      	str	r7, [r3, #0]
 8012de8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012dea:	2b00      	cmp	r3, #0
 8012dec:	f000 824b 	beq.w	8013286 <_dtoa_r+0xb4e>
 8012df0:	601e      	str	r6, [r3, #0]
 8012df2:	e248      	b.n	8013286 <_dtoa_r+0xb4e>
 8012df4:	46b8      	mov	r8, r7
 8012df6:	4633      	mov	r3, r6
 8012df8:	461e      	mov	r6, r3
 8012dfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012dfe:	2a39      	cmp	r2, #57	@ 0x39
 8012e00:	d106      	bne.n	8012e10 <_dtoa_r+0x6d8>
 8012e02:	459a      	cmp	sl, r3
 8012e04:	d1f8      	bne.n	8012df8 <_dtoa_r+0x6c0>
 8012e06:	2230      	movs	r2, #48	@ 0x30
 8012e08:	f108 0801 	add.w	r8, r8, #1
 8012e0c:	f88a 2000 	strb.w	r2, [sl]
 8012e10:	781a      	ldrb	r2, [r3, #0]
 8012e12:	3201      	adds	r2, #1
 8012e14:	701a      	strb	r2, [r3, #0]
 8012e16:	e7a0      	b.n	8012d5a <_dtoa_r+0x622>
 8012e18:	4b6f      	ldr	r3, [pc, #444]	@ (8012fd8 <_dtoa_r+0x8a0>)
 8012e1a:	2200      	movs	r2, #0
 8012e1c:	f7ed fbf4 	bl	8000608 <__aeabi_dmul>
 8012e20:	2200      	movs	r2, #0
 8012e22:	2300      	movs	r3, #0
 8012e24:	4604      	mov	r4, r0
 8012e26:	460d      	mov	r5, r1
 8012e28:	f7ed fe56 	bl	8000ad8 <__aeabi_dcmpeq>
 8012e2c:	2800      	cmp	r0, #0
 8012e2e:	d09f      	beq.n	8012d70 <_dtoa_r+0x638>
 8012e30:	e7d1      	b.n	8012dd6 <_dtoa_r+0x69e>
 8012e32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012e34:	2a00      	cmp	r2, #0
 8012e36:	f000 80ea 	beq.w	801300e <_dtoa_r+0x8d6>
 8012e3a:	9a07      	ldr	r2, [sp, #28]
 8012e3c:	2a01      	cmp	r2, #1
 8012e3e:	f300 80cd 	bgt.w	8012fdc <_dtoa_r+0x8a4>
 8012e42:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012e44:	2a00      	cmp	r2, #0
 8012e46:	f000 80c1 	beq.w	8012fcc <_dtoa_r+0x894>
 8012e4a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012e4e:	9c08      	ldr	r4, [sp, #32]
 8012e50:	9e00      	ldr	r6, [sp, #0]
 8012e52:	9a00      	ldr	r2, [sp, #0]
 8012e54:	441a      	add	r2, r3
 8012e56:	9200      	str	r2, [sp, #0]
 8012e58:	9a06      	ldr	r2, [sp, #24]
 8012e5a:	2101      	movs	r1, #1
 8012e5c:	441a      	add	r2, r3
 8012e5e:	4648      	mov	r0, r9
 8012e60:	9206      	str	r2, [sp, #24]
 8012e62:	f000 fc2d 	bl	80136c0 <__i2b>
 8012e66:	4605      	mov	r5, r0
 8012e68:	b166      	cbz	r6, 8012e84 <_dtoa_r+0x74c>
 8012e6a:	9b06      	ldr	r3, [sp, #24]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	dd09      	ble.n	8012e84 <_dtoa_r+0x74c>
 8012e70:	42b3      	cmp	r3, r6
 8012e72:	9a00      	ldr	r2, [sp, #0]
 8012e74:	bfa8      	it	ge
 8012e76:	4633      	movge	r3, r6
 8012e78:	1ad2      	subs	r2, r2, r3
 8012e7a:	9200      	str	r2, [sp, #0]
 8012e7c:	9a06      	ldr	r2, [sp, #24]
 8012e7e:	1af6      	subs	r6, r6, r3
 8012e80:	1ad3      	subs	r3, r2, r3
 8012e82:	9306      	str	r3, [sp, #24]
 8012e84:	9b08      	ldr	r3, [sp, #32]
 8012e86:	b30b      	cbz	r3, 8012ecc <_dtoa_r+0x794>
 8012e88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e8a:	2b00      	cmp	r3, #0
 8012e8c:	f000 80c6 	beq.w	801301c <_dtoa_r+0x8e4>
 8012e90:	2c00      	cmp	r4, #0
 8012e92:	f000 80c0 	beq.w	8013016 <_dtoa_r+0x8de>
 8012e96:	4629      	mov	r1, r5
 8012e98:	4622      	mov	r2, r4
 8012e9a:	4648      	mov	r0, r9
 8012e9c:	f000 fcc8 	bl	8013830 <__pow5mult>
 8012ea0:	9a02      	ldr	r2, [sp, #8]
 8012ea2:	4601      	mov	r1, r0
 8012ea4:	4605      	mov	r5, r0
 8012ea6:	4648      	mov	r0, r9
 8012ea8:	f000 fc20 	bl	80136ec <__multiply>
 8012eac:	9902      	ldr	r1, [sp, #8]
 8012eae:	4680      	mov	r8, r0
 8012eb0:	4648      	mov	r0, r9
 8012eb2:	f000 fb51 	bl	8013558 <_Bfree>
 8012eb6:	9b08      	ldr	r3, [sp, #32]
 8012eb8:	1b1b      	subs	r3, r3, r4
 8012eba:	9308      	str	r3, [sp, #32]
 8012ebc:	f000 80b1 	beq.w	8013022 <_dtoa_r+0x8ea>
 8012ec0:	9a08      	ldr	r2, [sp, #32]
 8012ec2:	4641      	mov	r1, r8
 8012ec4:	4648      	mov	r0, r9
 8012ec6:	f000 fcb3 	bl	8013830 <__pow5mult>
 8012eca:	9002      	str	r0, [sp, #8]
 8012ecc:	2101      	movs	r1, #1
 8012ece:	4648      	mov	r0, r9
 8012ed0:	f000 fbf6 	bl	80136c0 <__i2b>
 8012ed4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012ed6:	4604      	mov	r4, r0
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	f000 81d8 	beq.w	801328e <_dtoa_r+0xb56>
 8012ede:	461a      	mov	r2, r3
 8012ee0:	4601      	mov	r1, r0
 8012ee2:	4648      	mov	r0, r9
 8012ee4:	f000 fca4 	bl	8013830 <__pow5mult>
 8012ee8:	9b07      	ldr	r3, [sp, #28]
 8012eea:	2b01      	cmp	r3, #1
 8012eec:	4604      	mov	r4, r0
 8012eee:	f300 809f 	bgt.w	8013030 <_dtoa_r+0x8f8>
 8012ef2:	9b04      	ldr	r3, [sp, #16]
 8012ef4:	2b00      	cmp	r3, #0
 8012ef6:	f040 8097 	bne.w	8013028 <_dtoa_r+0x8f0>
 8012efa:	9b05      	ldr	r3, [sp, #20]
 8012efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	f040 8093 	bne.w	801302c <_dtoa_r+0x8f4>
 8012f06:	9b05      	ldr	r3, [sp, #20]
 8012f08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012f0c:	0d1b      	lsrs	r3, r3, #20
 8012f0e:	051b      	lsls	r3, r3, #20
 8012f10:	b133      	cbz	r3, 8012f20 <_dtoa_r+0x7e8>
 8012f12:	9b00      	ldr	r3, [sp, #0]
 8012f14:	3301      	adds	r3, #1
 8012f16:	9300      	str	r3, [sp, #0]
 8012f18:	9b06      	ldr	r3, [sp, #24]
 8012f1a:	3301      	adds	r3, #1
 8012f1c:	9306      	str	r3, [sp, #24]
 8012f1e:	2301      	movs	r3, #1
 8012f20:	9308      	str	r3, [sp, #32]
 8012f22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	f000 81b8 	beq.w	801329a <_dtoa_r+0xb62>
 8012f2a:	6923      	ldr	r3, [r4, #16]
 8012f2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012f30:	6918      	ldr	r0, [r3, #16]
 8012f32:	f000 fb79 	bl	8013628 <__hi0bits>
 8012f36:	f1c0 0020 	rsb	r0, r0, #32
 8012f3a:	9b06      	ldr	r3, [sp, #24]
 8012f3c:	4418      	add	r0, r3
 8012f3e:	f010 001f 	ands.w	r0, r0, #31
 8012f42:	f000 8082 	beq.w	801304a <_dtoa_r+0x912>
 8012f46:	f1c0 0320 	rsb	r3, r0, #32
 8012f4a:	2b04      	cmp	r3, #4
 8012f4c:	dd73      	ble.n	8013036 <_dtoa_r+0x8fe>
 8012f4e:	9b00      	ldr	r3, [sp, #0]
 8012f50:	f1c0 001c 	rsb	r0, r0, #28
 8012f54:	4403      	add	r3, r0
 8012f56:	9300      	str	r3, [sp, #0]
 8012f58:	9b06      	ldr	r3, [sp, #24]
 8012f5a:	4403      	add	r3, r0
 8012f5c:	4406      	add	r6, r0
 8012f5e:	9306      	str	r3, [sp, #24]
 8012f60:	9b00      	ldr	r3, [sp, #0]
 8012f62:	2b00      	cmp	r3, #0
 8012f64:	dd05      	ble.n	8012f72 <_dtoa_r+0x83a>
 8012f66:	9902      	ldr	r1, [sp, #8]
 8012f68:	461a      	mov	r2, r3
 8012f6a:	4648      	mov	r0, r9
 8012f6c:	f000 fcba 	bl	80138e4 <__lshift>
 8012f70:	9002      	str	r0, [sp, #8]
 8012f72:	9b06      	ldr	r3, [sp, #24]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	dd05      	ble.n	8012f84 <_dtoa_r+0x84c>
 8012f78:	4621      	mov	r1, r4
 8012f7a:	461a      	mov	r2, r3
 8012f7c:	4648      	mov	r0, r9
 8012f7e:	f000 fcb1 	bl	80138e4 <__lshift>
 8012f82:	4604      	mov	r4, r0
 8012f84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d061      	beq.n	801304e <_dtoa_r+0x916>
 8012f8a:	9802      	ldr	r0, [sp, #8]
 8012f8c:	4621      	mov	r1, r4
 8012f8e:	f000 fd15 	bl	80139bc <__mcmp>
 8012f92:	2800      	cmp	r0, #0
 8012f94:	da5b      	bge.n	801304e <_dtoa_r+0x916>
 8012f96:	2300      	movs	r3, #0
 8012f98:	9902      	ldr	r1, [sp, #8]
 8012f9a:	220a      	movs	r2, #10
 8012f9c:	4648      	mov	r0, r9
 8012f9e:	f000 fafd 	bl	801359c <__multadd>
 8012fa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012fa4:	9002      	str	r0, [sp, #8]
 8012fa6:	f107 38ff 	add.w	r8, r7, #4294967295
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	f000 8177 	beq.w	801329e <_dtoa_r+0xb66>
 8012fb0:	4629      	mov	r1, r5
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	220a      	movs	r2, #10
 8012fb6:	4648      	mov	r0, r9
 8012fb8:	f000 faf0 	bl	801359c <__multadd>
 8012fbc:	f1bb 0f00 	cmp.w	fp, #0
 8012fc0:	4605      	mov	r5, r0
 8012fc2:	dc6f      	bgt.n	80130a4 <_dtoa_r+0x96c>
 8012fc4:	9b07      	ldr	r3, [sp, #28]
 8012fc6:	2b02      	cmp	r3, #2
 8012fc8:	dc49      	bgt.n	801305e <_dtoa_r+0x926>
 8012fca:	e06b      	b.n	80130a4 <_dtoa_r+0x96c>
 8012fcc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012fce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012fd2:	e73c      	b.n	8012e4e <_dtoa_r+0x716>
 8012fd4:	3fe00000 	.word	0x3fe00000
 8012fd8:	40240000 	.word	0x40240000
 8012fdc:	9b03      	ldr	r3, [sp, #12]
 8012fde:	1e5c      	subs	r4, r3, #1
 8012fe0:	9b08      	ldr	r3, [sp, #32]
 8012fe2:	42a3      	cmp	r3, r4
 8012fe4:	db09      	blt.n	8012ffa <_dtoa_r+0x8c2>
 8012fe6:	1b1c      	subs	r4, r3, r4
 8012fe8:	9b03      	ldr	r3, [sp, #12]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	f6bf af30 	bge.w	8012e50 <_dtoa_r+0x718>
 8012ff0:	9b00      	ldr	r3, [sp, #0]
 8012ff2:	9a03      	ldr	r2, [sp, #12]
 8012ff4:	1a9e      	subs	r6, r3, r2
 8012ff6:	2300      	movs	r3, #0
 8012ff8:	e72b      	b.n	8012e52 <_dtoa_r+0x71a>
 8012ffa:	9b08      	ldr	r3, [sp, #32]
 8012ffc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012ffe:	9408      	str	r4, [sp, #32]
 8013000:	1ae3      	subs	r3, r4, r3
 8013002:	441a      	add	r2, r3
 8013004:	9e00      	ldr	r6, [sp, #0]
 8013006:	9b03      	ldr	r3, [sp, #12]
 8013008:	920d      	str	r2, [sp, #52]	@ 0x34
 801300a:	2400      	movs	r4, #0
 801300c:	e721      	b.n	8012e52 <_dtoa_r+0x71a>
 801300e:	9c08      	ldr	r4, [sp, #32]
 8013010:	9e00      	ldr	r6, [sp, #0]
 8013012:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8013014:	e728      	b.n	8012e68 <_dtoa_r+0x730>
 8013016:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801301a:	e751      	b.n	8012ec0 <_dtoa_r+0x788>
 801301c:	9a08      	ldr	r2, [sp, #32]
 801301e:	9902      	ldr	r1, [sp, #8]
 8013020:	e750      	b.n	8012ec4 <_dtoa_r+0x78c>
 8013022:	f8cd 8008 	str.w	r8, [sp, #8]
 8013026:	e751      	b.n	8012ecc <_dtoa_r+0x794>
 8013028:	2300      	movs	r3, #0
 801302a:	e779      	b.n	8012f20 <_dtoa_r+0x7e8>
 801302c:	9b04      	ldr	r3, [sp, #16]
 801302e:	e777      	b.n	8012f20 <_dtoa_r+0x7e8>
 8013030:	2300      	movs	r3, #0
 8013032:	9308      	str	r3, [sp, #32]
 8013034:	e779      	b.n	8012f2a <_dtoa_r+0x7f2>
 8013036:	d093      	beq.n	8012f60 <_dtoa_r+0x828>
 8013038:	9a00      	ldr	r2, [sp, #0]
 801303a:	331c      	adds	r3, #28
 801303c:	441a      	add	r2, r3
 801303e:	9200      	str	r2, [sp, #0]
 8013040:	9a06      	ldr	r2, [sp, #24]
 8013042:	441a      	add	r2, r3
 8013044:	441e      	add	r6, r3
 8013046:	9206      	str	r2, [sp, #24]
 8013048:	e78a      	b.n	8012f60 <_dtoa_r+0x828>
 801304a:	4603      	mov	r3, r0
 801304c:	e7f4      	b.n	8013038 <_dtoa_r+0x900>
 801304e:	9b03      	ldr	r3, [sp, #12]
 8013050:	2b00      	cmp	r3, #0
 8013052:	46b8      	mov	r8, r7
 8013054:	dc20      	bgt.n	8013098 <_dtoa_r+0x960>
 8013056:	469b      	mov	fp, r3
 8013058:	9b07      	ldr	r3, [sp, #28]
 801305a:	2b02      	cmp	r3, #2
 801305c:	dd1e      	ble.n	801309c <_dtoa_r+0x964>
 801305e:	f1bb 0f00 	cmp.w	fp, #0
 8013062:	f47f adb1 	bne.w	8012bc8 <_dtoa_r+0x490>
 8013066:	4621      	mov	r1, r4
 8013068:	465b      	mov	r3, fp
 801306a:	2205      	movs	r2, #5
 801306c:	4648      	mov	r0, r9
 801306e:	f000 fa95 	bl	801359c <__multadd>
 8013072:	4601      	mov	r1, r0
 8013074:	4604      	mov	r4, r0
 8013076:	9802      	ldr	r0, [sp, #8]
 8013078:	f000 fca0 	bl	80139bc <__mcmp>
 801307c:	2800      	cmp	r0, #0
 801307e:	f77f ada3 	ble.w	8012bc8 <_dtoa_r+0x490>
 8013082:	4656      	mov	r6, sl
 8013084:	2331      	movs	r3, #49	@ 0x31
 8013086:	f806 3b01 	strb.w	r3, [r6], #1
 801308a:	f108 0801 	add.w	r8, r8, #1
 801308e:	e59f      	b.n	8012bd0 <_dtoa_r+0x498>
 8013090:	9c03      	ldr	r4, [sp, #12]
 8013092:	46b8      	mov	r8, r7
 8013094:	4625      	mov	r5, r4
 8013096:	e7f4      	b.n	8013082 <_dtoa_r+0x94a>
 8013098:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801309c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801309e:	2b00      	cmp	r3, #0
 80130a0:	f000 8101 	beq.w	80132a6 <_dtoa_r+0xb6e>
 80130a4:	2e00      	cmp	r6, #0
 80130a6:	dd05      	ble.n	80130b4 <_dtoa_r+0x97c>
 80130a8:	4629      	mov	r1, r5
 80130aa:	4632      	mov	r2, r6
 80130ac:	4648      	mov	r0, r9
 80130ae:	f000 fc19 	bl	80138e4 <__lshift>
 80130b2:	4605      	mov	r5, r0
 80130b4:	9b08      	ldr	r3, [sp, #32]
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d05c      	beq.n	8013174 <_dtoa_r+0xa3c>
 80130ba:	6869      	ldr	r1, [r5, #4]
 80130bc:	4648      	mov	r0, r9
 80130be:	f000 fa0b 	bl	80134d8 <_Balloc>
 80130c2:	4606      	mov	r6, r0
 80130c4:	b928      	cbnz	r0, 80130d2 <_dtoa_r+0x99a>
 80130c6:	4b82      	ldr	r3, [pc, #520]	@ (80132d0 <_dtoa_r+0xb98>)
 80130c8:	4602      	mov	r2, r0
 80130ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80130ce:	f7ff bb4a 	b.w	8012766 <_dtoa_r+0x2e>
 80130d2:	692a      	ldr	r2, [r5, #16]
 80130d4:	3202      	adds	r2, #2
 80130d6:	0092      	lsls	r2, r2, #2
 80130d8:	f105 010c 	add.w	r1, r5, #12
 80130dc:	300c      	adds	r0, #12
 80130de:	f7ff fa92 	bl	8012606 <memcpy>
 80130e2:	2201      	movs	r2, #1
 80130e4:	4631      	mov	r1, r6
 80130e6:	4648      	mov	r0, r9
 80130e8:	f000 fbfc 	bl	80138e4 <__lshift>
 80130ec:	f10a 0301 	add.w	r3, sl, #1
 80130f0:	9300      	str	r3, [sp, #0]
 80130f2:	eb0a 030b 	add.w	r3, sl, fp
 80130f6:	9308      	str	r3, [sp, #32]
 80130f8:	9b04      	ldr	r3, [sp, #16]
 80130fa:	f003 0301 	and.w	r3, r3, #1
 80130fe:	462f      	mov	r7, r5
 8013100:	9306      	str	r3, [sp, #24]
 8013102:	4605      	mov	r5, r0
 8013104:	9b00      	ldr	r3, [sp, #0]
 8013106:	9802      	ldr	r0, [sp, #8]
 8013108:	4621      	mov	r1, r4
 801310a:	f103 3bff 	add.w	fp, r3, #4294967295
 801310e:	f7ff fa88 	bl	8012622 <quorem>
 8013112:	4603      	mov	r3, r0
 8013114:	3330      	adds	r3, #48	@ 0x30
 8013116:	9003      	str	r0, [sp, #12]
 8013118:	4639      	mov	r1, r7
 801311a:	9802      	ldr	r0, [sp, #8]
 801311c:	9309      	str	r3, [sp, #36]	@ 0x24
 801311e:	f000 fc4d 	bl	80139bc <__mcmp>
 8013122:	462a      	mov	r2, r5
 8013124:	9004      	str	r0, [sp, #16]
 8013126:	4621      	mov	r1, r4
 8013128:	4648      	mov	r0, r9
 801312a:	f000 fc63 	bl	80139f4 <__mdiff>
 801312e:	68c2      	ldr	r2, [r0, #12]
 8013130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013132:	4606      	mov	r6, r0
 8013134:	bb02      	cbnz	r2, 8013178 <_dtoa_r+0xa40>
 8013136:	4601      	mov	r1, r0
 8013138:	9802      	ldr	r0, [sp, #8]
 801313a:	f000 fc3f 	bl	80139bc <__mcmp>
 801313e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013140:	4602      	mov	r2, r0
 8013142:	4631      	mov	r1, r6
 8013144:	4648      	mov	r0, r9
 8013146:	920c      	str	r2, [sp, #48]	@ 0x30
 8013148:	9309      	str	r3, [sp, #36]	@ 0x24
 801314a:	f000 fa05 	bl	8013558 <_Bfree>
 801314e:	9b07      	ldr	r3, [sp, #28]
 8013150:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8013152:	9e00      	ldr	r6, [sp, #0]
 8013154:	ea42 0103 	orr.w	r1, r2, r3
 8013158:	9b06      	ldr	r3, [sp, #24]
 801315a:	4319      	orrs	r1, r3
 801315c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801315e:	d10d      	bne.n	801317c <_dtoa_r+0xa44>
 8013160:	2b39      	cmp	r3, #57	@ 0x39
 8013162:	d027      	beq.n	80131b4 <_dtoa_r+0xa7c>
 8013164:	9a04      	ldr	r2, [sp, #16]
 8013166:	2a00      	cmp	r2, #0
 8013168:	dd01      	ble.n	801316e <_dtoa_r+0xa36>
 801316a:	9b03      	ldr	r3, [sp, #12]
 801316c:	3331      	adds	r3, #49	@ 0x31
 801316e:	f88b 3000 	strb.w	r3, [fp]
 8013172:	e52e      	b.n	8012bd2 <_dtoa_r+0x49a>
 8013174:	4628      	mov	r0, r5
 8013176:	e7b9      	b.n	80130ec <_dtoa_r+0x9b4>
 8013178:	2201      	movs	r2, #1
 801317a:	e7e2      	b.n	8013142 <_dtoa_r+0xa0a>
 801317c:	9904      	ldr	r1, [sp, #16]
 801317e:	2900      	cmp	r1, #0
 8013180:	db04      	blt.n	801318c <_dtoa_r+0xa54>
 8013182:	9807      	ldr	r0, [sp, #28]
 8013184:	4301      	orrs	r1, r0
 8013186:	9806      	ldr	r0, [sp, #24]
 8013188:	4301      	orrs	r1, r0
 801318a:	d120      	bne.n	80131ce <_dtoa_r+0xa96>
 801318c:	2a00      	cmp	r2, #0
 801318e:	ddee      	ble.n	801316e <_dtoa_r+0xa36>
 8013190:	9902      	ldr	r1, [sp, #8]
 8013192:	9300      	str	r3, [sp, #0]
 8013194:	2201      	movs	r2, #1
 8013196:	4648      	mov	r0, r9
 8013198:	f000 fba4 	bl	80138e4 <__lshift>
 801319c:	4621      	mov	r1, r4
 801319e:	9002      	str	r0, [sp, #8]
 80131a0:	f000 fc0c 	bl	80139bc <__mcmp>
 80131a4:	2800      	cmp	r0, #0
 80131a6:	9b00      	ldr	r3, [sp, #0]
 80131a8:	dc02      	bgt.n	80131b0 <_dtoa_r+0xa78>
 80131aa:	d1e0      	bne.n	801316e <_dtoa_r+0xa36>
 80131ac:	07da      	lsls	r2, r3, #31
 80131ae:	d5de      	bpl.n	801316e <_dtoa_r+0xa36>
 80131b0:	2b39      	cmp	r3, #57	@ 0x39
 80131b2:	d1da      	bne.n	801316a <_dtoa_r+0xa32>
 80131b4:	2339      	movs	r3, #57	@ 0x39
 80131b6:	f88b 3000 	strb.w	r3, [fp]
 80131ba:	4633      	mov	r3, r6
 80131bc:	461e      	mov	r6, r3
 80131be:	3b01      	subs	r3, #1
 80131c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80131c4:	2a39      	cmp	r2, #57	@ 0x39
 80131c6:	d04e      	beq.n	8013266 <_dtoa_r+0xb2e>
 80131c8:	3201      	adds	r2, #1
 80131ca:	701a      	strb	r2, [r3, #0]
 80131cc:	e501      	b.n	8012bd2 <_dtoa_r+0x49a>
 80131ce:	2a00      	cmp	r2, #0
 80131d0:	dd03      	ble.n	80131da <_dtoa_r+0xaa2>
 80131d2:	2b39      	cmp	r3, #57	@ 0x39
 80131d4:	d0ee      	beq.n	80131b4 <_dtoa_r+0xa7c>
 80131d6:	3301      	adds	r3, #1
 80131d8:	e7c9      	b.n	801316e <_dtoa_r+0xa36>
 80131da:	9a00      	ldr	r2, [sp, #0]
 80131dc:	9908      	ldr	r1, [sp, #32]
 80131de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80131e2:	428a      	cmp	r2, r1
 80131e4:	d028      	beq.n	8013238 <_dtoa_r+0xb00>
 80131e6:	9902      	ldr	r1, [sp, #8]
 80131e8:	2300      	movs	r3, #0
 80131ea:	220a      	movs	r2, #10
 80131ec:	4648      	mov	r0, r9
 80131ee:	f000 f9d5 	bl	801359c <__multadd>
 80131f2:	42af      	cmp	r7, r5
 80131f4:	9002      	str	r0, [sp, #8]
 80131f6:	f04f 0300 	mov.w	r3, #0
 80131fa:	f04f 020a 	mov.w	r2, #10
 80131fe:	4639      	mov	r1, r7
 8013200:	4648      	mov	r0, r9
 8013202:	d107      	bne.n	8013214 <_dtoa_r+0xadc>
 8013204:	f000 f9ca 	bl	801359c <__multadd>
 8013208:	4607      	mov	r7, r0
 801320a:	4605      	mov	r5, r0
 801320c:	9b00      	ldr	r3, [sp, #0]
 801320e:	3301      	adds	r3, #1
 8013210:	9300      	str	r3, [sp, #0]
 8013212:	e777      	b.n	8013104 <_dtoa_r+0x9cc>
 8013214:	f000 f9c2 	bl	801359c <__multadd>
 8013218:	4629      	mov	r1, r5
 801321a:	4607      	mov	r7, r0
 801321c:	2300      	movs	r3, #0
 801321e:	220a      	movs	r2, #10
 8013220:	4648      	mov	r0, r9
 8013222:	f000 f9bb 	bl	801359c <__multadd>
 8013226:	4605      	mov	r5, r0
 8013228:	e7f0      	b.n	801320c <_dtoa_r+0xad4>
 801322a:	f1bb 0f00 	cmp.w	fp, #0
 801322e:	bfcc      	ite	gt
 8013230:	465e      	movgt	r6, fp
 8013232:	2601      	movle	r6, #1
 8013234:	4456      	add	r6, sl
 8013236:	2700      	movs	r7, #0
 8013238:	9902      	ldr	r1, [sp, #8]
 801323a:	9300      	str	r3, [sp, #0]
 801323c:	2201      	movs	r2, #1
 801323e:	4648      	mov	r0, r9
 8013240:	f000 fb50 	bl	80138e4 <__lshift>
 8013244:	4621      	mov	r1, r4
 8013246:	9002      	str	r0, [sp, #8]
 8013248:	f000 fbb8 	bl	80139bc <__mcmp>
 801324c:	2800      	cmp	r0, #0
 801324e:	dcb4      	bgt.n	80131ba <_dtoa_r+0xa82>
 8013250:	d102      	bne.n	8013258 <_dtoa_r+0xb20>
 8013252:	9b00      	ldr	r3, [sp, #0]
 8013254:	07db      	lsls	r3, r3, #31
 8013256:	d4b0      	bmi.n	80131ba <_dtoa_r+0xa82>
 8013258:	4633      	mov	r3, r6
 801325a:	461e      	mov	r6, r3
 801325c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013260:	2a30      	cmp	r2, #48	@ 0x30
 8013262:	d0fa      	beq.n	801325a <_dtoa_r+0xb22>
 8013264:	e4b5      	b.n	8012bd2 <_dtoa_r+0x49a>
 8013266:	459a      	cmp	sl, r3
 8013268:	d1a8      	bne.n	80131bc <_dtoa_r+0xa84>
 801326a:	2331      	movs	r3, #49	@ 0x31
 801326c:	f108 0801 	add.w	r8, r8, #1
 8013270:	f88a 3000 	strb.w	r3, [sl]
 8013274:	e4ad      	b.n	8012bd2 <_dtoa_r+0x49a>
 8013276:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013278:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80132d4 <_dtoa_r+0xb9c>
 801327c:	b11b      	cbz	r3, 8013286 <_dtoa_r+0xb4e>
 801327e:	f10a 0308 	add.w	r3, sl, #8
 8013282:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013284:	6013      	str	r3, [r2, #0]
 8013286:	4650      	mov	r0, sl
 8013288:	b017      	add	sp, #92	@ 0x5c
 801328a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801328e:	9b07      	ldr	r3, [sp, #28]
 8013290:	2b01      	cmp	r3, #1
 8013292:	f77f ae2e 	ble.w	8012ef2 <_dtoa_r+0x7ba>
 8013296:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013298:	9308      	str	r3, [sp, #32]
 801329a:	2001      	movs	r0, #1
 801329c:	e64d      	b.n	8012f3a <_dtoa_r+0x802>
 801329e:	f1bb 0f00 	cmp.w	fp, #0
 80132a2:	f77f aed9 	ble.w	8013058 <_dtoa_r+0x920>
 80132a6:	4656      	mov	r6, sl
 80132a8:	9802      	ldr	r0, [sp, #8]
 80132aa:	4621      	mov	r1, r4
 80132ac:	f7ff f9b9 	bl	8012622 <quorem>
 80132b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80132b4:	f806 3b01 	strb.w	r3, [r6], #1
 80132b8:	eba6 020a 	sub.w	r2, r6, sl
 80132bc:	4593      	cmp	fp, r2
 80132be:	ddb4      	ble.n	801322a <_dtoa_r+0xaf2>
 80132c0:	9902      	ldr	r1, [sp, #8]
 80132c2:	2300      	movs	r3, #0
 80132c4:	220a      	movs	r2, #10
 80132c6:	4648      	mov	r0, r9
 80132c8:	f000 f968 	bl	801359c <__multadd>
 80132cc:	9002      	str	r0, [sp, #8]
 80132ce:	e7eb      	b.n	80132a8 <_dtoa_r+0xb70>
 80132d0:	08014828 	.word	0x08014828
 80132d4:	080147ac 	.word	0x080147ac

080132d8 <_free_r>:
 80132d8:	b538      	push	{r3, r4, r5, lr}
 80132da:	4605      	mov	r5, r0
 80132dc:	2900      	cmp	r1, #0
 80132de:	d041      	beq.n	8013364 <_free_r+0x8c>
 80132e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80132e4:	1f0c      	subs	r4, r1, #4
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	bfb8      	it	lt
 80132ea:	18e4      	addlt	r4, r4, r3
 80132ec:	f000 f8e8 	bl	80134c0 <__malloc_lock>
 80132f0:	4a1d      	ldr	r2, [pc, #116]	@ (8013368 <_free_r+0x90>)
 80132f2:	6813      	ldr	r3, [r2, #0]
 80132f4:	b933      	cbnz	r3, 8013304 <_free_r+0x2c>
 80132f6:	6063      	str	r3, [r4, #4]
 80132f8:	6014      	str	r4, [r2, #0]
 80132fa:	4628      	mov	r0, r5
 80132fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013300:	f000 b8e4 	b.w	80134cc <__malloc_unlock>
 8013304:	42a3      	cmp	r3, r4
 8013306:	d908      	bls.n	801331a <_free_r+0x42>
 8013308:	6820      	ldr	r0, [r4, #0]
 801330a:	1821      	adds	r1, r4, r0
 801330c:	428b      	cmp	r3, r1
 801330e:	bf01      	itttt	eq
 8013310:	6819      	ldreq	r1, [r3, #0]
 8013312:	685b      	ldreq	r3, [r3, #4]
 8013314:	1809      	addeq	r1, r1, r0
 8013316:	6021      	streq	r1, [r4, #0]
 8013318:	e7ed      	b.n	80132f6 <_free_r+0x1e>
 801331a:	461a      	mov	r2, r3
 801331c:	685b      	ldr	r3, [r3, #4]
 801331e:	b10b      	cbz	r3, 8013324 <_free_r+0x4c>
 8013320:	42a3      	cmp	r3, r4
 8013322:	d9fa      	bls.n	801331a <_free_r+0x42>
 8013324:	6811      	ldr	r1, [r2, #0]
 8013326:	1850      	adds	r0, r2, r1
 8013328:	42a0      	cmp	r0, r4
 801332a:	d10b      	bne.n	8013344 <_free_r+0x6c>
 801332c:	6820      	ldr	r0, [r4, #0]
 801332e:	4401      	add	r1, r0
 8013330:	1850      	adds	r0, r2, r1
 8013332:	4283      	cmp	r3, r0
 8013334:	6011      	str	r1, [r2, #0]
 8013336:	d1e0      	bne.n	80132fa <_free_r+0x22>
 8013338:	6818      	ldr	r0, [r3, #0]
 801333a:	685b      	ldr	r3, [r3, #4]
 801333c:	6053      	str	r3, [r2, #4]
 801333e:	4408      	add	r0, r1
 8013340:	6010      	str	r0, [r2, #0]
 8013342:	e7da      	b.n	80132fa <_free_r+0x22>
 8013344:	d902      	bls.n	801334c <_free_r+0x74>
 8013346:	230c      	movs	r3, #12
 8013348:	602b      	str	r3, [r5, #0]
 801334a:	e7d6      	b.n	80132fa <_free_r+0x22>
 801334c:	6820      	ldr	r0, [r4, #0]
 801334e:	1821      	adds	r1, r4, r0
 8013350:	428b      	cmp	r3, r1
 8013352:	bf04      	itt	eq
 8013354:	6819      	ldreq	r1, [r3, #0]
 8013356:	685b      	ldreq	r3, [r3, #4]
 8013358:	6063      	str	r3, [r4, #4]
 801335a:	bf04      	itt	eq
 801335c:	1809      	addeq	r1, r1, r0
 801335e:	6021      	streq	r1, [r4, #0]
 8013360:	6054      	str	r4, [r2, #4]
 8013362:	e7ca      	b.n	80132fa <_free_r+0x22>
 8013364:	bd38      	pop	{r3, r4, r5, pc}
 8013366:	bf00      	nop
 8013368:	20009f1c 	.word	0x20009f1c

0801336c <malloc>:
 801336c:	4b02      	ldr	r3, [pc, #8]	@ (8013378 <malloc+0xc>)
 801336e:	4601      	mov	r1, r0
 8013370:	6818      	ldr	r0, [r3, #0]
 8013372:	f000 b825 	b.w	80133c0 <_malloc_r>
 8013376:	bf00      	nop
 8013378:	20000054 	.word	0x20000054

0801337c <sbrk_aligned>:
 801337c:	b570      	push	{r4, r5, r6, lr}
 801337e:	4e0f      	ldr	r6, [pc, #60]	@ (80133bc <sbrk_aligned+0x40>)
 8013380:	460c      	mov	r4, r1
 8013382:	6831      	ldr	r1, [r6, #0]
 8013384:	4605      	mov	r5, r0
 8013386:	b911      	cbnz	r1, 801338e <sbrk_aligned+0x12>
 8013388:	f000 fe92 	bl	80140b0 <_sbrk_r>
 801338c:	6030      	str	r0, [r6, #0]
 801338e:	4621      	mov	r1, r4
 8013390:	4628      	mov	r0, r5
 8013392:	f000 fe8d 	bl	80140b0 <_sbrk_r>
 8013396:	1c43      	adds	r3, r0, #1
 8013398:	d103      	bne.n	80133a2 <sbrk_aligned+0x26>
 801339a:	f04f 34ff 	mov.w	r4, #4294967295
 801339e:	4620      	mov	r0, r4
 80133a0:	bd70      	pop	{r4, r5, r6, pc}
 80133a2:	1cc4      	adds	r4, r0, #3
 80133a4:	f024 0403 	bic.w	r4, r4, #3
 80133a8:	42a0      	cmp	r0, r4
 80133aa:	d0f8      	beq.n	801339e <sbrk_aligned+0x22>
 80133ac:	1a21      	subs	r1, r4, r0
 80133ae:	4628      	mov	r0, r5
 80133b0:	f000 fe7e 	bl	80140b0 <_sbrk_r>
 80133b4:	3001      	adds	r0, #1
 80133b6:	d1f2      	bne.n	801339e <sbrk_aligned+0x22>
 80133b8:	e7ef      	b.n	801339a <sbrk_aligned+0x1e>
 80133ba:	bf00      	nop
 80133bc:	20009f18 	.word	0x20009f18

080133c0 <_malloc_r>:
 80133c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80133c4:	1ccd      	adds	r5, r1, #3
 80133c6:	f025 0503 	bic.w	r5, r5, #3
 80133ca:	3508      	adds	r5, #8
 80133cc:	2d0c      	cmp	r5, #12
 80133ce:	bf38      	it	cc
 80133d0:	250c      	movcc	r5, #12
 80133d2:	2d00      	cmp	r5, #0
 80133d4:	4606      	mov	r6, r0
 80133d6:	db01      	blt.n	80133dc <_malloc_r+0x1c>
 80133d8:	42a9      	cmp	r1, r5
 80133da:	d904      	bls.n	80133e6 <_malloc_r+0x26>
 80133dc:	230c      	movs	r3, #12
 80133de:	6033      	str	r3, [r6, #0]
 80133e0:	2000      	movs	r0, #0
 80133e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80134bc <_malloc_r+0xfc>
 80133ea:	f000 f869 	bl	80134c0 <__malloc_lock>
 80133ee:	f8d8 3000 	ldr.w	r3, [r8]
 80133f2:	461c      	mov	r4, r3
 80133f4:	bb44      	cbnz	r4, 8013448 <_malloc_r+0x88>
 80133f6:	4629      	mov	r1, r5
 80133f8:	4630      	mov	r0, r6
 80133fa:	f7ff ffbf 	bl	801337c <sbrk_aligned>
 80133fe:	1c43      	adds	r3, r0, #1
 8013400:	4604      	mov	r4, r0
 8013402:	d158      	bne.n	80134b6 <_malloc_r+0xf6>
 8013404:	f8d8 4000 	ldr.w	r4, [r8]
 8013408:	4627      	mov	r7, r4
 801340a:	2f00      	cmp	r7, #0
 801340c:	d143      	bne.n	8013496 <_malloc_r+0xd6>
 801340e:	2c00      	cmp	r4, #0
 8013410:	d04b      	beq.n	80134aa <_malloc_r+0xea>
 8013412:	6823      	ldr	r3, [r4, #0]
 8013414:	4639      	mov	r1, r7
 8013416:	4630      	mov	r0, r6
 8013418:	eb04 0903 	add.w	r9, r4, r3
 801341c:	f000 fe48 	bl	80140b0 <_sbrk_r>
 8013420:	4581      	cmp	r9, r0
 8013422:	d142      	bne.n	80134aa <_malloc_r+0xea>
 8013424:	6821      	ldr	r1, [r4, #0]
 8013426:	1a6d      	subs	r5, r5, r1
 8013428:	4629      	mov	r1, r5
 801342a:	4630      	mov	r0, r6
 801342c:	f7ff ffa6 	bl	801337c <sbrk_aligned>
 8013430:	3001      	adds	r0, #1
 8013432:	d03a      	beq.n	80134aa <_malloc_r+0xea>
 8013434:	6823      	ldr	r3, [r4, #0]
 8013436:	442b      	add	r3, r5
 8013438:	6023      	str	r3, [r4, #0]
 801343a:	f8d8 3000 	ldr.w	r3, [r8]
 801343e:	685a      	ldr	r2, [r3, #4]
 8013440:	bb62      	cbnz	r2, 801349c <_malloc_r+0xdc>
 8013442:	f8c8 7000 	str.w	r7, [r8]
 8013446:	e00f      	b.n	8013468 <_malloc_r+0xa8>
 8013448:	6822      	ldr	r2, [r4, #0]
 801344a:	1b52      	subs	r2, r2, r5
 801344c:	d420      	bmi.n	8013490 <_malloc_r+0xd0>
 801344e:	2a0b      	cmp	r2, #11
 8013450:	d917      	bls.n	8013482 <_malloc_r+0xc2>
 8013452:	1961      	adds	r1, r4, r5
 8013454:	42a3      	cmp	r3, r4
 8013456:	6025      	str	r5, [r4, #0]
 8013458:	bf18      	it	ne
 801345a:	6059      	strne	r1, [r3, #4]
 801345c:	6863      	ldr	r3, [r4, #4]
 801345e:	bf08      	it	eq
 8013460:	f8c8 1000 	streq.w	r1, [r8]
 8013464:	5162      	str	r2, [r4, r5]
 8013466:	604b      	str	r3, [r1, #4]
 8013468:	4630      	mov	r0, r6
 801346a:	f000 f82f 	bl	80134cc <__malloc_unlock>
 801346e:	f104 000b 	add.w	r0, r4, #11
 8013472:	1d23      	adds	r3, r4, #4
 8013474:	f020 0007 	bic.w	r0, r0, #7
 8013478:	1ac2      	subs	r2, r0, r3
 801347a:	bf1c      	itt	ne
 801347c:	1a1b      	subne	r3, r3, r0
 801347e:	50a3      	strne	r3, [r4, r2]
 8013480:	e7af      	b.n	80133e2 <_malloc_r+0x22>
 8013482:	6862      	ldr	r2, [r4, #4]
 8013484:	42a3      	cmp	r3, r4
 8013486:	bf0c      	ite	eq
 8013488:	f8c8 2000 	streq.w	r2, [r8]
 801348c:	605a      	strne	r2, [r3, #4]
 801348e:	e7eb      	b.n	8013468 <_malloc_r+0xa8>
 8013490:	4623      	mov	r3, r4
 8013492:	6864      	ldr	r4, [r4, #4]
 8013494:	e7ae      	b.n	80133f4 <_malloc_r+0x34>
 8013496:	463c      	mov	r4, r7
 8013498:	687f      	ldr	r7, [r7, #4]
 801349a:	e7b6      	b.n	801340a <_malloc_r+0x4a>
 801349c:	461a      	mov	r2, r3
 801349e:	685b      	ldr	r3, [r3, #4]
 80134a0:	42a3      	cmp	r3, r4
 80134a2:	d1fb      	bne.n	801349c <_malloc_r+0xdc>
 80134a4:	2300      	movs	r3, #0
 80134a6:	6053      	str	r3, [r2, #4]
 80134a8:	e7de      	b.n	8013468 <_malloc_r+0xa8>
 80134aa:	230c      	movs	r3, #12
 80134ac:	6033      	str	r3, [r6, #0]
 80134ae:	4630      	mov	r0, r6
 80134b0:	f000 f80c 	bl	80134cc <__malloc_unlock>
 80134b4:	e794      	b.n	80133e0 <_malloc_r+0x20>
 80134b6:	6005      	str	r5, [r0, #0]
 80134b8:	e7d6      	b.n	8013468 <_malloc_r+0xa8>
 80134ba:	bf00      	nop
 80134bc:	20009f1c 	.word	0x20009f1c

080134c0 <__malloc_lock>:
 80134c0:	4801      	ldr	r0, [pc, #4]	@ (80134c8 <__malloc_lock+0x8>)
 80134c2:	f7ff b89e 	b.w	8012602 <__retarget_lock_acquire_recursive>
 80134c6:	bf00      	nop
 80134c8:	20009f14 	.word	0x20009f14

080134cc <__malloc_unlock>:
 80134cc:	4801      	ldr	r0, [pc, #4]	@ (80134d4 <__malloc_unlock+0x8>)
 80134ce:	f7ff b899 	b.w	8012604 <__retarget_lock_release_recursive>
 80134d2:	bf00      	nop
 80134d4:	20009f14 	.word	0x20009f14

080134d8 <_Balloc>:
 80134d8:	b570      	push	{r4, r5, r6, lr}
 80134da:	69c6      	ldr	r6, [r0, #28]
 80134dc:	4604      	mov	r4, r0
 80134de:	460d      	mov	r5, r1
 80134e0:	b976      	cbnz	r6, 8013500 <_Balloc+0x28>
 80134e2:	2010      	movs	r0, #16
 80134e4:	f7ff ff42 	bl	801336c <malloc>
 80134e8:	4602      	mov	r2, r0
 80134ea:	61e0      	str	r0, [r4, #28]
 80134ec:	b920      	cbnz	r0, 80134f8 <_Balloc+0x20>
 80134ee:	4b18      	ldr	r3, [pc, #96]	@ (8013550 <_Balloc+0x78>)
 80134f0:	4818      	ldr	r0, [pc, #96]	@ (8013554 <_Balloc+0x7c>)
 80134f2:	216b      	movs	r1, #107	@ 0x6b
 80134f4:	f000 fdec 	bl	80140d0 <__assert_func>
 80134f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80134fc:	6006      	str	r6, [r0, #0]
 80134fe:	60c6      	str	r6, [r0, #12]
 8013500:	69e6      	ldr	r6, [r4, #28]
 8013502:	68f3      	ldr	r3, [r6, #12]
 8013504:	b183      	cbz	r3, 8013528 <_Balloc+0x50>
 8013506:	69e3      	ldr	r3, [r4, #28]
 8013508:	68db      	ldr	r3, [r3, #12]
 801350a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801350e:	b9b8      	cbnz	r0, 8013540 <_Balloc+0x68>
 8013510:	2101      	movs	r1, #1
 8013512:	fa01 f605 	lsl.w	r6, r1, r5
 8013516:	1d72      	adds	r2, r6, #5
 8013518:	0092      	lsls	r2, r2, #2
 801351a:	4620      	mov	r0, r4
 801351c:	f000 fdf6 	bl	801410c <_calloc_r>
 8013520:	b160      	cbz	r0, 801353c <_Balloc+0x64>
 8013522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013526:	e00e      	b.n	8013546 <_Balloc+0x6e>
 8013528:	2221      	movs	r2, #33	@ 0x21
 801352a:	2104      	movs	r1, #4
 801352c:	4620      	mov	r0, r4
 801352e:	f000 fded 	bl	801410c <_calloc_r>
 8013532:	69e3      	ldr	r3, [r4, #28]
 8013534:	60f0      	str	r0, [r6, #12]
 8013536:	68db      	ldr	r3, [r3, #12]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d1e4      	bne.n	8013506 <_Balloc+0x2e>
 801353c:	2000      	movs	r0, #0
 801353e:	bd70      	pop	{r4, r5, r6, pc}
 8013540:	6802      	ldr	r2, [r0, #0]
 8013542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013546:	2300      	movs	r3, #0
 8013548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801354c:	e7f7      	b.n	801353e <_Balloc+0x66>
 801354e:	bf00      	nop
 8013550:	080147b9 	.word	0x080147b9
 8013554:	08014839 	.word	0x08014839

08013558 <_Bfree>:
 8013558:	b570      	push	{r4, r5, r6, lr}
 801355a:	69c6      	ldr	r6, [r0, #28]
 801355c:	4605      	mov	r5, r0
 801355e:	460c      	mov	r4, r1
 8013560:	b976      	cbnz	r6, 8013580 <_Bfree+0x28>
 8013562:	2010      	movs	r0, #16
 8013564:	f7ff ff02 	bl	801336c <malloc>
 8013568:	4602      	mov	r2, r0
 801356a:	61e8      	str	r0, [r5, #28]
 801356c:	b920      	cbnz	r0, 8013578 <_Bfree+0x20>
 801356e:	4b09      	ldr	r3, [pc, #36]	@ (8013594 <_Bfree+0x3c>)
 8013570:	4809      	ldr	r0, [pc, #36]	@ (8013598 <_Bfree+0x40>)
 8013572:	218f      	movs	r1, #143	@ 0x8f
 8013574:	f000 fdac 	bl	80140d0 <__assert_func>
 8013578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801357c:	6006      	str	r6, [r0, #0]
 801357e:	60c6      	str	r6, [r0, #12]
 8013580:	b13c      	cbz	r4, 8013592 <_Bfree+0x3a>
 8013582:	69eb      	ldr	r3, [r5, #28]
 8013584:	6862      	ldr	r2, [r4, #4]
 8013586:	68db      	ldr	r3, [r3, #12]
 8013588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801358c:	6021      	str	r1, [r4, #0]
 801358e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013592:	bd70      	pop	{r4, r5, r6, pc}
 8013594:	080147b9 	.word	0x080147b9
 8013598:	08014839 	.word	0x08014839

0801359c <__multadd>:
 801359c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80135a0:	690d      	ldr	r5, [r1, #16]
 80135a2:	4607      	mov	r7, r0
 80135a4:	460c      	mov	r4, r1
 80135a6:	461e      	mov	r6, r3
 80135a8:	f101 0c14 	add.w	ip, r1, #20
 80135ac:	2000      	movs	r0, #0
 80135ae:	f8dc 3000 	ldr.w	r3, [ip]
 80135b2:	b299      	uxth	r1, r3
 80135b4:	fb02 6101 	mla	r1, r2, r1, r6
 80135b8:	0c1e      	lsrs	r6, r3, #16
 80135ba:	0c0b      	lsrs	r3, r1, #16
 80135bc:	fb02 3306 	mla	r3, r2, r6, r3
 80135c0:	b289      	uxth	r1, r1
 80135c2:	3001      	adds	r0, #1
 80135c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80135c8:	4285      	cmp	r5, r0
 80135ca:	f84c 1b04 	str.w	r1, [ip], #4
 80135ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80135d2:	dcec      	bgt.n	80135ae <__multadd+0x12>
 80135d4:	b30e      	cbz	r6, 801361a <__multadd+0x7e>
 80135d6:	68a3      	ldr	r3, [r4, #8]
 80135d8:	42ab      	cmp	r3, r5
 80135da:	dc19      	bgt.n	8013610 <__multadd+0x74>
 80135dc:	6861      	ldr	r1, [r4, #4]
 80135de:	4638      	mov	r0, r7
 80135e0:	3101      	adds	r1, #1
 80135e2:	f7ff ff79 	bl	80134d8 <_Balloc>
 80135e6:	4680      	mov	r8, r0
 80135e8:	b928      	cbnz	r0, 80135f6 <__multadd+0x5a>
 80135ea:	4602      	mov	r2, r0
 80135ec:	4b0c      	ldr	r3, [pc, #48]	@ (8013620 <__multadd+0x84>)
 80135ee:	480d      	ldr	r0, [pc, #52]	@ (8013624 <__multadd+0x88>)
 80135f0:	21ba      	movs	r1, #186	@ 0xba
 80135f2:	f000 fd6d 	bl	80140d0 <__assert_func>
 80135f6:	6922      	ldr	r2, [r4, #16]
 80135f8:	3202      	adds	r2, #2
 80135fa:	f104 010c 	add.w	r1, r4, #12
 80135fe:	0092      	lsls	r2, r2, #2
 8013600:	300c      	adds	r0, #12
 8013602:	f7ff f800 	bl	8012606 <memcpy>
 8013606:	4621      	mov	r1, r4
 8013608:	4638      	mov	r0, r7
 801360a:	f7ff ffa5 	bl	8013558 <_Bfree>
 801360e:	4644      	mov	r4, r8
 8013610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013614:	3501      	adds	r5, #1
 8013616:	615e      	str	r6, [r3, #20]
 8013618:	6125      	str	r5, [r4, #16]
 801361a:	4620      	mov	r0, r4
 801361c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013620:	08014828 	.word	0x08014828
 8013624:	08014839 	.word	0x08014839

08013628 <__hi0bits>:
 8013628:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801362c:	4603      	mov	r3, r0
 801362e:	bf36      	itet	cc
 8013630:	0403      	lslcc	r3, r0, #16
 8013632:	2000      	movcs	r0, #0
 8013634:	2010      	movcc	r0, #16
 8013636:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801363a:	bf3c      	itt	cc
 801363c:	021b      	lslcc	r3, r3, #8
 801363e:	3008      	addcc	r0, #8
 8013640:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013644:	bf3c      	itt	cc
 8013646:	011b      	lslcc	r3, r3, #4
 8013648:	3004      	addcc	r0, #4
 801364a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801364e:	bf3c      	itt	cc
 8013650:	009b      	lslcc	r3, r3, #2
 8013652:	3002      	addcc	r0, #2
 8013654:	2b00      	cmp	r3, #0
 8013656:	db05      	blt.n	8013664 <__hi0bits+0x3c>
 8013658:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801365c:	f100 0001 	add.w	r0, r0, #1
 8013660:	bf08      	it	eq
 8013662:	2020      	moveq	r0, #32
 8013664:	4770      	bx	lr

08013666 <__lo0bits>:
 8013666:	6803      	ldr	r3, [r0, #0]
 8013668:	4602      	mov	r2, r0
 801366a:	f013 0007 	ands.w	r0, r3, #7
 801366e:	d00b      	beq.n	8013688 <__lo0bits+0x22>
 8013670:	07d9      	lsls	r1, r3, #31
 8013672:	d421      	bmi.n	80136b8 <__lo0bits+0x52>
 8013674:	0798      	lsls	r0, r3, #30
 8013676:	bf49      	itett	mi
 8013678:	085b      	lsrmi	r3, r3, #1
 801367a:	089b      	lsrpl	r3, r3, #2
 801367c:	2001      	movmi	r0, #1
 801367e:	6013      	strmi	r3, [r2, #0]
 8013680:	bf5c      	itt	pl
 8013682:	6013      	strpl	r3, [r2, #0]
 8013684:	2002      	movpl	r0, #2
 8013686:	4770      	bx	lr
 8013688:	b299      	uxth	r1, r3
 801368a:	b909      	cbnz	r1, 8013690 <__lo0bits+0x2a>
 801368c:	0c1b      	lsrs	r3, r3, #16
 801368e:	2010      	movs	r0, #16
 8013690:	b2d9      	uxtb	r1, r3
 8013692:	b909      	cbnz	r1, 8013698 <__lo0bits+0x32>
 8013694:	3008      	adds	r0, #8
 8013696:	0a1b      	lsrs	r3, r3, #8
 8013698:	0719      	lsls	r1, r3, #28
 801369a:	bf04      	itt	eq
 801369c:	091b      	lsreq	r3, r3, #4
 801369e:	3004      	addeq	r0, #4
 80136a0:	0799      	lsls	r1, r3, #30
 80136a2:	bf04      	itt	eq
 80136a4:	089b      	lsreq	r3, r3, #2
 80136a6:	3002      	addeq	r0, #2
 80136a8:	07d9      	lsls	r1, r3, #31
 80136aa:	d403      	bmi.n	80136b4 <__lo0bits+0x4e>
 80136ac:	085b      	lsrs	r3, r3, #1
 80136ae:	f100 0001 	add.w	r0, r0, #1
 80136b2:	d003      	beq.n	80136bc <__lo0bits+0x56>
 80136b4:	6013      	str	r3, [r2, #0]
 80136b6:	4770      	bx	lr
 80136b8:	2000      	movs	r0, #0
 80136ba:	4770      	bx	lr
 80136bc:	2020      	movs	r0, #32
 80136be:	4770      	bx	lr

080136c0 <__i2b>:
 80136c0:	b510      	push	{r4, lr}
 80136c2:	460c      	mov	r4, r1
 80136c4:	2101      	movs	r1, #1
 80136c6:	f7ff ff07 	bl	80134d8 <_Balloc>
 80136ca:	4602      	mov	r2, r0
 80136cc:	b928      	cbnz	r0, 80136da <__i2b+0x1a>
 80136ce:	4b05      	ldr	r3, [pc, #20]	@ (80136e4 <__i2b+0x24>)
 80136d0:	4805      	ldr	r0, [pc, #20]	@ (80136e8 <__i2b+0x28>)
 80136d2:	f240 1145 	movw	r1, #325	@ 0x145
 80136d6:	f000 fcfb 	bl	80140d0 <__assert_func>
 80136da:	2301      	movs	r3, #1
 80136dc:	6144      	str	r4, [r0, #20]
 80136de:	6103      	str	r3, [r0, #16]
 80136e0:	bd10      	pop	{r4, pc}
 80136e2:	bf00      	nop
 80136e4:	08014828 	.word	0x08014828
 80136e8:	08014839 	.word	0x08014839

080136ec <__multiply>:
 80136ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136f0:	4617      	mov	r7, r2
 80136f2:	690a      	ldr	r2, [r1, #16]
 80136f4:	693b      	ldr	r3, [r7, #16]
 80136f6:	429a      	cmp	r2, r3
 80136f8:	bfa8      	it	ge
 80136fa:	463b      	movge	r3, r7
 80136fc:	4689      	mov	r9, r1
 80136fe:	bfa4      	itt	ge
 8013700:	460f      	movge	r7, r1
 8013702:	4699      	movge	r9, r3
 8013704:	693d      	ldr	r5, [r7, #16]
 8013706:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801370a:	68bb      	ldr	r3, [r7, #8]
 801370c:	6879      	ldr	r1, [r7, #4]
 801370e:	eb05 060a 	add.w	r6, r5, sl
 8013712:	42b3      	cmp	r3, r6
 8013714:	b085      	sub	sp, #20
 8013716:	bfb8      	it	lt
 8013718:	3101      	addlt	r1, #1
 801371a:	f7ff fedd 	bl	80134d8 <_Balloc>
 801371e:	b930      	cbnz	r0, 801372e <__multiply+0x42>
 8013720:	4602      	mov	r2, r0
 8013722:	4b41      	ldr	r3, [pc, #260]	@ (8013828 <__multiply+0x13c>)
 8013724:	4841      	ldr	r0, [pc, #260]	@ (801382c <__multiply+0x140>)
 8013726:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801372a:	f000 fcd1 	bl	80140d0 <__assert_func>
 801372e:	f100 0414 	add.w	r4, r0, #20
 8013732:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013736:	4623      	mov	r3, r4
 8013738:	2200      	movs	r2, #0
 801373a:	4573      	cmp	r3, lr
 801373c:	d320      	bcc.n	8013780 <__multiply+0x94>
 801373e:	f107 0814 	add.w	r8, r7, #20
 8013742:	f109 0114 	add.w	r1, r9, #20
 8013746:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801374a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801374e:	9302      	str	r3, [sp, #8]
 8013750:	1beb      	subs	r3, r5, r7
 8013752:	3b15      	subs	r3, #21
 8013754:	f023 0303 	bic.w	r3, r3, #3
 8013758:	3304      	adds	r3, #4
 801375a:	3715      	adds	r7, #21
 801375c:	42bd      	cmp	r5, r7
 801375e:	bf38      	it	cc
 8013760:	2304      	movcc	r3, #4
 8013762:	9301      	str	r3, [sp, #4]
 8013764:	9b02      	ldr	r3, [sp, #8]
 8013766:	9103      	str	r1, [sp, #12]
 8013768:	428b      	cmp	r3, r1
 801376a:	d80c      	bhi.n	8013786 <__multiply+0x9a>
 801376c:	2e00      	cmp	r6, #0
 801376e:	dd03      	ble.n	8013778 <__multiply+0x8c>
 8013770:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013774:	2b00      	cmp	r3, #0
 8013776:	d055      	beq.n	8013824 <__multiply+0x138>
 8013778:	6106      	str	r6, [r0, #16]
 801377a:	b005      	add	sp, #20
 801377c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013780:	f843 2b04 	str.w	r2, [r3], #4
 8013784:	e7d9      	b.n	801373a <__multiply+0x4e>
 8013786:	f8b1 a000 	ldrh.w	sl, [r1]
 801378a:	f1ba 0f00 	cmp.w	sl, #0
 801378e:	d01f      	beq.n	80137d0 <__multiply+0xe4>
 8013790:	46c4      	mov	ip, r8
 8013792:	46a1      	mov	r9, r4
 8013794:	2700      	movs	r7, #0
 8013796:	f85c 2b04 	ldr.w	r2, [ip], #4
 801379a:	f8d9 3000 	ldr.w	r3, [r9]
 801379e:	fa1f fb82 	uxth.w	fp, r2
 80137a2:	b29b      	uxth	r3, r3
 80137a4:	fb0a 330b 	mla	r3, sl, fp, r3
 80137a8:	443b      	add	r3, r7
 80137aa:	f8d9 7000 	ldr.w	r7, [r9]
 80137ae:	0c12      	lsrs	r2, r2, #16
 80137b0:	0c3f      	lsrs	r7, r7, #16
 80137b2:	fb0a 7202 	mla	r2, sl, r2, r7
 80137b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80137ba:	b29b      	uxth	r3, r3
 80137bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80137c0:	4565      	cmp	r5, ip
 80137c2:	f849 3b04 	str.w	r3, [r9], #4
 80137c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80137ca:	d8e4      	bhi.n	8013796 <__multiply+0xaa>
 80137cc:	9b01      	ldr	r3, [sp, #4]
 80137ce:	50e7      	str	r7, [r4, r3]
 80137d0:	9b03      	ldr	r3, [sp, #12]
 80137d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80137d6:	3104      	adds	r1, #4
 80137d8:	f1b9 0f00 	cmp.w	r9, #0
 80137dc:	d020      	beq.n	8013820 <__multiply+0x134>
 80137de:	6823      	ldr	r3, [r4, #0]
 80137e0:	4647      	mov	r7, r8
 80137e2:	46a4      	mov	ip, r4
 80137e4:	f04f 0a00 	mov.w	sl, #0
 80137e8:	f8b7 b000 	ldrh.w	fp, [r7]
 80137ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80137f0:	fb09 220b 	mla	r2, r9, fp, r2
 80137f4:	4452      	add	r2, sl
 80137f6:	b29b      	uxth	r3, r3
 80137f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80137fc:	f84c 3b04 	str.w	r3, [ip], #4
 8013800:	f857 3b04 	ldr.w	r3, [r7], #4
 8013804:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013808:	f8bc 3000 	ldrh.w	r3, [ip]
 801380c:	fb09 330a 	mla	r3, r9, sl, r3
 8013810:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013814:	42bd      	cmp	r5, r7
 8013816:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801381a:	d8e5      	bhi.n	80137e8 <__multiply+0xfc>
 801381c:	9a01      	ldr	r2, [sp, #4]
 801381e:	50a3      	str	r3, [r4, r2]
 8013820:	3404      	adds	r4, #4
 8013822:	e79f      	b.n	8013764 <__multiply+0x78>
 8013824:	3e01      	subs	r6, #1
 8013826:	e7a1      	b.n	801376c <__multiply+0x80>
 8013828:	08014828 	.word	0x08014828
 801382c:	08014839 	.word	0x08014839

08013830 <__pow5mult>:
 8013830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013834:	4615      	mov	r5, r2
 8013836:	f012 0203 	ands.w	r2, r2, #3
 801383a:	4607      	mov	r7, r0
 801383c:	460e      	mov	r6, r1
 801383e:	d007      	beq.n	8013850 <__pow5mult+0x20>
 8013840:	4c25      	ldr	r4, [pc, #148]	@ (80138d8 <__pow5mult+0xa8>)
 8013842:	3a01      	subs	r2, #1
 8013844:	2300      	movs	r3, #0
 8013846:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801384a:	f7ff fea7 	bl	801359c <__multadd>
 801384e:	4606      	mov	r6, r0
 8013850:	10ad      	asrs	r5, r5, #2
 8013852:	d03d      	beq.n	80138d0 <__pow5mult+0xa0>
 8013854:	69fc      	ldr	r4, [r7, #28]
 8013856:	b97c      	cbnz	r4, 8013878 <__pow5mult+0x48>
 8013858:	2010      	movs	r0, #16
 801385a:	f7ff fd87 	bl	801336c <malloc>
 801385e:	4602      	mov	r2, r0
 8013860:	61f8      	str	r0, [r7, #28]
 8013862:	b928      	cbnz	r0, 8013870 <__pow5mult+0x40>
 8013864:	4b1d      	ldr	r3, [pc, #116]	@ (80138dc <__pow5mult+0xac>)
 8013866:	481e      	ldr	r0, [pc, #120]	@ (80138e0 <__pow5mult+0xb0>)
 8013868:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801386c:	f000 fc30 	bl	80140d0 <__assert_func>
 8013870:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013874:	6004      	str	r4, [r0, #0]
 8013876:	60c4      	str	r4, [r0, #12]
 8013878:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801387c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013880:	b94c      	cbnz	r4, 8013896 <__pow5mult+0x66>
 8013882:	f240 2171 	movw	r1, #625	@ 0x271
 8013886:	4638      	mov	r0, r7
 8013888:	f7ff ff1a 	bl	80136c0 <__i2b>
 801388c:	2300      	movs	r3, #0
 801388e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013892:	4604      	mov	r4, r0
 8013894:	6003      	str	r3, [r0, #0]
 8013896:	f04f 0900 	mov.w	r9, #0
 801389a:	07eb      	lsls	r3, r5, #31
 801389c:	d50a      	bpl.n	80138b4 <__pow5mult+0x84>
 801389e:	4631      	mov	r1, r6
 80138a0:	4622      	mov	r2, r4
 80138a2:	4638      	mov	r0, r7
 80138a4:	f7ff ff22 	bl	80136ec <__multiply>
 80138a8:	4631      	mov	r1, r6
 80138aa:	4680      	mov	r8, r0
 80138ac:	4638      	mov	r0, r7
 80138ae:	f7ff fe53 	bl	8013558 <_Bfree>
 80138b2:	4646      	mov	r6, r8
 80138b4:	106d      	asrs	r5, r5, #1
 80138b6:	d00b      	beq.n	80138d0 <__pow5mult+0xa0>
 80138b8:	6820      	ldr	r0, [r4, #0]
 80138ba:	b938      	cbnz	r0, 80138cc <__pow5mult+0x9c>
 80138bc:	4622      	mov	r2, r4
 80138be:	4621      	mov	r1, r4
 80138c0:	4638      	mov	r0, r7
 80138c2:	f7ff ff13 	bl	80136ec <__multiply>
 80138c6:	6020      	str	r0, [r4, #0]
 80138c8:	f8c0 9000 	str.w	r9, [r0]
 80138cc:	4604      	mov	r4, r0
 80138ce:	e7e4      	b.n	801389a <__pow5mult+0x6a>
 80138d0:	4630      	mov	r0, r6
 80138d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138d6:	bf00      	nop
 80138d8:	080148ec 	.word	0x080148ec
 80138dc:	080147b9 	.word	0x080147b9
 80138e0:	08014839 	.word	0x08014839

080138e4 <__lshift>:
 80138e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138e8:	460c      	mov	r4, r1
 80138ea:	6849      	ldr	r1, [r1, #4]
 80138ec:	6923      	ldr	r3, [r4, #16]
 80138ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80138f2:	68a3      	ldr	r3, [r4, #8]
 80138f4:	4607      	mov	r7, r0
 80138f6:	4691      	mov	r9, r2
 80138f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80138fc:	f108 0601 	add.w	r6, r8, #1
 8013900:	42b3      	cmp	r3, r6
 8013902:	db0b      	blt.n	801391c <__lshift+0x38>
 8013904:	4638      	mov	r0, r7
 8013906:	f7ff fde7 	bl	80134d8 <_Balloc>
 801390a:	4605      	mov	r5, r0
 801390c:	b948      	cbnz	r0, 8013922 <__lshift+0x3e>
 801390e:	4602      	mov	r2, r0
 8013910:	4b28      	ldr	r3, [pc, #160]	@ (80139b4 <__lshift+0xd0>)
 8013912:	4829      	ldr	r0, [pc, #164]	@ (80139b8 <__lshift+0xd4>)
 8013914:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013918:	f000 fbda 	bl	80140d0 <__assert_func>
 801391c:	3101      	adds	r1, #1
 801391e:	005b      	lsls	r3, r3, #1
 8013920:	e7ee      	b.n	8013900 <__lshift+0x1c>
 8013922:	2300      	movs	r3, #0
 8013924:	f100 0114 	add.w	r1, r0, #20
 8013928:	f100 0210 	add.w	r2, r0, #16
 801392c:	4618      	mov	r0, r3
 801392e:	4553      	cmp	r3, sl
 8013930:	db33      	blt.n	801399a <__lshift+0xb6>
 8013932:	6920      	ldr	r0, [r4, #16]
 8013934:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013938:	f104 0314 	add.w	r3, r4, #20
 801393c:	f019 091f 	ands.w	r9, r9, #31
 8013940:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013944:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013948:	d02b      	beq.n	80139a2 <__lshift+0xbe>
 801394a:	f1c9 0e20 	rsb	lr, r9, #32
 801394e:	468a      	mov	sl, r1
 8013950:	2200      	movs	r2, #0
 8013952:	6818      	ldr	r0, [r3, #0]
 8013954:	fa00 f009 	lsl.w	r0, r0, r9
 8013958:	4310      	orrs	r0, r2
 801395a:	f84a 0b04 	str.w	r0, [sl], #4
 801395e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013962:	459c      	cmp	ip, r3
 8013964:	fa22 f20e 	lsr.w	r2, r2, lr
 8013968:	d8f3      	bhi.n	8013952 <__lshift+0x6e>
 801396a:	ebac 0304 	sub.w	r3, ip, r4
 801396e:	3b15      	subs	r3, #21
 8013970:	f023 0303 	bic.w	r3, r3, #3
 8013974:	3304      	adds	r3, #4
 8013976:	f104 0015 	add.w	r0, r4, #21
 801397a:	4560      	cmp	r0, ip
 801397c:	bf88      	it	hi
 801397e:	2304      	movhi	r3, #4
 8013980:	50ca      	str	r2, [r1, r3]
 8013982:	b10a      	cbz	r2, 8013988 <__lshift+0xa4>
 8013984:	f108 0602 	add.w	r6, r8, #2
 8013988:	3e01      	subs	r6, #1
 801398a:	4638      	mov	r0, r7
 801398c:	612e      	str	r6, [r5, #16]
 801398e:	4621      	mov	r1, r4
 8013990:	f7ff fde2 	bl	8013558 <_Bfree>
 8013994:	4628      	mov	r0, r5
 8013996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801399a:	f842 0f04 	str.w	r0, [r2, #4]!
 801399e:	3301      	adds	r3, #1
 80139a0:	e7c5      	b.n	801392e <__lshift+0x4a>
 80139a2:	3904      	subs	r1, #4
 80139a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80139a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80139ac:	459c      	cmp	ip, r3
 80139ae:	d8f9      	bhi.n	80139a4 <__lshift+0xc0>
 80139b0:	e7ea      	b.n	8013988 <__lshift+0xa4>
 80139b2:	bf00      	nop
 80139b4:	08014828 	.word	0x08014828
 80139b8:	08014839 	.word	0x08014839

080139bc <__mcmp>:
 80139bc:	690a      	ldr	r2, [r1, #16]
 80139be:	4603      	mov	r3, r0
 80139c0:	6900      	ldr	r0, [r0, #16]
 80139c2:	1a80      	subs	r0, r0, r2
 80139c4:	b530      	push	{r4, r5, lr}
 80139c6:	d10e      	bne.n	80139e6 <__mcmp+0x2a>
 80139c8:	3314      	adds	r3, #20
 80139ca:	3114      	adds	r1, #20
 80139cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80139d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80139d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80139d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80139dc:	4295      	cmp	r5, r2
 80139de:	d003      	beq.n	80139e8 <__mcmp+0x2c>
 80139e0:	d205      	bcs.n	80139ee <__mcmp+0x32>
 80139e2:	f04f 30ff 	mov.w	r0, #4294967295
 80139e6:	bd30      	pop	{r4, r5, pc}
 80139e8:	42a3      	cmp	r3, r4
 80139ea:	d3f3      	bcc.n	80139d4 <__mcmp+0x18>
 80139ec:	e7fb      	b.n	80139e6 <__mcmp+0x2a>
 80139ee:	2001      	movs	r0, #1
 80139f0:	e7f9      	b.n	80139e6 <__mcmp+0x2a>
	...

080139f4 <__mdiff>:
 80139f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139f8:	4689      	mov	r9, r1
 80139fa:	4606      	mov	r6, r0
 80139fc:	4611      	mov	r1, r2
 80139fe:	4648      	mov	r0, r9
 8013a00:	4614      	mov	r4, r2
 8013a02:	f7ff ffdb 	bl	80139bc <__mcmp>
 8013a06:	1e05      	subs	r5, r0, #0
 8013a08:	d112      	bne.n	8013a30 <__mdiff+0x3c>
 8013a0a:	4629      	mov	r1, r5
 8013a0c:	4630      	mov	r0, r6
 8013a0e:	f7ff fd63 	bl	80134d8 <_Balloc>
 8013a12:	4602      	mov	r2, r0
 8013a14:	b928      	cbnz	r0, 8013a22 <__mdiff+0x2e>
 8013a16:	4b3f      	ldr	r3, [pc, #252]	@ (8013b14 <__mdiff+0x120>)
 8013a18:	f240 2137 	movw	r1, #567	@ 0x237
 8013a1c:	483e      	ldr	r0, [pc, #248]	@ (8013b18 <__mdiff+0x124>)
 8013a1e:	f000 fb57 	bl	80140d0 <__assert_func>
 8013a22:	2301      	movs	r3, #1
 8013a24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013a28:	4610      	mov	r0, r2
 8013a2a:	b003      	add	sp, #12
 8013a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a30:	bfbc      	itt	lt
 8013a32:	464b      	movlt	r3, r9
 8013a34:	46a1      	movlt	r9, r4
 8013a36:	4630      	mov	r0, r6
 8013a38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013a3c:	bfba      	itte	lt
 8013a3e:	461c      	movlt	r4, r3
 8013a40:	2501      	movlt	r5, #1
 8013a42:	2500      	movge	r5, #0
 8013a44:	f7ff fd48 	bl	80134d8 <_Balloc>
 8013a48:	4602      	mov	r2, r0
 8013a4a:	b918      	cbnz	r0, 8013a54 <__mdiff+0x60>
 8013a4c:	4b31      	ldr	r3, [pc, #196]	@ (8013b14 <__mdiff+0x120>)
 8013a4e:	f240 2145 	movw	r1, #581	@ 0x245
 8013a52:	e7e3      	b.n	8013a1c <__mdiff+0x28>
 8013a54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013a58:	6926      	ldr	r6, [r4, #16]
 8013a5a:	60c5      	str	r5, [r0, #12]
 8013a5c:	f109 0310 	add.w	r3, r9, #16
 8013a60:	f109 0514 	add.w	r5, r9, #20
 8013a64:	f104 0e14 	add.w	lr, r4, #20
 8013a68:	f100 0b14 	add.w	fp, r0, #20
 8013a6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013a70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013a74:	9301      	str	r3, [sp, #4]
 8013a76:	46d9      	mov	r9, fp
 8013a78:	f04f 0c00 	mov.w	ip, #0
 8013a7c:	9b01      	ldr	r3, [sp, #4]
 8013a7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013a82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013a86:	9301      	str	r3, [sp, #4]
 8013a88:	fa1f f38a 	uxth.w	r3, sl
 8013a8c:	4619      	mov	r1, r3
 8013a8e:	b283      	uxth	r3, r0
 8013a90:	1acb      	subs	r3, r1, r3
 8013a92:	0c00      	lsrs	r0, r0, #16
 8013a94:	4463      	add	r3, ip
 8013a96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013a9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013a9e:	b29b      	uxth	r3, r3
 8013aa0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013aa4:	4576      	cmp	r6, lr
 8013aa6:	f849 3b04 	str.w	r3, [r9], #4
 8013aaa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013aae:	d8e5      	bhi.n	8013a7c <__mdiff+0x88>
 8013ab0:	1b33      	subs	r3, r6, r4
 8013ab2:	3b15      	subs	r3, #21
 8013ab4:	f023 0303 	bic.w	r3, r3, #3
 8013ab8:	3415      	adds	r4, #21
 8013aba:	3304      	adds	r3, #4
 8013abc:	42a6      	cmp	r6, r4
 8013abe:	bf38      	it	cc
 8013ac0:	2304      	movcc	r3, #4
 8013ac2:	441d      	add	r5, r3
 8013ac4:	445b      	add	r3, fp
 8013ac6:	461e      	mov	r6, r3
 8013ac8:	462c      	mov	r4, r5
 8013aca:	4544      	cmp	r4, r8
 8013acc:	d30e      	bcc.n	8013aec <__mdiff+0xf8>
 8013ace:	f108 0103 	add.w	r1, r8, #3
 8013ad2:	1b49      	subs	r1, r1, r5
 8013ad4:	f021 0103 	bic.w	r1, r1, #3
 8013ad8:	3d03      	subs	r5, #3
 8013ada:	45a8      	cmp	r8, r5
 8013adc:	bf38      	it	cc
 8013ade:	2100      	movcc	r1, #0
 8013ae0:	440b      	add	r3, r1
 8013ae2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013ae6:	b191      	cbz	r1, 8013b0e <__mdiff+0x11a>
 8013ae8:	6117      	str	r7, [r2, #16]
 8013aea:	e79d      	b.n	8013a28 <__mdiff+0x34>
 8013aec:	f854 1b04 	ldr.w	r1, [r4], #4
 8013af0:	46e6      	mov	lr, ip
 8013af2:	0c08      	lsrs	r0, r1, #16
 8013af4:	fa1c fc81 	uxtah	ip, ip, r1
 8013af8:	4471      	add	r1, lr
 8013afa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013afe:	b289      	uxth	r1, r1
 8013b00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013b04:	f846 1b04 	str.w	r1, [r6], #4
 8013b08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013b0c:	e7dd      	b.n	8013aca <__mdiff+0xd6>
 8013b0e:	3f01      	subs	r7, #1
 8013b10:	e7e7      	b.n	8013ae2 <__mdiff+0xee>
 8013b12:	bf00      	nop
 8013b14:	08014828 	.word	0x08014828
 8013b18:	08014839 	.word	0x08014839

08013b1c <__d2b>:
 8013b1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013b20:	460f      	mov	r7, r1
 8013b22:	2101      	movs	r1, #1
 8013b24:	ec59 8b10 	vmov	r8, r9, d0
 8013b28:	4616      	mov	r6, r2
 8013b2a:	f7ff fcd5 	bl	80134d8 <_Balloc>
 8013b2e:	4604      	mov	r4, r0
 8013b30:	b930      	cbnz	r0, 8013b40 <__d2b+0x24>
 8013b32:	4602      	mov	r2, r0
 8013b34:	4b23      	ldr	r3, [pc, #140]	@ (8013bc4 <__d2b+0xa8>)
 8013b36:	4824      	ldr	r0, [pc, #144]	@ (8013bc8 <__d2b+0xac>)
 8013b38:	f240 310f 	movw	r1, #783	@ 0x30f
 8013b3c:	f000 fac8 	bl	80140d0 <__assert_func>
 8013b40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013b44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b48:	b10d      	cbz	r5, 8013b4e <__d2b+0x32>
 8013b4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013b4e:	9301      	str	r3, [sp, #4]
 8013b50:	f1b8 0300 	subs.w	r3, r8, #0
 8013b54:	d023      	beq.n	8013b9e <__d2b+0x82>
 8013b56:	4668      	mov	r0, sp
 8013b58:	9300      	str	r3, [sp, #0]
 8013b5a:	f7ff fd84 	bl	8013666 <__lo0bits>
 8013b5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8013b62:	b1d0      	cbz	r0, 8013b9a <__d2b+0x7e>
 8013b64:	f1c0 0320 	rsb	r3, r0, #32
 8013b68:	fa02 f303 	lsl.w	r3, r2, r3
 8013b6c:	430b      	orrs	r3, r1
 8013b6e:	40c2      	lsrs	r2, r0
 8013b70:	6163      	str	r3, [r4, #20]
 8013b72:	9201      	str	r2, [sp, #4]
 8013b74:	9b01      	ldr	r3, [sp, #4]
 8013b76:	61a3      	str	r3, [r4, #24]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	bf0c      	ite	eq
 8013b7c:	2201      	moveq	r2, #1
 8013b7e:	2202      	movne	r2, #2
 8013b80:	6122      	str	r2, [r4, #16]
 8013b82:	b1a5      	cbz	r5, 8013bae <__d2b+0x92>
 8013b84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013b88:	4405      	add	r5, r0
 8013b8a:	603d      	str	r5, [r7, #0]
 8013b8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8013b90:	6030      	str	r0, [r6, #0]
 8013b92:	4620      	mov	r0, r4
 8013b94:	b003      	add	sp, #12
 8013b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b9a:	6161      	str	r1, [r4, #20]
 8013b9c:	e7ea      	b.n	8013b74 <__d2b+0x58>
 8013b9e:	a801      	add	r0, sp, #4
 8013ba0:	f7ff fd61 	bl	8013666 <__lo0bits>
 8013ba4:	9b01      	ldr	r3, [sp, #4]
 8013ba6:	6163      	str	r3, [r4, #20]
 8013ba8:	3020      	adds	r0, #32
 8013baa:	2201      	movs	r2, #1
 8013bac:	e7e8      	b.n	8013b80 <__d2b+0x64>
 8013bae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013bb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013bb6:	6038      	str	r0, [r7, #0]
 8013bb8:	6918      	ldr	r0, [r3, #16]
 8013bba:	f7ff fd35 	bl	8013628 <__hi0bits>
 8013bbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013bc2:	e7e5      	b.n	8013b90 <__d2b+0x74>
 8013bc4:	08014828 	.word	0x08014828
 8013bc8:	08014839 	.word	0x08014839

08013bcc <__sfputc_r>:
 8013bcc:	6893      	ldr	r3, [r2, #8]
 8013bce:	3b01      	subs	r3, #1
 8013bd0:	2b00      	cmp	r3, #0
 8013bd2:	b410      	push	{r4}
 8013bd4:	6093      	str	r3, [r2, #8]
 8013bd6:	da08      	bge.n	8013bea <__sfputc_r+0x1e>
 8013bd8:	6994      	ldr	r4, [r2, #24]
 8013bda:	42a3      	cmp	r3, r4
 8013bdc:	db01      	blt.n	8013be2 <__sfputc_r+0x16>
 8013bde:	290a      	cmp	r1, #10
 8013be0:	d103      	bne.n	8013bea <__sfputc_r+0x1e>
 8013be2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013be6:	f7fe bbe0 	b.w	80123aa <__swbuf_r>
 8013bea:	6813      	ldr	r3, [r2, #0]
 8013bec:	1c58      	adds	r0, r3, #1
 8013bee:	6010      	str	r0, [r2, #0]
 8013bf0:	7019      	strb	r1, [r3, #0]
 8013bf2:	4608      	mov	r0, r1
 8013bf4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013bf8:	4770      	bx	lr

08013bfa <__sfputs_r>:
 8013bfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013bfc:	4606      	mov	r6, r0
 8013bfe:	460f      	mov	r7, r1
 8013c00:	4614      	mov	r4, r2
 8013c02:	18d5      	adds	r5, r2, r3
 8013c04:	42ac      	cmp	r4, r5
 8013c06:	d101      	bne.n	8013c0c <__sfputs_r+0x12>
 8013c08:	2000      	movs	r0, #0
 8013c0a:	e007      	b.n	8013c1c <__sfputs_r+0x22>
 8013c0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c10:	463a      	mov	r2, r7
 8013c12:	4630      	mov	r0, r6
 8013c14:	f7ff ffda 	bl	8013bcc <__sfputc_r>
 8013c18:	1c43      	adds	r3, r0, #1
 8013c1a:	d1f3      	bne.n	8013c04 <__sfputs_r+0xa>
 8013c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013c20 <_vfiprintf_r>:
 8013c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c24:	460d      	mov	r5, r1
 8013c26:	b09d      	sub	sp, #116	@ 0x74
 8013c28:	4614      	mov	r4, r2
 8013c2a:	4698      	mov	r8, r3
 8013c2c:	4606      	mov	r6, r0
 8013c2e:	b118      	cbz	r0, 8013c38 <_vfiprintf_r+0x18>
 8013c30:	6a03      	ldr	r3, [r0, #32]
 8013c32:	b90b      	cbnz	r3, 8013c38 <_vfiprintf_r+0x18>
 8013c34:	f7fe fad0 	bl	80121d8 <__sinit>
 8013c38:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013c3a:	07d9      	lsls	r1, r3, #31
 8013c3c:	d405      	bmi.n	8013c4a <_vfiprintf_r+0x2a>
 8013c3e:	89ab      	ldrh	r3, [r5, #12]
 8013c40:	059a      	lsls	r2, r3, #22
 8013c42:	d402      	bmi.n	8013c4a <_vfiprintf_r+0x2a>
 8013c44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013c46:	f7fe fcdc 	bl	8012602 <__retarget_lock_acquire_recursive>
 8013c4a:	89ab      	ldrh	r3, [r5, #12]
 8013c4c:	071b      	lsls	r3, r3, #28
 8013c4e:	d501      	bpl.n	8013c54 <_vfiprintf_r+0x34>
 8013c50:	692b      	ldr	r3, [r5, #16]
 8013c52:	b99b      	cbnz	r3, 8013c7c <_vfiprintf_r+0x5c>
 8013c54:	4629      	mov	r1, r5
 8013c56:	4630      	mov	r0, r6
 8013c58:	f7fe fbe6 	bl	8012428 <__swsetup_r>
 8013c5c:	b170      	cbz	r0, 8013c7c <_vfiprintf_r+0x5c>
 8013c5e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013c60:	07dc      	lsls	r4, r3, #31
 8013c62:	d504      	bpl.n	8013c6e <_vfiprintf_r+0x4e>
 8013c64:	f04f 30ff 	mov.w	r0, #4294967295
 8013c68:	b01d      	add	sp, #116	@ 0x74
 8013c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c6e:	89ab      	ldrh	r3, [r5, #12]
 8013c70:	0598      	lsls	r0, r3, #22
 8013c72:	d4f7      	bmi.n	8013c64 <_vfiprintf_r+0x44>
 8013c74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013c76:	f7fe fcc5 	bl	8012604 <__retarget_lock_release_recursive>
 8013c7a:	e7f3      	b.n	8013c64 <_vfiprintf_r+0x44>
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c80:	2320      	movs	r3, #32
 8013c82:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013c86:	f8cd 800c 	str.w	r8, [sp, #12]
 8013c8a:	2330      	movs	r3, #48	@ 0x30
 8013c8c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013e3c <_vfiprintf_r+0x21c>
 8013c90:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013c94:	f04f 0901 	mov.w	r9, #1
 8013c98:	4623      	mov	r3, r4
 8013c9a:	469a      	mov	sl, r3
 8013c9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013ca0:	b10a      	cbz	r2, 8013ca6 <_vfiprintf_r+0x86>
 8013ca2:	2a25      	cmp	r2, #37	@ 0x25
 8013ca4:	d1f9      	bne.n	8013c9a <_vfiprintf_r+0x7a>
 8013ca6:	ebba 0b04 	subs.w	fp, sl, r4
 8013caa:	d00b      	beq.n	8013cc4 <_vfiprintf_r+0xa4>
 8013cac:	465b      	mov	r3, fp
 8013cae:	4622      	mov	r2, r4
 8013cb0:	4629      	mov	r1, r5
 8013cb2:	4630      	mov	r0, r6
 8013cb4:	f7ff ffa1 	bl	8013bfa <__sfputs_r>
 8013cb8:	3001      	adds	r0, #1
 8013cba:	f000 80a7 	beq.w	8013e0c <_vfiprintf_r+0x1ec>
 8013cbe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013cc0:	445a      	add	r2, fp
 8013cc2:	9209      	str	r2, [sp, #36]	@ 0x24
 8013cc4:	f89a 3000 	ldrb.w	r3, [sl]
 8013cc8:	2b00      	cmp	r3, #0
 8013cca:	f000 809f 	beq.w	8013e0c <_vfiprintf_r+0x1ec>
 8013cce:	2300      	movs	r3, #0
 8013cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8013cd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013cd8:	f10a 0a01 	add.w	sl, sl, #1
 8013cdc:	9304      	str	r3, [sp, #16]
 8013cde:	9307      	str	r3, [sp, #28]
 8013ce0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013ce4:	931a      	str	r3, [sp, #104]	@ 0x68
 8013ce6:	4654      	mov	r4, sl
 8013ce8:	2205      	movs	r2, #5
 8013cea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013cee:	4853      	ldr	r0, [pc, #332]	@ (8013e3c <_vfiprintf_r+0x21c>)
 8013cf0:	f7ec fa76 	bl	80001e0 <memchr>
 8013cf4:	9a04      	ldr	r2, [sp, #16]
 8013cf6:	b9d8      	cbnz	r0, 8013d30 <_vfiprintf_r+0x110>
 8013cf8:	06d1      	lsls	r1, r2, #27
 8013cfa:	bf44      	itt	mi
 8013cfc:	2320      	movmi	r3, #32
 8013cfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013d02:	0713      	lsls	r3, r2, #28
 8013d04:	bf44      	itt	mi
 8013d06:	232b      	movmi	r3, #43	@ 0x2b
 8013d08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8013d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8013d12:	d015      	beq.n	8013d40 <_vfiprintf_r+0x120>
 8013d14:	9a07      	ldr	r2, [sp, #28]
 8013d16:	4654      	mov	r4, sl
 8013d18:	2000      	movs	r0, #0
 8013d1a:	f04f 0c0a 	mov.w	ip, #10
 8013d1e:	4621      	mov	r1, r4
 8013d20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013d24:	3b30      	subs	r3, #48	@ 0x30
 8013d26:	2b09      	cmp	r3, #9
 8013d28:	d94b      	bls.n	8013dc2 <_vfiprintf_r+0x1a2>
 8013d2a:	b1b0      	cbz	r0, 8013d5a <_vfiprintf_r+0x13a>
 8013d2c:	9207      	str	r2, [sp, #28]
 8013d2e:	e014      	b.n	8013d5a <_vfiprintf_r+0x13a>
 8013d30:	eba0 0308 	sub.w	r3, r0, r8
 8013d34:	fa09 f303 	lsl.w	r3, r9, r3
 8013d38:	4313      	orrs	r3, r2
 8013d3a:	9304      	str	r3, [sp, #16]
 8013d3c:	46a2      	mov	sl, r4
 8013d3e:	e7d2      	b.n	8013ce6 <_vfiprintf_r+0xc6>
 8013d40:	9b03      	ldr	r3, [sp, #12]
 8013d42:	1d19      	adds	r1, r3, #4
 8013d44:	681b      	ldr	r3, [r3, #0]
 8013d46:	9103      	str	r1, [sp, #12]
 8013d48:	2b00      	cmp	r3, #0
 8013d4a:	bfbb      	ittet	lt
 8013d4c:	425b      	neglt	r3, r3
 8013d4e:	f042 0202 	orrlt.w	r2, r2, #2
 8013d52:	9307      	strge	r3, [sp, #28]
 8013d54:	9307      	strlt	r3, [sp, #28]
 8013d56:	bfb8      	it	lt
 8013d58:	9204      	strlt	r2, [sp, #16]
 8013d5a:	7823      	ldrb	r3, [r4, #0]
 8013d5c:	2b2e      	cmp	r3, #46	@ 0x2e
 8013d5e:	d10a      	bne.n	8013d76 <_vfiprintf_r+0x156>
 8013d60:	7863      	ldrb	r3, [r4, #1]
 8013d62:	2b2a      	cmp	r3, #42	@ 0x2a
 8013d64:	d132      	bne.n	8013dcc <_vfiprintf_r+0x1ac>
 8013d66:	9b03      	ldr	r3, [sp, #12]
 8013d68:	1d1a      	adds	r2, r3, #4
 8013d6a:	681b      	ldr	r3, [r3, #0]
 8013d6c:	9203      	str	r2, [sp, #12]
 8013d6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013d72:	3402      	adds	r4, #2
 8013d74:	9305      	str	r3, [sp, #20]
 8013d76:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013e4c <_vfiprintf_r+0x22c>
 8013d7a:	7821      	ldrb	r1, [r4, #0]
 8013d7c:	2203      	movs	r2, #3
 8013d7e:	4650      	mov	r0, sl
 8013d80:	f7ec fa2e 	bl	80001e0 <memchr>
 8013d84:	b138      	cbz	r0, 8013d96 <_vfiprintf_r+0x176>
 8013d86:	9b04      	ldr	r3, [sp, #16]
 8013d88:	eba0 000a 	sub.w	r0, r0, sl
 8013d8c:	2240      	movs	r2, #64	@ 0x40
 8013d8e:	4082      	lsls	r2, r0
 8013d90:	4313      	orrs	r3, r2
 8013d92:	3401      	adds	r4, #1
 8013d94:	9304      	str	r3, [sp, #16]
 8013d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013d9a:	4829      	ldr	r0, [pc, #164]	@ (8013e40 <_vfiprintf_r+0x220>)
 8013d9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013da0:	2206      	movs	r2, #6
 8013da2:	f7ec fa1d 	bl	80001e0 <memchr>
 8013da6:	2800      	cmp	r0, #0
 8013da8:	d03f      	beq.n	8013e2a <_vfiprintf_r+0x20a>
 8013daa:	4b26      	ldr	r3, [pc, #152]	@ (8013e44 <_vfiprintf_r+0x224>)
 8013dac:	bb1b      	cbnz	r3, 8013df6 <_vfiprintf_r+0x1d6>
 8013dae:	9b03      	ldr	r3, [sp, #12]
 8013db0:	3307      	adds	r3, #7
 8013db2:	f023 0307 	bic.w	r3, r3, #7
 8013db6:	3308      	adds	r3, #8
 8013db8:	9303      	str	r3, [sp, #12]
 8013dba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dbc:	443b      	add	r3, r7
 8013dbe:	9309      	str	r3, [sp, #36]	@ 0x24
 8013dc0:	e76a      	b.n	8013c98 <_vfiprintf_r+0x78>
 8013dc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8013dc6:	460c      	mov	r4, r1
 8013dc8:	2001      	movs	r0, #1
 8013dca:	e7a8      	b.n	8013d1e <_vfiprintf_r+0xfe>
 8013dcc:	2300      	movs	r3, #0
 8013dce:	3401      	adds	r4, #1
 8013dd0:	9305      	str	r3, [sp, #20]
 8013dd2:	4619      	mov	r1, r3
 8013dd4:	f04f 0c0a 	mov.w	ip, #10
 8013dd8:	4620      	mov	r0, r4
 8013dda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013dde:	3a30      	subs	r2, #48	@ 0x30
 8013de0:	2a09      	cmp	r2, #9
 8013de2:	d903      	bls.n	8013dec <_vfiprintf_r+0x1cc>
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d0c6      	beq.n	8013d76 <_vfiprintf_r+0x156>
 8013de8:	9105      	str	r1, [sp, #20]
 8013dea:	e7c4      	b.n	8013d76 <_vfiprintf_r+0x156>
 8013dec:	fb0c 2101 	mla	r1, ip, r1, r2
 8013df0:	4604      	mov	r4, r0
 8013df2:	2301      	movs	r3, #1
 8013df4:	e7f0      	b.n	8013dd8 <_vfiprintf_r+0x1b8>
 8013df6:	ab03      	add	r3, sp, #12
 8013df8:	9300      	str	r3, [sp, #0]
 8013dfa:	462a      	mov	r2, r5
 8013dfc:	4b12      	ldr	r3, [pc, #72]	@ (8013e48 <_vfiprintf_r+0x228>)
 8013dfe:	a904      	add	r1, sp, #16
 8013e00:	4630      	mov	r0, r6
 8013e02:	f7fd fda7 	bl	8011954 <_printf_float>
 8013e06:	4607      	mov	r7, r0
 8013e08:	1c78      	adds	r0, r7, #1
 8013e0a:	d1d6      	bne.n	8013dba <_vfiprintf_r+0x19a>
 8013e0c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013e0e:	07d9      	lsls	r1, r3, #31
 8013e10:	d405      	bmi.n	8013e1e <_vfiprintf_r+0x1fe>
 8013e12:	89ab      	ldrh	r3, [r5, #12]
 8013e14:	059a      	lsls	r2, r3, #22
 8013e16:	d402      	bmi.n	8013e1e <_vfiprintf_r+0x1fe>
 8013e18:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013e1a:	f7fe fbf3 	bl	8012604 <__retarget_lock_release_recursive>
 8013e1e:	89ab      	ldrh	r3, [r5, #12]
 8013e20:	065b      	lsls	r3, r3, #25
 8013e22:	f53f af1f 	bmi.w	8013c64 <_vfiprintf_r+0x44>
 8013e26:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013e28:	e71e      	b.n	8013c68 <_vfiprintf_r+0x48>
 8013e2a:	ab03      	add	r3, sp, #12
 8013e2c:	9300      	str	r3, [sp, #0]
 8013e2e:	462a      	mov	r2, r5
 8013e30:	4b05      	ldr	r3, [pc, #20]	@ (8013e48 <_vfiprintf_r+0x228>)
 8013e32:	a904      	add	r1, sp, #16
 8013e34:	4630      	mov	r0, r6
 8013e36:	f7fe f825 	bl	8011e84 <_printf_i>
 8013e3a:	e7e4      	b.n	8013e06 <_vfiprintf_r+0x1e6>
 8013e3c:	08014892 	.word	0x08014892
 8013e40:	0801489c 	.word	0x0801489c
 8013e44:	08011955 	.word	0x08011955
 8013e48:	08013bfb 	.word	0x08013bfb
 8013e4c:	08014898 	.word	0x08014898

08013e50 <__sflush_r>:
 8013e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013e58:	0716      	lsls	r6, r2, #28
 8013e5a:	4605      	mov	r5, r0
 8013e5c:	460c      	mov	r4, r1
 8013e5e:	d454      	bmi.n	8013f0a <__sflush_r+0xba>
 8013e60:	684b      	ldr	r3, [r1, #4]
 8013e62:	2b00      	cmp	r3, #0
 8013e64:	dc02      	bgt.n	8013e6c <__sflush_r+0x1c>
 8013e66:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013e68:	2b00      	cmp	r3, #0
 8013e6a:	dd48      	ble.n	8013efe <__sflush_r+0xae>
 8013e6c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e6e:	2e00      	cmp	r6, #0
 8013e70:	d045      	beq.n	8013efe <__sflush_r+0xae>
 8013e72:	2300      	movs	r3, #0
 8013e74:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013e78:	682f      	ldr	r7, [r5, #0]
 8013e7a:	6a21      	ldr	r1, [r4, #32]
 8013e7c:	602b      	str	r3, [r5, #0]
 8013e7e:	d030      	beq.n	8013ee2 <__sflush_r+0x92>
 8013e80:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013e82:	89a3      	ldrh	r3, [r4, #12]
 8013e84:	0759      	lsls	r1, r3, #29
 8013e86:	d505      	bpl.n	8013e94 <__sflush_r+0x44>
 8013e88:	6863      	ldr	r3, [r4, #4]
 8013e8a:	1ad2      	subs	r2, r2, r3
 8013e8c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013e8e:	b10b      	cbz	r3, 8013e94 <__sflush_r+0x44>
 8013e90:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013e92:	1ad2      	subs	r2, r2, r3
 8013e94:	2300      	movs	r3, #0
 8013e96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013e98:	6a21      	ldr	r1, [r4, #32]
 8013e9a:	4628      	mov	r0, r5
 8013e9c:	47b0      	blx	r6
 8013e9e:	1c43      	adds	r3, r0, #1
 8013ea0:	89a3      	ldrh	r3, [r4, #12]
 8013ea2:	d106      	bne.n	8013eb2 <__sflush_r+0x62>
 8013ea4:	6829      	ldr	r1, [r5, #0]
 8013ea6:	291d      	cmp	r1, #29
 8013ea8:	d82b      	bhi.n	8013f02 <__sflush_r+0xb2>
 8013eaa:	4a2a      	ldr	r2, [pc, #168]	@ (8013f54 <__sflush_r+0x104>)
 8013eac:	40ca      	lsrs	r2, r1
 8013eae:	07d6      	lsls	r6, r2, #31
 8013eb0:	d527      	bpl.n	8013f02 <__sflush_r+0xb2>
 8013eb2:	2200      	movs	r2, #0
 8013eb4:	6062      	str	r2, [r4, #4]
 8013eb6:	04d9      	lsls	r1, r3, #19
 8013eb8:	6922      	ldr	r2, [r4, #16]
 8013eba:	6022      	str	r2, [r4, #0]
 8013ebc:	d504      	bpl.n	8013ec8 <__sflush_r+0x78>
 8013ebe:	1c42      	adds	r2, r0, #1
 8013ec0:	d101      	bne.n	8013ec6 <__sflush_r+0x76>
 8013ec2:	682b      	ldr	r3, [r5, #0]
 8013ec4:	b903      	cbnz	r3, 8013ec8 <__sflush_r+0x78>
 8013ec6:	6560      	str	r0, [r4, #84]	@ 0x54
 8013ec8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013eca:	602f      	str	r7, [r5, #0]
 8013ecc:	b1b9      	cbz	r1, 8013efe <__sflush_r+0xae>
 8013ece:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013ed2:	4299      	cmp	r1, r3
 8013ed4:	d002      	beq.n	8013edc <__sflush_r+0x8c>
 8013ed6:	4628      	mov	r0, r5
 8013ed8:	f7ff f9fe 	bl	80132d8 <_free_r>
 8013edc:	2300      	movs	r3, #0
 8013ede:	6363      	str	r3, [r4, #52]	@ 0x34
 8013ee0:	e00d      	b.n	8013efe <__sflush_r+0xae>
 8013ee2:	2301      	movs	r3, #1
 8013ee4:	4628      	mov	r0, r5
 8013ee6:	47b0      	blx	r6
 8013ee8:	4602      	mov	r2, r0
 8013eea:	1c50      	adds	r0, r2, #1
 8013eec:	d1c9      	bne.n	8013e82 <__sflush_r+0x32>
 8013eee:	682b      	ldr	r3, [r5, #0]
 8013ef0:	2b00      	cmp	r3, #0
 8013ef2:	d0c6      	beq.n	8013e82 <__sflush_r+0x32>
 8013ef4:	2b1d      	cmp	r3, #29
 8013ef6:	d001      	beq.n	8013efc <__sflush_r+0xac>
 8013ef8:	2b16      	cmp	r3, #22
 8013efa:	d11e      	bne.n	8013f3a <__sflush_r+0xea>
 8013efc:	602f      	str	r7, [r5, #0]
 8013efe:	2000      	movs	r0, #0
 8013f00:	e022      	b.n	8013f48 <__sflush_r+0xf8>
 8013f02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f06:	b21b      	sxth	r3, r3
 8013f08:	e01b      	b.n	8013f42 <__sflush_r+0xf2>
 8013f0a:	690f      	ldr	r7, [r1, #16]
 8013f0c:	2f00      	cmp	r7, #0
 8013f0e:	d0f6      	beq.n	8013efe <__sflush_r+0xae>
 8013f10:	0793      	lsls	r3, r2, #30
 8013f12:	680e      	ldr	r6, [r1, #0]
 8013f14:	bf08      	it	eq
 8013f16:	694b      	ldreq	r3, [r1, #20]
 8013f18:	600f      	str	r7, [r1, #0]
 8013f1a:	bf18      	it	ne
 8013f1c:	2300      	movne	r3, #0
 8013f1e:	eba6 0807 	sub.w	r8, r6, r7
 8013f22:	608b      	str	r3, [r1, #8]
 8013f24:	f1b8 0f00 	cmp.w	r8, #0
 8013f28:	dde9      	ble.n	8013efe <__sflush_r+0xae>
 8013f2a:	6a21      	ldr	r1, [r4, #32]
 8013f2c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013f2e:	4643      	mov	r3, r8
 8013f30:	463a      	mov	r2, r7
 8013f32:	4628      	mov	r0, r5
 8013f34:	47b0      	blx	r6
 8013f36:	2800      	cmp	r0, #0
 8013f38:	dc08      	bgt.n	8013f4c <__sflush_r+0xfc>
 8013f3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013f42:	81a3      	strh	r3, [r4, #12]
 8013f44:	f04f 30ff 	mov.w	r0, #4294967295
 8013f48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f4c:	4407      	add	r7, r0
 8013f4e:	eba8 0800 	sub.w	r8, r8, r0
 8013f52:	e7e7      	b.n	8013f24 <__sflush_r+0xd4>
 8013f54:	20400001 	.word	0x20400001

08013f58 <_fflush_r>:
 8013f58:	b538      	push	{r3, r4, r5, lr}
 8013f5a:	690b      	ldr	r3, [r1, #16]
 8013f5c:	4605      	mov	r5, r0
 8013f5e:	460c      	mov	r4, r1
 8013f60:	b913      	cbnz	r3, 8013f68 <_fflush_r+0x10>
 8013f62:	2500      	movs	r5, #0
 8013f64:	4628      	mov	r0, r5
 8013f66:	bd38      	pop	{r3, r4, r5, pc}
 8013f68:	b118      	cbz	r0, 8013f72 <_fflush_r+0x1a>
 8013f6a:	6a03      	ldr	r3, [r0, #32]
 8013f6c:	b90b      	cbnz	r3, 8013f72 <_fflush_r+0x1a>
 8013f6e:	f7fe f933 	bl	80121d8 <__sinit>
 8013f72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d0f3      	beq.n	8013f62 <_fflush_r+0xa>
 8013f7a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013f7c:	07d0      	lsls	r0, r2, #31
 8013f7e:	d404      	bmi.n	8013f8a <_fflush_r+0x32>
 8013f80:	0599      	lsls	r1, r3, #22
 8013f82:	d402      	bmi.n	8013f8a <_fflush_r+0x32>
 8013f84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013f86:	f7fe fb3c 	bl	8012602 <__retarget_lock_acquire_recursive>
 8013f8a:	4628      	mov	r0, r5
 8013f8c:	4621      	mov	r1, r4
 8013f8e:	f7ff ff5f 	bl	8013e50 <__sflush_r>
 8013f92:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013f94:	07da      	lsls	r2, r3, #31
 8013f96:	4605      	mov	r5, r0
 8013f98:	d4e4      	bmi.n	8013f64 <_fflush_r+0xc>
 8013f9a:	89a3      	ldrh	r3, [r4, #12]
 8013f9c:	059b      	lsls	r3, r3, #22
 8013f9e:	d4e1      	bmi.n	8013f64 <_fflush_r+0xc>
 8013fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013fa2:	f7fe fb2f 	bl	8012604 <__retarget_lock_release_recursive>
 8013fa6:	e7dd      	b.n	8013f64 <_fflush_r+0xc>

08013fa8 <__swhatbuf_r>:
 8013fa8:	b570      	push	{r4, r5, r6, lr}
 8013faa:	460c      	mov	r4, r1
 8013fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013fb0:	2900      	cmp	r1, #0
 8013fb2:	b096      	sub	sp, #88	@ 0x58
 8013fb4:	4615      	mov	r5, r2
 8013fb6:	461e      	mov	r6, r3
 8013fb8:	da0d      	bge.n	8013fd6 <__swhatbuf_r+0x2e>
 8013fba:	89a3      	ldrh	r3, [r4, #12]
 8013fbc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013fc0:	f04f 0100 	mov.w	r1, #0
 8013fc4:	bf14      	ite	ne
 8013fc6:	2340      	movne	r3, #64	@ 0x40
 8013fc8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013fcc:	2000      	movs	r0, #0
 8013fce:	6031      	str	r1, [r6, #0]
 8013fd0:	602b      	str	r3, [r5, #0]
 8013fd2:	b016      	add	sp, #88	@ 0x58
 8013fd4:	bd70      	pop	{r4, r5, r6, pc}
 8013fd6:	466a      	mov	r2, sp
 8013fd8:	f000 f848 	bl	801406c <_fstat_r>
 8013fdc:	2800      	cmp	r0, #0
 8013fde:	dbec      	blt.n	8013fba <__swhatbuf_r+0x12>
 8013fe0:	9901      	ldr	r1, [sp, #4]
 8013fe2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013fe6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013fea:	4259      	negs	r1, r3
 8013fec:	4159      	adcs	r1, r3
 8013fee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013ff2:	e7eb      	b.n	8013fcc <__swhatbuf_r+0x24>

08013ff4 <__smakebuf_r>:
 8013ff4:	898b      	ldrh	r3, [r1, #12]
 8013ff6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013ff8:	079d      	lsls	r5, r3, #30
 8013ffa:	4606      	mov	r6, r0
 8013ffc:	460c      	mov	r4, r1
 8013ffe:	d507      	bpl.n	8014010 <__smakebuf_r+0x1c>
 8014000:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014004:	6023      	str	r3, [r4, #0]
 8014006:	6123      	str	r3, [r4, #16]
 8014008:	2301      	movs	r3, #1
 801400a:	6163      	str	r3, [r4, #20]
 801400c:	b003      	add	sp, #12
 801400e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014010:	ab01      	add	r3, sp, #4
 8014012:	466a      	mov	r2, sp
 8014014:	f7ff ffc8 	bl	8013fa8 <__swhatbuf_r>
 8014018:	9f00      	ldr	r7, [sp, #0]
 801401a:	4605      	mov	r5, r0
 801401c:	4639      	mov	r1, r7
 801401e:	4630      	mov	r0, r6
 8014020:	f7ff f9ce 	bl	80133c0 <_malloc_r>
 8014024:	b948      	cbnz	r0, 801403a <__smakebuf_r+0x46>
 8014026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801402a:	059a      	lsls	r2, r3, #22
 801402c:	d4ee      	bmi.n	801400c <__smakebuf_r+0x18>
 801402e:	f023 0303 	bic.w	r3, r3, #3
 8014032:	f043 0302 	orr.w	r3, r3, #2
 8014036:	81a3      	strh	r3, [r4, #12]
 8014038:	e7e2      	b.n	8014000 <__smakebuf_r+0xc>
 801403a:	89a3      	ldrh	r3, [r4, #12]
 801403c:	6020      	str	r0, [r4, #0]
 801403e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014042:	81a3      	strh	r3, [r4, #12]
 8014044:	9b01      	ldr	r3, [sp, #4]
 8014046:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801404a:	b15b      	cbz	r3, 8014064 <__smakebuf_r+0x70>
 801404c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014050:	4630      	mov	r0, r6
 8014052:	f000 f81d 	bl	8014090 <_isatty_r>
 8014056:	b128      	cbz	r0, 8014064 <__smakebuf_r+0x70>
 8014058:	89a3      	ldrh	r3, [r4, #12]
 801405a:	f023 0303 	bic.w	r3, r3, #3
 801405e:	f043 0301 	orr.w	r3, r3, #1
 8014062:	81a3      	strh	r3, [r4, #12]
 8014064:	89a3      	ldrh	r3, [r4, #12]
 8014066:	431d      	orrs	r5, r3
 8014068:	81a5      	strh	r5, [r4, #12]
 801406a:	e7cf      	b.n	801400c <__smakebuf_r+0x18>

0801406c <_fstat_r>:
 801406c:	b538      	push	{r3, r4, r5, lr}
 801406e:	4d07      	ldr	r5, [pc, #28]	@ (801408c <_fstat_r+0x20>)
 8014070:	2300      	movs	r3, #0
 8014072:	4604      	mov	r4, r0
 8014074:	4608      	mov	r0, r1
 8014076:	4611      	mov	r1, r2
 8014078:	602b      	str	r3, [r5, #0]
 801407a:	f7ee f897 	bl	80021ac <_fstat>
 801407e:	1c43      	adds	r3, r0, #1
 8014080:	d102      	bne.n	8014088 <_fstat_r+0x1c>
 8014082:	682b      	ldr	r3, [r5, #0]
 8014084:	b103      	cbz	r3, 8014088 <_fstat_r+0x1c>
 8014086:	6023      	str	r3, [r4, #0]
 8014088:	bd38      	pop	{r3, r4, r5, pc}
 801408a:	bf00      	nop
 801408c:	20009f10 	.word	0x20009f10

08014090 <_isatty_r>:
 8014090:	b538      	push	{r3, r4, r5, lr}
 8014092:	4d06      	ldr	r5, [pc, #24]	@ (80140ac <_isatty_r+0x1c>)
 8014094:	2300      	movs	r3, #0
 8014096:	4604      	mov	r4, r0
 8014098:	4608      	mov	r0, r1
 801409a:	602b      	str	r3, [r5, #0]
 801409c:	f7ee f896 	bl	80021cc <_isatty>
 80140a0:	1c43      	adds	r3, r0, #1
 80140a2:	d102      	bne.n	80140aa <_isatty_r+0x1a>
 80140a4:	682b      	ldr	r3, [r5, #0]
 80140a6:	b103      	cbz	r3, 80140aa <_isatty_r+0x1a>
 80140a8:	6023      	str	r3, [r4, #0]
 80140aa:	bd38      	pop	{r3, r4, r5, pc}
 80140ac:	20009f10 	.word	0x20009f10

080140b0 <_sbrk_r>:
 80140b0:	b538      	push	{r3, r4, r5, lr}
 80140b2:	4d06      	ldr	r5, [pc, #24]	@ (80140cc <_sbrk_r+0x1c>)
 80140b4:	2300      	movs	r3, #0
 80140b6:	4604      	mov	r4, r0
 80140b8:	4608      	mov	r0, r1
 80140ba:	602b      	str	r3, [r5, #0]
 80140bc:	f7ee f89e 	bl	80021fc <_sbrk>
 80140c0:	1c43      	adds	r3, r0, #1
 80140c2:	d102      	bne.n	80140ca <_sbrk_r+0x1a>
 80140c4:	682b      	ldr	r3, [r5, #0]
 80140c6:	b103      	cbz	r3, 80140ca <_sbrk_r+0x1a>
 80140c8:	6023      	str	r3, [r4, #0]
 80140ca:	bd38      	pop	{r3, r4, r5, pc}
 80140cc:	20009f10 	.word	0x20009f10

080140d0 <__assert_func>:
 80140d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80140d2:	4614      	mov	r4, r2
 80140d4:	461a      	mov	r2, r3
 80140d6:	4b09      	ldr	r3, [pc, #36]	@ (80140fc <__assert_func+0x2c>)
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	4605      	mov	r5, r0
 80140dc:	68d8      	ldr	r0, [r3, #12]
 80140de:	b14c      	cbz	r4, 80140f4 <__assert_func+0x24>
 80140e0:	4b07      	ldr	r3, [pc, #28]	@ (8014100 <__assert_func+0x30>)
 80140e2:	9100      	str	r1, [sp, #0]
 80140e4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80140e8:	4906      	ldr	r1, [pc, #24]	@ (8014104 <__assert_func+0x34>)
 80140ea:	462b      	mov	r3, r5
 80140ec:	f000 f842 	bl	8014174 <fiprintf>
 80140f0:	f000 f852 	bl	8014198 <abort>
 80140f4:	4b04      	ldr	r3, [pc, #16]	@ (8014108 <__assert_func+0x38>)
 80140f6:	461c      	mov	r4, r3
 80140f8:	e7f3      	b.n	80140e2 <__assert_func+0x12>
 80140fa:	bf00      	nop
 80140fc:	20000054 	.word	0x20000054
 8014100:	080148ad 	.word	0x080148ad
 8014104:	080148ba 	.word	0x080148ba
 8014108:	080148e8 	.word	0x080148e8

0801410c <_calloc_r>:
 801410c:	b570      	push	{r4, r5, r6, lr}
 801410e:	fba1 5402 	umull	r5, r4, r1, r2
 8014112:	b934      	cbnz	r4, 8014122 <_calloc_r+0x16>
 8014114:	4629      	mov	r1, r5
 8014116:	f7ff f953 	bl	80133c0 <_malloc_r>
 801411a:	4606      	mov	r6, r0
 801411c:	b928      	cbnz	r0, 801412a <_calloc_r+0x1e>
 801411e:	4630      	mov	r0, r6
 8014120:	bd70      	pop	{r4, r5, r6, pc}
 8014122:	220c      	movs	r2, #12
 8014124:	6002      	str	r2, [r0, #0]
 8014126:	2600      	movs	r6, #0
 8014128:	e7f9      	b.n	801411e <_calloc_r+0x12>
 801412a:	462a      	mov	r2, r5
 801412c:	4621      	mov	r1, r4
 801412e:	f7fe f9eb 	bl	8012508 <memset>
 8014132:	e7f4      	b.n	801411e <_calloc_r+0x12>

08014134 <__ascii_mbtowc>:
 8014134:	b082      	sub	sp, #8
 8014136:	b901      	cbnz	r1, 801413a <__ascii_mbtowc+0x6>
 8014138:	a901      	add	r1, sp, #4
 801413a:	b142      	cbz	r2, 801414e <__ascii_mbtowc+0x1a>
 801413c:	b14b      	cbz	r3, 8014152 <__ascii_mbtowc+0x1e>
 801413e:	7813      	ldrb	r3, [r2, #0]
 8014140:	600b      	str	r3, [r1, #0]
 8014142:	7812      	ldrb	r2, [r2, #0]
 8014144:	1e10      	subs	r0, r2, #0
 8014146:	bf18      	it	ne
 8014148:	2001      	movne	r0, #1
 801414a:	b002      	add	sp, #8
 801414c:	4770      	bx	lr
 801414e:	4610      	mov	r0, r2
 8014150:	e7fb      	b.n	801414a <__ascii_mbtowc+0x16>
 8014152:	f06f 0001 	mvn.w	r0, #1
 8014156:	e7f8      	b.n	801414a <__ascii_mbtowc+0x16>

08014158 <__ascii_wctomb>:
 8014158:	4603      	mov	r3, r0
 801415a:	4608      	mov	r0, r1
 801415c:	b141      	cbz	r1, 8014170 <__ascii_wctomb+0x18>
 801415e:	2aff      	cmp	r2, #255	@ 0xff
 8014160:	d904      	bls.n	801416c <__ascii_wctomb+0x14>
 8014162:	228a      	movs	r2, #138	@ 0x8a
 8014164:	601a      	str	r2, [r3, #0]
 8014166:	f04f 30ff 	mov.w	r0, #4294967295
 801416a:	4770      	bx	lr
 801416c:	700a      	strb	r2, [r1, #0]
 801416e:	2001      	movs	r0, #1
 8014170:	4770      	bx	lr
	...

08014174 <fiprintf>:
 8014174:	b40e      	push	{r1, r2, r3}
 8014176:	b503      	push	{r0, r1, lr}
 8014178:	4601      	mov	r1, r0
 801417a:	ab03      	add	r3, sp, #12
 801417c:	4805      	ldr	r0, [pc, #20]	@ (8014194 <fiprintf+0x20>)
 801417e:	f853 2b04 	ldr.w	r2, [r3], #4
 8014182:	6800      	ldr	r0, [r0, #0]
 8014184:	9301      	str	r3, [sp, #4]
 8014186:	f7ff fd4b 	bl	8013c20 <_vfiprintf_r>
 801418a:	b002      	add	sp, #8
 801418c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014190:	b003      	add	sp, #12
 8014192:	4770      	bx	lr
 8014194:	20000054 	.word	0x20000054

08014198 <abort>:
 8014198:	b508      	push	{r3, lr}
 801419a:	2006      	movs	r0, #6
 801419c:	f000 f82c 	bl	80141f8 <raise>
 80141a0:	2001      	movs	r0, #1
 80141a2:	f7ed ffcf 	bl	8002144 <_exit>

080141a6 <_raise_r>:
 80141a6:	291f      	cmp	r1, #31
 80141a8:	b538      	push	{r3, r4, r5, lr}
 80141aa:	4605      	mov	r5, r0
 80141ac:	460c      	mov	r4, r1
 80141ae:	d904      	bls.n	80141ba <_raise_r+0x14>
 80141b0:	2316      	movs	r3, #22
 80141b2:	6003      	str	r3, [r0, #0]
 80141b4:	f04f 30ff 	mov.w	r0, #4294967295
 80141b8:	bd38      	pop	{r3, r4, r5, pc}
 80141ba:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80141bc:	b112      	cbz	r2, 80141c4 <_raise_r+0x1e>
 80141be:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80141c2:	b94b      	cbnz	r3, 80141d8 <_raise_r+0x32>
 80141c4:	4628      	mov	r0, r5
 80141c6:	f000 f831 	bl	801422c <_getpid_r>
 80141ca:	4622      	mov	r2, r4
 80141cc:	4601      	mov	r1, r0
 80141ce:	4628      	mov	r0, r5
 80141d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80141d4:	f000 b818 	b.w	8014208 <_kill_r>
 80141d8:	2b01      	cmp	r3, #1
 80141da:	d00a      	beq.n	80141f2 <_raise_r+0x4c>
 80141dc:	1c59      	adds	r1, r3, #1
 80141de:	d103      	bne.n	80141e8 <_raise_r+0x42>
 80141e0:	2316      	movs	r3, #22
 80141e2:	6003      	str	r3, [r0, #0]
 80141e4:	2001      	movs	r0, #1
 80141e6:	e7e7      	b.n	80141b8 <_raise_r+0x12>
 80141e8:	2100      	movs	r1, #0
 80141ea:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80141ee:	4620      	mov	r0, r4
 80141f0:	4798      	blx	r3
 80141f2:	2000      	movs	r0, #0
 80141f4:	e7e0      	b.n	80141b8 <_raise_r+0x12>
	...

080141f8 <raise>:
 80141f8:	4b02      	ldr	r3, [pc, #8]	@ (8014204 <raise+0xc>)
 80141fa:	4601      	mov	r1, r0
 80141fc:	6818      	ldr	r0, [r3, #0]
 80141fe:	f7ff bfd2 	b.w	80141a6 <_raise_r>
 8014202:	bf00      	nop
 8014204:	20000054 	.word	0x20000054

08014208 <_kill_r>:
 8014208:	b538      	push	{r3, r4, r5, lr}
 801420a:	4d07      	ldr	r5, [pc, #28]	@ (8014228 <_kill_r+0x20>)
 801420c:	2300      	movs	r3, #0
 801420e:	4604      	mov	r4, r0
 8014210:	4608      	mov	r0, r1
 8014212:	4611      	mov	r1, r2
 8014214:	602b      	str	r3, [r5, #0]
 8014216:	f7ed ff85 	bl	8002124 <_kill>
 801421a:	1c43      	adds	r3, r0, #1
 801421c:	d102      	bne.n	8014224 <_kill_r+0x1c>
 801421e:	682b      	ldr	r3, [r5, #0]
 8014220:	b103      	cbz	r3, 8014224 <_kill_r+0x1c>
 8014222:	6023      	str	r3, [r4, #0]
 8014224:	bd38      	pop	{r3, r4, r5, pc}
 8014226:	bf00      	nop
 8014228:	20009f10 	.word	0x20009f10

0801422c <_getpid_r>:
 801422c:	f7ed bf72 	b.w	8002114 <_getpid>

08014230 <_init>:
 8014230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014232:	bf00      	nop
 8014234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014236:	bc08      	pop	{r3}
 8014238:	469e      	mov	lr, r3
 801423a:	4770      	bx	lr

0801423c <_fini>:
 801423c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801423e:	bf00      	nop
 8014240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014242:	bc08      	pop	{r3}
 8014244:	469e      	mov	lr, r3
 8014246:	4770      	bx	lr
