

================================================================
== Vitis HLS Report for 'Reflection_coefficients_Pipeline_gsm_div_label0'
================================================================
* Date:           Thu May 29 16:47:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.048 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.128 us|  0.128 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- gsm_div_label0  |       14|       14|         1|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%div = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:122->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 4 'alloca' 'div' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%L_num = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 5 'alloca' 'L_num' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln121_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln121_1"   --->   Operation 7 'read' 'sext_ln121_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln126_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln126"   --->   Operation 8 'read' 'sext_ln126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln120_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln120"   --->   Operation 9 'read' 'sext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln121_1_cast = sext i16 %sext_ln121_1_read"   --->   Operation 10 'sext' 'sext_ln121_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln126_cast = sext i16 %sext_ln126_read"   --->   Operation 11 'sext' 'sext_ln126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln120_cast = sext i16 %sext_ln120_read"   --->   Operation 12 'sext' 'sext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln123 = store i4 14, i4 %k" [data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 13 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln120 = store i63 %sext_ln120_cast, i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 14 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln122 = store i15 0, i15 %div" [data/benchmarks/gsm/gsm_add.c:122->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 15 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%div_4 = load i15 %div" [data/benchmarks/gsm/gsm_add.c:141->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 17 'load' 'div_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%L_num_1 = load i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 18 'load' 'L_num_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k_2 = load i4 %k" [data/benchmarks/gsm/gsm_add.c:138->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 19 'load' 'k_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [data/benchmarks/gsm/gsm_add.c:122->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 20 'specpipeline' 'specpipeline_ln122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15" [data/benchmarks/gsm/gsm_add.c:140->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/gsm/gsm_add.c:138->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 22 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%div_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %div_4, i1 0" [data/benchmarks/gsm/gsm_add.c:141->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 23 'bitconcatenate' 'div_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%L_num_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %L_num_1, i1 0" [data/benchmarks/gsm/gsm_add.c:142->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 24 'bitconcatenate' 'L_num_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln120 = shl i63 %L_num_1, i63 1" [data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 25 'shl' 'shl_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.14ns)   --->   "%icmp_ln144 = icmp_slt  i64 %L_num_2, i64 %sext_ln126_cast" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 26 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.12ns)   --->   "%xor_ln144 = xor i1 %icmp_ln144, i1 1" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 27 'xor' 'xor_ln144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.13ns)   --->   "%L_num_3 = sub i63 %shl_ln120, i63 %sext_ln121_1_cast" [data/benchmarks/gsm/gsm_add.c:146->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 28 'sub' 'L_num_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node div_6)   --->   "%div_5 = or i16 %div_1, i16 1" [data/benchmarks/gsm/gsm_add.c:147->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 29 'or' 'div_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.24ns) (out node of the LUT)   --->   "%div_6 = select i1 %xor_ln144, i16 %div_5, i16 %div_1" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 30 'select' 'div_6' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i16 %div_6" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 31 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%L_num_4 = select i1 %xor_ln144, i63 %L_num_3, i63 %shl_ln120" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 32 'select' 'L_num_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.70ns)   --->   "%k_3 = add i4 %k_2, i4 15" [data/benchmarks/gsm/gsm_add.c:138->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 33 'add' 'k_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln138 = icmp_eq  i4 %k_2, i4 0" [data/benchmarks/gsm/gsm_add.c:138->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 34 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln123 = store i4 %k_3, i4 %k" [data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 35 'store' 'store_ln123' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln120 = store i63 %L_num_4, i63 %L_num" [data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 36 'store' 'store_ln120' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln122 = store i15 %trunc_ln144, i15 %div" [data/benchmarks/gsm/gsm_add.c:122->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 37 'store' 'store_ln122' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %while.body.i, void %gsm_div.exit.loopexit.exitStub" [data/benchmarks/gsm/gsm_add.c:138->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 38 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln144 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %div_3_out, i16 %div_6" [data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217]   --->   Operation 39 'write' 'write_ln144' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 4 bit ('k', data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217) [7]  (0.000 ns)
	'store' operation 0 bit ('store_ln123', data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217) of constant 14 on local variable 'k', data/benchmarks/gsm/gsm_add.c:123->data/benchmarks/gsm/gsm_lpc.c:217 [14]  (0.387 ns)

 <State 2>: 2.048ns
The critical path consists of the following:
	'load' operation 63 bit ('L_num', data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217) on local variable 'L_num', data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217 [20]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln144', data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217) [28]  (1.147 ns)
	'xor' operation 1 bit ('xor_ln144', data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217) [29]  (0.122 ns)
	'select' operation 63 bit ('L_num', data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217) [34]  (0.392 ns)
	'store' operation 0 bit ('store_ln120', data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217) of variable 'L_num', data/benchmarks/gsm/gsm_add.c:144->data/benchmarks/gsm/gsm_lpc.c:217 on local variable 'L_num', data/benchmarks/gsm/gsm_add.c:120->data/benchmarks/gsm/gsm_lpc.c:217 [38]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
