Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 28 22:03:28 2019
| Host         : DESKTOP-254I58R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PictureDriver_control_sets_placed.rpt
| Design       : PictureDriver
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             438 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------+-------------------------------------+------------------+----------------+
|            Clock Signal            |  Enable Signal  |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------------+-----------------+-------------------------------------+------------------+----------------+
|  driver/clk_div_inst/inst/clk_out1 |                 |                                     |                2 |              8 |
|  driver/clk_div_inst/inst/clk_out1 |                 | driver/eqOp2_in                     |                3 |             24 |
|  driver/clk_div_inst/inst/clk_out1 |                 | driver/vga_red_outed_reg[3]_i_1_n_0 |               12 |             24 |
|  driver/clk_div_inst/inst/clk_out1 | driver/eqOp2_in | driver/sig_v_cntr_reg0              |                3 |             24 |
|  driver/clk_div_inst/inst/clk_out1 | frameIterator   | frameIterator_rep[13]_i_1_n_0       |              147 |            414 |
+------------------------------------+-----------------+-------------------------------------+------------------+----------------+


