

================================================================
== Synthesis Summary Report of 'spmv'
================================================================
+ General Information: 
    * Date:           Fri Oct 21 20:27:00 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        spmv_base
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |        |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP  |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+
    |+ spmv                |     -|  0.03|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  2003 (1%)|  3107 (5%)|    -|
    | o L1                 |     -|  7.30|        -|       -|         -|        -|     -|        no|     -|       -|          -|          -|    -|
    |  + spmv_Pipeline_L2  |     -|  0.03|        -|       -|         -|        -|     -|        no|     -|  5 (2%)|  1229 (1%)|  2326 (4%)|    -|
    |   o L2               |    II|  7.30|        -|       -|        48|       40|     -|       yes|     -|       -|          -|          -|    -|
    +----------------------+------+------+---------+--------+----------+---------+------+----------+------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 32     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| rowPtr      | in        | int*     |
| columnIndex | in        | int*     |
| values      | in        | float*   |
| y           | out       | float*   |
| x           | in        | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+---------------+---------+-------------------------------------+
| Argument    | HW Interface  | HW Type | HW Info                             |
+-------------+---------------+---------+-------------------------------------+
| rowPtr      | s_axi_control | memory  | name=rowPtr offset=32 range=32      |
| columnIndex | s_axi_control | memory  | name=columnIndex offset=64 range=64 |
| values      | s_axi_control | memory  | name=values offset=128 range=64     |
| y           | s_axi_control | memory  | name=y offset=16 range=16           |
| x           | s_axi_control | memory  | name=x offset=192 range=16          |
+-------------+---------------+---------+-------------------------------------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+------------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable         | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+------------------+------+---------+---------+
| + spmv                               | 5   |        |                  |      |         |         |
|   indvars_iv_next6_fu_193_p2         | -   |        | indvars_iv_next6 | add  | fabric  | 0       |
|   empty_16_fu_224_p2                 | -   |        | empty_16         | add  | fabric  | 0       |
|  + spmv_Pipeline_L2                  | 5   |        |                  |      |         |         |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul              | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1             | fadd | fulldsp | 4       |
|    add_ln18_fu_496_p2                | -   |        | add_ln18         | add  | fabric  | 0       |
|    add_ln21_fu_578_p2                | -   |        | add_ln21         | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_1            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_1           | fadd | fulldsp | 4       |
|    add_ln18_1_fu_507_p2              | -   |        | add_ln18_1       | add  | fabric  | 0       |
|    add_ln21_1_fu_594_p2              | -   |        | add_ln21_1       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_2            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_2           | fadd | fulldsp | 4       |
|    add_ln18_2_fu_518_p2              | -   |        | add_ln18_2       | add  | fabric  | 0       |
|    add_ln21_2_fu_620_p2              | -   |        | add_ln21_2       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_3            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_3           | fadd | fulldsp | 4       |
|    add_ln18_3_fu_529_p2              | -   |        | add_ln18_3       | add  | fabric  | 0       |
|    add_ln21_3_fu_646_p2              | -   |        | add_ln21_3       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_4            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_4           | fadd | fulldsp | 4       |
|    add_ln18_4_fu_540_p2              | -   |        | add_ln18_4       | add  | fabric  | 0       |
|    add_ln21_4_fu_672_p2              | -   |        | add_ln21_4       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_5            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_5           | fadd | fulldsp | 4       |
|    add_ln18_5_fu_551_p2              | -   |        | add_ln18_5       | add  | fabric  | 0       |
|    add_ln21_5_fu_698_p2              | -   |        | add_ln21_5       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_6            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_6           | fadd | fulldsp | 4       |
|    add_ln18_6_fu_562_p2              | -   |        | add_ln18_6       | add  | fabric  | 0       |
|    add_ln21_6_fu_724_p2              | -   |        | add_ln21_6       | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_7            | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | y0_1_7           | fadd | fulldsp | 4       |
|    add_ln18_7_fu_770_p2              | -   |        | add_ln18_7       | add  | fabric  | 0       |
+--------------------------------------+-----+--------+------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+----------------------------------------------+
| Type      | Options                    | Location                                     |
+-----------+----------------------------+----------------------------------------------+
| interface | s_axilite port=rowPtr      | spmv_base/spmv.cpp:8 in spmv, rowPtr         |
| interface | s_axilite port=columnIndex | spmv_base/spmv.cpp:9 in spmv, columnIndex    |
| interface | s_axilite port=values      | spmv_base/spmv.cpp:10 in spmv, values        |
| interface | s_axilite port=y           | spmv_base/spmv.cpp:11 in spmv, y             |
| interface | s_axilite port=x           | spmv_base/spmv.cpp:12 in spmv, x             |
| interface | s_axilite port=return      | spmv_base/spmv.cpp:13 in spmv, return        |
| unroll    | factor=8                   | spmv_base/spmv.cpp:19 in spmv                |
| pipeline  |                            | spmv_base/spmv.cpp:20 in spmv                |
| interface | s_axilite port=rowPtr      | spmv_base/spmv.cpp:34 in spmv_s, rowPtr      |
| interface | s_axilite port=columnIndex | spmv_base/spmv.cpp:35 in spmv_s, columnIndex |
| interface | s_axilite port=values      | spmv_base/spmv.cpp:36 in spmv_s, values      |
| interface | s_axilite port=y           | spmv_base/spmv.cpp:37 in spmv_s, y           |
| interface | s_axilite port=x           | spmv_base/spmv.cpp:38 in spmv_s, x           |
| interface | s_axilite port=return      | spmv_base/spmv.cpp:39 in spmv_s, return      |
| interface | s_axilite port=nRow        | spmv_base/spmv.cpp:40 in spmv_s, nRow        |
| unroll    | factor=8                   | spmv_base/spmv.cpp:46 in spmv_s              |
| pipeline  |                            | spmv_base/spmv.cpp:47 in spmv_s              |
+-----------+----------------------------+----------------------------------------------+


