#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55570fe38e90 .scope module, "BUF" "BUF" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
o0x7f0c20796018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55570fd8a6b0 .functor BUFZ 1, o0x7f0c20796018, C4<0>, C4<0>, C4<0>;
v0x55570fe3cdc0_0 .net "A", 0 0, o0x7f0c20796018;  0 drivers
v0x55570fe3c580_0 .net "Y", 0 0, L_0x55570fd8a6b0;  1 drivers
S_0x55570fe291b0 .scope module, "Banco_Fifo" "Banco_Fifo" 3 7;
 .timescale 0 0;
P_0x55570fe3ec70 .param/l "address_width" 0 3 8, +C4<00000000000000000000000000001000>;
P_0x55570fe3ecb0 .param/l "data_width" 0 3 9, +C4<00000000000000000000000000001010>;
v0x55570fe77d00_0 .net "FIFO_data_in", 9 0, v0x55570fe772c0_0;  1 drivers
v0x55570fe77de0_0 .net "FIFO_data_out", 9 0, v0x55570fe51f20_0;  1 drivers
v0x55570fe77ea0_0 .net "FIFO_data_out_synth", 9 0, v0x55570fe737e0_0;  1 drivers
v0x55570fe77f40_0 .net "almost_empty_fifo", 0 0, L_0x55570fe797f0;  1 drivers
v0x55570fe78030_0 .net "almost_full_fifo", 0 0, L_0x55570fe79cf0;  1 drivers
v0x55570fe78170_0 .net "clk", 0 0, v0x55570fe77530_0;  1 drivers
L_0x7f0c2074d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55570fe78210_0 .net "empty_fifo", 0 0, L_0x7f0c2074d018;  1 drivers
o0x7f0c20799498 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe782b0_0 .net "error", 0 0, o0x7f0c20799498;  0 drivers
L_0x7f0c2074d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55570fe78350_0 .net "full_fifo", 0 0, L_0x7f0c2074d060;  1 drivers
v0x55570fe78480_0 .net "pop", 0 0, v0x55570fe775d0_0;  1 drivers
v0x55570fe785b0_0 .net "push", 0 0, v0x55570fe776c0_0;  1 drivers
v0x55570fe786e0_0 .net "rd_enable", 0 0, v0x55570fe52d50_0;  1 drivers
v0x55570fe78780_0 .net "rd_enable_synth", 0 0, v0x55570fe72ea0_0;  1 drivers
v0x55570fe78820_0 .net "reset", 0 0, v0x55570fe77910_0;  1 drivers
v0x55570fe788c0_0 .net "wr_enable", 0 0, v0x55570fe52ef0_0;  1 drivers
v0x55570fe78960_0 .net "wr_enable_synth", 0 0, v0x55570fe729e0_0;  1 drivers
S_0x55570fe2ba40 .scope module, "u_fifo" "Fifo" 3 38, 4 6 0, S_0x55570fe291b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable"
    .port_info 3 /OUTPUT 1 "rd_enable"
    .port_info 4 /INPUT 10 "FIFO_data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out"
P_0x55570fe518e0 .param/l "address_width" 0 4 7, +C4<00000000000000000000000000001000>;
P_0x55570fe51920 .param/l "data_width" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x55570fe51960 .param/l "size_fifo" 0 4 23, +C4<000000000000000000000000000000111>;
v0x55570fe52510_0 .net "FIFO_data_in", 9 0, v0x55570fe772c0_0;  alias, 1 drivers
v0x55570fe525f0_0 .net "FIFO_data_out", 9 0, v0x55570fe51f20_0;  alias, 1 drivers
v0x55570fe526c0_0 .var "almost_empty_fifo", 0 0;
v0x55570fe52790_0 .var "almost_full_fifo", 0 0;
v0x55570fe52830_0 .net "clk", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe528d0_0 .var "cnt", 2 0;
v0x55570fe52990_0 .var "empty_fifo", 0 0;
o0x7f0c20796468 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe52a50_0 .net "error", 0 0, o0x7f0c20796468;  0 drivers
v0x55570fe52b10_0 .var "full_fifo", 0 0;
v0x55570fe52bd0_0 .net "pop", 0 0, v0x55570fe775d0_0;  alias, 1 drivers
v0x55570fe52c90_0 .net "push", 0 0, v0x55570fe776c0_0;  alias, 1 drivers
v0x55570fe52d50_0 .var "rd_enable", 0 0;
v0x55570fe52e20_0 .net "reset", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe52ef0_0 .var "wr_enable", 0 0;
E_0x55570fdd5eb0 .event edge, v0x55570fe528d0_0;
S_0x55570fe2e790 .scope module, "mem" "memoria" 4 36, 5 3 0, S_0x55570fe2ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "memo_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wrmem_enable"
    .port_info 4 /INPUT 1 "rdmem_enable"
    .port_info 5 /OUTPUT 10 "memo_data_out"
P_0x55570fe3d560 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55570fe3d5a0 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x55570fe3ae40_0 .net "clk", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe21230_0 .var/i "i", 31 0;
v0x55570fe22640 .array "mem", 0 7, 9 0;
v0x55570fe1efc0_0 .net "memo_data_in", 9 0, v0x55570fe772c0_0;  alias, 1 drivers
v0x55570fe51f20_0 .var "memo_data_out", 9 0;
v0x55570fe52050_0 .var "rd_ptr", 2 0;
v0x55570fe52130_0 .net "rdmem_enable", 0 0, v0x55570fe52d50_0;  alias, 1 drivers
v0x55570fe521f0_0 .net "reset", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe522b0_0 .var "wr_ptr", 2 0;
v0x55570fe52390_0 .net "wrmem_enable", 0 0, v0x55570fe52ef0_0;  alias, 1 drivers
E_0x55570fd889b0 .event posedge, v0x55570fe3ae40_0;
S_0x55570fe330e0 .scope module, "u_fifosynth" "Fifo_synth" 3 52, 6 6 0, S_0x55570fe291b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "wr_enable_synth"
    .port_info 3 /OUTPUT 1 "rd_enable_synth"
    .port_info 4 /INPUT 10 "FIFO_data_in"
    .port_info 5 /INPUT 1 "pop"
    .port_info 6 /INPUT 1 "push"
    .port_info 7 /OUTPUT 1 "full_fifo"
    .port_info 8 /OUTPUT 1 "empty_fifo"
    .port_info 9 /OUTPUT 1 "almost_full_fifo"
    .port_info 10 /OUTPUT 1 "almost_empty_fifo"
    .port_info 11 /OUTPUT 1 "error"
    .port_info 12 /OUTPUT 10 "FIFO_data_out_synth"
v0x55570fe73db0_0 .net "FIFO_data_in", 9 0, v0x55570fe772c0_0;  alias, 1 drivers
v0x55570fe73eb0_0 .net "FIFO_data_out_synth", 9 0, v0x55570fe737e0_0;  alias, 1 drivers
v0x55570fe73f90_0 .net "_00_", 2 0, L_0x55570fe7d440;  1 drivers
v0x55570fe74050_0 .net "_01_", 0 0, L_0x55570fe7d630;  1 drivers
v0x55570fe74110_0 .net "_02_", 0 0, L_0x55570fe7d7c0;  1 drivers
v0x55570fe74270_0 .net "_03_", 0 0, L_0x55570fdc0f90;  1 drivers
v0x55570fe743a0_0 .net "_04_", 0 0, L_0x55570fdf4800;  1 drivers
v0x55570fe74440_0 .net "_05_", 0 0, L_0x55570fdf48f0;  1 drivers
v0x55570fe744e0_0 .net "_06_", 0 0, L_0x55570fe1dfc0;  1 drivers
v0x55570fe74610_0 .net "_07_", 0 0, L_0x55570fe792f0;  1 drivers
v0x55570fe746b0_0 .net "_08_", 0 0, L_0x55570fe793a0;  1 drivers
v0x55570fe74750_0 .net "_09_", 0 0, L_0x55570fe79450;  1 drivers
v0x55570fe74840_0 .net "_10_", 0 0, L_0x55570fe79500;  1 drivers
v0x55570fe74930_0 .net "_11_", 0 0, L_0x55570fe79640;  1 drivers
v0x55570fe74a20_0 .net "_12_", 0 0, L_0x55570fe79910;  1 drivers
v0x55570fe74b10_0 .net "_13_", 0 0, L_0x55570fe79f00;  1 drivers
v0x55570fe74c40_0 .net "_14_", 0 0, L_0x55570fe7a0b0;  1 drivers
v0x55570fe74ce0_0 .net "_15_", 0 0, L_0x55570fe7a1f0;  1 drivers
v0x55570fe74dd0_0 .net "_16_", 0 0, L_0x55570fe7a590;  1 drivers
v0x55570fe74ec0_0 .net "_17_", 0 0, L_0x55570fe7a790;  1 drivers
v0x55570fe74f60_0 .net "_18_", 0 0, L_0x55570fe7a940;  1 drivers
v0x55570fe75050_0 .net "_19_", 0 0, L_0x55570fe7aa60;  1 drivers
v0x55570fe750f0_0 .net "_20_", 0 0, L_0x55570fe7ab80;  1 drivers
v0x55570fe75190_0 .net "_21_", 0 0, L_0x55570fe7ae00;  1 drivers
v0x55570fe75230_0 .net "_22_", 0 0, L_0x55570fe7b000;  1 drivers
v0x55570fe75320_0 .net "_23_", 0 0, L_0x55570fe7b240;  1 drivers
v0x55570fe75410_0 .net "_24_", 0 0, L_0x55570fe7b580;  1 drivers
v0x55570fe754b0_0 .net "_25_", 0 0, L_0x55570fe7b8d0;  1 drivers
v0x55570fe755a0_0 .net "_26_", 0 0, L_0x55570fe7b9f0;  1 drivers
v0x55570fe75640_0 .net "_27_", 0 0, L_0x55570fe7bba0;  1 drivers
v0x55570fe75730_0 .net "_28_", 0 0, L_0x55570fe7bda0;  1 drivers
v0x55570fe75820_0 .net "_29_", 0 0, L_0x55570fe7bfd0;  1 drivers
v0x55570fe75910_0 .net "_30_", 0 0, L_0x55570fe7c210;  1 drivers
v0x55570fe75c10_0 .net "_31_", 0 0, L_0x55570fe7c5d0;  1 drivers
v0x55570fe75d00_0 .net "_32_", 0 0, L_0x55570fe7c6f0;  1 drivers
v0x55570fe75df0_0 .net "_33_", 0 0, L_0x55570fe7c8f0;  1 drivers
v0x55570fe75e90_0 .net "_34_", 0 0, L_0x55570fe7cbb0;  1 drivers
v0x55570fe75f80_0 .net "_35_", 0 0, L_0x55570fe7ccd0;  1 drivers
v0x55570fe76070_0 .net "_36_", 0 0, L_0x55570fe7cdf0;  1 drivers
v0x55570fe76160_0 .net "_37_", 0 0, L_0x55570fe7d170;  1 drivers
v0x55570fe76250_0 .net "almost_empty_fifo", 0 0, L_0x55570fe797f0;  alias, 1 drivers
v0x55570fe76310_0 .net "almost_full_fifo", 0 0, L_0x55570fe79cf0;  alias, 1 drivers
v0x55570fe763b0_0 .net "clk", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe76450_0 .net "cnt", 2 0, L_0x55570fe7dc20;  1 drivers
v0x55570fe76550_0 .net "empty_fifo", 0 0, L_0x7f0c2074d018;  alias, 1 drivers
v0x55570fe76630_0 .net "error", 0 0, o0x7f0c20799498;  alias, 0 drivers
v0x55570fe76710_0 .net "full_fifo", 0 0, L_0x7f0c2074d060;  alias, 1 drivers
v0x55570fe767f0_0 .net "pop", 0 0, v0x55570fe775d0_0;  alias, 1 drivers
v0x55570fe76900_0 .net "push", 0 0, v0x55570fe776c0_0;  alias, 1 drivers
v0x55570fe76a10_0 .net "rd_enable_synth", 0 0, v0x55570fe72ea0_0;  alias, 1 drivers
v0x55570fe76ad0_0 .net "reset", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe76ca0_0 .net "wr_enable_synth", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
L_0x55570fe78f70 .part L_0x55570fe7dc20, 1, 1;
L_0x55570fe79030 .part L_0x55570fe7dc20, 2, 1;
L_0x55570fe79180 .part L_0x55570fe7dc20, 0, 1;
L_0x55570fe799d0 .part L_0x55570fe7dc20, 1, 1;
L_0x55570fe79b50 .part L_0x55570fe7dc20, 2, 1;
L_0x55570fe79d60 .part L_0x55570fe7dc20, 0, 1;
L_0x55570fe79fc0 .part L_0x55570fe7dc20, 0, 1;
L_0x55570fe7a2b0 .part L_0x55570fe7dc20, 0, 1;
L_0x55570fe7ac80 .part L_0x55570fe7dc20, 2, 1;
L_0x55570fe7bc10 .part L_0x55570fe7dc20, 1, 1;
L_0x55570fe7be10 .part L_0x55570fe7dc20, 1, 1;
L_0x55570fe7ce60 .part L_0x55570fe7dc20, 2, 1;
L_0x55570fe7d440 .concat8 [ 1 1 1 0], L_0x55570fe7b3f0, L_0x55570fe7c3c0, L_0x55570fe7d3b0;
L_0x55570fe7d850 .part L_0x55570fe7d440, 0, 1;
L_0x55570fe7d9c0 .part L_0x55570fe7d440, 1, 1;
L_0x55570fe7da60 .part L_0x55570fe7d440, 2, 1;
L_0x55570fe7dc20 .concat8 [ 1 1 1 0], v0x55570fe71ad0_0, v0x55570fe71f90_0, v0x55570fe72510_0;
S_0x55570fe33d30 .scope module, "_38_" "NOT" 6 76, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fdc0f90 .functor NOT 1, L_0x55570fe78f70, C4<0>, C4<0>, C4<0>;
v0x55570fe63500_0 .net "A", 0 0, L_0x55570fe78f70;  1 drivers
v0x55570fe635e0_0 .net "Y", 0 0, L_0x55570fdc0f90;  alias, 1 drivers
S_0x55570fe63700 .scope module, "_39_" "NOT" 6 80, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fdf4800 .functor NOT 1, L_0x55570fe79030, C4<0>, C4<0>, C4<0>;
v0x55570fe638d0_0 .net "A", 0 0, L_0x55570fe79030;  1 drivers
v0x55570fe639b0_0 .net "Y", 0 0, L_0x55570fdf4800;  alias, 1 drivers
S_0x55570fe63ad0 .scope module, "_40_" "NOT" 6 84, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fdf48f0 .functor NOT 1, L_0x55570fe79180, C4<0>, C4<0>, C4<0>;
v0x55570fe63d10_0 .net "A", 0 0, L_0x55570fe79180;  1 drivers
v0x55570fe63dd0_0 .net "Y", 0 0, L_0x55570fdf48f0;  alias, 1 drivers
S_0x55570fe63ef0 .scope module, "_41_" "NOT" 6 88, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe1dfc0 .functor NOT 1, v0x55570fe72ea0_0, C4<0>, C4<0>, C4<0>;
v0x55570fe64100_0 .net "A", 0 0, v0x55570fe72ea0_0;  alias, 1 drivers
v0x55570fe641e0_0 .net "Y", 0 0, L_0x55570fe1dfc0;  alias, 1 drivers
S_0x55570fe64300 .scope module, "_42_" "NOT" 6 92, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe792f0 .functor NOT 1, v0x55570fe729e0_0, C4<0>, C4<0>, C4<0>;
v0x55570fe64560_0 .net "A", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
v0x55570fe64640_0 .net "Y", 0 0, L_0x55570fe792f0;  alias, 1 drivers
S_0x55570fe64760 .scope module, "_43_" "NOT" 6 96, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe793a0 .functor NOT 1, v0x55570fe77910_0, C4<0>, C4<0>, C4<0>;
v0x55570fe64970_0 .net "A", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe64a80_0 .net "Y", 0 0, L_0x55570fe793a0;  alias, 1 drivers
S_0x55570fe64ba0 .scope module, "_44_" "NOT" 6 100, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe79450 .functor NOT 1, v0x55570fe775d0_0, C4<0>, C4<0>, C4<0>;
v0x55570fe64db0_0 .net "A", 0 0, v0x55570fe775d0_0;  alias, 1 drivers
v0x55570fe64e70_0 .net "Y", 0 0, L_0x55570fe79450;  alias, 1 drivers
S_0x55570fe64f70 .scope module, "_45_" "NOT" 6 104, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe79500 .functor NOT 1, v0x55570fe776c0_0, C4<0>, C4<0>, C4<0>;
v0x55570fe65180_0 .net "A", 0 0, v0x55570fe776c0_0;  alias, 1 drivers
v0x55570fe65240_0 .net "Y", 0 0, L_0x55570fe79500;  alias, 1 drivers
S_0x55570fe65340 .scope module, "_46_" "NAND" 6 108, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe795b0 .functor AND 1, L_0x55570fdc0f90, L_0x55570fdf4800, C4<1>, C4<1>;
L_0x55570fe79640 .functor NOT 1, L_0x55570fe795b0, C4<0>, C4<0>, C4<0>;
v0x55570fe65510_0 .net "A", 0 0, L_0x55570fdc0f90;  alias, 1 drivers
v0x55570fe65600_0 .net "B", 0 0, L_0x55570fdf4800;  alias, 1 drivers
v0x55570fe656d0_0 .net "Y", 0 0, L_0x55570fe79640;  alias, 1 drivers
v0x55570fe657a0_0 .net *"_s0", 0 0, L_0x55570fe795b0;  1 drivers
S_0x55570fe658c0 .scope module, "_47_" "NOR" 6 113, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe796d0 .functor OR 1, L_0x55570fdf48f0, L_0x55570fe79640, C4<0>, C4<0>;
L_0x55570fe797f0 .functor NOT 1, L_0x55570fe796d0, C4<0>, C4<0>, C4<0>;
v0x55570fe65ae0_0 .net "A", 0 0, L_0x55570fdf48f0;  alias, 1 drivers
v0x55570fe65bd0_0 .net "B", 0 0, L_0x55570fe79640;  alias, 1 drivers
v0x55570fe65ca0_0 .net "Y", 0 0, L_0x55570fe797f0;  alias, 1 drivers
v0x55570fe65d70_0 .net *"_s0", 0 0, L_0x55570fe796d0;  1 drivers
S_0x55570fe65e90 .scope module, "_48_" "NAND" 6 118, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe79880 .functor AND 1, L_0x55570fe799d0, L_0x55570fe79b50, C4<1>, C4<1>;
L_0x55570fe79910 .functor NOT 1, L_0x55570fe79880, C4<0>, C4<0>, C4<0>;
v0x55570fe660b0_0 .net "A", 0 0, L_0x55570fe799d0;  1 drivers
v0x55570fe66190_0 .net "B", 0 0, L_0x55570fe79b50;  1 drivers
v0x55570fe66250_0 .net "Y", 0 0, L_0x55570fe79910;  alias, 1 drivers
v0x55570fe66320_0 .net *"_s0", 0 0, L_0x55570fe79880;  1 drivers
S_0x55570fe66480 .scope module, "_49_" "NOR" 6 123, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe79bf0 .functor OR 1, L_0x55570fe79d60, L_0x55570fe79910, C4<0>, C4<0>;
L_0x55570fe79cf0 .functor NOT 1, L_0x55570fe79bf0, C4<0>, C4<0>, C4<0>;
v0x55570fe666a0_0 .net "A", 0 0, L_0x55570fe79d60;  1 drivers
v0x55570fe66780_0 .net "B", 0 0, L_0x55570fe79910;  alias, 1 drivers
v0x55570fe66870_0 .net "Y", 0 0, L_0x55570fe79cf0;  alias, 1 drivers
v0x55570fe66940_0 .net *"_s0", 0 0, L_0x55570fe79bf0;  1 drivers
S_0x55570fe66a60 .scope module, "_50_" "NAND" 6 128, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe79e90 .functor AND 1, L_0x55570fe79fc0, L_0x55570fe1dfc0, C4<1>, C4<1>;
L_0x55570fe79f00 .functor NOT 1, L_0x55570fe79e90, C4<0>, C4<0>, C4<0>;
v0x55570fe66c80_0 .net "A", 0 0, L_0x55570fe79fc0;  1 drivers
v0x55570fe66d60_0 .net "B", 0 0, L_0x55570fe1dfc0;  alias, 1 drivers
v0x55570fe66e50_0 .net "Y", 0 0, L_0x55570fe79f00;  alias, 1 drivers
v0x55570fe66f20_0 .net *"_s0", 0 0, L_0x55570fe79e90;  1 drivers
S_0x55570fe67040 .scope module, "_51_" "NOT" 6 133, 2 8 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /OUTPUT 1 "Y"
L_0x55570fe7a0b0 .functor NOT 1, L_0x55570fe79f00, C4<0>, C4<0>, C4<0>;
v0x55570fe67250_0 .net "A", 0 0, L_0x55570fe79f00;  alias, 1 drivers
v0x55570fe67340_0 .net "Y", 0 0, L_0x55570fe7a0b0;  alias, 1 drivers
S_0x55570fe67440 .scope module, "_52_" "NOR" 6 137, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7a160 .functor OR 1, L_0x55570fe7a2b0, L_0x55570fe1dfc0, C4<0>, C4<0>;
L_0x55570fe7a1f0 .functor NOT 1, L_0x55570fe7a160, C4<0>, C4<0>, C4<0>;
v0x55570fe67660_0 .net "A", 0 0, L_0x55570fe7a2b0;  1 drivers
v0x55570fe67740_0 .net "B", 0 0, L_0x55570fe1dfc0;  alias, 1 drivers
v0x55570fe67850_0 .net "Y", 0 0, L_0x55570fe7a1f0;  alias, 1 drivers
v0x55570fe678f0_0 .net *"_s0", 0 0, L_0x55570fe7a160;  1 drivers
S_0x55570fe67a30 .scope module, "_53_" "NAND" 6 142, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7a500 .functor AND 1, L_0x55570fdf48f0, v0x55570fe72ea0_0, C4<1>, C4<1>;
L_0x55570fe7a590 .functor NOT 1, L_0x55570fe7a500, C4<0>, C4<0>, C4<0>;
v0x55570fe67c50_0 .net "A", 0 0, L_0x55570fdf48f0;  alias, 1 drivers
v0x55570fe67d60_0 .net "B", 0 0, v0x55570fe72ea0_0;  alias, 1 drivers
v0x55570fe67e20_0 .net "Y", 0 0, L_0x55570fe7a590;  alias, 1 drivers
v0x55570fe67ef0_0 .net *"_s0", 0 0, L_0x55570fe7a500;  1 drivers
S_0x55570fe68010 .scope module, "_54_" "NOR" 6 147, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7a670 .functor OR 1, L_0x55570fe7a0b0, L_0x55570fe7a1f0, C4<0>, C4<0>;
L_0x55570fe7a790 .functor NOT 1, L_0x55570fe7a670, C4<0>, C4<0>, C4<0>;
v0x55570fe68230_0 .net "A", 0 0, L_0x55570fe7a0b0;  alias, 1 drivers
v0x55570fe68320_0 .net "B", 0 0, L_0x55570fe7a1f0;  alias, 1 drivers
v0x55570fe683f0_0 .net "Y", 0 0, L_0x55570fe7a790;  alias, 1 drivers
v0x55570fe684c0_0 .net *"_s0", 0 0, L_0x55570fe7a670;  1 drivers
S_0x55570fe685e0 .scope module, "_55_" "NOR" 6 152, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7a8b0 .functor OR 1, v0x55570fe729e0_0, L_0x55570fe7a790, C4<0>, C4<0>;
L_0x55570fe7a940 .functor NOT 1, L_0x55570fe7a8b0, C4<0>, C4<0>, C4<0>;
v0x55570fe68800_0 .net "A", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
v0x55570fe688f0_0 .net "B", 0 0, L_0x55570fe7a790;  alias, 1 drivers
v0x55570fe689c0_0 .net "Y", 0 0, L_0x55570fe7a940;  alias, 1 drivers
v0x55570fe68a90_0 .net *"_s0", 0 0, L_0x55570fe7a8b0;  1 drivers
S_0x55570fe68bb0 .scope module, "_56_" "NOR" 6 157, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7a9d0 .functor OR 1, L_0x55570fdc0f90, L_0x55570fe79f00, C4<0>, C4<0>;
L_0x55570fe7aa60 .functor NOT 1, L_0x55570fe7a9d0, C4<0>, C4<0>, C4<0>;
v0x55570fe68dd0_0 .net "A", 0 0, L_0x55570fdc0f90;  alias, 1 drivers
v0x55570fe68ee0_0 .net "B", 0 0, L_0x55570fe79f00;  alias, 1 drivers
v0x55570fe68ff0_0 .net "Y", 0 0, L_0x55570fe7aa60;  alias, 1 drivers
v0x55570fe69090_0 .net *"_s0", 0 0, L_0x55570fe7a9d0;  1 drivers
S_0x55570fe691d0 .scope module, "_57_" "NAND" 6 162, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7aaf0 .functor AND 1, L_0x55570fe7ac80, L_0x55570fe7aa60, C4<1>, C4<1>;
L_0x55570fe7ab80 .functor NOT 1, L_0x55570fe7aaf0, C4<0>, C4<0>, C4<0>;
v0x55570fe693f0_0 .net "A", 0 0, L_0x55570fe7ac80;  1 drivers
v0x55570fe694d0_0 .net "B", 0 0, L_0x55570fe7aa60;  alias, 1 drivers
v0x55570fe69590_0 .net "Y", 0 0, L_0x55570fe7ab80;  alias, 1 drivers
v0x55570fe69660_0 .net *"_s0", 0 0, L_0x55570fe7aaf0;  1 drivers
S_0x55570fe69780 .scope module, "_58_" "NAND" 6 167, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7ad70 .functor AND 1, v0x55570fe729e0_0, L_0x55570fe7a790, C4<1>, C4<1>;
L_0x55570fe7ae00 .functor NOT 1, L_0x55570fe7ad70, C4<0>, C4<0>, C4<0>;
v0x55570fe699a0_0 .net "A", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
v0x55570fe69ab0_0 .net "B", 0 0, L_0x55570fe7a790;  alias, 1 drivers
v0x55570fe69bc0_0 .net "Y", 0 0, L_0x55570fe7ae00;  alias, 1 drivers
v0x55570fe69c60_0 .net *"_s0", 0 0, L_0x55570fe7ad70;  1 drivers
S_0x55570fe69da0 .scope module, "_59_" "NAND" 6 172, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7aee0 .functor AND 1, L_0x55570fe7ab80, L_0x55570fe7ae00, C4<1>, C4<1>;
L_0x55570fe7b000 .functor NOT 1, L_0x55570fe7aee0, C4<0>, C4<0>, C4<0>;
v0x55570fe69fc0_0 .net "A", 0 0, L_0x55570fe7ab80;  alias, 1 drivers
v0x55570fe6a080_0 .net "B", 0 0, L_0x55570fe7ae00;  alias, 1 drivers
v0x55570fe6a150_0 .net "Y", 0 0, L_0x55570fe7b000;  alias, 1 drivers
v0x55570fe6a220_0 .net *"_s0", 0 0, L_0x55570fe7aee0;  1 drivers
S_0x55570fe6a340 .scope module, "_60_" "NOR" 6 177, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7b090 .functor OR 1, L_0x55570fe7a940, L_0x55570fe7b000, C4<0>, C4<0>;
L_0x55570fe7b240 .functor NOT 1, L_0x55570fe7b090, C4<0>, C4<0>, C4<0>;
v0x55570fe6a560_0 .net "A", 0 0, L_0x55570fe7a940;  alias, 1 drivers
v0x55570fe6a650_0 .net "B", 0 0, L_0x55570fe7b000;  alias, 1 drivers
v0x55570fe6a720_0 .net "Y", 0 0, L_0x55570fe7b240;  alias, 1 drivers
v0x55570fe6a7f0_0 .net *"_s0", 0 0, L_0x55570fe7b090;  1 drivers
S_0x55570fe6a910 .scope module, "_61_" "NOR" 6 182, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7b2d0 .functor OR 1, v0x55570fe77910_0, L_0x55570fe7b240, C4<0>, C4<0>;
L_0x55570fe7b3f0 .functor NOT 1, L_0x55570fe7b2d0, C4<0>, C4<0>, C4<0>;
v0x55570fe6ab30_0 .net "A", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe6abf0_0 .net "B", 0 0, L_0x55570fe7b240;  alias, 1 drivers
v0x55570fe6ace0_0 .net "Y", 0 0, L_0x55570fe7b3f0;  1 drivers
v0x55570fe6adb0_0 .net *"_s0", 0 0, L_0x55570fe7b2d0;  1 drivers
S_0x55570fe6aed0 .scope module, "_62_" "NOR" 6 187, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7b480 .functor OR 1, v0x55570fe729e0_0, L_0x55570fe7a590, C4<0>, C4<0>;
L_0x55570fe7b580 .functor NOT 1, L_0x55570fe7b480, C4<0>, C4<0>, C4<0>;
v0x55570fe6b0f0_0 .net "A", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
v0x55570fe6b1b0_0 .net "B", 0 0, L_0x55570fe7a590;  alias, 1 drivers
v0x55570fe6b2a0_0 .net "Y", 0 0, L_0x55570fe7b580;  alias, 1 drivers
v0x55570fe6b370_0 .net *"_s0", 0 0, L_0x55570fe7b480;  1 drivers
S_0x55570fe6b490 .scope module, "_63_" "NOR" 6 192, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7b6a0 .functor OR 1, L_0x55570fe792f0, L_0x55570fe79f00, C4<0>, C4<0>;
L_0x55570fe7b8d0 .functor NOT 1, L_0x55570fe7b6a0, C4<0>, C4<0>, C4<0>;
v0x55570fe6b6b0_0 .net "A", 0 0, L_0x55570fe792f0;  alias, 1 drivers
v0x55570fe6b7a0_0 .net "B", 0 0, L_0x55570fe79f00;  alias, 1 drivers
v0x55570fe6b840_0 .net "Y", 0 0, L_0x55570fe7b8d0;  alias, 1 drivers
v0x55570fe6b910_0 .net *"_s0", 0 0, L_0x55570fe7b6a0;  1 drivers
S_0x55570fe6ba50 .scope module, "_64_" "NOR" 6 197, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7b960 .functor OR 1, L_0x55570fe7b580, L_0x55570fe7b8d0, C4<0>, C4<0>;
L_0x55570fe7b9f0 .functor NOT 1, L_0x55570fe7b960, C4<0>, C4<0>, C4<0>;
v0x55570fe6bc70_0 .net "A", 0 0, L_0x55570fe7b580;  alias, 1 drivers
v0x55570fe6bd60_0 .net "B", 0 0, L_0x55570fe7b8d0;  alias, 1 drivers
v0x55570fe6be30_0 .net "Y", 0 0, L_0x55570fe7b9f0;  alias, 1 drivers
v0x55570fe6bf00_0 .net *"_s0", 0 0, L_0x55570fe7b960;  1 drivers
S_0x55570fe6c020 .scope module, "_65_" "NOR" 6 202, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7bb10 .functor OR 1, L_0x55570fe7bc10, L_0x55570fe7b9f0, C4<0>, C4<0>;
L_0x55570fe7bba0 .functor NOT 1, L_0x55570fe7bb10, C4<0>, C4<0>, C4<0>;
v0x55570fe6c240_0 .net "A", 0 0, L_0x55570fe7bc10;  1 drivers
v0x55570fe6c320_0 .net "B", 0 0, L_0x55570fe7b9f0;  alias, 1 drivers
v0x55570fe6c410_0 .net "Y", 0 0, L_0x55570fe7bba0;  alias, 1 drivers
v0x55570fe6c4e0_0 .net *"_s0", 0 0, L_0x55570fe7bb10;  1 drivers
S_0x55570fe6c600 .scope module, "_66_" "NAND" 6 207, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7bd10 .functor AND 1, L_0x55570fe7be10, L_0x55570fe7b9f0, C4<1>, C4<1>;
L_0x55570fe7bda0 .functor NOT 1, L_0x55570fe7bd10, C4<0>, C4<0>, C4<0>;
v0x55570fe6c820_0 .net "A", 0 0, L_0x55570fe7be10;  1 drivers
v0x55570fe6c900_0 .net "B", 0 0, L_0x55570fe7b9f0;  alias, 1 drivers
v0x55570fe6ca10_0 .net "Y", 0 0, L_0x55570fe7bda0;  alias, 1 drivers
v0x55570fe6cab0_0 .net *"_s0", 0 0, L_0x55570fe7bd10;  1 drivers
S_0x55570fe6cbf0 .scope module, "_67_" "NAND" 6 212, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7beb0 .functor AND 1, L_0x55570fe7ab80, L_0x55570fe7bda0, C4<1>, C4<1>;
L_0x55570fe7bfd0 .functor NOT 1, L_0x55570fe7beb0, C4<0>, C4<0>, C4<0>;
v0x55570fe6ce10_0 .net "A", 0 0, L_0x55570fe7ab80;  alias, 1 drivers
v0x55570fe6cf20_0 .net "B", 0 0, L_0x55570fe7bda0;  alias, 1 drivers
v0x55570fe6cfe0_0 .net "Y", 0 0, L_0x55570fe7bfd0;  alias, 1 drivers
v0x55570fe6d0b0_0 .net *"_s0", 0 0, L_0x55570fe7beb0;  1 drivers
S_0x55570fe6d1d0 .scope module, "_68_" "NOR" 6 217, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7c060 .functor OR 1, L_0x55570fe7bba0, L_0x55570fe7bfd0, C4<0>, C4<0>;
L_0x55570fe7c210 .functor NOT 1, L_0x55570fe7c060, C4<0>, C4<0>, C4<0>;
v0x55570fe6d3f0_0 .net "A", 0 0, L_0x55570fe7bba0;  alias, 1 drivers
v0x55570fe6d4e0_0 .net "B", 0 0, L_0x55570fe7bfd0;  alias, 1 drivers
v0x55570fe6d5b0_0 .net "Y", 0 0, L_0x55570fe7c210;  alias, 1 drivers
v0x55570fe6d680_0 .net *"_s0", 0 0, L_0x55570fe7c060;  1 drivers
S_0x55570fe6d7a0 .scope module, "_69_" "NOR" 6 222, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7c2a0 .functor OR 1, v0x55570fe77910_0, L_0x55570fe7c210, C4<0>, C4<0>;
L_0x55570fe7c3c0 .functor NOT 1, L_0x55570fe7c2a0, C4<0>, C4<0>, C4<0>;
v0x55570fe6d9c0_0 .net "A", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe6da80_0 .net "B", 0 0, L_0x55570fe7c210;  alias, 1 drivers
v0x55570fe6db70_0 .net "Y", 0 0, L_0x55570fe7c3c0;  1 drivers
v0x55570fe6dc40_0 .net *"_s0", 0 0, L_0x55570fe7c2a0;  1 drivers
S_0x55570fe6dd60 .scope module, "_70_" "NOR" 6 227, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7c450 .functor OR 1, L_0x55570fdc0f90, v0x55570fe729e0_0, C4<0>, C4<0>;
L_0x55570fe7c5d0 .functor NOT 1, L_0x55570fe7c450, C4<0>, C4<0>, C4<0>;
v0x55570fe6df30_0 .net "A", 0 0, L_0x55570fdc0f90;  alias, 1 drivers
v0x55570fe6dff0_0 .net "B", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
v0x55570fe6e0b0_0 .net "Y", 0 0, L_0x55570fe7c5d0;  alias, 1 drivers
v0x55570fe6e180_0 .net *"_s0", 0 0, L_0x55570fe7c450;  1 drivers
S_0x55570fe6e2c0 .scope module, "_71_" "NOR" 6 232, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7c660 .functor OR 1, L_0x55570fe7aa60, L_0x55570fe7b580, C4<0>, C4<0>;
L_0x55570fe7c6f0 .functor NOT 1, L_0x55570fe7c660, C4<0>, C4<0>, C4<0>;
v0x55570fe6e490_0 .net "A", 0 0, L_0x55570fe7aa60;  alias, 1 drivers
v0x55570fe6e5a0_0 .net "B", 0 0, L_0x55570fe7b580;  alias, 1 drivers
v0x55570fe6e6b0_0 .net "Y", 0 0, L_0x55570fe7c6f0;  alias, 1 drivers
v0x55570fe6e750_0 .net *"_s0", 0 0, L_0x55570fe7c660;  1 drivers
S_0x55570fe6e890 .scope module, "_72_" "NOR" 6 237, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7c7d0 .functor OR 1, L_0x55570fe7c5d0, L_0x55570fe7c6f0, C4<0>, C4<0>;
L_0x55570fe7c8f0 .functor NOT 1, L_0x55570fe7c7d0, C4<0>, C4<0>, C4<0>;
v0x55570fe6eab0_0 .net "A", 0 0, L_0x55570fe7c5d0;  alias, 1 drivers
v0x55570fe6eb70_0 .net "B", 0 0, L_0x55570fe7c6f0;  alias, 1 drivers
v0x55570fe6ec40_0 .net "Y", 0 0, L_0x55570fe7c8f0;  alias, 1 drivers
v0x55570fe6ed10_0 .net *"_s0", 0 0, L_0x55570fe7c7d0;  1 drivers
S_0x55570fe6ee30 .scope module, "_73_" "NOR" 6 242, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7ca10 .functor OR 1, L_0x55570fdf4800, L_0x55570fe7aa60, C4<0>, C4<0>;
L_0x55570fe7cbb0 .functor NOT 1, L_0x55570fe7ca10, C4<0>, C4<0>, C4<0>;
v0x55570fe6f050_0 .net "A", 0 0, L_0x55570fdf4800;  alias, 1 drivers
v0x55570fe6f160_0 .net "B", 0 0, L_0x55570fe7aa60;  alias, 1 drivers
v0x55570fe6f220_0 .net "Y", 0 0, L_0x55570fe7cbb0;  alias, 1 drivers
v0x55570fe6f2c0_0 .net *"_s0", 0 0, L_0x55570fe7ca10;  1 drivers
S_0x55570fe6f400 .scope module, "_74_" "NAND" 6 247, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7cc40 .functor AND 1, L_0x55570fe7c8f0, L_0x55570fe7cbb0, C4<1>, C4<1>;
L_0x55570fe7ccd0 .functor NOT 1, L_0x55570fe7cc40, C4<0>, C4<0>, C4<0>;
v0x55570fe6f620_0 .net "A", 0 0, L_0x55570fe7c8f0;  alias, 1 drivers
v0x55570fe6f710_0 .net "B", 0 0, L_0x55570fe7cbb0;  alias, 1 drivers
v0x55570fe6f7e0_0 .net "Y", 0 0, L_0x55570fe7ccd0;  alias, 1 drivers
v0x55570fe6f8b0_0 .net *"_s0", 0 0, L_0x55570fe7cc40;  1 drivers
S_0x55570fe6f9d0 .scope module, "_75_" "NOR" 6 252, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7cd60 .functor OR 1, L_0x55570fe7ce60, L_0x55570fe7c8f0, C4<0>, C4<0>;
L_0x55570fe7cdf0 .functor NOT 1, L_0x55570fe7cd60, C4<0>, C4<0>, C4<0>;
v0x55570fe6fbf0_0 .net "A", 0 0, L_0x55570fe7ce60;  1 drivers
v0x55570fe6fcd0_0 .net "B", 0 0, L_0x55570fe7c8f0;  alias, 1 drivers
v0x55570fe6fde0_0 .net "Y", 0 0, L_0x55570fe7cdf0;  alias, 1 drivers
v0x55570fe6fe80_0 .net *"_s0", 0 0, L_0x55570fe7cd60;  1 drivers
S_0x55570fe6ffc0 .scope module, "_76_" "NAND" 6 257, 2 14 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7cfc0 .functor AND 1, L_0x55570fe793a0, L_0x55570fe7ccd0, C4<1>, C4<1>;
L_0x55570fe7d170 .functor NOT 1, L_0x55570fe7cfc0, C4<0>, C4<0>, C4<0>;
v0x55570fe701e0_0 .net "A", 0 0, L_0x55570fe793a0;  alias, 1 drivers
v0x55570fe702d0_0 .net "B", 0 0, L_0x55570fe7ccd0;  alias, 1 drivers
v0x55570fe703a0_0 .net "Y", 0 0, L_0x55570fe7d170;  alias, 1 drivers
v0x55570fe70470_0 .net *"_s0", 0 0, L_0x55570fe7cfc0;  1 drivers
S_0x55570fe70590 .scope module, "_77_" "NOR" 6 262, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7d200 .functor OR 1, L_0x55570fe7cdf0, L_0x55570fe7d170, C4<0>, C4<0>;
L_0x55570fe7d3b0 .functor NOT 1, L_0x55570fe7d200, C4<0>, C4<0>, C4<0>;
v0x55570fe707b0_0 .net "A", 0 0, L_0x55570fe7cdf0;  alias, 1 drivers
v0x55570fe708a0_0 .net "B", 0 0, L_0x55570fe7d170;  alias, 1 drivers
v0x55570fe70970_0 .net "Y", 0 0, L_0x55570fe7d3b0;  1 drivers
v0x55570fe70a40_0 .net *"_s0", 0 0, L_0x55570fe7d200;  1 drivers
S_0x55570fe70b60 .scope module, "_78_" "NOR" 6 267, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7d530 .functor OR 1, v0x55570fe77910_0, L_0x55570fe79450, C4<0>, C4<0>;
L_0x55570fe7d630 .functor NOT 1, L_0x55570fe7d530, C4<0>, C4<0>, C4<0>;
v0x55570fe70d80_0 .net "A", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe70e40_0 .net "B", 0 0, L_0x55570fe79450;  alias, 1 drivers
v0x55570fe70f30_0 .net "Y", 0 0, L_0x55570fe7d630;  alias, 1 drivers
v0x55570fe71000_0 .net *"_s0", 0 0, L_0x55570fe7d530;  1 drivers
S_0x55570fe71120 .scope module, "_79_" "NOR" 6 272, 2 20 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Y"
L_0x55570fe7d6a0 .functor OR 1, v0x55570fe77910_0, L_0x55570fe79500, C4<0>, C4<0>;
L_0x55570fe7d7c0 .functor NOT 1, L_0x55570fe7d6a0, C4<0>, C4<0>, C4<0>;
v0x55570fe71340_0 .net "A", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe71400_0 .net "B", 0 0, L_0x55570fe79500;  alias, 1 drivers
v0x55570fe714f0_0 .net "Y", 0 0, L_0x55570fe7d7c0;  alias, 1 drivers
v0x55570fe715c0_0 .net *"_s0", 0 0, L_0x55570fe7d6a0;  1 drivers
S_0x55570fe716e0 .scope module, "_80_" "DFF" 6 278, 2 26 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55570fe71900_0 .net "C", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe71a10_0 .net "D", 0 0, L_0x55570fe7d850;  1 drivers
v0x55570fe71ad0_0 .var "Q", 0 0;
S_0x55570fe71bf0 .scope module, "_81_" "DFF" 6 284, 2 26 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55570fe71e10_0 .net "C", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe71ed0_0 .net "D", 0 0, L_0x55570fe7d9c0;  1 drivers
v0x55570fe71f90_0 .var "Q", 0 0;
S_0x55570fe720e0 .scope module, "_82_" "DFF" 6 290, 2 26 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55570fe72300_0 .net "C", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe72450_0 .net "D", 0 0, L_0x55570fe7da60;  1 drivers
v0x55570fe72510_0 .var "Q", 0 0;
S_0x55570fe72660 .scope module, "_83_" "DFF" 6 296, 2 26 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55570fe72830_0 .net "C", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe728f0_0 .net "D", 0 0, L_0x55570fe7d7c0;  alias, 1 drivers
v0x55570fe729e0_0 .var "Q", 0 0;
S_0x55570fe72ad0 .scope module, "_84_" "DFF" 6 302, 2 26 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
v0x55570fe72cf0_0 .net "C", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe72db0_0 .net "D", 0 0, L_0x55570fe7d630;  alias, 1 drivers
v0x55570fe72ea0_0 .var "Q", 0 0;
S_0x55570fe72fe0 .scope module, "mem" "memoria" 6 309, 5 3 0, S_0x55570fe330e0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "memo_data_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "wrmem_enable"
    .port_info 4 /INPUT 1 "rdmem_enable"
    .port_info 5 /OUTPUT 10 "memo_data_out"
P_0x55570fe731b0 .param/l "address_width" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x55570fe731f0 .param/l "data_width" 0 5 3, +C4<00000000000000000000000000001010>;
v0x55570fe73480_0 .net "clk", 0 0, v0x55570fe77530_0;  alias, 1 drivers
v0x55570fe73520_0 .var/i "i", 31 0;
v0x55570fe73600 .array "mem", 0 7, 9 0;
v0x55570fe736d0_0 .net "memo_data_in", 9 0, v0x55570fe772c0_0;  alias, 1 drivers
v0x55570fe737e0_0 .var "memo_data_out", 9 0;
v0x55570fe73910_0 .var "rd_ptr", 2 0;
v0x55570fe739f0_0 .net "rdmem_enable", 0 0, v0x55570fe72ea0_0;  alias, 1 drivers
v0x55570fe73a90_0 .net "reset", 0 0, v0x55570fe77910_0;  alias, 1 drivers
v0x55570fe73b30_0 .var "wr_ptr", 2 0;
v0x55570fe73c10_0 .net "wrmem_enable", 0 0, v0x55570fe729e0_0;  alias, 1 drivers
S_0x55570fe76f00 .scope module, "u_probador_fifos" "probador_fifo" 3 20, 7 1 0, S_0x55570fe291b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /INPUT 1 "wr_enable"
    .port_info 3 /INPUT 1 "rd_enable"
    .port_info 4 /INPUT 1 "wr_enable_synth"
    .port_info 5 /INPUT 1 "rd_enable_synth"
    .port_info 6 /OUTPUT 10 "FIFO_data_in"
    .port_info 7 /OUTPUT 1 "pop"
    .port_info 8 /OUTPUT 1 "push"
    .port_info 9 /INPUT 10 "FIFO_data_out"
    .port_info 10 /INPUT 10 "FIFO_data_out_synth"
P_0x55570fe3eeb0 .param/l "address_width" 0 7 2, +C4<00000000000000000000000000001000>;
P_0x55570fe3eef0 .param/l "data_width" 0 7 1, +C4<00000000000000000000000000001010>;
v0x55570fe772c0_0 .var "FIFO_data_in", 9 0;
v0x55570fe77380_0 .net "FIFO_data_out", 9 0, v0x55570fe51f20_0;  alias, 1 drivers
v0x55570fe77440_0 .net "FIFO_data_out_synth", 9 0, v0x55570fe737e0_0;  alias, 1 drivers
v0x55570fe77530_0 .var "clk", 0 0;
v0x55570fe775d0_0 .var "pop", 0 0;
v0x55570fe776c0_0 .var "push", 0 0;
v0x55570fe77760_0 .net "rd_enable", 0 0, v0x55570fe52d50_0;  alias, 1 drivers
o0x7f0c20799768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe77850_0 .net "rd_enable_synth", 0 0, o0x7f0c20799768;  0 drivers
v0x55570fe77910_0 .var "reset", 0 0;
v0x55570fe77a40_0 .net "wr_enable", 0 0, v0x55570fe52ef0_0;  alias, 1 drivers
o0x7f0c20799798 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe77ae0_0 .net "wr_enable_synth", 0 0, o0x7f0c20799798;  0 drivers
S_0x55570fe29d70 .scope module, "DFFSR" "DFFSR" 2 33;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "C"
    .port_info 1 /INPUT 1 "D"
    .port_info 2 /OUTPUT 1 "Q"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "R"
o0x7f0c207999d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe78b30_0 .net "C", 0 0, o0x7f0c207999d8;  0 drivers
o0x7f0c20799a08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe78bd0_0 .net "D", 0 0, o0x7f0c20799a08;  0 drivers
v0x55570fe78c90_0 .var "Q", 0 0;
o0x7f0c20799a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe78d30_0 .net "R", 0 0, o0x7f0c20799a68;  0 drivers
o0x7f0c20799a98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55570fe78df0_0 .net "S", 0 0, o0x7f0c20799a98;  0 drivers
E_0x55570fe733a0 .event posedge, v0x55570fe78d30_0, v0x55570fe78df0_0, v0x55570fe78b30_0;
    .scope S_0x55570fe76f00;
T_0 ;
    %vpi_call 7 14 "$dumpfile", "FifoPushPop.vcd" {0 0 0};
    %vpi_call 7 15 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe77910_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe77530_0, 0;
    %wait E_0x55570fd889b0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe776c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe77910_0, 0;
    %wait E_0x55570fd889b0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe77910_0, 0;
    %pushi/vec4 144, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe775d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe776c0_0, 0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe772c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x55570fe772c0_0, 0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %wait E_0x55570fd889b0;
    %vpi_call 7 113 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55570fe76f00;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe77530_0, 0;
    %end;
    .thread T_1;
    .scope S_0x55570fe76f00;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0x55570fe77530_0;
    %inv;
    %assign/vec4 v0x55570fe77530_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55570fe2e790;
T_3 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe521f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55570fe21230_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x55570fe21230_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55570fe21230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe22640, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55570fe522b0_0, 0;
    %load/vec4 v0x55570fe21230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55570fe21230_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55570fe52390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55570fe1efc0_0;
    %load/vec4 v0x55570fe522b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe22640, 0, 4;
    %load/vec4 v0x55570fe522b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55570fe522b0_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55570fe2e790;
T_4 ;
    %wait E_0x55570fd889b0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55570fe51f20_0, 0;
    %load/vec4 v0x55570fe521f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55570fe51f20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55570fe52050_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55570fe52130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55570fe52050_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55570fe22640, 4;
    %assign/vec4 v0x55570fe51f20_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55570fe52050_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe22640, 0, 4;
    %load/vec4 v0x55570fe52050_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55570fe52050_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55570fe2ba40;
T_5 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe52e20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x55570fe52b10_0;
    %inv;
    %load/vec4 v0x55570fe52c90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe52ef0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52ef0_0, 0;
T_5.3 ;
    %load/vec4 v0x55570fe52bd0_0;
    %load/vec4 v0x55570fe52990_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe52d50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55570fe52bd0_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x55570fe52990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_5.6, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52d50_0, 0;
T_5.6 ;
T_5.5 ;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe52990_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55570fe2ba40;
T_6 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe52e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55570fe52ef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x55570fe52d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55570fe528d0_0;
    %assign/vec4 v0x55570fe528d0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55570fe528d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55570fe528d0_0, 0;
T_6.5 ;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55570fe52ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %load/vec4 v0x55570fe52d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x55570fe528d0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x55570fe528d0_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x55570fe528d0_0;
    %assign/vec4 v0x55570fe528d0_0, 0;
T_6.9 ;
T_6.6 ;
T_6.3 ;
    %load/vec4 v0x55570fe528d0_0;
    %pad/u 33;
    %pushi/vec4 7, 0, 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55570fe52d50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55570fe528d0_0, 0;
T_6.10 ;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55570fe528d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55570fe2ba40;
T_7 ;
    %wait E_0x55570fdd5eb0;
    %load/vec4 v0x55570fe528d0_0;
    %pad/u 33;
    %cmpi/e 7, 0, 33;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55570fe52b10_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55570fe52b10_0, 0, 1;
T_7.1 ;
    %load/vec4 v0x55570fe528d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55570fe52990_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55570fe52990_0, 0, 1;
T_7.3 ;
    %load/vec4 v0x55570fe528d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55570fe526c0_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55570fe526c0_0, 0, 1;
T_7.5 ;
    %load/vec4 v0x55570fe528d0_0;
    %pad/u 33;
    %cmpi/e 6, 0, 33;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55570fe52790_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55570fe52790_0, 0, 1;
T_7.7 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55570fe716e0;
T_8 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe71a10_0;
    %assign/vec4 v0x55570fe71ad0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55570fe71bf0;
T_9 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe71ed0_0;
    %assign/vec4 v0x55570fe71f90_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55570fe720e0;
T_10 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe72450_0;
    %assign/vec4 v0x55570fe72510_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55570fe72660;
T_11 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe728f0_0;
    %assign/vec4 v0x55570fe729e0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55570fe72ad0;
T_12 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe72db0_0;
    %assign/vec4 v0x55570fe72ea0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55570fe72fe0;
T_13 ;
    %wait E_0x55570fd889b0;
    %load/vec4 v0x55570fe73a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55570fe73520_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x55570fe73520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 10;
    %ix/getv/s 3, v0x55570fe73520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe73600, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55570fe73b30_0, 0;
    %load/vec4 v0x55570fe73520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55570fe73520_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55570fe73c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55570fe736d0_0;
    %load/vec4 v0x55570fe73b30_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe73600, 0, 4;
    %load/vec4 v0x55570fe73b30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55570fe73b30_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55570fe72fe0;
T_14 ;
    %wait E_0x55570fd889b0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55570fe737e0_0, 0;
    %load/vec4 v0x55570fe73a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55570fe737e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55570fe73910_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55570fe739f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55570fe73910_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55570fe73600, 4;
    %assign/vec4 v0x55570fe737e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x55570fe73910_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55570fe73600, 0, 4;
    %load/vec4 v0x55570fe73910_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55570fe73910_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55570fe29d70;
T_15 ;
    %wait E_0x55570fe733a0;
    %load/vec4 v0x55570fe78df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55570fe78c90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55570fe78d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55570fe78c90_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55570fe78bd0_0;
    %assign/vec4 v0x55570fe78c90_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./cmos_cells.v";
    "Banco_Fifo.v";
    "./Fifo.v";
    "./memoria.v";
    "./Fifo_synth.v";
    "./probador_fifo.v";
