/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  reg [14:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [18:0] celloutsig_1_6z;
  wire [24:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_4z[2] ? celloutsig_1_12z : celloutsig_1_9z;
  assign celloutsig_1_5z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_16z = ~(celloutsig_1_14z & celloutsig_1_6z[0]);
  assign celloutsig_0_1z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_15z = ~(celloutsig_0_9z[3] & celloutsig_0_10z);
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_2z) & celloutsig_0_8z[6]);
  assign celloutsig_0_14z = ~((celloutsig_0_13z | celloutsig_0_12z) & celloutsig_0_6z);
  assign celloutsig_0_0z = in_data[51] | ~(in_data[74]);
  assign celloutsig_0_46z = celloutsig_0_26z[9] | ~(celloutsig_0_4z[5]);
  assign celloutsig_1_2z = in_data[190] | ~(in_data[124]);
  assign celloutsig_0_16z = in_data[70] | ~(celloutsig_0_6z);
  assign celloutsig_0_4z = { celloutsig_0_3z[8:2], celloutsig_0_1z, celloutsig_0_2z } + in_data[16:8];
  assign celloutsig_0_5z = { in_data[53:50], celloutsig_0_1z } + in_data[27:23];
  assign celloutsig_0_20z = { celloutsig_0_4z[5:4], celloutsig_0_18z } + { celloutsig_0_11z[6], celloutsig_0_16z, celloutsig_0_14z };
  assign celloutsig_0_28z = in_data[59:47] / { 1'h1, celloutsig_0_9z[7:4], celloutsig_0_25z, celloutsig_0_5z };
  assign celloutsig_0_6z = { in_data[25:15], celloutsig_0_2z, celloutsig_0_1z } === { celloutsig_0_4z[2:0], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_4z[3:0], celloutsig_0_7z } === celloutsig_0_5z;
  assign celloutsig_1_12z = { celloutsig_1_6z[13:10], celloutsig_1_10z } > { celloutsig_1_6z[5], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_1z = ! { in_data[144:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = { celloutsig_0_8z[21:7], celloutsig_0_6z } || { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_5z[2:1], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[8:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_17z = in_data[80:78] != in_data[86:84];
  assign celloutsig_0_45z = { celloutsig_0_28z[12:5], celloutsig_0_1z } | { celloutsig_0_21z[7:0], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_21z[12:0], celloutsig_0_1z } | { celloutsig_0_5z[4:3], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_12z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[83:68], celloutsig_0_0z };
  assign celloutsig_1_0z = ~^ in_data[140:124];
  assign celloutsig_1_9z = ~^ celloutsig_1_4z[3:0];
  assign celloutsig_1_14z = ~^ celloutsig_1_7z[13:9];
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z[7], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_3z = { in_data[113:111], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >> { in_data[190:185], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[122:116] >> celloutsig_1_3z;
  assign celloutsig_1_6z = in_data[165:147] >> { celloutsig_1_4z[6:2], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_4z[6:1], celloutsig_1_6z } >> { in_data[157:141], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[26:19], celloutsig_0_2z, celloutsig_0_0z } >> { in_data[89:83], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_10z = celloutsig_1_4z[6:2] <<< celloutsig_1_7z[6:2];
  assign celloutsig_0_11z = celloutsig_0_3z[8:2] <<< celloutsig_0_3z[8:2];
  assign celloutsig_0_25z = { celloutsig_0_22z[2:1], celloutsig_0_13z } <<< { celloutsig_0_4z[8], celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_22z = { celloutsig_0_4z[8:6], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_0z } >>> { celloutsig_0_11z[5:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_17z };
  always_latch
    if (clkin_data[0]) celloutsig_0_9z = 9'h000;
    else if (!celloutsig_1_18z) celloutsig_0_9z = in_data[77:69];
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_1_19z = ~((celloutsig_1_4z[0] & celloutsig_1_1z) | (in_data[112] & celloutsig_1_16z));
  assign celloutsig_0_18z = ~((celloutsig_0_17z & celloutsig_0_13z) | (celloutsig_0_6z & celloutsig_0_15z));
  assign { out_data[128], out_data[96], out_data[40:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
