// Seed: 3483863085
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  assign id_1 = id_2;
  assign id_1 = id_0;
  initial begin
    if (id_0) id_1 = id_2;
    id_1 = id_2;
  end
  logic id_3 = 1;
endmodule
