
# ğŸ’« About Me:
HELLO THERE I AM [@ARX-0](https://github.com/ARX-0)







Iâ€™m working in RTL coding/ GDSII design and VLSI design

Iâ€™m currently a sophomore @ RMKEC, walking and wandering deeper into the world of digital design


![GIF](https://github.com/ARX-0/ARX-0/raw/main/36014.gif)



Iâ€™m open to collaboration on projects related to digital circuit design and VLSI

You can reach me on [LinkedIn](https://www.linkedin.com/in/athiram-r-s-b2bb99259/) 

tldr:-
Gonna step into my 3rd year of college sooner as an electronics and communication student <br>Currently working on my C/CPP skills <br>Have done projets in Verilog vhdl<br>Interested to do RTL to GDSll in the future (i might need help with it)<br>



# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=ARX-0&theme=synthwave&hide_border=false&include_all_commits=true&count_private=true)<br/>
![](https://github-readme-streak-stats.herokuapp.com/?user=ARX-0&theme=synthwave&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=ARX-0&theme=synthwave&hide_border=false&include_all_commits=true&count_private=true&layout=compact)

## ğŸ† GitHub Trophies
![](https://github-profile-trophy.vercel.app/?username=ARX-0&theme=radical&no-frame=false&no-bg=true&margin-w=4)

---
[![](https://visitcount.itsvg.in/api?id=ARX-0&icon=5&color=10)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
