<stg><name>alv_MIMD_Pipeline_reset</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_a, void @empty_15, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln12 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.i30

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i30:0 %i_3 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i30:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i30:2 %icmp_ln12 = icmp_eq  i6 %i_3, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i30:3 %add_ln12 = add i6 %i_3, i6 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i30:4 %br_ln12 = br i1 %icmp_ln12, void %for.inc.i30.split, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i30.split:3 %shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i30.split:4 %zext_ln14 = zext i8 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i30.split:5 %add_ln14 = add i64 %zext_ln14, i64 %c_read

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i30.split:6 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln14, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i30.split:7 %sext_ln14 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.i30.split:8 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln14

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i30.split:14 %store_ln12 = store i6 %add_ln12, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i30.split:9 %gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem2_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem2_addr_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0">
<![CDATA[
for.inc.i30.split:10 %write_ln14 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem2_addr, i32 0, i4 15

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i30.split:12 %write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_a, i32 0

]]></Node>
<StgValue><ssdm name="write_ln15"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i30.split:13 %write_ln16 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_b, i32 0

]]></Node>
<StgValue><ssdm name="write_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i30.split:11 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="35" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i30.split:11 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="36" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i30.split:11 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="37" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i30.split:11 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i30.split:0 %specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln12"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i30.split:1 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i30.split:2 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i30.split:11 %gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_resp"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i30.split:15 %br_ln12 = br void %for.inc.i30

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="65" name="gmem2" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/></StgValue>
</port>
<port id="66" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="67" name="data_a" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_a"/></StgValue>
</port>
<port id="68" name="data_b" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_b"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="70" from="StgValue_69" to="i" fromId="69" toId="11">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="data_b" to="specinterface_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="75" from="empty_15" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="82" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="84" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="96" from="data_a" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="97" from="empty_15" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="98" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="100" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="13">
</dataflow>
<dataflow id="113" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="71" toId="14">
</dataflow>
<dataflow id="115" from="gmem2" to="specinterface_ln0" fromId="65" toId="14">
</dataflow>
<dataflow id="117" from="empty" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="118" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="empty_4" to="specinterface_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="127" from="empty_2" to="specinterface_ln0" fromId="126" toId="14">
</dataflow>
<dataflow id="128" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_129" to="specinterface_ln0" fromId="129" toId="14">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="135" from="empty_0" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_76" to="specinterface_ln0" fromId="76" toId="14">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i64" to="c_read" fromId="138" toId="15">
</dataflow>
<dataflow id="140" from="c" to="c_read" fromId="66" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln12" fromId="141" toId="16">
</dataflow>
<dataflow id="143" from="i" to="store_ln12" fromId="11" toId="16">
</dataflow>
<dataflow id="144" from="i" to="i_3" fromId="11" toId="18">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="145" toId="19">
</dataflow>
<dataflow id="147" from="gmem2" to="specbitsmap_ln0" fromId="65" toId="19">
</dataflow>
<dataflow id="148" from="i_3" to="icmp_ln12" fromId="18" toId="20">
</dataflow>
<dataflow id="150" from="StgValue_149" to="icmp_ln12" fromId="149" toId="20">
</dataflow>
<dataflow id="151" from="i_3" to="add_ln12" fromId="18" toId="21">
</dataflow>
<dataflow id="153" from="StgValue_152" to="add_ln12" fromId="152" toId="21">
</dataflow>
<dataflow id="154" from="icmp_ln12" to="br_ln12" fromId="20" toId="22">
</dataflow>
<dataflow id="156" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln" fromId="155" toId="23">
</dataflow>
<dataflow id="157" from="i_3" to="shl_ln" fromId="18" toId="23">
</dataflow>
<dataflow id="159" from="StgValue_158" to="shl_ln" fromId="158" toId="23">
</dataflow>
<dataflow id="160" from="shl_ln" to="zext_ln14" fromId="23" toId="24">
</dataflow>
<dataflow id="161" from="zext_ln14" to="add_ln14" fromId="24" toId="25">
</dataflow>
<dataflow id="162" from="c_read" to="add_ln14" fromId="15" toId="25">
</dataflow>
<dataflow id="164" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="163" toId="26">
</dataflow>
<dataflow id="165" from="add_ln14" to="trunc_ln" fromId="25" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_166" to="trunc_ln" fromId="166" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_168" to="trunc_ln" fromId="168" toId="26">
</dataflow>
<dataflow id="170" from="trunc_ln" to="sext_ln14" fromId="26" toId="27">
</dataflow>
<dataflow id="171" from="gmem2" to="gmem2_addr" fromId="65" toId="28">
</dataflow>
<dataflow id="172" from="sext_ln14" to="gmem2_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="173" from="add_ln12" to="store_ln12" fromId="21" toId="29">
</dataflow>
<dataflow id="174" from="i" to="store_ln12" fromId="11" toId="29">
</dataflow>
<dataflow id="176" from="_ssdm_op_WriteReq.m_axi.i32P1A" to="gmem2_addr_req" fromId="175" toId="30">
</dataflow>
<dataflow id="177" from="gmem2_addr" to="gmem2_addr_req" fromId="28" toId="30">
</dataflow>
<dataflow id="178" from="StgValue_69" to="gmem2_addr_req" fromId="69" toId="30">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.m_axi.volatile.i32P1A" to="write_ln14" fromId="179" toId="31">
</dataflow>
<dataflow id="181" from="gmem2_addr" to="write_ln14" fromId="28" toId="31">
</dataflow>
<dataflow id="182" from="StgValue_76" to="write_ln14" fromId="76" toId="31">
</dataflow>
<dataflow id="184" from="StgValue_183" to="write_ln14" fromId="183" toId="31">
</dataflow>
<dataflow id="186" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln15" fromId="185" toId="32">
</dataflow>
<dataflow id="187" from="data_a" to="write_ln15" fromId="67" toId="32">
</dataflow>
<dataflow id="188" from="StgValue_76" to="write_ln15" fromId="76" toId="32">
</dataflow>
<dataflow id="189" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln16" fromId="185" toId="33">
</dataflow>
<dataflow id="190" from="data_b" to="write_ln16" fromId="68" toId="33">
</dataflow>
<dataflow id="191" from="StgValue_76" to="write_ln16" fromId="76" toId="33">
</dataflow>
<dataflow id="193" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="192" toId="34">
</dataflow>
<dataflow id="194" from="gmem2_addr" to="gmem2_addr_resp" fromId="28" toId="34">
</dataflow>
<dataflow id="195" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="192" toId="35">
</dataflow>
<dataflow id="196" from="gmem2_addr" to="gmem2_addr_resp" fromId="28" toId="35">
</dataflow>
<dataflow id="197" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="192" toId="36">
</dataflow>
<dataflow id="198" from="gmem2_addr" to="gmem2_addr_resp" fromId="28" toId="36">
</dataflow>
<dataflow id="199" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="192" toId="37">
</dataflow>
<dataflow id="200" from="gmem2_addr" to="gmem2_addr_resp" fromId="28" toId="37">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecPipeline" to="specpipeline_ln12" fromId="201" toId="38">
</dataflow>
<dataflow id="203" from="StgValue_92" to="specpipeline_ln12" fromId="92" toId="38">
</dataflow>
<dataflow id="204" from="StgValue_76" to="specpipeline_ln12" fromId="76" toId="38">
</dataflow>
<dataflow id="205" from="StgValue_76" to="specpipeline_ln12" fromId="76" toId="38">
</dataflow>
<dataflow id="206" from="StgValue_76" to="specpipeline_ln12" fromId="76" toId="38">
</dataflow>
<dataflow id="207" from="empty_0" to="specpipeline_ln12" fromId="79" toId="38">
</dataflow>
<dataflow id="209" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="208" toId="39">
</dataflow>
<dataflow id="211" from="StgValue_210" to="speclooptripcount_ln12" fromId="210" toId="39">
</dataflow>
<dataflow id="212" from="StgValue_210" to="speclooptripcount_ln12" fromId="210" toId="39">
</dataflow>
<dataflow id="213" from="StgValue_210" to="speclooptripcount_ln12" fromId="210" toId="39">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="214" toId="40">
</dataflow>
<dataflow id="217" from="empty_18" to="specloopname_ln12" fromId="216" toId="40">
</dataflow>
<dataflow id="218" from="_ssdm_op_WriteResp.m_axi.i32P1A" to="gmem2_addr_resp" fromId="192" toId="41">
</dataflow>
<dataflow id="219" from="gmem2_addr" to="gmem2_addr_resp" fromId="28" toId="41">
</dataflow>
<dataflow id="220" from="icmp_ln12" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="221" from="icmp_ln12" to="StgValue_8" fromId="20" toId="8">
</dataflow>
</dataflows>


</stg>
