<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Bitgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="MapVerilogSimFile">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>51001030</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>61061042</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
        <Message>
            <ID>61061045</ID>
            <Severity>Warning</Severity>
        </Message>
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>PIN_RESETN_c</Dynamic>
            <Dynamic>Secondary</Dynamic>
            <Dynamic>PIN_RESETN</Dynamic>
            <Dynamic>B3</Dynamic>
            <Dynamic>Secondary</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i loads=2 clock_loads=2</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=coreInst/instructionPhaseDecoderInst/PHASE_NEXT_2_sqmuxa_i loads=2 clock_loads=2</Dynamic>
        </Message>
    </Task>
    <Task name="Jedecgen">
        <Message>
            <ID>1083781</ID>
            <Severity>Warning</Severity>
            <Dynamic>MachXO3L</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>CLEANUP</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_STOP_BIT</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_DATA_BITS</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>RX_START_BIT</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:54:5:54:13|Removing wire EN_STATUS, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>5</Navigation>
            <Navigation>54</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Removing wire EN_STATUS, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:64:12:64:30|Removing wire DEBUG_READ_MUX_IN_L, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>64</Navigation>
            <Navigation>12</Navigation>
            <Navigation>64</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire DEBUG_READ_MUX_IN_L, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:65:12:65:30|Removing wire DEBUG_READ_MUX_IN_H, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>65</Navigation>
            <Navigation>12</Navigation>
            <Navigation>65</Navigation>
            <Navigation>30</Navigation>
            <Navigation>Removing wire DEBUG_READ_MUX_IN_H, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:66:12:66:29|Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>12</Navigation>
            <Navigation>66</Navigation>
            <Navigation>29</Navigation>
            <Navigation>Removing wire DEBUG_READ_MUX_OUT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:72:11:72:21|Object DEBUG_MDL_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>72</Navigation>
            <Navigation>11</Navigation>
            <Navigation>72</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object DEBUG_MDL_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:73:11:73:21|Object DEBUG_MDH_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>73</Navigation>
            <Navigation>11</Navigation>
            <Navigation>73</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object DEBUG_MDH_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:74:11:74:21|Object DEBUG_OPX_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>74</Navigation>
            <Navigation>11</Navigation>
            <Navigation>74</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Object DEBUG_OPX_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v&quot;:76:11:76:23|Object DEBUG_DATAX_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v</Navigation>
            <Navigation>76</Navigation>
            <Navigation>11</Navigation>
            <Navigation>76</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Object DEBUG_DATAX_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v&quot;:14:19:14:32|Object DEBUG_DOUT_LDX is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>19</Navigation>
            <Navigation>14</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Object DEBUG_DOUT_LDX is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v&quot;:27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>9</Navigation>
            <Navigation>27</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Removing wire scuba_vhi, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>73</Navigation>
            <Navigation>11</Navigation>
            <Navigation>73</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:87:12:87:21|Removing wire ALU_ARGB_X, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>87</Navigation>
            <Navigation>12</Navigation>
            <Navigation>87</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire ALU_ARGB_X, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:99:12:99:24|Removing wire DEBUG_CC_DATA, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>12</Navigation>
            <Navigation>99</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DEBUG_CC_DATA, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:101:12:101:24|Removing wire DEBUG_DIN_DIN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>12</Navigation>
            <Navigation>101</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Removing wire DEBUG_DIN_DIN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:106:12:106:26|Removing wire DEBUG_PC_A_NEXT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>106</Navigation>
            <Navigation>12</Navigation>
            <Navigation>106</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire DEBUG_PC_A_NEXT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:109:12:109:26|Removing wire DEBUG_REGB_DATA, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>12</Navigation>
            <Navigation>109</Navigation>
            <Navigation>26</Navigation>
            <Navigation>Removing wire DEBUG_REGB_DATA, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:124:13:124:19|Removing wire LDS_RDX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>124</Navigation>
            <Navigation>13</Navigation>
            <Navigation>124</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire LDS_RDX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:129:13:129:19|Removing wire LDS_WRX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>129</Navigation>
            <Navigation>13</Navigation>
            <Navigation>129</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire LDS_WRX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:135:13:135:19|Removing wire JMP_RDX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>135</Navigation>
            <Navigation>13</Navigation>
            <Navigation>135</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire JMP_RDX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\UART\source\UART.v&quot;:54:4:54:8|Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\UART\source\UART.v</Navigation>
            <Navigation>54</Navigation>
            <Navigation>4</Navigation>
            <Navigation>54</Navigation>
            <Navigation>8</Navigation>
            <Navigation>Object RXI_R is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL208 :&quot;C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v&quot;:60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Dynamic>
            <Navigation>CL208</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v</Navigation>
            <Navigation>60</Navigation>
            <Navigation>0</Navigation>
            <Navigation>60</Navigation>
            <Navigation>5</Navigation>
            <Navigation>All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CS263 :&quot;C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v&quot;:107:11:107:27|Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</Dynamic>
            <Navigation>CS263</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v</Navigation>
            <Navigation>107</Navigation>
            <Navigation>11</Navigation>
            <Navigation>107</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Port-width mismatch for port Address. The port definition is 12 bits, but the actual port connection bit width is 13. Adjust either the definition or the instantiation of this port.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:101:12:101:24|*Input DEBUG_DIN_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>12</Navigation>
            <Navigation>101</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DEBUG_DIN_DIN[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:109:12:109:26|*Input DEBUG_REGB_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>109</Navigation>
            <Navigation>12</Navigation>
            <Navigation>109</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input DEBUG_REGB_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:99:12:99:24|*Input DEBUG_CC_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>12</Navigation>
            <Navigation>99</Navigation>
            <Navigation>24</Navigation>
            <Navigation>*Input DEBUG_CC_DATA[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:106:12:106:26|*Input DEBUG_PC_A_NEXT[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>106</Navigation>
            <Navigation>12</Navigation>
            <Navigation>106</Navigation>
            <Navigation>26</Navigation>
            <Navigation>*Input DEBUG_PC_A_NEXT[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:38:14:38:24|Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>14</Navigation>
            <Navigation>38</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 7 to 0 of INSTRUCTION[13:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\busController\source\busController.v&quot;:58:8:58:12|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\busController\source\busController.v</Navigation>
            <Navigation>58</Navigation>
            <Navigation>8</Navigation>
            <Navigation>58</Navigation>
            <Navigation>12</Navigation>
            <Navigation>*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v&quot;:55:1:55:4|Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v</Navigation>
            <Navigation>55</Navigation>
            <Navigation>1</Navigation>
            <Navigation>55</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Latch generated from always block for signal PHASE_NEXT[3:0]; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL247 :&quot;C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v&quot;:10:19:10:28|Input port bit 3 of DEBUG_ARGX[3:0] is unused</Dynamic>
            <Navigation>CL247</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>19</Navigation>
            <Navigation>10</Navigation>
            <Navigation>28</Navigation>
            <Navigation>Input port bit 3 of DEBUG_ARGX[3:0] is unused</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>BZ101 |Potential glitch can occur at the output of 2 instances</Dynamic>
            <Navigation>BZ101</Navigation>
            <Navigation>Potential glitch can occur at the output of 2 instances  </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT531 :&quot;c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v&quot;:55:1:55:4|Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance.</Dynamic>
            <Navigation>MT531</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v</Navigation>
            <Navigation>55</Navigation>
            <Navigation>1</Navigation>
            <Navigation>55</Navigation>
            <Navigation>4</Navigation>
            <Navigation>Found signal identified as System clock which controls 4 sequential elements including coreInst.instructionPhaseDecoderInst.PHASE_NEXT[3].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\duncan\git\forthcpu\devboard\source\devboard.v&quot;:113:0:113:5|Found inferred clock mcu|PIN_CLK_X1 which controls 328 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\devboard\source\devboard.v</Navigation>
            <Navigation>113</Navigation>
            <Navigation>0</Navigation>
            <Navigation>113</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 which controls 328 sequential elements including boardInst.BPIN_LED[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>264</Navigation>
            <Navigation>0</Navigation>
            <Navigation>264</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\duncan\git\forthcpu\alub\source\alu.v&quot;:34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\alub\source\alu.v</Navigation>
            <Navigation>34</Navigation>
            <Navigation>3</Navigation>
            <Navigation>34</Navigation>
            <Navigation>6</Navigation>
            <Navigation>ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v&quot;:61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v</Navigation>
            <Navigation>61</Navigation>
            <Navigation>1</Navigation>
            <Navigation>61</Navigation>
            <Navigation>4</Navigation>
            <Navigation>ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v&quot;:198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v</Navigation>
            <Navigation>198</Navigation>
            <Navigation>0</Navigation>
            <Navigation>198</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>BN132 :&quot;c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v&quot;:264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Dynamic>
            <Navigation>BN132</Navigation>
            <Navigation>c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v</Navigation>
            <Navigation>264</Navigation>
            <Navigation>0</Navigation>
            <Navigation>264</Navigation>
            <Navigation>5</Navigation>
            <Navigation>Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>