<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/evergreen_cs.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - evergreen_cs.c<span style="font-size: 80%;"> (source / <a href="evergreen_cs.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">1867</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">27</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2010 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;evergreend.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;evergreen_reg_safe.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;cayman_reg_safe.h&quot;
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #define MAX(a,b)                   (((a)&gt;(b))?(a):(b))
<span class="lineNum">      35 </span>            : #define MIN(a,b)                   (((a)&lt;(b))?(a):(b))
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span>            : #define REG_SAFE_BM_SIZE ARRAY_SIZE(evergreen_reg_safe_bm)
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : int r600_dma_cs_next_reloc(struct radeon_cs_parser *p,
<span class="lineNum">      40 </span>            :                            struct radeon_bo_list **cs_reloc);
<span class="lineNum">      41 </span>            : struct evergreen_cs_track {
<span class="lineNum">      42 </span>            :         u32                     group_size;
<span class="lineNum">      43 </span>            :         u32                     nbanks;
<span class="lineNum">      44 </span>            :         u32                     npipes;
<span class="lineNum">      45 </span>            :         u32                     row_size;
<span class="lineNum">      46 </span>            :         /* value we track */
<span class="lineNum">      47 </span>            :         u32                     nsamples;               /* unused */
<span class="lineNum">      48 </span>            :         struct radeon_bo        *cb_color_bo[12];
<span class="lineNum">      49 </span>            :         u32                     cb_color_bo_offset[12];
<span class="lineNum">      50 </span>            :         struct radeon_bo        *cb_color_fmask_bo[8];  /* unused */
<span class="lineNum">      51 </span>            :         struct radeon_bo        *cb_color_cmask_bo[8];  /* unused */
<span class="lineNum">      52 </span>            :         u32                     cb_color_info[12];
<span class="lineNum">      53 </span>            :         u32                     cb_color_view[12];
<span class="lineNum">      54 </span>            :         u32                     cb_color_pitch[12];
<span class="lineNum">      55 </span>            :         u32                     cb_color_slice[12];
<span class="lineNum">      56 </span>            :         u32                     cb_color_slice_idx[12];
<span class="lineNum">      57 </span>            :         u32                     cb_color_attrib[12];
<span class="lineNum">      58 </span>            :         u32                     cb_color_cmask_slice[8];/* unused */
<span class="lineNum">      59 </span>            :         u32                     cb_color_fmask_slice[8];/* unused */
<span class="lineNum">      60 </span>            :         u32                     cb_target_mask;
<span class="lineNum">      61 </span>            :         u32                     cb_shader_mask; /* unused */
<span class="lineNum">      62 </span>            :         u32                     vgt_strmout_config;
<span class="lineNum">      63 </span>            :         u32                     vgt_strmout_buffer_config;
<span class="lineNum">      64 </span>            :         struct radeon_bo        *vgt_strmout_bo[4];
<span class="lineNum">      65 </span>            :         u32                     vgt_strmout_bo_offset[4];
<span class="lineNum">      66 </span>            :         u32                     vgt_strmout_size[4];
<span class="lineNum">      67 </span>            :         u32                     db_depth_control;
<span class="lineNum">      68 </span>            :         u32                     db_depth_view;
<span class="lineNum">      69 </span>            :         u32                     db_depth_slice;
<span class="lineNum">      70 </span>            :         u32                     db_depth_size;
<span class="lineNum">      71 </span>            :         u32                     db_z_info;
<span class="lineNum">      72 </span>            :         u32                     db_z_read_offset;
<span class="lineNum">      73 </span>            :         u32                     db_z_write_offset;
<span class="lineNum">      74 </span>            :         struct radeon_bo        *db_z_read_bo;
<span class="lineNum">      75 </span>            :         struct radeon_bo        *db_z_write_bo;
<span class="lineNum">      76 </span>            :         u32                     db_s_info;
<span class="lineNum">      77 </span>            :         u32                     db_s_read_offset;
<span class="lineNum">      78 </span>            :         u32                     db_s_write_offset;
<span class="lineNum">      79 </span>            :         struct radeon_bo        *db_s_read_bo;
<span class="lineNum">      80 </span>            :         struct radeon_bo        *db_s_write_bo;
<span class="lineNum">      81 </span>            :         bool                    sx_misc_kill_all_prims;
<span class="lineNum">      82 </span>            :         bool                    cb_dirty;
<span class="lineNum">      83 </span>            :         bool                    db_dirty;
<span class="lineNum">      84 </span>            :         bool                    streamout_dirty;
<span class="lineNum">      85 </span>            :         u32                     htile_offset;
<span class="lineNum">      86 </span>            :         u32                     htile_surface;
<span class="lineNum">      87 </span>            :         struct radeon_bo        *htile_bo;
<span class="lineNum">      88 </span>            :         unsigned long           indirect_draw_buffer_size;
<span class="lineNum">      89 </span>            :         const unsigned          *reg_safe_bm;
<a name="90"><span class="lineNum">      90 </span>            : };</a>
<span class="lineNum">      91 </span>            : 
<span class="lineNum">      92 </span><span class="lineNoCov">          0 : static u32 evergreen_cs_get_aray_mode(u32 tiling_flags)</span>
<span class="lineNum">      93 </span>            : {
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         if (tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :                 return ARRAY_2D_TILED_THIN1;</span>
<span class="lineNum">      96 </span><span class="lineNoCov">          0 :         else if (tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :                 return ARRAY_1D_TILED_THIN1;</span>
<span class="lineNum">      98 </span>            :         else
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 return ARRAY_LINEAR_GENERAL;</span>
<a name="100"><span class="lineNum">     100 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     101 </span>            : 
<span class="lineNum">     102 </span><span class="lineNoCov">          0 : static u32 evergreen_cs_get_num_banks(u32 nbanks)</span>
<span class="lineNum">     103 </span>            : {
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         switch (nbanks) {</span>
<span class="lineNum">     105 </span>            :         case 2:
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :                 return ADDR_SURF_2_BANK;</span>
<span class="lineNum">     107 </span>            :         case 4:
<span class="lineNum">     108 </span><span class="lineNoCov">          0 :                 return ADDR_SURF_4_BANK;</span>
<span class="lineNum">     109 </span>            :         case 8:
<span class="lineNum">     110 </span>            :         default:
<span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 return ADDR_SURF_8_BANK;</span>
<span class="lineNum">     112 </span>            :         case 16:
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 return ADDR_SURF_16_BANK;</span>
<span class="lineNum">     114 </span>            :         }
<a name="115"><span class="lineNum">     115 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 : static void evergreen_cs_track_init(struct evergreen_cs_track *track)</span>
<span class="lineNum">     118 </span>            : {
<span class="lineNum">     119 </span>            :         int i;
<span class="lineNum">     120 </span>            : 
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_fmask_bo[i] = NULL;</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_cmask_bo[i] = NULL;</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_cmask_slice[i] = 0;</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_fmask_slice[i] = 0;</span>
<span class="lineNum">     126 </span>            :         }
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 12; i++) {</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo[i] = NULL;</span>
<span class="lineNum">     130 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_info[i] = 0;</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_view[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     133 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_pitch[i] = 0;</span>
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice[i] = 0xfffffff;</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice_idx[i] = 0;</span>
<span class="lineNum">     136 </span>            :         }
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         track-&gt;cb_target_mask = 0xFFFFFFFF;</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         track-&gt;cb_shader_mask = 0xFFFFFFFF;</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         track-&gt;cb_dirty = true;</span>
<span class="lineNum">     140 </span>            : 
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_slice = 0xffffffff;</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_view = 0xFFFFC000;</span>
<span class="lineNum">     143 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_size = 0xFFFFFFFF;</span>
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         track-&gt;db_depth_control = 0xFFFFFFFF;</span>
<span class="lineNum">     145 </span><span class="lineNoCov">          0 :         track-&gt;db_z_info = 0xFFFFFFFF;</span>
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         track-&gt;db_z_read_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         track-&gt;db_z_write_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         track-&gt;db_z_read_bo = NULL;</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         track-&gt;db_z_write_bo = NULL;</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         track-&gt;db_s_info = 0xFFFFFFFF;</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         track-&gt;db_s_read_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         track-&gt;db_s_write_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     153 </span><span class="lineNoCov">          0 :         track-&gt;db_s_read_bo = NULL;</span>
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         track-&gt;db_s_write_bo = NULL;</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         track-&gt;db_dirty = true;</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         track-&gt;htile_bo = NULL;</span>
<span class="lineNum">     157 </span><span class="lineNoCov">          0 :         track-&gt;htile_offset = 0xFFFFFFFF;</span>
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         track-&gt;htile_surface = 0;</span>
<span class="lineNum">     159 </span>            : 
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_size[i] = 0;</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo[i] = NULL;</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_offset[i] = 0xFFFFFFFF;</span>
<span class="lineNum">     164 </span>            :         }
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         track-&gt;streamout_dirty = true;</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :         track-&gt;sx_misc_kill_all_prims = false;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span>            : struct eg_surface {
<span class="lineNum">     170 </span>            :         /* value gathered from cs */
<span class="lineNum">     171 </span>            :         unsigned        nbx;
<span class="lineNum">     172 </span>            :         unsigned        nby;
<span class="lineNum">     173 </span>            :         unsigned        format;
<span class="lineNum">     174 </span>            :         unsigned        mode;
<span class="lineNum">     175 </span>            :         unsigned        nbanks;
<span class="lineNum">     176 </span>            :         unsigned        bankw;
<span class="lineNum">     177 </span>            :         unsigned        bankh;
<span class="lineNum">     178 </span>            :         unsigned        tsplit;
<span class="lineNum">     179 </span>            :         unsigned        mtilea;
<span class="lineNum">     180 </span>            :         unsigned        nsamples;
<span class="lineNum">     181 </span>            :         /* output value */
<span class="lineNum">     182 </span>            :         unsigned        bpe;
<span class="lineNum">     183 </span>            :         unsigned        layer_size;
<span class="lineNum">     184 </span>            :         unsigned        palign;
<span class="lineNum">     185 </span>            :         unsigned        halign;
<span class="lineNum">     186 </span>            :         unsigned long   base_align;
<a name="187"><span class="lineNum">     187 </span>            : };</a>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 : static int evergreen_surface_check_linear(struct radeon_cs_parser *p,</span>
<span class="lineNum">     190 </span>            :                                           struct eg_surface *surf,
<span class="lineNum">     191 </span>            :                                           const char *prefix)
<span class="lineNum">     192 </span>            : {
<span class="lineNum">     193 </span><span class="lineNoCov">          0 :         surf-&gt;layer_size = surf-&gt;nbx * surf-&gt;nby * surf-&gt;bpe * surf-&gt;nsamples;</span>
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         surf-&gt;base_align = surf-&gt;bpe;</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         surf-&gt;palign = 1;</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :         surf-&gt;halign = 1;</span>
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="198"><span class="lineNum">     198 </span>            : }</a>
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineNoCov">          0 : static int evergreen_surface_check_linear_aligned(struct radeon_cs_parser *p,</span>
<span class="lineNum">     201 </span>            :                                                   struct eg_surface *surf,
<span class="lineNum">     202 </span>            :                                                   const char *prefix)
<span class="lineNum">     203 </span>            : {
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     205 </span>            :         unsigned palign;
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         palign = MAX(64, track-&gt;group_size / surf-&gt;bpe);</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :         surf-&gt;layer_size = surf-&gt;nbx * surf-&gt;nby * surf-&gt;bpe * surf-&gt;nsamples;</span>
<span class="lineNum">     209 </span><span class="lineNoCov">          0 :         surf-&gt;base_align = track-&gt;group_size;</span>
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         surf-&gt;palign = palign;</span>
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         surf-&gt;halign = 1;</span>
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         if (surf-&gt;nbx &amp; (palign - 1)) {</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 if (prefix) {</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d %s pitch %d invalid must be aligned with %d\n&quot;,</span>
<span class="lineNum">     215 </span>            :                                  __func__, __LINE__, prefix, surf-&gt;nbx, palign);
<span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     218 </span>            :         }
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 : static int evergreen_surface_check_1d(struct radeon_cs_parser *p,</span>
<span class="lineNum">     223 </span>            :                                       struct eg_surface *surf,
<span class="lineNum">     224 </span>            :                                       const char *prefix)
<span class="lineNum">     225 </span>            : {
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     227 </span>            :         unsigned palign;
<span class="lineNum">     228 </span>            : 
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :         palign = track-&gt;group_size / (8 * surf-&gt;bpe * surf-&gt;nsamples);</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :         palign = MAX(8, palign);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :         surf-&gt;layer_size = surf-&gt;nbx * surf-&gt;nby * surf-&gt;bpe;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         surf-&gt;base_align = track-&gt;group_size;</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         surf-&gt;palign = palign;</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         surf-&gt;halign = 8;</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :         if ((surf-&gt;nbx &amp; (palign - 1))) {</span>
<span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 if (prefix) {</span>
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d %s pitch %d invalid must be aligned with %d (%d %d %d)\n&quot;,</span>
<span class="lineNum">     238 </span>            :                                  __func__, __LINE__, prefix, surf-&gt;nbx, palign,
<span class="lineNum">     239 </span>            :                                  track-&gt;group_size, surf-&gt;bpe, surf-&gt;nsamples);
<span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     242 </span>            :         }
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if ((surf-&gt;nby &amp; (8 - 1))) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 if (prefix) {</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d %s height %d invalid must be aligned with 8\n&quot;,</span>
<span class="lineNum">     246 </span>            :                                  __func__, __LINE__, prefix, surf-&gt;nby);
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     249 </span>            :         }
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span><span class="lineNoCov">          0 : static int evergreen_surface_check_2d(struct radeon_cs_parser *p,</span>
<span class="lineNum">     254 </span>            :                                       struct eg_surface *surf,
<span class="lineNum">     255 </span>            :                                       const char *prefix)
<span class="lineNum">     256 </span>            : {
<span class="lineNum">     257 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     258 </span>            :         unsigned palign, halign, tileb, slice_pt;
<span class="lineNum">     259 </span>            :         unsigned mtile_pr, mtile_ps, mtileb;
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span><span class="lineNoCov">          0 :         tileb = 64 * surf-&gt;bpe * surf-&gt;nsamples;</span>
<span class="lineNum">     262 </span>            :         slice_pt = 1;
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         if (tileb &gt; surf-&gt;tsplit) {</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 slice_pt = tileb / surf-&gt;tsplit;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :         tileb = tileb / slice_pt;</span>
<span class="lineNum">     267 </span>            :         /* macro tile width &amp; height */
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :         palign = (8 * surf-&gt;bankw * track-&gt;npipes) * surf-&gt;mtilea;</span>
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         halign = (8 * surf-&gt;bankh * surf-&gt;nbanks) / surf-&gt;mtilea;</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         mtileb = (palign / 8) * (halign / 8) * tileb;</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :         mtile_pr = surf-&gt;nbx / palign;</span>
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         mtile_ps = (mtile_pr * surf-&gt;nby) / halign;</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         surf-&gt;layer_size = mtile_ps * mtileb * slice_pt;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         surf-&gt;base_align = (palign / 8) * (halign / 8) * tileb;</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         surf-&gt;palign = palign;</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :         surf-&gt;halign = halign;</span>
<span class="lineNum">     277 </span>            : 
<span class="lineNum">     278 </span><span class="lineNoCov">          0 :         if ((surf-&gt;nbx &amp; (palign - 1))) {</span>
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 if (prefix) {</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d %s pitch %d invalid must be aligned with %d\n&quot;,</span>
<span class="lineNum">     281 </span>            :                                  __func__, __LINE__, prefix, surf-&gt;nbx, palign);
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     284 </span>            :         }
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :         if ((surf-&gt;nby &amp; (halign - 1))) {</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                 if (prefix) {</span>
<span class="lineNum">     287 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d %s height %d invalid must be aligned with %d\n&quot;,</span>
<span class="lineNum">     288 </span>            :                                  __func__, __LINE__, prefix, surf-&gt;nby, halign);
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     291 </span>            :         }
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     295 </span>            : 
<span class="lineNum">     296 </span><span class="lineNoCov">          0 : static int evergreen_surface_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">     297 </span>            :                                    struct eg_surface *surf,
<span class="lineNum">     298 </span>            :                                    const char *prefix)
<span class="lineNum">     299 </span>            : {
<span class="lineNum">     300 </span>            :         /* some common value computed here */
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         surf-&gt;bpe = r600_fmt_get_blocksize(surf-&gt;format);</span>
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span><span class="lineNoCov">          0 :         switch (surf-&gt;mode) {</span>
<span class="lineNum">     304 </span>            :         case ARRAY_LINEAR_GENERAL:
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 return evergreen_surface_check_linear(p, surf, prefix);</span>
<span class="lineNum">     306 </span>            :         case ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     307 </span><span class="lineNoCov">          0 :                 return evergreen_surface_check_linear_aligned(p, surf, prefix);</span>
<span class="lineNum">     308 </span>            :         case ARRAY_1D_TILED_THIN1:
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 return evergreen_surface_check_1d(p, surf, prefix);</span>
<span class="lineNum">     310 </span>            :         case ARRAY_2D_TILED_THIN1:
<span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 return evergreen_surface_check_2d(p, surf, prefix);</span>
<span class="lineNum">     312 </span>            :         default:
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid array mode %d\n&quot;,</span>
<span class="lineNum">     314 </span>            :                                 __func__, __LINE__, prefix, surf-&gt;mode);
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     316 </span>            :         }
<span class="lineNum">     317 </span>            :         return -EINVAL;
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineNoCov">          0 : static int evergreen_surface_value_conv_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">     321 </span>            :                                               struct eg_surface *surf,
<span class="lineNum">     322 </span>            :                                               const char *prefix)
<span class="lineNum">     323 </span>            : {
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         switch (surf-&gt;mode) {</span>
<span class="lineNum">     325 </span>            :         case ARRAY_2D_TILED_THIN1:
<span class="lineNum">     326 </span>            :                 break;
<span class="lineNum">     327 </span>            :         case ARRAY_LINEAR_GENERAL:
<span class="lineNum">     328 </span>            :         case ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     329 </span>            :         case ARRAY_1D_TILED_THIN1:
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     331 </span>            :         default:
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid array mode %d\n&quot;,</span>
<span class="lineNum">     333 </span>            :                                 __func__, __LINE__, prefix, surf-&gt;mode);
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     335 </span>            :         }
<span class="lineNum">     336 </span>            : 
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         switch (surf-&gt;nbanks) {</span>
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :         case 0: surf-&gt;nbanks = 2; break;</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :         case 1: surf-&gt;nbanks = 4; break;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :         case 2: surf-&gt;nbanks = 8; break;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         case 3: surf-&gt;nbanks = 16; break;</span>
<span class="lineNum">     342 </span>            :         default:
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid number of banks %d\n&quot;,</span>
<span class="lineNum">     344 </span>            :                          __func__, __LINE__, prefix, surf-&gt;nbanks);
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     346 </span>            :         }
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :         switch (surf-&gt;bankw) {</span>
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         case 0: surf-&gt;bankw = 1; break;</span>
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         case 1: surf-&gt;bankw = 2; break;</span>
<span class="lineNum">     350 </span><span class="lineNoCov">          0 :         case 2: surf-&gt;bankw = 4; break;</span>
<span class="lineNum">     351 </span><span class="lineNoCov">          0 :         case 3: surf-&gt;bankw = 8; break;</span>
<span class="lineNum">     352 </span>            :         default:
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid bankw %d\n&quot;,</span>
<span class="lineNum">     354 </span>            :                          __func__, __LINE__, prefix, surf-&gt;bankw);
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     356 </span>            :         }
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         switch (surf-&gt;bankh) {</span>
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         case 0: surf-&gt;bankh = 1; break;</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :         case 1: surf-&gt;bankh = 2; break;</span>
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         case 2: surf-&gt;bankh = 4; break;</span>
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :         case 3: surf-&gt;bankh = 8; break;</span>
<span class="lineNum">     362 </span>            :         default:
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid bankh %d\n&quot;,</span>
<span class="lineNum">     364 </span>            :                          __func__, __LINE__, prefix, surf-&gt;bankh);
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     366 </span>            :         }
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         switch (surf-&gt;mtilea) {</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         case 0: surf-&gt;mtilea = 1; break;</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         case 1: surf-&gt;mtilea = 2; break;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :         case 2: surf-&gt;mtilea = 4; break;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :         case 3: surf-&gt;mtilea = 8; break;</span>
<span class="lineNum">     372 </span>            :         default:
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid macro tile aspect %d\n&quot;,</span>
<span class="lineNum">     374 </span>            :                          __func__, __LINE__, prefix, surf-&gt;mtilea);
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     376 </span>            :         }
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :         switch (surf-&gt;tsplit) {</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :         case 0: surf-&gt;tsplit = 64; break;</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         case 1: surf-&gt;tsplit = 128; break;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :         case 2: surf-&gt;tsplit = 256; break;</span>
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         case 3: surf-&gt;tsplit = 512; break;</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :         case 4: surf-&gt;tsplit = 1024; break;</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :         case 5: surf-&gt;tsplit = 2048; break;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :         case 6: surf-&gt;tsplit = 4096; break;</span>
<span class="lineNum">     385 </span>            :         default:
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d %s invalid tile split %d\n&quot;,</span>
<span class="lineNum">     387 </span>            :                          __func__, __LINE__, prefix, surf-&gt;tsplit);
<span class="lineNum">     388 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     389 </span>            :         }
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_validate_cb(struct radeon_cs_parser *p, unsigned id)</span>
<span class="lineNum">     394 </span>            : {
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         struct eg_surface surf;</span>
<span class="lineNum">     397 </span>            :         unsigned pitch, slice, mslice;
<span class="lineNum">     398 </span>            :         unsigned long offset;
<span class="lineNum">     399 </span>            :         int r;
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         mslice = G_028C6C_SLICE_MAX(track-&gt;cb_color_view[id]) + 1;</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :         pitch = track-&gt;cb_color_pitch[id];</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :         slice = track-&gt;cb_color_slice[id];</span>
<span class="lineNum">     404 </span><span class="lineNoCov">          0 :         surf.nbx = (pitch + 1) * 8;</span>
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :         surf.nby = ((slice + 1) * 64) / surf.nbx;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         surf.mode = G_028C70_ARRAY_MODE(track-&gt;cb_color_info[id]);</span>
<span class="lineNum">     407 </span><span class="lineNoCov">          0 :         surf.format = G_028C70_FORMAT(track-&gt;cb_color_info[id]);</span>
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         surf.tsplit = G_028C74_TILE_SPLIT(track-&gt;cb_color_attrib[id]);</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :         surf.nbanks = G_028C74_NUM_BANKS(track-&gt;cb_color_attrib[id]);</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :         surf.bankw = G_028C74_BANK_WIDTH(track-&gt;cb_color_attrib[id]);</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         surf.bankh = G_028C74_BANK_HEIGHT(track-&gt;cb_color_attrib[id]);</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :         surf.mtilea = G_028C74_MACRO_TILE_ASPECT(track-&gt;cb_color_attrib[id]);</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         surf.nsamples = 1;</span>
<span class="lineNum">     414 </span>            : 
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         if (!r600_fmt_is_valid_color(surf.format)) {</span>
<span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb invalid format %d for %d (0x%08x)\n&quot;,</span>
<span class="lineNum">     417 </span>            :                          __func__, __LINE__, surf.format,
<span class="lineNum">     418 </span>            :                         id, track-&gt;cb_color_info[id]);
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     420 </span>            :         }
<span class="lineNum">     421 </span>            : 
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :         r = evergreen_surface_value_conv_check(p, &amp;surf, &quot;cb&quot;);</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     425 </span>            :         }
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :         r = evergreen_surface_check(p, &amp;surf, &quot;cb&quot;);</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb[%d] invalid (0x%08x 0x%08x 0x%08x 0x%08x)\n&quot;,</span>
<span class="lineNum">     430 </span>            :                          __func__, __LINE__, id, track-&gt;cb_color_pitch[id],
<span class="lineNum">     431 </span>            :                          track-&gt;cb_color_slice[id], track-&gt;cb_color_attrib[id],
<span class="lineNum">     432 </span>            :                          track-&gt;cb_color_info[id]);
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     434 </span>            :         }
<span class="lineNum">     435 </span>            : 
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :         offset = track-&gt;cb_color_bo_offset[id] &lt;&lt; 8;</span>
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         if (offset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb[%d] bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     439 </span>            :                          __func__, __LINE__, id, offset, surf.base_align);
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     441 </span>            :         }
<span class="lineNum">     442 </span>            : 
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :         offset += surf.layer_size * mslice;</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         if (offset &gt; radeon_bo_size(track-&gt;cb_color_bo[id])) {</span>
<span class="lineNum">     445 </span>            :                 /* old ddx are broken they allocate bo with w*h*bpp but
<span class="lineNum">     446 </span>            :                  * program slice with ALIGN(h, 8), catch this and patch
<span class="lineNum">     447 </span>            :                  * command stream.
<span class="lineNum">     448 </span>            :                  */
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                 if (!surf.mode) {</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                         uint32_t *ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     451 </span>            :                         unsigned long tmp, nby, bsize, size, min = 0;
<span class="lineNum">     452 </span>            : 
<span class="lineNum">     453 </span>            :                         /* find the height the ddx wants */
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                         if (surf.nby &gt; 8) {</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                                 min = surf.nby - 8;</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     457 </span><span class="lineNoCov">          0 :                         bsize = radeon_bo_size(track-&gt;cb_color_bo[id]);</span>
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :                         tmp = track-&gt;cb_color_bo_offset[id] &lt;&lt; 8;</span>
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                         for (nby = surf.nby; nby &gt; min; nby--) {</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                                 size = nby * surf.nbx * surf.bpe * surf.nsamples;</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                                 if ((tmp + size * mslice) &lt;= bsize) {</span>
<span class="lineNum">     462 </span>            :                                         break;
<span class="lineNum">     463 </span>            :                                 }
<span class="lineNum">     464 </span>            :                         }
<span class="lineNum">     465 </span><span class="lineNoCov">          0 :                         if (nby &gt; min) {</span>
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                                 surf.nby = nby;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                                 slice = ((nby * surf.nbx) / 64) - 1;</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                                 if (!evergreen_surface_check(p, &amp;surf, &quot;cb&quot;)) {</span>
<span class="lineNum">     469 </span>            :                                         /* check if this one works */
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                                         tmp += surf.layer_size * mslice;</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                                         if (tmp &lt;= bsize) {</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                                                 ib[track-&gt;cb_color_slice_idx[id]] = slice;</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                                                 goto old_ddx_ok;</span>
<span class="lineNum">     474 </span>            :                                         }
<span class="lineNum">     475 </span>            :                                 }
<span class="lineNum">     476 </span>            :                         }
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d cb[%d] bo too small (layer size %d, &quot;</span>
<span class="lineNum">     479 </span>            :                          &quot;offset %d, max layer %d, bo size %ld, slice %d)\n&quot;,
<span class="lineNum">     480 </span>            :                          __func__, __LINE__, id, surf.layer_size,
<span class="lineNum">     481 </span>            :                         track-&gt;cb_color_bo_offset[id] &lt;&lt; 8, mslice,
<span class="lineNum">     482 </span>            :                         radeon_bo_size(track-&gt;cb_color_bo[id]), slice);
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d problematic surf: (%d %d) (%d %d %d %d %d %d %d)\n&quot;,</span>
<span class="lineNum">     484 </span>            :                          __func__, __LINE__, surf.nbx, surf.nby,
<span class="lineNum">     485 </span>            :                         surf.mode, surf.bpe, surf.nsamples,
<span class="lineNum">     486 </span>            :                         surf.bankw, surf.bankh,
<span class="lineNum">     487 </span>            :                         surf.tsplit, surf.mtilea);
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     489 </span>            :         }
<span class="lineNum">     490 </span>            : old_ddx_ok:
<span class="lineNum">     491 </span>            : 
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     494 </span>            : 
<span class="lineNum">     495 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_validate_htile(struct radeon_cs_parser *p,</span>
<span class="lineNum">     496 </span>            :                                                 unsigned nbx, unsigned nby)
<span class="lineNum">     497 </span>            : {
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     499 </span>            :         unsigned long size;
<span class="lineNum">     500 </span>            : 
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :         if (track-&gt;htile_bo == NULL) {</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d htile enabled without htile surface 0x%08x\n&quot;,</span>
<span class="lineNum">     503 </span>            :                                 __func__, __LINE__, track-&gt;db_z_info);
<span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     505 </span>            :         }
<span class="lineNum">     506 </span>            : 
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :         if (G_028ABC_LINEAR(track-&gt;htile_surface)) {</span>
<span class="lineNum">     508 </span>            :                 /* pitch must be 16 htiles aligned == 16 * 8 pixel aligned */
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 nbx = round_up(nbx, 16 * 8);</span>
<span class="lineNum">     510 </span>            :                 /* height is npipes htiles aligned == npipes * 8 pixel aligned */
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                 nby = round_up(nby, track-&gt;npipes * 8);</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     513 </span>            :                 /* always assume 8x8 htile */
<span class="lineNum">     514 </span>            :                 /* align is htile align * 8, htile align vary according to
<span class="lineNum">     515 </span>            :                  * number of pipe and tile width and nby
<span class="lineNum">     516 </span>            :                  */
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                 switch (track-&gt;npipes) {</span>
<span class="lineNum">     518 </span>            :                 case 8:
<span class="lineNum">     519 </span>            :                         /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     520 </span><span class="lineNoCov">          0 :                         nbx = round_up(nbx, 64 * 8);</span>
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                         nby = round_up(nby, 64 * 8);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     523 </span>            :                 case 4:
<span class="lineNum">     524 </span>            :                         /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :                         nbx = round_up(nbx, 64 * 8);</span>
<span class="lineNum">     526 </span><span class="lineNoCov">          0 :                         nby = round_up(nby, 32 * 8);</span>
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     528 </span>            :                 case 2:
<span class="lineNum">     529 </span>            :                         /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                         nbx = round_up(nbx, 32 * 8);</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                         nby = round_up(nby, 32 * 8);</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     533 </span>            :                 case 1:
<span class="lineNum">     534 </span>            :                         /* HTILE_WIDTH = 8 &amp; HTILE_HEIGHT = 8*/
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                         nbx = round_up(nbx, 32 * 8);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                         nby = round_up(nby, 16 * 8);</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     538 </span>            :                 default:
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid num pipes %d\n&quot;,</span>
<span class="lineNum">     540 </span>            :                                         __func__, __LINE__, track-&gt;npipes);
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     542 </span>            :                 }
<span class="lineNum">     543 </span>            :         }
<span class="lineNum">     544 </span>            :         /* compute number of htile */
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :         nbx = nbx &gt;&gt; 3;</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :         nby = nby &gt;&gt; 3;</span>
<span class="lineNum">     547 </span>            :         /* size must be aligned on npipes * 2K boundary */
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :         size = roundup(nbx * nby * 4, track-&gt;npipes * (2 &lt;&lt; 10));</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         size += track-&gt;htile_offset;</span>
<span class="lineNum">     550 </span>            : 
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :         if (size &gt; radeon_bo_size(track-&gt;htile_bo)) {</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d htile surface too small %ld for %ld (%d %d)\n&quot;,</span>
<span class="lineNum">     553 </span>            :                                 __func__, __LINE__, radeon_bo_size(track-&gt;htile_bo),
<span class="lineNum">     554 </span>            :                                 size, nbx, nby);
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     556 </span>            :         }
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     559 </span>            : 
<span class="lineNum">     560 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_validate_stencil(struct radeon_cs_parser *p)</span>
<span class="lineNum">     561 </span>            : {
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         struct eg_surface surf;</span>
<span class="lineNum">     564 </span>            :         unsigned pitch, slice, mslice;
<span class="lineNum">     565 </span>            :         unsigned long offset;
<span class="lineNum">     566 </span>            :         int r;
<span class="lineNum">     567 </span>            : 
<span class="lineNum">     568 </span><span class="lineNoCov">          0 :         mslice = G_028008_SLICE_MAX(track-&gt;db_depth_view) + 1;</span>
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :         pitch = G_028058_PITCH_TILE_MAX(track-&gt;db_depth_size);</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :         slice = track-&gt;db_depth_slice;</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :         surf.nbx = (pitch + 1) * 8;</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :         surf.nby = ((slice + 1) * 64) / surf.nbx;</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         surf.mode = G_028040_ARRAY_MODE(track-&gt;db_z_info);</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :         surf.format = G_028044_FORMAT(track-&gt;db_s_info);</span>
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :         surf.tsplit = G_028044_TILE_SPLIT(track-&gt;db_s_info);</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         surf.nbanks = G_028040_NUM_BANKS(track-&gt;db_z_info);</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :         surf.bankw = G_028040_BANK_WIDTH(track-&gt;db_z_info);</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :         surf.bankh = G_028040_BANK_HEIGHT(track-&gt;db_z_info);</span>
<span class="lineNum">     579 </span><span class="lineNoCov">          0 :         surf.mtilea = G_028040_MACRO_TILE_ASPECT(track-&gt;db_z_info);</span>
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :         surf.nsamples = 1;</span>
<span class="lineNum">     581 </span>            : 
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :         if (surf.format != 1) {</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil invalid format %d\n&quot;,</span>
<span class="lineNum">     584 </span>            :                          __func__, __LINE__, surf.format);
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     586 </span>            :         }
<span class="lineNum">     587 </span>            :         /* replace by color format so we can use same code */
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :         surf.format = V_028C70_COLOR_8;</span>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         r = evergreen_surface_value_conv_check(p, &amp;surf, &quot;stencil&quot;);</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     593 </span>            :         }
<span class="lineNum">     594 </span>            : 
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :         r = evergreen_surface_check(p, &amp;surf, NULL);</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     597 </span>            :                 /* old userspace doesn't compute proper depth/stencil alignment
<span class="lineNum">     598 </span>            :                  * check that alignment against a bigger byte per elements and
<span class="lineNum">     599 </span>            :                  * only report if that alignment is wrong too.
<span class="lineNum">     600 </span>            :                  */
<span class="lineNum">     601 </span><span class="lineNoCov">          0 :                 surf.format = V_028C70_COLOR_8_8_8_8;</span>
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 r = evergreen_surface_check(p, &amp;surf, &quot;stencil&quot;);</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     604 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d stencil invalid (0x%08x 0x%08x 0x%08x 0x%08x)\n&quot;,</span>
<span class="lineNum">     605 </span>            :                                  __func__, __LINE__, track-&gt;db_depth_size,
<span class="lineNum">     606 </span>            :                                  track-&gt;db_depth_slice, track-&gt;db_s_info, track-&gt;db_z_info);
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     609 </span>            :         }
<span class="lineNum">     610 </span>            : 
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :         offset = track-&gt;db_s_read_offset &lt;&lt; 8;</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         if (offset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil read bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     614 </span>            :                          __func__, __LINE__, offset, surf.base_align);
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     616 </span>            :         }
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         offset += surf.layer_size * mslice;</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         if (offset &gt; radeon_bo_size(track-&gt;db_s_read_bo)) {</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil read bo too small (layer size %d, &quot;</span>
<span class="lineNum">     620 </span>            :                          &quot;offset %ld, max layer %d, bo size %ld)\n&quot;,
<span class="lineNum">     621 </span>            :                          __func__, __LINE__, surf.layer_size,
<span class="lineNum">     622 </span>            :                         (unsigned long)track-&gt;db_s_read_offset &lt;&lt; 8, mslice,
<span class="lineNum">     623 </span>            :                         radeon_bo_size(track-&gt;db_s_read_bo));
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil invalid (0x%08x 0x%08x 0x%08x 0x%08x)\n&quot;,</span>
<span class="lineNum">     625 </span>            :                          __func__, __LINE__, track-&gt;db_depth_size,
<span class="lineNum">     626 </span>            :                          track-&gt;db_depth_slice, track-&gt;db_s_info, track-&gt;db_z_info);
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     628 </span>            :         }
<span class="lineNum">     629 </span>            : 
<span class="lineNum">     630 </span><span class="lineNoCov">          0 :         offset = track-&gt;db_s_write_offset &lt;&lt; 8;</span>
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         if (offset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil write bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     633 </span>            :                          __func__, __LINE__, offset, surf.base_align);
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     635 </span>            :         }
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         offset += surf.layer_size * mslice;</span>
<span class="lineNum">     637 </span><span class="lineNoCov">          0 :         if (offset &gt; radeon_bo_size(track-&gt;db_s_write_bo)) {</span>
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil write bo too small (layer size %d, &quot;</span>
<span class="lineNum">     639 </span>            :                          &quot;offset %ld, max layer %d, bo size %ld)\n&quot;,
<span class="lineNum">     640 </span>            :                          __func__, __LINE__, surf.layer_size,
<span class="lineNum">     641 </span>            :                         (unsigned long)track-&gt;db_s_write_offset &lt;&lt; 8, mslice,
<span class="lineNum">     642 </span>            :                         radeon_bo_size(track-&gt;db_s_write_bo));
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     644 </span>            :         }
<span class="lineNum">     645 </span>            : 
<span class="lineNum">     646 </span>            :         /* hyperz */
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :         if (G_028040_TILE_SURFACE_ENABLE(track-&gt;db_z_info)) {</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_validate_htile(p, surf.nbx, surf.nby);</span>
<span class="lineNum">     649 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     651 </span>            :                 }
<span class="lineNum">     652 </span>            :         }
<span class="lineNum">     653 </span>            : 
<span class="lineNum">     654 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="655"><span class="lineNum">     655 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_validate_depth(struct radeon_cs_parser *p)</span>
<span class="lineNum">     658 </span>            : {
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :         struct eg_surface surf;</span>
<span class="lineNum">     661 </span>            :         unsigned pitch, slice, mslice;
<span class="lineNum">     662 </span>            :         unsigned long offset;
<span class="lineNum">     663 </span>            :         int r;
<span class="lineNum">     664 </span>            : 
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         mslice = G_028008_SLICE_MAX(track-&gt;db_depth_view) + 1;</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :         pitch = G_028058_PITCH_TILE_MAX(track-&gt;db_depth_size);</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         slice = track-&gt;db_depth_slice;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :         surf.nbx = (pitch + 1) * 8;</span>
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         surf.nby = ((slice + 1) * 64) / surf.nbx;</span>
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :         surf.mode = G_028040_ARRAY_MODE(track-&gt;db_z_info);</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         surf.format = G_028040_FORMAT(track-&gt;db_z_info);</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :         surf.tsplit = G_028040_TILE_SPLIT(track-&gt;db_z_info);</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :         surf.nbanks = G_028040_NUM_BANKS(track-&gt;db_z_info);</span>
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         surf.bankw = G_028040_BANK_WIDTH(track-&gt;db_z_info);</span>
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :         surf.bankh = G_028040_BANK_HEIGHT(track-&gt;db_z_info);</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         surf.mtilea = G_028040_MACRO_TILE_ASPECT(track-&gt;db_z_info);</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :         surf.nsamples = 1;</span>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         switch (surf.format) {</span>
<span class="lineNum">     680 </span>            :         case V_028040_Z_16:
<span class="lineNum">     681 </span><span class="lineNoCov">          0 :                 surf.format = V_028C70_COLOR_16;</span>
<span class="lineNum">     682 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     683 </span>            :         case V_028040_Z_24:
<span class="lineNum">     684 </span>            :         case V_028040_Z_32_FLOAT:
<span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 surf.format = V_028C70_COLOR_8_8_8_8;</span>
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     687 </span>            :         default:
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d depth invalid format %d\n&quot;,</span>
<span class="lineNum">     689 </span>            :                          __func__, __LINE__, surf.format);
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     691 </span>            :         }
<span class="lineNum">     692 </span>            : 
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :         r = evergreen_surface_value_conv_check(p, &amp;surf, &quot;depth&quot;);</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d depth invalid (0x%08x 0x%08x 0x%08x)\n&quot;,</span>
<span class="lineNum">     696 </span>            :                          __func__, __LINE__, track-&gt;db_depth_size,
<span class="lineNum">     697 </span>            :                          track-&gt;db_depth_slice, track-&gt;db_z_info);
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     699 </span>            :         }
<span class="lineNum">     700 </span>            : 
<span class="lineNum">     701 </span><span class="lineNoCov">          0 :         r = evergreen_surface_check(p, &amp;surf, &quot;depth&quot;);</span>
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d depth invalid (0x%08x 0x%08x 0x%08x)\n&quot;,</span>
<span class="lineNum">     704 </span>            :                          __func__, __LINE__, track-&gt;db_depth_size,
<span class="lineNum">     705 </span>            :                          track-&gt;db_depth_slice, track-&gt;db_z_info);
<span class="lineNum">     706 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     707 </span>            :         }
<span class="lineNum">     708 </span>            : 
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :         offset = track-&gt;db_z_read_offset &lt;&lt; 8;</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :         if (offset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     711 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil read bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     712 </span>            :                          __func__, __LINE__, offset, surf.base_align);
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     714 </span>            :         }
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :         offset += surf.layer_size * mslice;</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :         if (offset &gt; radeon_bo_size(track-&gt;db_z_read_bo)) {</span>
<span class="lineNum">     717 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d depth read bo too small (layer size %d, &quot;</span>
<span class="lineNum">     718 </span>            :                          &quot;offset %ld, max layer %d, bo size %ld)\n&quot;,
<span class="lineNum">     719 </span>            :                          __func__, __LINE__, surf.layer_size,
<span class="lineNum">     720 </span>            :                         (unsigned long)track-&gt;db_z_read_offset &lt;&lt; 8, mslice,
<span class="lineNum">     721 </span>            :                         radeon_bo_size(track-&gt;db_z_read_bo));
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     723 </span>            :         }
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         offset = track-&gt;db_z_write_offset &lt;&lt; 8;</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :         if (offset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d stencil write bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     728 </span>            :                          __func__, __LINE__, offset, surf.base_align);
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     730 </span>            :         }
<span class="lineNum">     731 </span><span class="lineNoCov">          0 :         offset += surf.layer_size * mslice;</span>
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :         if (offset &gt; radeon_bo_size(track-&gt;db_z_write_bo)) {</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d depth write bo too small (layer size %d, &quot;</span>
<span class="lineNum">     734 </span>            :                          &quot;offset %ld, max layer %d, bo size %ld)\n&quot;,
<span class="lineNum">     735 </span>            :                          __func__, __LINE__, surf.layer_size,
<span class="lineNum">     736 </span>            :                         (unsigned long)track-&gt;db_z_write_offset &lt;&lt; 8, mslice,
<span class="lineNum">     737 </span>            :                         radeon_bo_size(track-&gt;db_z_write_bo));
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     739 </span>            :         }
<span class="lineNum">     740 </span>            : 
<span class="lineNum">     741 </span>            :         /* hyperz */
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         if (G_028040_TILE_SURFACE_ENABLE(track-&gt;db_z_info)) {</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_validate_htile(p, surf.nbx, surf.nby);</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     745 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     746 </span>            :                 }
<span class="lineNum">     747 </span>            :         }
<span class="lineNum">     748 </span>            : 
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     751 </span>            : 
<span class="lineNum">     752 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_validate_texture(struct radeon_cs_parser *p,</span>
<span class="lineNum">     753 </span>            :                                                struct radeon_bo *texture,
<span class="lineNum">     754 </span>            :                                                struct radeon_bo *mipmap,
<span class="lineNum">     755 </span>            :                                                unsigned idx)
<span class="lineNum">     756 </span>            : {
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         struct eg_surface surf;</span>
<span class="lineNum">     758 </span>            :         unsigned long toffset, moffset;
<span class="lineNum">     759 </span>            :         unsigned dim, llevel, mslice, width, height, depth, i;
<span class="lineNum">     760 </span>            :         u32 texdw[8];
<span class="lineNum">     761 </span>            :         int r;
<span class="lineNum">     762 </span>            : 
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :         texdw[0] = radeon_get_ib_value(p, idx + 0);</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :         texdw[1] = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">     765 </span><span class="lineNoCov">          0 :         texdw[2] = radeon_get_ib_value(p, idx + 2);</span>
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :         texdw[3] = radeon_get_ib_value(p, idx + 3);</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :         texdw[4] = radeon_get_ib_value(p, idx + 4);</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         texdw[5] = radeon_get_ib_value(p, idx + 5);</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         texdw[6] = radeon_get_ib_value(p, idx + 6);</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         texdw[7] = radeon_get_ib_value(p, idx + 7);</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         dim = G_030000_DIM(texdw[0]);</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :         llevel = G_030014_LAST_LEVEL(texdw[5]);</span>
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         mslice = G_030014_LAST_ARRAY(texdw[5]) + 1;</span>
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :         width = G_030000_TEX_WIDTH(texdw[0]) + 1;</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :         height =  G_030004_TEX_HEIGHT(texdw[1]) + 1;</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :         depth = G_030004_TEX_DEPTH(texdw[1]) + 1;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :         surf.format = G_03001C_DATA_FORMAT(texdw[7]);</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         surf.nbx = (G_030000_PITCH(texdw[0]) + 1) * 8;</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :         surf.nbx = r600_fmt_get_nblocksx(surf.format, surf.nbx);</span>
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         surf.nby = r600_fmt_get_nblocksy(surf.format, height);</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :         surf.mode = G_030004_ARRAY_MODE(texdw[1]);</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :         surf.tsplit = G_030018_TILE_SPLIT(texdw[6]);</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :         surf.nbanks = G_03001C_NUM_BANKS(texdw[7]);</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :         surf.bankw = G_03001C_BANK_WIDTH(texdw[7]);</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         surf.bankh = G_03001C_BANK_HEIGHT(texdw[7]);</span>
<span class="lineNum">     786 </span><span class="lineNoCov">          0 :         surf.mtilea = G_03001C_MACRO_TILE_ASPECT(texdw[7]);</span>
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         surf.nsamples = 1;</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :         toffset = texdw[2] &lt;&lt; 8;</span>
<span class="lineNum">     789 </span><span class="lineNoCov">          0 :         moffset = texdw[3] &lt;&lt; 8;</span>
<span class="lineNum">     790 </span>            : 
<span class="lineNum">     791 </span><span class="lineNoCov">          0 :         if (!r600_fmt_is_valid_texture(surf.format, p-&gt;family)) {</span>
<span class="lineNum">     792 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture invalid format %d\n&quot;,</span>
<span class="lineNum">     793 </span>            :                          __func__, __LINE__, surf.format);
<span class="lineNum">     794 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     795 </span>            :         }
<span class="lineNum">     796 </span><span class="lineNoCov">          0 :         switch (dim) {</span>
<span class="lineNum">     797 </span>            :         case V_030000_SQ_TEX_DIM_1D:
<span class="lineNum">     798 </span>            :         case V_030000_SQ_TEX_DIM_2D:
<span class="lineNum">     799 </span>            :         case V_030000_SQ_TEX_DIM_CUBEMAP:
<span class="lineNum">     800 </span>            :         case V_030000_SQ_TEX_DIM_1D_ARRAY:
<span class="lineNum">     801 </span>            :         case V_030000_SQ_TEX_DIM_2D_ARRAY:
<span class="lineNum">     802 </span>            :                 depth = 1;
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     804 </span>            :         case V_030000_SQ_TEX_DIM_2D_MSAA:
<span class="lineNum">     805 </span>            :         case V_030000_SQ_TEX_DIM_2D_ARRAY_MSAA:
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                 surf.nsamples = 1 &lt;&lt; llevel;</span>
<span class="lineNum">     807 </span>            :                 llevel = 0;
<span class="lineNum">     808 </span>            :                 depth = 1;
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     810 </span>            :         case V_030000_SQ_TEX_DIM_3D:
<span class="lineNum">     811 </span>            :                 break;
<span class="lineNum">     812 </span>            :         default:
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture invalid dimension %d\n&quot;,</span>
<span class="lineNum">     814 </span>            :                          __func__, __LINE__, dim);
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     816 </span>            :         }
<span class="lineNum">     817 </span>            : 
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :         r = evergreen_surface_value_conv_check(p, &amp;surf, &quot;texture&quot;);</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     821 </span>            :         }
<span class="lineNum">     822 </span>            : 
<span class="lineNum">     823 </span>            :         /* align height */
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :         evergreen_surface_check(p, &amp;surf, NULL);</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :         surf.nby = roundup2(surf.nby, surf.halign);</span>
<span class="lineNum">     826 </span>            : 
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :         r = evergreen_surface_check(p, &amp;surf, &quot;texture&quot;);</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture invalid 0x%08x 0x%08x 0x%08x 0x%08x 0x%08x 0x%08x\n&quot;,</span>
<span class="lineNum">     830 </span>            :                          __func__, __LINE__, texdw[0], texdw[1], texdw[4],
<span class="lineNum">     831 </span>            :                          texdw[5], texdw[6], texdw[7]);
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     833 </span>            :         }
<span class="lineNum">     834 </span>            : 
<span class="lineNum">     835 </span>            :         /* check texture size */
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :         if (toffset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     838 </span>            :                          __func__, __LINE__, toffset, surf.base_align);
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     840 </span>            :         }
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         if (surf.nsamples &lt;= 1 &amp;&amp; moffset &amp; (surf.base_align - 1)) {</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d mipmap bo base %ld not aligned with %ld\n&quot;,</span>
<span class="lineNum">     843 </span>            :                          __func__, __LINE__, moffset, surf.base_align);
<span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     845 </span>            :         }
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         if (dim == SQ_TEX_DIM_3D) {</span>
<span class="lineNum">     847 </span><span class="lineNoCov">          0 :                 toffset += surf.layer_size * depth;</span>
<span class="lineNum">     848 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     849 </span><span class="lineNoCov">          0 :                 toffset += surf.layer_size * mslice;</span>
<span class="lineNum">     850 </span>            :         }
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         if (toffset &gt; radeon_bo_size(texture)) {</span>
<span class="lineNum">     852 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;%s:%d texture bo too small (layer size %d, &quot;</span>
<span class="lineNum">     853 </span>            :                          &quot;offset %ld, max layer %d, depth %d, bo size %ld) (%d %d)\n&quot;,
<span class="lineNum">     854 </span>            :                          __func__, __LINE__, surf.layer_size,
<span class="lineNum">     855 </span>            :                         (unsigned long)texdw[2] &lt;&lt; 8, mslice,
<span class="lineNum">     856 </span>            :                         depth, radeon_bo_size(texture),
<span class="lineNum">     857 </span>            :                         surf.nbx, surf.nby);
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     859 </span>            :         }
<span class="lineNum">     860 </span>            : 
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :         if (!mipmap) {</span>
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                 if (llevel) {</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%i got NULL MIP_ADDRESS relocation\n&quot;,</span>
<span class="lineNum">     864 </span>            :                                  __func__, __LINE__);
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     866 </span>            :                 } else {
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                         return 0; /* everything's ok */</span>
<span class="lineNum">     868 </span>            :                 }
<span class="lineNum">     869 </span>            :         }
<span class="lineNum">     870 </span>            : 
<span class="lineNum">     871 </span>            :         /* check mipmap size */
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt;= llevel; i++) {</span>
<span class="lineNum">     873 </span>            :                 unsigned w, h, d;
<span class="lineNum">     874 </span>            : 
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 w = r600_mip_minify(width, i);</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                 h = r600_mip_minify(height, i);</span>
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                 d = r600_mip_minify(depth, i);</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                 surf.nbx = r600_fmt_get_nblocksx(surf.format, w);</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                 surf.nby = r600_fmt_get_nblocksy(surf.format, h);</span>
<span class="lineNum">     880 </span>            : 
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                 switch (surf.mode) {</span>
<span class="lineNum">     882 </span>            :                 case ARRAY_2D_TILED_THIN1:
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                         if (surf.nbx &lt; surf.palign || surf.nby &lt; surf.halign) {</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                                 surf.mode = ARRAY_1D_TILED_THIN1;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     886 </span>            :                         /* recompute alignment */
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         evergreen_surface_check(p, &amp;surf, NULL);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     889 </span>            :                 case ARRAY_LINEAR_GENERAL:
<span class="lineNum">     890 </span>            :                 case ARRAY_LINEAR_ALIGNED:
<span class="lineNum">     891 </span>            :                 case ARRAY_1D_TILED_THIN1:
<span class="lineNum">     892 </span>            :                         break;
<span class="lineNum">     893 </span>            :                 default:
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid array mode %d\n&quot;,</span>
<span class="lineNum">     895 </span>            :                                  __func__, __LINE__, surf.mode);
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     897 </span>            :                 }
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                 surf.nbx = roundup2(surf.nbx, surf.palign);</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                 surf.nby = roundup2(surf.nby, surf.halign);</span>
<span class="lineNum">     900 </span>            : 
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                 r = evergreen_surface_check(p, &amp;surf, &quot;mipmap&quot;);</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     904 </span>            :                 }
<span class="lineNum">     905 </span>            : 
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                 if (dim == SQ_TEX_DIM_3D) {</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                         moffset += surf.layer_size * d;</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                         moffset += surf.layer_size * mslice;</span>
<span class="lineNum">     910 </span>            :                 }
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 if (moffset &gt; radeon_bo_size(mipmap)) {</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d mipmap [%d] bo too small (layer size %d, &quot;</span>
<span class="lineNum">     913 </span>            :                                         &quot;offset %ld, coffset %ld, max layer %d, depth %d, &quot;
<span class="lineNum">     914 </span>            :                                         &quot;bo size %ld) level0 (%d %d %d)\n&quot;,
<span class="lineNum">     915 </span>            :                                         __func__, __LINE__, i, surf.layer_size,
<span class="lineNum">     916 </span>            :                                         (unsigned long)texdw[3] &lt;&lt; 8, moffset, mslice,
<span class="lineNum">     917 </span>            :                                         d, radeon_bo_size(mipmap),
<span class="lineNum">     918 </span>            :                                         width, height, depth);
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d problematic surf: (%d %d) (%d %d %d %d %d %d %d)\n&quot;,</span>
<span class="lineNum">     920 </span>            :                                  __func__, __LINE__, surf.nbx, surf.nby,
<span class="lineNum">     921 </span>            :                                 surf.mode, surf.bpe, surf.nsamples,
<span class="lineNum">     922 </span>            :                                 surf.bankw, surf.bankh,
<span class="lineNum">     923 </span>            :                                 surf.tsplit, surf.mtilea);
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     925 </span>            :                 }
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     927 </span>            : 
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     930 </span>            : 
<span class="lineNum">     931 </span><span class="lineNoCov">          0 : static int evergreen_cs_track_check(struct radeon_cs_parser *p)</span>
<span class="lineNum">     932 </span>            : {
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">     934 </span>            :         unsigned tmp, i;
<span class="lineNum">     935 </span>            :         int r;
<span class="lineNum">     936 </span>            :         unsigned buffer_mask = 0;
<span class="lineNum">     937 </span>            : 
<span class="lineNum">     938 </span>            :         /* check streamout */
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :         if (track-&gt;streamout_dirty &amp;&amp; track-&gt;vgt_strmout_config) {</span>
<span class="lineNum">     940 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :                         if (track-&gt;vgt_strmout_config &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :                                 buffer_mask |= (track-&gt;vgt_strmout_buffer_config &gt;&gt; (i * 4)) &amp; 0xf;</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     944 </span>            :                 }
<span class="lineNum">     945 </span>            : 
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 4; i++) {</span>
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :                         if (buffer_mask &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                                 if (track-&gt;vgt_strmout_bo[i]) {</span>
<span class="lineNum">     949 </span><span class="lineNoCov">          0 :                                         u64 offset = (u64)track-&gt;vgt_strmout_bo_offset[i] +</span>
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                                                         (u64)track-&gt;vgt_strmout_size[i];</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                                         if (offset &gt; radeon_bo_size(track-&gt;vgt_strmout_bo[i])) {</span>
<span class="lineNum">     952 </span><span class="lineNoCov">          0 :                                                 DRM_ERROR(&quot;streamout %d bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">     953 </span>            :                                                           i, offset,
<span class="lineNum">     954 </span>            :                                                           radeon_bo_size(track-&gt;vgt_strmout_bo[i]));
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :                                                 return -EINVAL;</span>
<span class="lineNum">     956 </span>            :                                         }
<span class="lineNum">     957 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;No buffer for streamout %d\n&quot;, i);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">     960 </span>            :                                 }
<span class="lineNum">     961 </span>            :                         }
<span class="lineNum">     962 </span>            :                 }
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = false;</span>
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         if (track-&gt;sx_misc_kill_all_prims)</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     968 </span>            : 
<span class="lineNum">     969 </span>            :         /* check that we have a cb for each enabled target
<span class="lineNum">     970 </span>            :          */
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :         if (track-&gt;cb_dirty) {</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 tmp = track-&gt;cb_target_mask;</span>
<span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                         u32 format = G_028C70_FORMAT(track-&gt;cb_color_info[i]);</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :                         if (format != V_028C70_COLOR_INVALID &amp;&amp;</span>
<span class="lineNum">     977 </span><span class="lineNoCov">          0 :                             (tmp &gt;&gt; (i * 4)) &amp; 0xF) {</span>
<span class="lineNum">     978 </span>            :                                 /* at least one component is enabled */
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                                 if (track-&gt;cb_color_bo[i] == NULL) {</span>
<span class="lineNum">     980 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;%s:%d mask 0x%08X | 0x%08X no cb for %d\n&quot;,</span>
<span class="lineNum">     981 </span>            :                                                 __func__, __LINE__, track-&gt;cb_target_mask, track-&gt;cb_shader_mask, i);
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">     983 </span>            :                                 }
<span class="lineNum">     984 </span>            :                                 /* check cb */
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :                                 r = evergreen_cs_track_validate_cb(p, i);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                                         return r;</span>
<span class="lineNum">     988 </span>            :                                 }
<span class="lineNum">     989 </span>            :                         }
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     991 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = false;</span>
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span><span class="lineNoCov">          0 :         if (track-&gt;db_dirty) {</span>
<span class="lineNum">     995 </span>            :                 /* Check stencil buffer */
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 if (G_028044_FORMAT(track-&gt;db_s_info) != V_028044_STENCIL_INVALID &amp;&amp;</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                     G_028800_STENCIL_ENABLE(track-&gt;db_depth_control)) {</span>
<span class="lineNum">     998 </span><span class="lineNoCov">          0 :                         r = evergreen_cs_track_validate_stencil(p);</span>
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    1001 </span>            :                 }
<span class="lineNum">    1002 </span>            :                 /* Check depth buffer */
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 if (G_028040_FORMAT(track-&gt;db_z_info) != V_028040_Z_INVALID &amp;&amp;</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                     G_028800_Z_ENABLE(track-&gt;db_depth_control)) {</span>
<span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                         r = evergreen_cs_track_validate_depth(p);</span>
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    1008 </span>            :                 }
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = false;</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1011 </span>            : 
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1014 </span>            : 
<span class="lineNum">    1015 </span>            : /**
<span class="lineNum">    1016 </span>            :  * evergreen_cs_packet_parse_vline() - parse userspace VLINE packet
<span class="lineNum">    1017 </span>            :  * @parser:             parser structure holding parsing context.
<span class="lineNum">    1018 </span>            :  *
<span class="lineNum">    1019 </span>            :  * This is an Evergreen(+)-specific function for parsing VLINE packets.
<span class="lineNum">    1020 </span>            :  * Real work is done by r600_cs_common_vline_parse function.
<span class="lineNum">    1021 </span>            :  * Here we just set up ASIC-specific register table and call
<a name="1022"><span class="lineNum">    1022 </span>            :  * the common implementation function.</a>
<span class="lineNum">    1023 </span>            :  */
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 : static int evergreen_cs_packet_parse_vline(struct radeon_cs_parser *p)</span>
<span class="lineNum">    1025 </span>            : {
<span class="lineNum">    1026 </span>            : 
<span class="lineNum">    1027 </span>            :         static uint32_t vline_start_end[6] = {
<span class="lineNum">    1028 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC0_REGISTER_OFFSET,
<span class="lineNum">    1029 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC1_REGISTER_OFFSET,
<span class="lineNum">    1030 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC2_REGISTER_OFFSET,
<span class="lineNum">    1031 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC3_REGISTER_OFFSET,
<span class="lineNum">    1032 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC4_REGISTER_OFFSET,
<span class="lineNum">    1033 </span>            :                 EVERGREEN_VLINE_START_END + EVERGREEN_CRTC5_REGISTER_OFFSET
<span class="lineNum">    1034 </span>            :         };
<span class="lineNum">    1035 </span>            :         static uint32_t vline_status[6] = {
<span class="lineNum">    1036 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC0_REGISTER_OFFSET,
<span class="lineNum">    1037 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC1_REGISTER_OFFSET,
<span class="lineNum">    1038 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC2_REGISTER_OFFSET,
<span class="lineNum">    1039 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC3_REGISTER_OFFSET,
<span class="lineNum">    1040 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC4_REGISTER_OFFSET,
<span class="lineNum">    1041 </span>            :                 EVERGREEN_VLINE_STATUS + EVERGREEN_CRTC5_REGISTER_OFFSET
<span class="lineNum">    1042 </span>            :         };
<span class="lineNum">    1043 </span>            : 
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :         return r600_cs_common_vline_parse(p, vline_start_end, vline_status);</span>
<a name="1045"><span class="lineNum">    1045 </span>            : }</a>
<span class="lineNum">    1046 </span>            : 
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 : static int evergreen_packet0_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1048 </span>            :                                    struct radeon_cs_packet *pkt,
<span class="lineNum">    1049 </span>            :                                    unsigned idx, unsigned reg)
<span class="lineNum">    1050 </span>            : {
<span class="lineNum">    1051 </span>            :         int r;
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">    1054 </span>            :         case EVERGREEN_VLINE_START_END:
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_packet_parse_vline(p);</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">    1058 </span>            :                                         idx, reg);
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1060 </span>            :                 }
<span class="lineNum">    1061 </span>            :                 break;
<span class="lineNum">    1062 </span>            :         default:
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR &quot;Forbidden register 0x%04X in cs at %d\n&quot;,</span>
<span class="lineNum">    1064 </span>            :                        reg, idx);
<span class="lineNum">    1065 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1066 </span>            :         }
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1069 </span>            : 
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 : static int evergreen_cs_parse_packet0(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1071 </span>            :                                       struct radeon_cs_packet *pkt)
<span class="lineNum">    1072 </span>            : {
<span class="lineNum">    1073 </span>            :         unsigned reg, i;
<span class="lineNum">    1074 </span>            :         unsigned idx;
<span class="lineNum">    1075 </span>            :         int r;
<span class="lineNum">    1076 </span>            : 
<span class="lineNum">    1077 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :         reg = pkt-&gt;reg;</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt;= pkt-&gt;count; i++, idx++, reg += 4) {</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 r = evergreen_packet0_check(p, pkt, idx, reg);</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1083 </span>            :                 }
<span class="lineNum">    1084 </span>            :         }
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1087 </span>            : 
<span class="lineNum">    1088 </span>            : /**
<span class="lineNum">    1089 </span>            :  * evergreen_cs_handle_reg() - process registers that need special handling.
<span class="lineNum">    1090 </span>            :  * @parser: parser structure holding parsing context
<span class="lineNum">    1091 </span>            :  * @reg: register we are testing
<a name="1092"><span class="lineNum">    1092 </span>            :  * @idx: index into the cs buffer</a>
<span class="lineNum">    1093 </span>            :  */
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 : static int evergreen_cs_handle_reg(struct radeon_cs_parser *p, u32 reg, u32 idx)</span>
<span class="lineNum">    1095 </span>            : {
<span class="lineNum">    1096 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = (struct evergreen_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1098 </span>            :         u32 tmp, *ib;
<span class="lineNum">    1099 </span>            :         int r;
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1102 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">    1103 </span>            :         /* force following reg to 0 in an attempt to disable out buffer
<span class="lineNum">    1104 </span>            :          * which will need us to better understand how it works to perform
<span class="lineNum">    1105 </span>            :          * security check on it (Jerome)
<span class="lineNum">    1106 </span>            :          */
<span class="lineNum">    1107 </span>            :         case SQ_ESGS_RING_SIZE:
<span class="lineNum">    1108 </span>            :         case SQ_GSVS_RING_SIZE:
<span class="lineNum">    1109 </span>            :         case SQ_ESTMP_RING_SIZE:
<span class="lineNum">    1110 </span>            :         case SQ_GSTMP_RING_SIZE:
<span class="lineNum">    1111 </span>            :         case SQ_HSTMP_RING_SIZE:
<span class="lineNum">    1112 </span>            :         case SQ_LSTMP_RING_SIZE:
<span class="lineNum">    1113 </span>            :         case SQ_PSTMP_RING_SIZE:
<span class="lineNum">    1114 </span>            :         case SQ_VSTMP_RING_SIZE:
<span class="lineNum">    1115 </span>            :         case SQ_ESGS_RING_ITEMSIZE:
<span class="lineNum">    1116 </span>            :         case SQ_ESTMP_RING_ITEMSIZE:
<span class="lineNum">    1117 </span>            :         case SQ_GSTMP_RING_ITEMSIZE:
<span class="lineNum">    1118 </span>            :         case SQ_GSVS_RING_ITEMSIZE:
<span class="lineNum">    1119 </span>            :         case SQ_GS_VERT_ITEMSIZE:
<span class="lineNum">    1120 </span>            :         case SQ_GS_VERT_ITEMSIZE_1:
<span class="lineNum">    1121 </span>            :         case SQ_GS_VERT_ITEMSIZE_2:
<span class="lineNum">    1122 </span>            :         case SQ_GS_VERT_ITEMSIZE_3:
<span class="lineNum">    1123 </span>            :         case SQ_GSVS_RING_OFFSET_1:
<span class="lineNum">    1124 </span>            :         case SQ_GSVS_RING_OFFSET_2:
<span class="lineNum">    1125 </span>            :         case SQ_GSVS_RING_OFFSET_3:
<span class="lineNum">    1126 </span>            :         case SQ_HSTMP_RING_ITEMSIZE:
<span class="lineNum">    1127 </span>            :         case SQ_LSTMP_RING_ITEMSIZE:
<span class="lineNum">    1128 </span>            :         case SQ_PSTMP_RING_ITEMSIZE:
<span class="lineNum">    1129 </span>            :         case SQ_VSTMP_RING_ITEMSIZE:
<span class="lineNum">    1130 </span>            :         case VGT_TF_RING_SIZE:
<span class="lineNum">    1131 </span>            :                 /* get value to populate the IB don't remove */
<span class="lineNum">    1132 </span>            :                 /*tmp =radeon_get_ib_value(p, idx);
<span class="lineNum">    1133 </span>            :                   ib[idx] = 0;*/
<span class="lineNum">    1134 </span>            :                 break;
<span class="lineNum">    1135 </span>            :         case SQ_ESGS_RING_BASE:
<span class="lineNum">    1136 </span>            :         case SQ_GSVS_RING_BASE:
<span class="lineNum">    1137 </span>            :         case SQ_ESTMP_RING_BASE:
<span class="lineNum">    1138 </span>            :         case SQ_GSTMP_RING_BASE:
<span class="lineNum">    1139 </span>            :         case SQ_HSTMP_RING_BASE:
<span class="lineNum">    1140 </span>            :         case SQ_LSTMP_RING_BASE:
<span class="lineNum">    1141 </span>            :         case SQ_PSTMP_RING_BASE:
<span class="lineNum">    1142 </span>            :         case SQ_VSTMP_RING_BASE:
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1146 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1148 </span>            :                 }
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1151 </span>            :         case DB_DEPTH_CONTROL:
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_control = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1155 </span>            :         case CAYMAN_DB_EQAA:
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1158 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1160 </span>            :                 }
<span class="lineNum">    1161 </span>            :                 break;
<span class="lineNum">    1162 </span>            :         case CAYMAN_DB_DEPTH_INFO:
<span class="lineNum">    1163 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1165 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1166 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1167 </span>            :                 }
<span class="lineNum">    1168 </span>            :                 break;
<span class="lineNum">    1169 </span>            :         case DB_Z_INFO:
<span class="lineNum">    1170 </span><span class="lineNoCov">          0 :                 track-&gt;db_z_info = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1173 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1174 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1175 </span>            :                                                 &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1176 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1177 </span>            :                         }
<span class="lineNum">    1178 </span><span class="lineNoCov">          0 :                         ib[idx] &amp;= ~Z_ARRAY_MODE(0xf);</span>
<span class="lineNum">    1179 </span><span class="lineNoCov">          0 :                         track-&gt;db_z_info &amp;= ~Z_ARRAY_MODE(0xf);</span>
<span class="lineNum">    1180 </span><span class="lineNoCov">          0 :                         ib[idx] |= Z_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :                         track-&gt;db_z_info |= Z_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1183 </span><span class="lineNoCov">          0 :                                 unsigned bankw, bankh, mtaspect, tile_split;</span>
<span class="lineNum">    1184 </span>            : 
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :                                 evergreen_tiling_fields(reloc-&gt;tiling_flags,</span>
<span class="lineNum">    1186 </span>            :                                                         &amp;bankw, &amp;bankh, &amp;mtaspect,
<span class="lineNum">    1187 </span>            :                                                         &amp;tile_split);
<span class="lineNum">    1188 </span><span class="lineNoCov">          0 :                                 ib[idx] |= DB_NUM_BANKS(evergreen_cs_get_num_banks(track-&gt;nbanks));</span>
<span class="lineNum">    1189 </span><span class="lineNoCov">          0 :                                 ib[idx] |= DB_TILE_SPLIT(tile_split) |</span>
<span class="lineNum">    1190 </span><span class="lineNoCov">          0 :                                                 DB_BANK_WIDTH(bankw) |</span>
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :                                                 DB_BANK_HEIGHT(bankh) |</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :                                                 DB_MACRO_TILE_ASPECT(mtaspect);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1194 </span>            :                 }
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1197 </span>            :         case DB_STENCIL_INFO:
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :                 track-&gt;db_s_info = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1201 </span>            :         case DB_DEPTH_VIEW:
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_view = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1205 </span>            :         case DB_DEPTH_SIZE:
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_size = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1208 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1209 </span>            :         case R_02805C_DB_DEPTH_SLICE:
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 :                 track-&gt;db_depth_slice = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1211 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1213 </span>            :         case DB_Z_READ_BASE:
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1215 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1216 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1217 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1218 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1219 </span>            :                 }
<span class="lineNum">    1220 </span><span class="lineNoCov">          0 :                 track-&gt;db_z_read_offset = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1221 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1222 </span><span class="lineNoCov">          0 :                 track-&gt;db_z_read_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1224 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1225 </span>            :         case DB_Z_WRITE_BASE:
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1228 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1229 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1230 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1231 </span>            :                 }
<span class="lineNum">    1232 </span><span class="lineNoCov">          0 :                 track-&gt;db_z_write_offset = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :                 track-&gt;db_z_write_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1237 </span>            :         case DB_STENCIL_READ_BASE:
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1241 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1243 </span>            :                 }
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :                 track-&gt;db_s_read_offset = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :                 track-&gt;db_s_read_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1249 </span>            :         case DB_STENCIL_WRITE_BASE:
<span class="lineNum">    1250 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1252 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1253 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1254 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1255 </span>            :                 }
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :                 track-&gt;db_s_write_offset = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1257 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 track-&gt;db_s_write_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1261 </span>            :         case VGT_STRMOUT_CONFIG:
<span class="lineNum">    1262 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_config = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1264 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1265 </span>            :         case VGT_STRMOUT_BUFFER_CONFIG:
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_buffer_config = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1267 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1268 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1269 </span>            :         case VGT_STRMOUT_BUFFER_BASE_0:
<span class="lineNum">    1270 </span>            :         case VGT_STRMOUT_BUFFER_BASE_1:
<span class="lineNum">    1271 </span>            :         case VGT_STRMOUT_BUFFER_BASE_2:
<span class="lineNum">    1272 </span>            :         case VGT_STRMOUT_BUFFER_BASE_3:
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1276 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1277 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1278 </span>            :                 }
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 :                 tmp = (reg - VGT_STRMOUT_BUFFER_BASE_0) / 16;</span>
<span class="lineNum">    1280 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo_offset[tmp] = radeon_get_ib_value(p, idx) &lt;&lt; 8;</span>
<span class="lineNum">    1281 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1282 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1285 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_0:
<span class="lineNum">    1286 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_1:
<span class="lineNum">    1287 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_2:
<span class="lineNum">    1288 </span>            :         case VGT_STRMOUT_BUFFER_SIZE_3:
<span class="lineNum">    1289 </span><span class="lineNoCov">          0 :                 tmp = (reg - VGT_STRMOUT_BUFFER_SIZE_0) / 16;</span>
<span class="lineNum">    1290 </span>            :                 /* size in register is DWs, convert to bytes */
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 :                 track-&gt;vgt_strmout_size[tmp] = radeon_get_ib_value(p, idx) * 4;</span>
<span class="lineNum">    1292 </span><span class="lineNoCov">          0 :                 track-&gt;streamout_dirty = true;</span>
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1294 </span>            :         case CP_COHER_BASE:
<span class="lineNum">    1295 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1296 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1297 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;missing reloc for CP_COHER_BASE &quot;</span>
<span class="lineNum">    1298 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1300 </span>            :                 }
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1302 </span>            :         case CB_TARGET_MASK:
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 track-&gt;cb_target_mask = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1304 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1306 </span>            :         case CB_SHADER_MASK:
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :                 track-&gt;cb_shader_mask = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1310 </span>            :         case PA_SC_AA_CONFIG:
<span class="lineNum">    1311 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1313 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1315 </span>            :                 }
<span class="lineNum">    1316 </span><span class="lineNoCov">          0 :                 tmp = radeon_get_ib_value(p, idx) &amp; MSAA_NUM_SAMPLES_MASK;</span>
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                 track-&gt;nsamples = 1 &lt;&lt; tmp;</span>
<span class="lineNum">    1318 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1319 </span>            :         case CAYMAN_PA_SC_AA_CONFIG:
<span class="lineNum">    1320 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1322 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1324 </span>            :                 }
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                 tmp = radeon_get_ib_value(p, idx) &amp; CAYMAN_MSAA_NUM_SAMPLES_MASK;</span>
<span class="lineNum">    1326 </span><span class="lineNoCov">          0 :                 track-&gt;nsamples = 1 &lt;&lt; tmp;</span>
<span class="lineNum">    1327 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1328 </span>            :         case CB_COLOR0_VIEW:
<span class="lineNum">    1329 </span>            :         case CB_COLOR1_VIEW:
<span class="lineNum">    1330 </span>            :         case CB_COLOR2_VIEW:
<span class="lineNum">    1331 </span>            :         case CB_COLOR3_VIEW:
<span class="lineNum">    1332 </span>            :         case CB_COLOR4_VIEW:
<span class="lineNum">    1333 </span>            :         case CB_COLOR5_VIEW:
<span class="lineNum">    1334 </span>            :         case CB_COLOR6_VIEW:
<span class="lineNum">    1335 </span>            :         case CB_COLOR7_VIEW:
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_VIEW) / 0x3c;</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_view[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1340 </span>            :         case CB_COLOR8_VIEW:
<span class="lineNum">    1341 </span>            :         case CB_COLOR9_VIEW:
<span class="lineNum">    1342 </span>            :         case CB_COLOR10_VIEW:
<span class="lineNum">    1343 </span>            :         case CB_COLOR11_VIEW:
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_VIEW) / 0x1c) + 8;</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_view[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1348 </span>            :         case CB_COLOR0_INFO:
<span class="lineNum">    1349 </span>            :         case CB_COLOR1_INFO:
<span class="lineNum">    1350 </span>            :         case CB_COLOR2_INFO:
<span class="lineNum">    1351 </span>            :         case CB_COLOR3_INFO:
<span class="lineNum">    1352 </span>            :         case CB_COLOR4_INFO:
<span class="lineNum">    1353 </span>            :         case CB_COLOR5_INFO:
<span class="lineNum">    1354 </span>            :         case CB_COLOR6_INFO:
<span class="lineNum">    1355 </span>            :         case CB_COLOR7_INFO:
<span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_INFO) / 0x3c;</span>
<span class="lineNum">    1357 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_info[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1358 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1359 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1360 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1361 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1362 </span>            :                                                 &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1363 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1364 </span>            :                         }
<span class="lineNum">    1365 </span><span class="lineNoCov">          0 :                         ib[idx] |= CB_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1366 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_info[tmp] |= CB_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1367 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1369 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1370 </span>            :         case CB_COLOR8_INFO:
<span class="lineNum">    1371 </span>            :         case CB_COLOR9_INFO:
<span class="lineNum">    1372 </span>            :         case CB_COLOR10_INFO:
<span class="lineNum">    1373 </span>            :         case CB_COLOR11_INFO:
<span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_INFO) / 0x1c) + 8;</span>
<span class="lineNum">    1375 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_info[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1376 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1377 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    1379 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1380 </span>            :                                                 &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1381 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    1382 </span>            :                         }
<span class="lineNum">    1383 </span><span class="lineNoCov">          0 :                         ib[idx] |= CB_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                         track-&gt;cb_color_info[tmp] |= CB_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1388 </span>            :         case CB_COLOR0_PITCH:
<span class="lineNum">    1389 </span>            :         case CB_COLOR1_PITCH:
<span class="lineNum">    1390 </span>            :         case CB_COLOR2_PITCH:
<span class="lineNum">    1391 </span>            :         case CB_COLOR3_PITCH:
<span class="lineNum">    1392 </span>            :         case CB_COLOR4_PITCH:
<span class="lineNum">    1393 </span>            :         case CB_COLOR5_PITCH:
<span class="lineNum">    1394 </span>            :         case CB_COLOR6_PITCH:
<span class="lineNum">    1395 </span>            :         case CB_COLOR7_PITCH:
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_PITCH) / 0x3c;</span>
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_pitch[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1400 </span>            :         case CB_COLOR8_PITCH:
<span class="lineNum">    1401 </span>            :         case CB_COLOR9_PITCH:
<span class="lineNum">    1402 </span>            :         case CB_COLOR10_PITCH:
<span class="lineNum">    1403 </span>            :         case CB_COLOR11_PITCH:
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_PITCH) / 0x1c) + 8;</span>
<span class="lineNum">    1405 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_pitch[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1407 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1408 </span>            :         case CB_COLOR0_SLICE:
<span class="lineNum">    1409 </span>            :         case CB_COLOR1_SLICE:
<span class="lineNum">    1410 </span>            :         case CB_COLOR2_SLICE:
<span class="lineNum">    1411 </span>            :         case CB_COLOR3_SLICE:
<span class="lineNum">    1412 </span>            :         case CB_COLOR4_SLICE:
<span class="lineNum">    1413 </span>            :         case CB_COLOR5_SLICE:
<span class="lineNum">    1414 </span>            :         case CB_COLOR6_SLICE:
<span class="lineNum">    1415 </span>            :         case CB_COLOR7_SLICE:
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_SLICE) / 0x3c;</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice_idx[tmp] = idx;</span>
<span class="lineNum">    1419 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1420 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1421 </span>            :         case CB_COLOR8_SLICE:
<span class="lineNum">    1422 </span>            :         case CB_COLOR9_SLICE:
<span class="lineNum">    1423 </span>            :         case CB_COLOR10_SLICE:
<span class="lineNum">    1424 </span>            :         case CB_COLOR11_SLICE:
<span class="lineNum">    1425 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_SLICE) / 0x1c) + 8;</span>
<span class="lineNum">    1426 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1427 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_slice_idx[tmp] = idx;</span>
<span class="lineNum">    1428 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1429 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1430 </span>            :         case CB_COLOR0_ATTRIB:
<span class="lineNum">    1431 </span>            :         case CB_COLOR1_ATTRIB:
<span class="lineNum">    1432 </span>            :         case CB_COLOR2_ATTRIB:
<span class="lineNum">    1433 </span>            :         case CB_COLOR3_ATTRIB:
<span class="lineNum">    1434 </span>            :         case CB_COLOR4_ATTRIB:
<span class="lineNum">    1435 </span>            :         case CB_COLOR5_ATTRIB:
<span class="lineNum">    1436 </span>            :         case CB_COLOR6_ATTRIB:
<span class="lineNum">    1437 </span>            :         case CB_COLOR7_ATTRIB:
<span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1441 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1443 </span>            :                 }
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                                 unsigned bankw, bankh, mtaspect, tile_split;</span>
<span class="lineNum">    1447 </span>            : 
<span class="lineNum">    1448 </span><span class="lineNoCov">          0 :                                 evergreen_tiling_fields(reloc-&gt;tiling_flags,</span>
<span class="lineNum">    1449 </span>            :                                                         &amp;bankw, &amp;bankh, &amp;mtaspect,
<span class="lineNum">    1450 </span>            :                                                         &amp;tile_split);
<span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                                 ib[idx] |= CB_NUM_BANKS(evergreen_cs_get_num_banks(track-&gt;nbanks));</span>
<span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                                 ib[idx] |= CB_TILE_SPLIT(tile_split) |</span>
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                                            CB_BANK_WIDTH(bankw) |</span>
<span class="lineNum">    1454 </span><span class="lineNoCov">          0 :                                            CB_BANK_HEIGHT(bankh) |</span>
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                                            CB_MACRO_TILE_ASPECT(mtaspect);</span>
<span class="lineNum">    1456 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1457 </span>            :                 }
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR0_ATTRIB) / 0x3c);</span>
<span class="lineNum">    1459 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_attrib[tmp] = ib[idx];</span>
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1462 </span>            :         case CB_COLOR8_ATTRIB:
<span class="lineNum">    1463 </span>            :         case CB_COLOR9_ATTRIB:
<span class="lineNum">    1464 </span>            :         case CB_COLOR10_ATTRIB:
<span class="lineNum">    1465 </span>            :         case CB_COLOR11_ATTRIB:
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1468 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1469 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1470 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1471 </span>            :                 }
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                                 unsigned bankw, bankh, mtaspect, tile_split;</span>
<span class="lineNum">    1475 </span>            : 
<span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                                 evergreen_tiling_fields(reloc-&gt;tiling_flags,</span>
<span class="lineNum">    1477 </span>            :                                                         &amp;bankw, &amp;bankh, &amp;mtaspect,
<span class="lineNum">    1478 </span>            :                                                         &amp;tile_split);
<span class="lineNum">    1479 </span><span class="lineNoCov">          0 :                                 ib[idx] |= CB_NUM_BANKS(evergreen_cs_get_num_banks(track-&gt;nbanks));</span>
<span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                                 ib[idx] |= CB_TILE_SPLIT(tile_split) |</span>
<span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                                            CB_BANK_WIDTH(bankw) |</span>
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                                            CB_BANK_HEIGHT(bankh) |</span>
<span class="lineNum">    1483 </span><span class="lineNoCov">          0 :                                            CB_MACRO_TILE_ASPECT(mtaspect);</span>
<span class="lineNum">    1484 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1485 </span>            :                 }
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_ATTRIB) / 0x1c) + 8;</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_attrib[tmp] = ib[idx];</span>
<span class="lineNum">    1488 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1490 </span>            :         case CB_COLOR0_FMASK:
<span class="lineNum">    1491 </span>            :         case CB_COLOR1_FMASK:
<span class="lineNum">    1492 </span>            :         case CB_COLOR2_FMASK:
<span class="lineNum">    1493 </span>            :         case CB_COLOR3_FMASK:
<span class="lineNum">    1494 </span>            :         case CB_COLOR4_FMASK:
<span class="lineNum">    1495 </span>            :         case CB_COLOR5_FMASK:
<span class="lineNum">    1496 </span>            :         case CB_COLOR6_FMASK:
<span class="lineNum">    1497 </span>            :         case CB_COLOR7_FMASK:
<span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_FMASK) / 0x3c;</span>
<span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                         dev_err(p-&gt;dev, &quot;bad SET_CONTEXT_REG 0x%04X\n&quot;, reg);</span>
<span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1503 </span>            :                 }
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_fmask_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1507 </span>            :         case CB_COLOR0_CMASK:
<span class="lineNum">    1508 </span>            :         case CB_COLOR1_CMASK:
<span class="lineNum">    1509 </span>            :         case CB_COLOR2_CMASK:
<span class="lineNum">    1510 </span>            :         case CB_COLOR3_CMASK:
<span class="lineNum">    1511 </span>            :         case CB_COLOR4_CMASK:
<span class="lineNum">    1512 </span>            :         case CB_COLOR5_CMASK:
<span class="lineNum">    1513 </span>            :         case CB_COLOR6_CMASK:
<span class="lineNum">    1514 </span>            :         case CB_COLOR7_CMASK:
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_CMASK) / 0x3c;</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1517 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                         dev_err(p-&gt;dev, &quot;bad SET_CONTEXT_REG 0x%04X\n&quot;, reg);</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1520 </span>            :                 }
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_cmask_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1523 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1524 </span>            :         case CB_COLOR0_FMASK_SLICE:
<span class="lineNum">    1525 </span>            :         case CB_COLOR1_FMASK_SLICE:
<span class="lineNum">    1526 </span>            :         case CB_COLOR2_FMASK_SLICE:
<span class="lineNum">    1527 </span>            :         case CB_COLOR3_FMASK_SLICE:
<span class="lineNum">    1528 </span>            :         case CB_COLOR4_FMASK_SLICE:
<span class="lineNum">    1529 </span>            :         case CB_COLOR5_FMASK_SLICE:
<span class="lineNum">    1530 </span>            :         case CB_COLOR6_FMASK_SLICE:
<span class="lineNum">    1531 </span>            :         case CB_COLOR7_FMASK_SLICE:
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_FMASK_SLICE) / 0x3c;</span>
<span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_fmask_slice[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1535 </span>            :         case CB_COLOR0_CMASK_SLICE:
<span class="lineNum">    1536 </span>            :         case CB_COLOR1_CMASK_SLICE:
<span class="lineNum">    1537 </span>            :         case CB_COLOR2_CMASK_SLICE:
<span class="lineNum">    1538 </span>            :         case CB_COLOR3_CMASK_SLICE:
<span class="lineNum">    1539 </span>            :         case CB_COLOR4_CMASK_SLICE:
<span class="lineNum">    1540 </span>            :         case CB_COLOR5_CMASK_SLICE:
<span class="lineNum">    1541 </span>            :         case CB_COLOR6_CMASK_SLICE:
<span class="lineNum">    1542 </span>            :         case CB_COLOR7_CMASK_SLICE:
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_CMASK_SLICE) / 0x3c;</span>
<span class="lineNum">    1544 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_cmask_slice[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1546 </span>            :         case CB_COLOR0_BASE:
<span class="lineNum">    1547 </span>            :         case CB_COLOR1_BASE:
<span class="lineNum">    1548 </span>            :         case CB_COLOR2_BASE:
<span class="lineNum">    1549 </span>            :         case CB_COLOR3_BASE:
<span class="lineNum">    1550 </span>            :         case CB_COLOR4_BASE:
<span class="lineNum">    1551 </span>            :         case CB_COLOR5_BASE:
<span class="lineNum">    1552 </span>            :         case CB_COLOR6_BASE:
<span class="lineNum">    1553 </span>            :         case CB_COLOR7_BASE:
<span class="lineNum">    1554 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1556 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1557 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1558 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1559 </span>            :                 }
<span class="lineNum">    1560 </span><span class="lineNoCov">          0 :                 tmp = (reg - CB_COLOR0_BASE) / 0x3c;</span>
<span class="lineNum">    1561 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_offset[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1562 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1563 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1564 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1565 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1566 </span>            :         case CB_COLOR8_BASE:
<span class="lineNum">    1567 </span>            :         case CB_COLOR9_BASE:
<span class="lineNum">    1568 </span>            :         case CB_COLOR10_BASE:
<span class="lineNum">    1569 </span>            :         case CB_COLOR11_BASE:
<span class="lineNum">    1570 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1571 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1572 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1573 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1574 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1575 </span>            :                 }
<span class="lineNum">    1576 </span><span class="lineNoCov">          0 :                 tmp = ((reg - CB_COLOR8_BASE) / 0x1c) + 8;</span>
<span class="lineNum">    1577 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo_offset[tmp] = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1579 </span><span class="lineNoCov">          0 :                 track-&gt;cb_color_bo[tmp] = reloc-&gt;robj;</span>
<span class="lineNum">    1580 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1582 </span>            :         case DB_HTILE_DATA_BASE:
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1586 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1588 </span>            :                 }
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                 track-&gt;htile_offset = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                 track-&gt;htile_bo = reloc-&gt;robj;</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1594 </span>            :         case DB_HTILE_SURFACE:
<span class="lineNum">    1595 </span>            :                 /* 8x8 only */
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 track-&gt;htile_surface = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1597 </span>            :                 /* force 8x8 htile width and height */
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                 ib[idx] |= 3;</span>
<span class="lineNum">    1599 </span><span class="lineNoCov">          0 :                 track-&gt;db_dirty = true;</span>
<span class="lineNum">    1600 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1601 </span>            :         case CB_IMMED0_BASE:
<span class="lineNum">    1602 </span>            :         case CB_IMMED1_BASE:
<span class="lineNum">    1603 </span>            :         case CB_IMMED2_BASE:
<span class="lineNum">    1604 </span>            :         case CB_IMMED3_BASE:
<span class="lineNum">    1605 </span>            :         case CB_IMMED4_BASE:
<span class="lineNum">    1606 </span>            :         case CB_IMMED5_BASE:
<span class="lineNum">    1607 </span>            :         case CB_IMMED6_BASE:
<span class="lineNum">    1608 </span>            :         case CB_IMMED7_BASE:
<span class="lineNum">    1609 </span>            :         case CB_IMMED8_BASE:
<span class="lineNum">    1610 </span>            :         case CB_IMMED9_BASE:
<span class="lineNum">    1611 </span>            :         case CB_IMMED10_BASE:
<span class="lineNum">    1612 </span>            :         case CB_IMMED11_BASE:
<span class="lineNum">    1613 </span>            :         case SQ_PGM_START_FS:
<span class="lineNum">    1614 </span>            :         case SQ_PGM_START_ES:
<span class="lineNum">    1615 </span>            :         case SQ_PGM_START_VS:
<span class="lineNum">    1616 </span>            :         case SQ_PGM_START_GS:
<span class="lineNum">    1617 </span>            :         case SQ_PGM_START_PS:
<span class="lineNum">    1618 </span>            :         case SQ_PGM_START_HS:
<span class="lineNum">    1619 </span>            :         case SQ_PGM_START_LS:
<span class="lineNum">    1620 </span>            :         case SQ_CONST_MEM_BASE:
<span class="lineNum">    1621 </span>            :         case SQ_ALU_CONST_CACHE_GS_0:
<span class="lineNum">    1622 </span>            :         case SQ_ALU_CONST_CACHE_GS_1:
<span class="lineNum">    1623 </span>            :         case SQ_ALU_CONST_CACHE_GS_2:
<span class="lineNum">    1624 </span>            :         case SQ_ALU_CONST_CACHE_GS_3:
<span class="lineNum">    1625 </span>            :         case SQ_ALU_CONST_CACHE_GS_4:
<span class="lineNum">    1626 </span>            :         case SQ_ALU_CONST_CACHE_GS_5:
<span class="lineNum">    1627 </span>            :         case SQ_ALU_CONST_CACHE_GS_6:
<span class="lineNum">    1628 </span>            :         case SQ_ALU_CONST_CACHE_GS_7:
<span class="lineNum">    1629 </span>            :         case SQ_ALU_CONST_CACHE_GS_8:
<span class="lineNum">    1630 </span>            :         case SQ_ALU_CONST_CACHE_GS_9:
<span class="lineNum">    1631 </span>            :         case SQ_ALU_CONST_CACHE_GS_10:
<span class="lineNum">    1632 </span>            :         case SQ_ALU_CONST_CACHE_GS_11:
<span class="lineNum">    1633 </span>            :         case SQ_ALU_CONST_CACHE_GS_12:
<span class="lineNum">    1634 </span>            :         case SQ_ALU_CONST_CACHE_GS_13:
<span class="lineNum">    1635 </span>            :         case SQ_ALU_CONST_CACHE_GS_14:
<span class="lineNum">    1636 </span>            :         case SQ_ALU_CONST_CACHE_GS_15:
<span class="lineNum">    1637 </span>            :         case SQ_ALU_CONST_CACHE_PS_0:
<span class="lineNum">    1638 </span>            :         case SQ_ALU_CONST_CACHE_PS_1:
<span class="lineNum">    1639 </span>            :         case SQ_ALU_CONST_CACHE_PS_2:
<span class="lineNum">    1640 </span>            :         case SQ_ALU_CONST_CACHE_PS_3:
<span class="lineNum">    1641 </span>            :         case SQ_ALU_CONST_CACHE_PS_4:
<span class="lineNum">    1642 </span>            :         case SQ_ALU_CONST_CACHE_PS_5:
<span class="lineNum">    1643 </span>            :         case SQ_ALU_CONST_CACHE_PS_6:
<span class="lineNum">    1644 </span>            :         case SQ_ALU_CONST_CACHE_PS_7:
<span class="lineNum">    1645 </span>            :         case SQ_ALU_CONST_CACHE_PS_8:
<span class="lineNum">    1646 </span>            :         case SQ_ALU_CONST_CACHE_PS_9:
<span class="lineNum">    1647 </span>            :         case SQ_ALU_CONST_CACHE_PS_10:
<span class="lineNum">    1648 </span>            :         case SQ_ALU_CONST_CACHE_PS_11:
<span class="lineNum">    1649 </span>            :         case SQ_ALU_CONST_CACHE_PS_12:
<span class="lineNum">    1650 </span>            :         case SQ_ALU_CONST_CACHE_PS_13:
<span class="lineNum">    1651 </span>            :         case SQ_ALU_CONST_CACHE_PS_14:
<span class="lineNum">    1652 </span>            :         case SQ_ALU_CONST_CACHE_PS_15:
<span class="lineNum">    1653 </span>            :         case SQ_ALU_CONST_CACHE_VS_0:
<span class="lineNum">    1654 </span>            :         case SQ_ALU_CONST_CACHE_VS_1:
<span class="lineNum">    1655 </span>            :         case SQ_ALU_CONST_CACHE_VS_2:
<span class="lineNum">    1656 </span>            :         case SQ_ALU_CONST_CACHE_VS_3:
<span class="lineNum">    1657 </span>            :         case SQ_ALU_CONST_CACHE_VS_4:
<span class="lineNum">    1658 </span>            :         case SQ_ALU_CONST_CACHE_VS_5:
<span class="lineNum">    1659 </span>            :         case SQ_ALU_CONST_CACHE_VS_6:
<span class="lineNum">    1660 </span>            :         case SQ_ALU_CONST_CACHE_VS_7:
<span class="lineNum">    1661 </span>            :         case SQ_ALU_CONST_CACHE_VS_8:
<span class="lineNum">    1662 </span>            :         case SQ_ALU_CONST_CACHE_VS_9:
<span class="lineNum">    1663 </span>            :         case SQ_ALU_CONST_CACHE_VS_10:
<span class="lineNum">    1664 </span>            :         case SQ_ALU_CONST_CACHE_VS_11:
<span class="lineNum">    1665 </span>            :         case SQ_ALU_CONST_CACHE_VS_12:
<span class="lineNum">    1666 </span>            :         case SQ_ALU_CONST_CACHE_VS_13:
<span class="lineNum">    1667 </span>            :         case SQ_ALU_CONST_CACHE_VS_14:
<span class="lineNum">    1668 </span>            :         case SQ_ALU_CONST_CACHE_VS_15:
<span class="lineNum">    1669 </span>            :         case SQ_ALU_CONST_CACHE_HS_0:
<span class="lineNum">    1670 </span>            :         case SQ_ALU_CONST_CACHE_HS_1:
<span class="lineNum">    1671 </span>            :         case SQ_ALU_CONST_CACHE_HS_2:
<span class="lineNum">    1672 </span>            :         case SQ_ALU_CONST_CACHE_HS_3:
<span class="lineNum">    1673 </span>            :         case SQ_ALU_CONST_CACHE_HS_4:
<span class="lineNum">    1674 </span>            :         case SQ_ALU_CONST_CACHE_HS_5:
<span class="lineNum">    1675 </span>            :         case SQ_ALU_CONST_CACHE_HS_6:
<span class="lineNum">    1676 </span>            :         case SQ_ALU_CONST_CACHE_HS_7:
<span class="lineNum">    1677 </span>            :         case SQ_ALU_CONST_CACHE_HS_8:
<span class="lineNum">    1678 </span>            :         case SQ_ALU_CONST_CACHE_HS_9:
<span class="lineNum">    1679 </span>            :         case SQ_ALU_CONST_CACHE_HS_10:
<span class="lineNum">    1680 </span>            :         case SQ_ALU_CONST_CACHE_HS_11:
<span class="lineNum">    1681 </span>            :         case SQ_ALU_CONST_CACHE_HS_12:
<span class="lineNum">    1682 </span>            :         case SQ_ALU_CONST_CACHE_HS_13:
<span class="lineNum">    1683 </span>            :         case SQ_ALU_CONST_CACHE_HS_14:
<span class="lineNum">    1684 </span>            :         case SQ_ALU_CONST_CACHE_HS_15:
<span class="lineNum">    1685 </span>            :         case SQ_ALU_CONST_CACHE_LS_0:
<span class="lineNum">    1686 </span>            :         case SQ_ALU_CONST_CACHE_LS_1:
<span class="lineNum">    1687 </span>            :         case SQ_ALU_CONST_CACHE_LS_2:
<span class="lineNum">    1688 </span>            :         case SQ_ALU_CONST_CACHE_LS_3:
<span class="lineNum">    1689 </span>            :         case SQ_ALU_CONST_CACHE_LS_4:
<span class="lineNum">    1690 </span>            :         case SQ_ALU_CONST_CACHE_LS_5:
<span class="lineNum">    1691 </span>            :         case SQ_ALU_CONST_CACHE_LS_6:
<span class="lineNum">    1692 </span>            :         case SQ_ALU_CONST_CACHE_LS_7:
<span class="lineNum">    1693 </span>            :         case SQ_ALU_CONST_CACHE_LS_8:
<span class="lineNum">    1694 </span>            :         case SQ_ALU_CONST_CACHE_LS_9:
<span class="lineNum">    1695 </span>            :         case SQ_ALU_CONST_CACHE_LS_10:
<span class="lineNum">    1696 </span>            :         case SQ_ALU_CONST_CACHE_LS_11:
<span class="lineNum">    1697 </span>            :         case SQ_ALU_CONST_CACHE_LS_12:
<span class="lineNum">    1698 </span>            :         case SQ_ALU_CONST_CACHE_LS_13:
<span class="lineNum">    1699 </span>            :         case SQ_ALU_CONST_CACHE_LS_14:
<span class="lineNum">    1700 </span>            :         case SQ_ALU_CONST_CACHE_LS_15:
<span class="lineNum">    1701 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1703 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1704 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1706 </span>            :                 }
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1708 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1709 </span>            :         case SX_MEMORY_EXPORT_BASE:
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONFIG_REG &quot;</span>
<span class="lineNum">    1712 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1713 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1714 </span>            :                 }
<span class="lineNum">    1715 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1716 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1717 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONFIG_REG &quot;</span>
<span class="lineNum">    1718 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1719 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1720 </span>            :                 }
<span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1723 </span>            :         case CAYMAN_SX_SCATTER_EXPORT_BASE:
<span class="lineNum">    1724 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    1725 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1726 </span>            :                                  &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1727 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1728 </span>            :                 }
<span class="lineNum">    1729 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1730 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1731 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;bad SET_CONTEXT_REG &quot;</span>
<span class="lineNum">    1732 </span>            :                                         &quot;0x%04X\n&quot;, reg);
<span class="lineNum">    1733 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1734 </span>            :                 }
<span class="lineNum">    1735 </span><span class="lineNoCov">          0 :                 ib[idx] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    1736 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1737 </span>            :         case SX_MISC:
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :                 track-&gt;sx_misc_kill_all_prims = (radeon_get_ib_value(p, idx) &amp; 0x1) != 0;</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1740 </span>            :         default:
<span class="lineNum">    1741 </span><span class="lineNoCov">          0 :                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;, reg, idx);</span>
<span class="lineNum">    1742 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1743 </span>            :         }
<span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1746 </span>            : 
<span class="lineNum">    1747 </span>            : /**
<span class="lineNum">    1748 </span>            :  * evergreen_is_safe_reg() - check if register is authorized or not
<span class="lineNum">    1749 </span>            :  * @parser: parser structure holding parsing context
<span class="lineNum">    1750 </span>            :  * @reg: register we are testing
<span class="lineNum">    1751 </span>            :  *
<span class="lineNum">    1752 </span>            :  * This function will test against reg_safe_bm and return true
<a name="1753"><span class="lineNum">    1753 </span>            :  * if register is safe or false otherwise.</a>
<span class="lineNum">    1754 </span>            :  */
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 : static inline bool evergreen_is_safe_reg(struct radeon_cs_parser *p, u32 reg)</span>
<span class="lineNum">    1756 </span>            : {
<span class="lineNum">    1757 </span><span class="lineNoCov">          0 :         struct evergreen_cs_track *track = p-&gt;track;</span>
<span class="lineNum">    1758 </span>            :         u32 m, i;
<span class="lineNum">    1759 </span>            : 
<span class="lineNum">    1760 </span><span class="lineNoCov">          0 :         i = (reg &gt;&gt; 7);</span>
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         if (unlikely(i &gt;= REG_SAFE_BM_SIZE)) {</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1763 </span>            :         }
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         m = 1 &lt;&lt; ((reg &gt;&gt; 2) &amp; 31);</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :         if (!(track-&gt;reg_safe_bm[i] &amp; m))</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    1767 </span>            : 
<span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         return false;</span>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1770 </span>            : 
<span class="lineNum">    1771 </span><span class="lineNoCov">          0 : static int evergreen_packet3_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">    1772 </span>            :                                    struct radeon_cs_packet *pkt)
<span class="lineNum">    1773 </span>            : {
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">    1775 </span>            :         struct evergreen_cs_track *track;
<span class="lineNum">    1776 </span>            :         uint32_t *ib;
<span class="lineNum">    1777 </span>            :         unsigned idx;
<span class="lineNum">    1778 </span>            :         unsigned i;
<span class="lineNum">    1779 </span>            :         unsigned start_reg, end_reg, reg;
<span class="lineNum">    1780 </span>            :         int r;
<span class="lineNum">    1781 </span>            :         u32 idx_value;
<span class="lineNum">    1782 </span>            : 
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :         track = (struct evergreen_cs_track *)p-&gt;track;</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    1785 </span><span class="lineNoCov">          0 :         idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    1787 </span>            : 
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :         switch (pkt-&gt;opcode) {</span>
<span class="lineNum">    1789 </span>            :         case PACKET3_SET_PREDICATION:
<span class="lineNum">    1790 </span>            :         {
<span class="lineNum">    1791 </span>            :                 int pred_op;
<span class="lineNum">    1792 </span>            :                 int tmp;
<span class="lineNum">    1793 </span>            :                 uint64_t offset;
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION\n&quot;);</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1798 </span>            :                 }
<span class="lineNum">    1799 </span>            : 
<span class="lineNum">    1800 </span><span class="lineNoCov">          0 :                 tmp = radeon_get_ib_value(p, idx + 1);</span>
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :                 pred_op = (tmp &gt;&gt; 16) &amp; 0x7;</span>
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span>            :                 /* for the clear predicate operation */
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :                 if (pred_op == 0)</span>
<span class="lineNum">    1805 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1806 </span>            : 
<span class="lineNum">    1807 </span><span class="lineNoCov">          0 :                 if (pred_op &gt; 2) {</span>
<span class="lineNum">    1808 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION operation %d\n&quot;, pred_op);</span>
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1810 </span>            :                 }
<span class="lineNum">    1811 </span>            : 
<span class="lineNum">    1812 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1813 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1814 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET PREDICATION\n&quot;);</span>
<span class="lineNum">    1815 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1816 </span>            :                 }
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :                          (idx_value &amp; 0xfffffff0) +</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                          ((u64)(tmp &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1821 </span>            : 
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                 ib[idx + 0] = offset;</span>
<span class="lineNum">    1823 </span><span class="lineNoCov">          0 :                 ib[idx + 1] = (tmp &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    1824 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1825 </span>            :         break;
<span class="lineNum">    1826 </span>            :         case PACKET3_CONTEXT_CONTROL:
<span class="lineNum">    1827 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad CONTEXT_CONTROL\n&quot;);</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1830 </span>            :                 }
<span class="lineNum">    1831 </span>            :                 break;
<span class="lineNum">    1832 </span>            :         case PACKET3_INDEX_TYPE:
<span class="lineNum">    1833 </span>            :         case PACKET3_NUM_INSTANCES:
<span class="lineNum">    1834 </span>            :         case PACKET3_CLEAR_STATE:
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_TYPE/NUM_INSTANCES/CLEAR_STATE\n&quot;);</span>
<span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1838 </span>            :                 }
<span class="lineNum">    1839 </span>            :                 break;
<span class="lineNum">    1840 </span>            :         case CAYMAN_PACKET3_DEALLOC_STATE:
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_DEALLOC_STATE\n&quot;);</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1844 </span>            :                 }
<span class="lineNum">    1845 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_TYPE/NUM_INSTANCES/CLEAR_STATE\n&quot;);</span>
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1848 </span>            :                 }
<span class="lineNum">    1849 </span>            :                 break;
<span class="lineNum">    1850 </span>            :         case PACKET3_INDEX_BASE:
<span class="lineNum">    1851 </span>            :         {
<span class="lineNum">    1852 </span>            :                 uint64_t offset;
<span class="lineNum">    1853 </span>            : 
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_BASE\n&quot;);</span>
<span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1857 </span>            :                 }
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_BASE\n&quot;);</span>
<span class="lineNum">    1861 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1862 </span>            :                 }
<span class="lineNum">    1863 </span>            : 
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1865 </span><span class="lineNoCov">          0 :                          idx_value +</span>
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1867 </span>            : 
<span class="lineNum">    1868 </span><span class="lineNoCov">          0 :                 ib[idx+0] = offset;</span>
<span class="lineNum">    1869 </span><span class="lineNoCov">          0 :                 ib[idx+1] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1870 </span>            : 
<span class="lineNum">    1871 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1872 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1873 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1875 </span>            :                 }
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1877 </span>            :         }
<span class="lineNum">    1878 </span>            :         case PACKET3_INDEX_BUFFER_SIZE:
<span class="lineNum">    1879 </span>            :         {
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 0) {</span>
<span class="lineNum">    1881 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad INDEX_BUFFER_SIZE\n&quot;);</span>
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1883 </span>            :                 }
<span class="lineNum">    1884 </span>            :                 break;
<span class="lineNum">    1885 </span>            :         }
<span class="lineNum">    1886 </span>            :         case PACKET3_DRAW_INDEX:
<span class="lineNum">    1887 </span>            :         {
<span class="lineNum">    1888 </span>            :                 uint64_t offset;
<span class="lineNum">    1889 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX\n&quot;);</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1892 </span>            :                 }
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1894 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1895 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX\n&quot;);</span>
<span class="lineNum">    1896 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1897 </span>            :                 }
<span class="lineNum">    1898 </span>            : 
<span class="lineNum">    1899 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1900 </span><span class="lineNoCov">          0 :                          idx_value +</span>
<span class="lineNum">    1901 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1902 </span>            : 
<span class="lineNum">    1903 </span><span class="lineNoCov">          0 :                 ib[idx+0] = offset;</span>
<span class="lineNum">    1904 </span><span class="lineNoCov">          0 :                 ib[idx+1] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1905 </span>            : 
<span class="lineNum">    1906 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1908 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1910 </span>            :                 }
<span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1912 </span>            :         }
<span class="lineNum">    1913 </span>            :         case PACKET3_DRAW_INDEX_2:
<span class="lineNum">    1914 </span>            :         {
<span class="lineNum">    1915 </span>            :                 uint64_t offset;
<span class="lineNum">    1916 </span>            : 
<span class="lineNum">    1917 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_2\n&quot;);</span>
<span class="lineNum">    1919 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1920 </span>            :                 }
<span class="lineNum">    1921 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    1922 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_2\n&quot;);</span>
<span class="lineNum">    1924 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1925 </span>            :                 }
<span class="lineNum">    1926 </span>            : 
<span class="lineNum">    1927 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    1928 </span><span class="lineNoCov">          0 :                          radeon_get_ib_value(p, idx+1) +</span>
<span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    1930 </span>            : 
<span class="lineNum">    1931 </span><span class="lineNoCov">          0 :                 ib[idx+1] = offset;</span>
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    1933 </span>            : 
<span class="lineNum">    1934 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1938 </span>            :                 }
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1940 </span>            :         }
<span class="lineNum">    1941 </span>            :         case PACKET3_DRAW_INDEX_AUTO:
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    1943 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_AUTO\n&quot;);</span>
<span class="lineNum">    1944 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1945 </span>            :                 }
<span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream %d\n&quot;, __func__, __LINE__, idx);</span>
<span class="lineNum">    1949 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1950 </span>            :                 }
<span class="lineNum">    1951 </span>            :                 break;
<span class="lineNum">    1952 </span>            :         case PACKET3_DRAW_INDEX_MULTI_AUTO:
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 2) {</span>
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_MULTI_AUTO\n&quot;);</span>
<span class="lineNum">    1955 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1956 </span>            :                 }
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream %d\n&quot;, __func__, __LINE__, idx);</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1961 </span>            :                 }
<span class="lineNum">    1962 </span>            :                 break;
<span class="lineNum">    1963 </span>            :         case PACKET3_DRAW_INDEX_IMMD:
<span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count &lt; 2) {</span>
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_IMMD\n&quot;);</span>
<span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1967 </span>            :                 }
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1969 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1972 </span>            :                 }
<span class="lineNum">    1973 </span>            :                 break;
<span class="lineNum">    1974 </span>            :         case PACKET3_DRAW_INDEX_OFFSET:
<span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 2) {</span>
<span class="lineNum">    1976 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_OFFSET\n&quot;);</span>
<span class="lineNum">    1977 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1978 </span>            :                 }
<span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1980 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1981 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1982 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1983 </span>            :                 }
<span class="lineNum">    1984 </span>            :                 break;
<span class="lineNum">    1985 </span>            :         case PACKET3_DRAW_INDEX_OFFSET_2:
<span class="lineNum">    1986 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    1987 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDEX_OFFSET_2\n&quot;);</span>
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    1989 </span>            :                 }
<span class="lineNum">    1990 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1994 </span>            :                 }
<span class="lineNum">    1995 </span>            :                 break;
<span class="lineNum">    1996 </span>            :         case PACKET3_SET_BASE:
<span class="lineNum">    1997 </span>            :         {
<span class="lineNum">    1998 </span>            :                 /*
<span class="lineNum">    1999 </span>            :                 DW 1 HEADER Header of the packet. Shader_Type in bit 1 of the Header will correspond to the shader type of the Load, see Type-3 Packet.
<span class="lineNum">    2000 </span>            :                    2 BASE_INDEX Bits [3:0] BASE_INDEX - Base Index specifies which base address is specified in the last two DWs.
<span class="lineNum">    2001 </span>            :                      0001: DX11 Draw_Index_Indirect Patch Table Base: Base address for Draw_Index_Indirect data.
<span class="lineNum">    2002 </span>            :                    3 ADDRESS_LO Bits [31:3] - Lower bits of QWORD-Aligned Address. Bits [2:0] - Reserved
<span class="lineNum">    2003 </span>            :                    4 ADDRESS_HI Bits [31:8] - Reserved. Bits [7:0] - Upper bits of Address [47:32]
<span class="lineNum">    2004 </span>            :                 */
<span class="lineNum">    2005 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 2) {</span>
<span class="lineNum">    2006 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BASE\n&quot;);</span>
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2008 </span>            :                 }
<span class="lineNum">    2009 </span>            : 
<span class="lineNum">    2010 </span>            :                 /* currently only supporting setting indirect draw buffer base address */
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 if (idx_value != 1) {</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BASE\n&quot;);</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2014 </span>            :                 }
<span class="lineNum">    2015 </span>            : 
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BASE\n&quot;);</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2020 </span>            :                 }
<span class="lineNum">    2021 </span>            : 
<span class="lineNum">    2022 </span><span class="lineNoCov">          0 :                 track-&gt;indirect_draw_buffer_size = radeon_bo_size(reloc-&gt;robj);</span>
<span class="lineNum">    2023 </span>            : 
<span class="lineNum">    2024 </span><span class="lineNoCov">          0 :                 ib[idx+1] = reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 ib[idx+2] = upper_32_bits(reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2026 </span>            : 
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2028 </span>            :         }
<span class="lineNum">    2029 </span>            :         case PACKET3_DRAW_INDIRECT:
<span class="lineNum">    2030 </span>            :         case PACKET3_DRAW_INDEX_INDIRECT:
<span class="lineNum">    2031 </span>            :         {
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 u64 size = pkt-&gt;opcode == PACKET3_DRAW_INDIRECT ? 16 : 20;</span>
<span class="lineNum">    2033 </span>            : 
<span class="lineNum">    2034 </span>            :                 /*
<span class="lineNum">    2035 </span>            :                 DW 1 HEADER
<span class="lineNum">    2036 </span>            :                    2 DATA_OFFSET Bits [31:0] + byte aligned offset where the required data structure starts. Bits 1:0 are zero
<span class="lineNum">    2037 </span>            :                    3 DRAW_INITIATOR Draw Initiator Register. Written to the VGT_DRAW_INITIATOR register for the assigned context
<span class="lineNum">    2038 </span>            :                 */
<span class="lineNum">    2039 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DRAW_INDIRECT\n&quot;);</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2042 </span>            :                 }
<span class="lineNum">    2043 </span>            : 
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 if (idx_value + size &gt; track-&gt;indirect_draw_buffer_size) {</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;DRAW_INDIRECT buffer too small %u + %llu &gt; %lu\n&quot;,</span>
<span class="lineNum">    2046 </span>            :                                 idx_value, size, track-&gt;indirect_draw_buffer_size);
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2048 </span>            :                 }
<span class="lineNum">    2049 </span>            : 
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2054 </span>            :                 }
<span class="lineNum">    2055 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2056 </span>            :         }
<span class="lineNum">    2057 </span>            :         case PACKET3_DISPATCH_DIRECT:
<span class="lineNum">    2058 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DISPATCH_DIRECT\n&quot;);</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2061 </span>            :                 }
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream %d\n&quot;, __func__, __LINE__, idx);</span>
<span class="lineNum">    2065 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2066 </span>            :                 }
<span class="lineNum">    2067 </span>            :                 break;
<span class="lineNum">    2068 </span>            :         case PACKET3_DISPATCH_INDIRECT:
<span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 1) {</span>
<span class="lineNum">    2070 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DISPATCH_INDIRECT\n&quot;);</span>
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2072 </span>            :                 }
<span class="lineNum">    2073 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2074 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad DISPATCH_INDIRECT\n&quot;);</span>
<span class="lineNum">    2076 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2077 </span>            :                 }
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 ib[idx+0] = idx_value + (u32)(reloc-&gt;gpu_offset &amp; 0xffffffff);</span>
<span class="lineNum">    2079 </span><span class="lineNoCov">          0 :                 r = evergreen_cs_track_check(p);</span>
<span class="lineNum">    2080 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                         dev_warn(p-&gt;dev, &quot;%s:%d invalid cmd stream\n&quot;, __func__, __LINE__);</span>
<span class="lineNum">    2082 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2083 </span>            :                 }
<span class="lineNum">    2084 </span>            :                 break;
<span class="lineNum">    2085 </span>            :         case PACKET3_WAIT_REG_MEM:
<span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 5) {</span>
<span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad WAIT_REG_MEM\n&quot;);</span>
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2089 </span>            :                 }
<span class="lineNum">    2090 </span>            :                 /* bit 4 is reg (0) or mem (1) */
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x10) {</span>
<span class="lineNum">    2092 </span>            :                         uint64_t offset;
<span class="lineNum">    2093 </span>            : 
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad WAIT_REG_MEM\n&quot;);</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2098 </span>            :                         }
<span class="lineNum">    2099 </span>            : 
<span class="lineNum">    2100 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :                                  (radeon_get_ib_value(p, idx+1) &amp; 0xfffffffc) +</span>
<span class="lineNum">    2102 </span><span class="lineNoCov">          0 :                                  ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2103 </span>            : 
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :                         ib[idx+1] = (ib[idx+1] &amp; 0x3) | (offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :                 } else if (idx_value &amp; 0x100) {</span>
<span class="lineNum">    2107 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;cannot use PFP on REG wait\n&quot;);</span>
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2109 </span>            :                 }
<span class="lineNum">    2110 </span>            :                 break;
<span class="lineNum">    2111 </span>            :         case PACKET3_CP_DMA:
<span class="lineNum">    2112 </span>            :         {
<span class="lineNum">    2113 </span>            :                 u32 command, size, info;
<span class="lineNum">    2114 </span>            :                 u64 offset, tmp;
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2116 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad CP DMA\n&quot;);</span>
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2118 </span>            :                 }
<span class="lineNum">    2119 </span><span class="lineNoCov">          0 :                 command = radeon_get_ib_value(p, idx+4);</span>
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :                 size = command &amp; 0x1fffff;</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :                 info = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2122 </span><span class="lineNoCov">          0 :                 if ((((info &amp; 0x60000000) &gt;&gt; 29) != 0) || /* src = GDS or DATA */</span>
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :                     (((info &amp; 0x00300000) &gt;&gt; 20) != 0) || /* dst = GDS */</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :                     ((((info &amp; 0x00300000) &gt;&gt; 20) == 0) &amp;&amp;</span>
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :                      (command &amp; PACKET3_CP_DMA_CMD_DAS)) || /* dst = register */</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :                     ((((info &amp; 0x60000000) &gt;&gt; 29) == 0) &amp;&amp;</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :                      (command &amp; PACKET3_CP_DMA_CMD_SAS))) { /* src = register */</span>
<span class="lineNum">    2128 </span>            :                         /* non mem to mem copies requires dw aligned count */
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                         if (size % 4) {</span>
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA command requires dw count alignment\n&quot;);</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2132 </span>            :                         }
<span class="lineNum">    2133 </span>            :                 }
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_SAS) {</span>
<span class="lineNum">    2135 </span>            :                         /* src address space is register */
<span class="lineNum">    2136 </span>            :                         /* GDS is ok */
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x60000000) &gt;&gt; 29) != 1) {</span>
<span class="lineNum">    2138 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA SAS not supported\n&quot;);</span>
<span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2140 </span>            :                         }
<span class="lineNum">    2141 </span>            :                 } else {
<span class="lineNum">    2142 </span><span class="lineNoCov">          0 :                         if (command &amp; PACKET3_CP_DMA_CMD_SAIC) {</span>
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA SAIC only supported for registers\n&quot;);</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2145 </span>            :                         }
<span class="lineNum">    2146 </span>            :                         /* src address space is memory */
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x60000000) &gt;&gt; 29) == 0) {</span>
<span class="lineNum">    2148 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad CP DMA SRC\n&quot;);</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2152 </span>            :                                 }
<span class="lineNum">    2153 </span>            : 
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :                                 tmp = radeon_get_ib_value(p, idx) +</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                                         ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2156 </span>            : 
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                                 offset = reloc-&gt;gpu_offset + tmp;</span>
<span class="lineNum">    2158 </span>            : 
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :                                 if ((tmp + size) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2160 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;CP DMA src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2161 </span>            :                                                  tmp + size, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2163 </span>            :                                 }
<span class="lineNum">    2164 </span>            : 
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :                                 ib[idx] = offset;</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :                                 ib[idx+1] = (ib[idx+1] &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    2167 </span><span class="lineNoCov">          0 :                         } else if (((info &amp; 0x60000000) &gt;&gt; 29) != 2) {</span>
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad CP DMA SRC_SEL\n&quot;);</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2170 </span>            :                         }
<span class="lineNum">    2171 </span>            :                 }
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_DAS) {</span>
<span class="lineNum">    2173 </span>            :                         /* dst address space is register */
<span class="lineNum">    2174 </span>            :                         /* GDS is ok */
<span class="lineNum">    2175 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x00300000) &gt;&gt; 20) != 1) {</span>
<span class="lineNum">    2176 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA DAS not supported\n&quot;);</span>
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2178 </span>            :                         }
<span class="lineNum">    2179 </span>            :                 } else {
<span class="lineNum">    2180 </span>            :                         /* dst address space is memory */
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :                         if (command &amp; PACKET3_CP_DMA_CMD_DAIC) {</span>
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA DAIC only supported for registers\n&quot;);</span>
<span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2184 </span>            :                         }
<span class="lineNum">    2185 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x00300000) &gt;&gt; 20) == 0) {</span>
<span class="lineNum">    2186 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad CP DMA DST\n&quot;);</span>
<span class="lineNum">    2189 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2190 </span>            :                                 }
<span class="lineNum">    2191 </span>            : 
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :                                 tmp = radeon_get_ib_value(p, idx+2) +</span>
<span class="lineNum">    2193 </span><span class="lineNoCov">          0 :                                         ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2194 </span>            : 
<span class="lineNum">    2195 </span><span class="lineNoCov">          0 :                                 offset = reloc-&gt;gpu_offset + tmp;</span>
<span class="lineNum">    2196 </span>            : 
<span class="lineNum">    2197 </span><span class="lineNoCov">          0 :                                 if ((tmp + size) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2198 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;CP DMA dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2199 </span>            :                                                  tmp + size, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2200 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2201 </span>            :                                 }
<span class="lineNum">    2202 </span>            : 
<span class="lineNum">    2203 </span><span class="lineNoCov">          0 :                                 ib[idx+2] = offset;</span>
<span class="lineNum">    2204 </span><span class="lineNoCov">          0 :                                 ib[idx+3] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2205 </span>            :                         } else {
<span class="lineNum">    2206 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad CP DMA DST_SEL\n&quot;);</span>
<span class="lineNum">    2207 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2208 </span>            :                         }
<span class="lineNum">    2209 </span>            :                 }
<span class="lineNum">    2210 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2211 </span>            :         }
<span class="lineNum">    2212 </span>            :         case PACKET3_SURFACE_SYNC:
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SURFACE_SYNC\n&quot;);</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2216 </span>            :                 }
<span class="lineNum">    2217 </span>            :                 /* 0xffffffff/0x0 is flush all cache flag */
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                 if (radeon_get_ib_value(p, idx + 1) != 0xffffffff ||</span>
<span class="lineNum">    2219 </span><span class="lineNoCov">          0 :                     radeon_get_ib_value(p, idx + 2) != 0) {</span>
<span class="lineNum">    2220 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2221 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2222 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad SURFACE_SYNC\n&quot;);</span>
<span class="lineNum">    2223 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2224 </span>            :                         }
<span class="lineNum">    2225 </span><span class="lineNoCov">          0 :                         ib[idx+2] += (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    2226 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2227 </span>            :                 break;
<span class="lineNum">    2228 </span>            :         case PACKET3_EVENT_WRITE:
<span class="lineNum">    2229 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 2 &amp;&amp; pkt-&gt;count != 0) {</span>
<span class="lineNum">    2230 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE\n&quot;);</span>
<span class="lineNum">    2231 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2232 </span>            :                 }
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count) {</span>
<span class="lineNum">    2234 </span>            :                         uint64_t offset;
<span class="lineNum">    2235 </span>            : 
<span class="lineNum">    2236 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2237 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2238 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad EVENT_WRITE\n&quot;);</span>
<span class="lineNum">    2239 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2240 </span>            :                         }
<span class="lineNum">    2241 </span><span class="lineNoCov">          0 :                         offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    2242 </span><span class="lineNoCov">          0 :                                  (radeon_get_ib_value(p, idx+1) &amp; 0xfffffff8) +</span>
<span class="lineNum">    2243 </span><span class="lineNoCov">          0 :                                  ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2244 </span>            : 
<span class="lineNum">    2245 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset &amp; 0xfffffff8;</span>
<span class="lineNum">    2246 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2247 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2248 </span>            :                 break;
<span class="lineNum">    2249 </span>            :         case PACKET3_EVENT_WRITE_EOP:
<span class="lineNum">    2250 </span>            :         {
<span class="lineNum">    2251 </span>            :                 uint64_t offset;
<span class="lineNum">    2252 </span>            : 
<span class="lineNum">    2253 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2254 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE_EOP\n&quot;);</span>
<span class="lineNum">    2255 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2256 </span>            :                 }
<span class="lineNum">    2257 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2258 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2259 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE_EOP\n&quot;);</span>
<span class="lineNum">    2260 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2261 </span>            :                 }
<span class="lineNum">    2262 </span>            : 
<span class="lineNum">    2263 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :                          (radeon_get_ib_value(p, idx+1) &amp; 0xfffffffc) +</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2266 </span>            : 
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :                 ib[idx+1] = offset &amp; 0xfffffffc;</span>
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :                 ib[idx+2] = (ib[idx+2] &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2270 </span>            :         }
<span class="lineNum">    2271 </span>            :         case PACKET3_EVENT_WRITE_EOS:
<span class="lineNum">    2272 </span>            :         {
<span class="lineNum">    2273 </span>            :                 uint64_t offset;
<span class="lineNum">    2274 </span>            : 
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE_EOS\n&quot;);</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2278 </span>            :                 }
<span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad EVENT_WRITE_EOS\n&quot;);</span>
<span class="lineNum">    2282 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2283 </span>            :                 }
<span class="lineNum">    2284 </span>            : 
<span class="lineNum">    2285 </span><span class="lineNoCov">          0 :                 offset = reloc-&gt;gpu_offset +</span>
<span class="lineNum">    2286 </span><span class="lineNoCov">          0 :                          (radeon_get_ib_value(p, idx+1) &amp; 0xfffffffc) +</span>
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :                          ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff) &lt;&lt; 32);</span>
<span class="lineNum">    2288 </span>            : 
<span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                 ib[idx+1] = offset &amp; 0xfffffffc;</span>
<span class="lineNum">    2290 </span><span class="lineNoCov">          0 :                 ib[idx+2] = (ib[idx+2] &amp; 0xffffff00) | (upper_32_bits(offset) &amp; 0xff);</span>
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2292 </span>            :         }
<span class="lineNum">    2293 </span>            :         case PACKET3_SET_CONFIG_REG:
<span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CONFIG_REG_START;</span>
<span class="lineNum">    2295 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CONFIG_REG_START) ||</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CONFIG_REG_END) ||</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CONFIG_REG_END)) {</span>
<span class="lineNum">    2299 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_SET_CONFIG_REG\n&quot;);</span>
<span class="lineNum">    2300 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2301 </span>            :                 }
<span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                 for (reg = start_reg, idx++; reg &lt;= end_reg; reg += 4, idx++) {</span>
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                         if (evergreen_is_safe_reg(p, reg))</span>
<span class="lineNum">    2304 </span>            :                                 continue;
<span class="lineNum">    2305 </span><span class="lineNoCov">          0 :                         r = evergreen_cs_handle_reg(p, reg, idx);</span>
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    2308 </span>            :                 }
<span class="lineNum">    2309 </span>            :                 break;
<span class="lineNum">    2310 </span>            :         case PACKET3_SET_CONTEXT_REG:
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CONTEXT_REG_START;</span>
<span class="lineNum">    2312 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CONTEXT_REG_START) ||</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CONTEXT_REG_END) ||</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CONTEXT_REG_END)) {</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_SET_CONTEXT_REG\n&quot;);</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2318 </span>            :                 }
<span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                 for (reg = start_reg, idx++; reg &lt;= end_reg; reg += 4, idx++) {</span>
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                         if (evergreen_is_safe_reg(p, reg))</span>
<span class="lineNum">    2321 </span>            :                                 continue;
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                         r = evergreen_cs_handle_reg(p, reg, idx);</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :                                 return r;</span>
<span class="lineNum">    2325 </span>            :                 }
<span class="lineNum">    2326 </span>            :                 break;
<span class="lineNum">    2327 </span>            :         case PACKET3_SET_RESOURCE:
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count % 8) {</span>
<span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2331 </span>            :                 }
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_RESOURCE_START;</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_RESOURCE_START) ||</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_RESOURCE_END) ||</span>
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_RESOURCE_END)) {</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2339 </span>            :                 }
<span class="lineNum">    2340 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; (pkt-&gt;count / 8); i++) {</span>
<span class="lineNum">    2341 </span>            :                         struct radeon_bo *texture, *mipmap;
<span class="lineNum">    2342 </span>            :                         u32 toffset, moffset;
<span class="lineNum">    2343 </span>            :                         u32 size, offset, mip_address, tex_dim;
<span class="lineNum">    2344 </span>            : 
<span class="lineNum">    2345 </span><span class="lineNoCov">          0 :                         switch (G__SQ_CONSTANT_TYPE(radeon_get_ib_value(p, idx+1+(i*8)+7))) {</span>
<span class="lineNum">    2346 </span>            :                         case SQ_TEX_VTX_VALID_TEXTURE:
<span class="lineNum">    2347 </span>            :                                 /* tex base */
<span class="lineNum">    2348 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2349 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2350 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad SET_RESOURCE (tex)\n&quot;);</span>
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2352 </span>            :                                 }
<span class="lineNum">    2353 </span><span class="lineNoCov">          0 :                                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                                         ib[idx+1+(i*8)+1] |=</span>
<span class="lineNum">    2355 </span><span class="lineNoCov">          0 :                                                 TEX_ARRAY_MODE(evergreen_cs_get_aray_mode(reloc-&gt;tiling_flags));</span>
<span class="lineNum">    2356 </span><span class="lineNoCov">          0 :                                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO) {</span>
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                                                 unsigned bankw, bankh, mtaspect, tile_split;</span>
<span class="lineNum">    2358 </span>            : 
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :                                                 evergreen_tiling_fields(reloc-&gt;tiling_flags,</span>
<span class="lineNum">    2360 </span>            :                                                                         &amp;bankw, &amp;bankh, &amp;mtaspect,
<span class="lineNum">    2361 </span>            :                                                                         &amp;tile_split);
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :                                                 ib[idx+1+(i*8)+6] |= TEX_TILE_SPLIT(tile_split);</span>
<span class="lineNum">    2363 </span><span class="lineNoCov">          0 :                                                 ib[idx+1+(i*8)+7] |=</span>
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :                                                         TEX_BANK_WIDTH(bankw) |</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :                                                         TEX_BANK_HEIGHT(bankh) |</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :                                                         MACRO_TILE_ASPECT(mtaspect) |</span>
<span class="lineNum">    2367 </span><span class="lineNoCov">          0 :                                                         TEX_NUM_BANKS(evergreen_cs_get_num_banks(track-&gt;nbanks));</span>
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :                                         }</span>
<span class="lineNum">    2369 </span>            :                                 }
<span class="lineNum">    2370 </span><span class="lineNoCov">          0 :                                 texture = reloc-&gt;robj;</span>
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :                                 toffset = (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    2372 </span>            : 
<span class="lineNum">    2373 </span>            :                                 /* tex mip base */
<span class="lineNum">    2374 </span><span class="lineNoCov">          0 :                                 tex_dim = ib[idx+1+(i*8)+0] &amp; 0x7;</span>
<span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                                 mip_address = ib[idx+1+(i*8)+3];</span>
<span class="lineNum">    2376 </span>            : 
<span class="lineNum">    2377 </span><span class="lineNoCov">          0 :                                 if ((tex_dim == SQ_TEX_DIM_2D_MSAA || tex_dim == SQ_TEX_DIM_2D_ARRAY_MSAA) &amp;&amp;</span>
<span class="lineNum">    2378 </span><span class="lineNoCov">          0 :                                     !mip_address &amp;&amp;</span>
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 :                                     !radeon_cs_packet_next_is_pkt3_nop(p)) {</span>
<span class="lineNum">    2380 </span>            :                                         /* MIP_ADDRESS should point to FMASK for an MSAA texture.
<span class="lineNum">    2381 </span>            :                                          * It should be 0 if FMASK is disabled. */
<span class="lineNum">    2382 </span>            :                                         moffset = 0;
<span class="lineNum">    2383 </span>            :                                         mipmap = NULL;
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :                                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :                                         if (r) {</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :                                                 DRM_ERROR(&quot;bad SET_RESOURCE (tex)\n&quot;);</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :                                                 return -EINVAL;</span>
<span class="lineNum">    2389 </span>            :                                         }
<span class="lineNum">    2390 </span><span class="lineNoCov">          0 :                                         moffset = (u32)((reloc-&gt;gpu_offset &gt;&gt; 8) &amp; 0xffffffff);</span>
<span class="lineNum">    2391 </span><span class="lineNoCov">          0 :                                         mipmap = reloc-&gt;robj;</span>
<span class="lineNum">    2392 </span>            :                                 }
<span class="lineNum">    2393 </span>            : 
<span class="lineNum">    2394 </span><span class="lineNoCov">          0 :                                 r = evergreen_cs_track_validate_texture(p, texture, mipmap, idx+1+(i*8));</span>
<span class="lineNum">    2395 </span><span class="lineNoCov">          0 :                                 if (r)</span>
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :                                         return r;</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+2] += toffset;</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+3] += moffset;</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2400 </span>            :                         case SQ_TEX_VTX_VALID_BUFFER:
<span class="lineNum">    2401 </span>            :                         {
<span class="lineNum">    2402 </span>            :                                 uint64_t offset64;
<span class="lineNum">    2403 </span>            :                                 /* vtx base */
<span class="lineNum">    2404 </span><span class="lineNoCov">          0 :                                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2405 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2406 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad SET_RESOURCE (vtx)\n&quot;);</span>
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2408 </span>            :                                 }
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :                                 offset = radeon_get_ib_value(p, idx+1+(i*8)+0);</span>
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :                                 size = radeon_get_ib_value(p, idx+1+(i*8)+1);</span>
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :                                 if (p-&gt;rdev &amp;&amp; (size + offset) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2412 </span>            :                                         /* force size to size of the buffer */
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;vbo resource seems too big for the bo\n&quot;);</span>
<span class="lineNum">    2414 </span><span class="lineNoCov">          0 :                                         ib[idx+1+(i*8)+1] = radeon_bo_size(reloc-&gt;robj) - offset;</span>
<span class="lineNum">    2415 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    2416 </span>            : 
<span class="lineNum">    2417 </span><span class="lineNoCov">          0 :                                 offset64 = reloc-&gt;gpu_offset + offset;</span>
<span class="lineNum">    2418 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+0] = offset64;</span>
<span class="lineNum">    2419 </span><span class="lineNoCov">          0 :                                 ib[idx+1+(i*8)+2] = (ib[idx+1+(i*8)+2] &amp; 0xffffff00) |</span>
<span class="lineNum">    2420 </span><span class="lineNoCov">          0 :                                                     (upper_32_bits(offset64) &amp; 0xff);</span>
<span class="lineNum">    2421 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2422 </span>            :                         }
<span class="lineNum">    2423 </span>            :                         case SQ_TEX_VTX_INVALID_TEXTURE:
<span class="lineNum">    2424 </span>            :                         case SQ_TEX_VTX_INVALID_BUFFER:
<span class="lineNum">    2425 </span>            :                         default:
<span class="lineNum">    2426 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad SET_RESOURCE\n&quot;);</span>
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2428 </span>            :                         }
<span class="lineNum">    2429 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2430 </span>            :                 break;
<span class="lineNum">    2431 </span>            :         case PACKET3_SET_ALU_CONST:
<span class="lineNum">    2432 </span>            :                 /* XXX fix me ALU const buffers only */
<span class="lineNum">    2433 </span>            :                 break;
<span class="lineNum">    2434 </span>            :         case PACKET3_SET_BOOL_CONST:
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_BOOL_CONST_START;</span>
<span class="lineNum">    2436 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2437 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_BOOL_CONST_START) ||</span>
<span class="lineNum">    2438 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_BOOL_CONST_END) ||</span>
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_BOOL_CONST_END)) {</span>
<span class="lineNum">    2440 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BOOL_CONST\n&quot;);</span>
<span class="lineNum">    2441 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2442 </span>            :                 }
<span class="lineNum">    2443 </span>            :                 break;
<span class="lineNum">    2444 </span>            :         case PACKET3_SET_LOOP_CONST:
<span class="lineNum">    2445 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_LOOP_CONST_START;</span>
<span class="lineNum">    2446 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_LOOP_CONST_START) ||</span>
<span class="lineNum">    2448 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_LOOP_CONST_END) ||</span>
<span class="lineNum">    2449 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_LOOP_CONST_END)) {</span>
<span class="lineNum">    2450 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_LOOP_CONST\n&quot;);</span>
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2452 </span>            :                 }
<span class="lineNum">    2453 </span>            :                 break;
<span class="lineNum">    2454 </span>            :         case PACKET3_SET_CTL_CONST:
<span class="lineNum">    2455 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CTL_CONST_START;</span>
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2457 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CTL_CONST_START) ||</span>
<span class="lineNum">    2458 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CTL_CONST_END) ||</span>
<span class="lineNum">    2459 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CTL_CONST_END)) {</span>
<span class="lineNum">    2460 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_CTL_CONST\n&quot;);</span>
<span class="lineNum">    2461 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2462 </span>            :                 }
<span class="lineNum">    2463 </span>            :                 break;
<span class="lineNum">    2464 </span>            :         case PACKET3_SET_SAMPLER:
<span class="lineNum">    2465 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count % 3) {</span>
<span class="lineNum">    2466 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_SAMPLER\n&quot;);</span>
<span class="lineNum">    2467 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2468 </span>            :                 }
<span class="lineNum">    2469 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_SAMPLER_START;</span>
<span class="lineNum">    2470 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    2471 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_SAMPLER_START) ||</span>
<span class="lineNum">    2472 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_SAMPLER_END) ||</span>
<span class="lineNum">    2473 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_SAMPLER_END)) {</span>
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_SAMPLER\n&quot;);</span>
<span class="lineNum">    2475 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2476 </span>            :                 }
<span class="lineNum">    2477 </span>            :                 break;
<span class="lineNum">    2478 </span>            :         case PACKET3_STRMOUT_BUFFER_UPDATE:
<span class="lineNum">    2479 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (invalid count)\n&quot;);</span>
<span class="lineNum">    2481 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2482 </span>            :                 }
<span class="lineNum">    2483 </span>            :                 /* Updating memory at DST_ADDRESS. */
<span class="lineNum">    2484 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x1) {</span>
<span class="lineNum">    2485 </span>            :                         u64 offset;
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2487 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2488 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (missing dst reloc)\n&quot;);</span>
<span class="lineNum">    2489 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2490 </span>            :                         }
<span class="lineNum">    2491 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2493 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2494 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE dst bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2495 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2496 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2497 </span>            :                         }
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2499 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset;</span>
<span class="lineNum">    2500 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2501 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2502 </span>            :                 /* Reading data from SRC_ADDRESS. */
<span class="lineNum">    2503 </span><span class="lineNoCov">          0 :                 if (((idx_value &gt;&gt; 1) &amp; 0x3) == 2) {</span>
<span class="lineNum">    2504 </span>            :                         u64 offset;
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2506 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2507 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE (missing src reloc)\n&quot;);</span>
<span class="lineNum">    2508 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2509 </span>            :                         }
<span class="lineNum">    2510 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    2511 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2512 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad STRMOUT_BUFFER_UPDATE src bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2514 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2515 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2516 </span>            :                         }
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :                         ib[idx+3] = offset;</span>
<span class="lineNum">    2519 </span><span class="lineNoCov">          0 :                         ib[idx+4] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2520 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2521 </span>            :                 break;
<span class="lineNum">    2522 </span>            :         case PACKET3_MEM_WRITE:
<span class="lineNum">    2523 </span>            :         {
<span class="lineNum">    2524 </span>            :                 u64 offset;
<span class="lineNum">    2525 </span>            : 
<span class="lineNum">    2526 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 3) {</span>
<span class="lineNum">    2527 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (invalid count)\n&quot;);</span>
<span class="lineNum">    2528 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2529 </span>            :                 }
<span class="lineNum">    2530 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2531 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2532 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (missing reloc)\n&quot;);</span>
<span class="lineNum">    2533 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2534 </span>            :                 }
<span class="lineNum">    2535 </span><span class="lineNoCov">          0 :                 offset = radeon_get_ib_value(p, idx+0);</span>
<span class="lineNum">    2536 </span><span class="lineNoCov">          0 :                 offset += ((u64)(radeon_get_ib_value(p, idx+1) &amp; 0xff)) &lt;&lt; 32UL;</span>
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :                 if (offset &amp; 0x7) {</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE (address not qwords aligned)\n&quot;);</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2540 </span>            :                 }
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :                 if ((offset + 8) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad MEM_WRITE bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2543 </span>            :                                   offset + 8, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2544 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2545 </span>            :                 }
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 ib[idx+0] = offset;</span>
<span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                 ib[idx+1] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2550 </span>            :         }
<span class="lineNum">    2551 </span>            :         case PACKET3_COPY_DW:
<span class="lineNum">    2552 </span><span class="lineNoCov">          0 :                 if (pkt-&gt;count != 4) {</span>
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad COPY_DW (invalid count)\n&quot;);</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2555 </span>            :                 }
<span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x1) {</span>
<span class="lineNum">    2557 </span>            :                         u64 offset;
<span class="lineNum">    2558 </span>            :                         /* SRC is memory. */
<span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW (missing src reloc)\n&quot;);</span>
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2563 </span>            :                         }
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2566 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2567 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW src bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2568 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2570 </span>            :                         }
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :                         ib[idx+1] = offset;</span>
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :                         ib[idx+2] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2575 </span>            :                         /* SRC is a reg. */
<span class="lineNum">    2576 </span><span class="lineNoCov">          0 :                         reg = radeon_get_ib_value(p, idx+1) &lt;&lt; 2;</span>
<span class="lineNum">    2577 </span><span class="lineNoCov">          0 :                         if (!evergreen_is_safe_reg(p, reg)) {</span>
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;,</span>
<span class="lineNum">    2579 </span>            :                                          reg, idx + 1);
<span class="lineNum">    2580 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2581 </span>            :                         }
<span class="lineNum">    2582 </span>            :                 }
<span class="lineNum">    2583 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x2) {</span>
<span class="lineNum">    2584 </span>            :                         u64 offset;
<span class="lineNum">    2585 </span>            :                         /* DST is memory. */
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :                         r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">    2587 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2588 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW (missing dst reloc)\n&quot;);</span>
<span class="lineNum">    2589 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2590 </span>            :                         }
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :                         offset = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :                         offset += ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2593 </span><span class="lineNoCov">          0 :                         if ((offset + 4) &gt; radeon_bo_size(reloc-&gt;robj)) {</span>
<span class="lineNum">    2594 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad COPY_DW dst bo too small: 0x%llx, 0x%lx\n&quot;,</span>
<span class="lineNum">    2595 </span>            :                                           offset + 4, radeon_bo_size(reloc-&gt;robj));
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2597 </span>            :                         }
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                         offset += reloc-&gt;gpu_offset;</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                         ib[idx+3] = offset;</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                         ib[idx+4] = upper_32_bits(offset) &amp; 0xff;</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2602 </span>            :                         /* DST is a reg. */
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :                         reg = radeon_get_ib_value(p, idx+3) &lt;&lt; 2;</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                         if (!evergreen_is_safe_reg(p, reg)) {</span>
<span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;forbidden register 0x%08x at %d\n&quot;,</span>
<span class="lineNum">    2606 </span>            :                                          reg, idx + 3);
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2608 </span>            :                         }
<span class="lineNum">    2609 </span>            :                 }
<span class="lineNum">    2610 </span>            :                 break;
<span class="lineNum">    2611 </span>            :         case PACKET3_NOP:
<span class="lineNum">    2612 </span>            :                 break;
<span class="lineNum">    2613 </span>            :         default:
<span class="lineNum">    2614 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Packet3 opcode %x not supported\n&quot;, pkt-&gt;opcode);</span>
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2616 </span>            :         }
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2618"><span class="lineNum">    2618 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2619 </span>            : 
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 : int evergreen_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    2621 </span>            : {
<span class="lineNum">    2622 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet pkt;</span>
<span class="lineNum">    2623 </span>            :         struct evergreen_cs_track *track;
<span class="lineNum">    2624 </span>            :         u32 tmp;
<span class="lineNum">    2625 </span>            :         int r;
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         if (p-&gt;track == NULL) {</span>
<span class="lineNum">    2628 </span>            :                 /* initialize tracker, we are in kms */
<span class="lineNum">    2629 </span><span class="lineNoCov">          0 :                 track = kzalloc(sizeof(*track), GFP_KERNEL);</span>
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 :                 if (track == NULL)</span>
<span class="lineNum">    2631 </span><span class="lineNoCov">          0 :                         return -ENOMEM;</span>
<span class="lineNum">    2632 </span><span class="lineNoCov">          0 :                 evergreen_cs_track_init(track);</span>
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :                 if (p-&gt;rdev-&gt;family &gt;= CHIP_CAYMAN) {</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :                         tmp = p-&gt;rdev-&gt;config.cayman.tile_config;</span>
<span class="lineNum">    2635 </span><span class="lineNoCov">          0 :                         track-&gt;reg_safe_bm = cayman_reg_safe_bm;</span>
<span class="lineNum">    2636 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 :                         tmp = p-&gt;rdev-&gt;config.evergreen.tile_config;</span>
<span class="lineNum">    2638 </span><span class="lineNoCov">          0 :                         track-&gt;reg_safe_bm = evergreen_reg_safe_bm;</span>
<span class="lineNum">    2639 </span>            :                 }
<span class="lineNum">    2640 </span>            :                 BUILD_BUG_ON(ARRAY_SIZE(cayman_reg_safe_bm) != REG_SAFE_BM_SIZE);
<span class="lineNum">    2641 </span>            :                 BUILD_BUG_ON(ARRAY_SIZE(evergreen_reg_safe_bm) != REG_SAFE_BM_SIZE);
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :                 switch (tmp &amp; 0xf) {</span>
<span class="lineNum">    2643 </span>            :                 case 0:
<span class="lineNum">    2644 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = 1;</span>
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2646 </span>            :                 case 1:
<span class="lineNum">    2647 </span>            :                 default:
<span class="lineNum">    2648 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = 2;</span>
<span class="lineNum">    2649 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2650 </span>            :                 case 2:
<span class="lineNum">    2651 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = 4;</span>
<span class="lineNum">    2652 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2653 </span>            :                 case 3:
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :                         track-&gt;npipes = 8;</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2656 </span>            :                 }
<span class="lineNum">    2657 </span>            : 
<span class="lineNum">    2658 </span><span class="lineNoCov">          0 :                 switch ((tmp &amp; 0xf0) &gt;&gt; 4) {</span>
<span class="lineNum">    2659 </span>            :                 case 0:
<span class="lineNum">    2660 </span><span class="lineNoCov">          0 :                         track-&gt;nbanks = 4;</span>
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2662 </span>            :                 case 1:
<span class="lineNum">    2663 </span>            :                 default:
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                         track-&gt;nbanks = 8;</span>
<span class="lineNum">    2665 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2666 </span>            :                 case 2:
<span class="lineNum">    2667 </span><span class="lineNoCov">          0 :                         track-&gt;nbanks = 16;</span>
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2669 </span>            :                 }
<span class="lineNum">    2670 </span>            : 
<span class="lineNum">    2671 </span><span class="lineNoCov">          0 :                 switch ((tmp &amp; 0xf00) &gt;&gt; 8) {</span>
<span class="lineNum">    2672 </span>            :                 case 0:
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :                         track-&gt;group_size = 256;</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2675 </span>            :                 case 1:
<span class="lineNum">    2676 </span>            :                 default:
<span class="lineNum">    2677 </span><span class="lineNoCov">          0 :                         track-&gt;group_size = 512;</span>
<span class="lineNum">    2678 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2679 </span>            :                 }
<span class="lineNum">    2680 </span>            : 
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :                 switch ((tmp &amp; 0xf000) &gt;&gt; 12) {</span>
<span class="lineNum">    2682 </span>            :                 case 0:
<span class="lineNum">    2683 </span><span class="lineNoCov">          0 :                         track-&gt;row_size = 1;</span>
<span class="lineNum">    2684 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2685 </span>            :                 case 1:
<span class="lineNum">    2686 </span>            :                 default:
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :                         track-&gt;row_size = 2;</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2689 </span>            :                 case 2:
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :                         track-&gt;row_size = 4;</span>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2692 </span>            :                 }
<span class="lineNum">    2693 </span>            : 
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                 p-&gt;track = track;</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_parse(p, &amp;pkt, p-&gt;idx);</span>
<span class="lineNum">    2698 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2702 </span>            :                 }
<span class="lineNum">    2703 </span><span class="lineNoCov">          0 :                 p-&gt;idx += pkt.count + 2;</span>
<span class="lineNum">    2704 </span><span class="lineNoCov">          0 :                 switch (pkt.type) {</span>
<span class="lineNum">    2705 </span>            :                 case RADEON_PACKET_TYPE0:
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :                         r = evergreen_cs_parse_packet0(p, &amp;pkt);</span>
<span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2708 </span>            :                 case RADEON_PACKET_TYPE2:
<span class="lineNum">    2709 </span>            :                         break;
<span class="lineNum">    2710 </span>            :                 case RADEON_PACKET_TYPE3:
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                         r = evergreen_packet3_check(p, &amp;pkt);</span>
<span class="lineNum">    2712 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    2713 </span>            :                 default:
<span class="lineNum">    2714 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d !\n&quot;, pkt.type);</span>
<span class="lineNum">    2715 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2716 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2718 </span>            :                 }
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :                         kfree(p-&gt;track);</span>
<span class="lineNum">    2721 </span><span class="lineNoCov">          0 :                         p-&gt;track = NULL;</span>
<span class="lineNum">    2722 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    2723 </span>            :                 }
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    2725 </span>            : #if 0
<span class="lineNum">    2726 </span>            :         for (r = 0; r &lt; p-&gt;ib.length_dw; r++) {
<span class="lineNum">    2727 </span>            :                 printk(KERN_INFO &quot;%05d  0x%08X\n&quot;, r, p-&gt;ib.ptr[r]);
<span class="lineNum">    2728 </span>            :                 mdelay(1);
<span class="lineNum">    2729 </span>            :         }
<span class="lineNum">    2730 </span>            : #endif
<span class="lineNum">    2731 </span><span class="lineNoCov">          0 :         kfree(p-&gt;track);</span>
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         p-&gt;track = NULL;</span>
<span class="lineNum">    2733 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    2734 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2735 </span>            : 
<span class="lineNum">    2736 </span>            : /**
<span class="lineNum">    2737 </span>            :  * evergreen_dma_cs_parse() - parse the DMA IB
<span class="lineNum">    2738 </span>            :  * @p:          parser structure holding parsing context.
<span class="lineNum">    2739 </span>            :  *
<span class="lineNum">    2740 </span>            :  * Parses the DMA IB from the CS ioctl and updates
<span class="lineNum">    2741 </span>            :  * the GPU addresses based on the reloc information and
<span class="lineNum">    2742 </span>            :  * checks for errors. (Evergreen-Cayman)
<a name="2743"><span class="lineNum">    2743 </span>            :  * Returns 0 for success and an error on failure.</a>
<span class="lineNum">    2744 </span>            :  **/
<span class="lineNum">    2745 </span><span class="lineNoCov">          0 : int evergreen_dma_cs_parse(struct radeon_cs_parser *p)</span>
<span class="lineNum">    2746 </span>            : {
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         struct radeon_cs_chunk *ib_chunk = p-&gt;chunk_ib;</span>
<span class="lineNum">    2748 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *src_reloc, *dst_reloc, *dst2_reloc;</span>
<span class="lineNum">    2749 </span>            :         u32 header, cmd, count, sub_cmd;
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :         uint32_t *ib = p-&gt;ib.ptr;</span>
<span class="lineNum">    2751 </span>            :         u32 idx;
<span class="lineNum">    2752 </span>            :         u64 src_offset, dst_offset, dst2_offset;
<span class="lineNum">    2753 </span>            :         int r;
<span class="lineNum">    2754 </span>            : 
<span class="lineNum">    2755 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :                 if (p-&gt;idx &gt;= ib_chunk-&gt;length_dw) {</span>
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Can not parse packet at %d after CS end %d !\n&quot;,</span>
<span class="lineNum">    2758 </span>            :                                   p-&gt;idx, ib_chunk-&gt;length_dw);
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    2760 </span>            :                 }
<span class="lineNum">    2761 </span>            :                 idx = p-&gt;idx;
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :                 header = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :                 cmd = GET_DMA_CMD(header);</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :                 count = GET_DMA_COUNT(header);</span>
<span class="lineNum">    2765 </span><span class="lineNoCov">          0 :                 sub_cmd = GET_DMA_SUB_CMD(header);</span>
<span class="lineNum">    2766 </span>            : 
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 switch (cmd) {</span>
<span class="lineNum">    2768 </span>            :                 case DMA_PACKET_WRITE:
<span class="lineNum">    2769 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2771 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_WRITE\n&quot;);</span>
<span class="lineNum">    2772 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2773 </span>            :                         }
<span class="lineNum">    2774 </span><span class="lineNoCov">          0 :                         switch (sub_cmd) {</span>
<span class="lineNum">    2775 </span>            :                         /* tiled */
<span class="lineNum">    2776 </span>            :                         case 8:
<span class="lineNum">    2777 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2778 </span><span class="lineNoCov">          0 :                                 dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2779 </span>            : 
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += count + 7;</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2783 </span>            :                         /* linear */
<span class="lineNum">    2784 </span>            :                         case 0:
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :                                 dst_offset |= ((u64)(radeon_get_ib_value(p, idx+2) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2787 </span>            : 
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2790 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += count + 3;</span>
<span class="lineNum">    2791 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2792 </span>            :                         default:
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_WRITE [%6d] 0x%08x sub cmd is not 0 or 8\n&quot;, idx, header);</span>
<span class="lineNum">    2794 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2795 </span>            :                         }
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :                         if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA write buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2798 </span>            :                                          dst_offset, radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2800 </span>            :                         }
<span class="lineNum">    2801 </span>            :                         break;
<span class="lineNum">    2802 </span>            :                 case DMA_PACKET_COPY:
<span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;src_reloc);</span>
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2807 </span>            :                         }
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    2812 </span>            :                         }
<span class="lineNum">    2813 </span><span class="lineNoCov">          0 :                         switch (sub_cmd) {</span>
<span class="lineNum">    2814 </span>            :                         /* Copy L2L, DW aligned */
<span class="lineNum">    2815 </span>            :                         case 0x00:
<span class="lineNum">    2816 </span>            :                                 /* L2L, dw */
<span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2819 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2820 </span><span class="lineNoCov">          0 :                                 dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2822 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, dw src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2823 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2825 </span>            :                                 }
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2827 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, dw dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2828 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2830 </span>            :                                 }
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                                 ib[idx+3] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2834 </span><span class="lineNoCov">          0 :                                 ib[idx+4] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 5;</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2837 </span>            :                         /* Copy L2T/T2L */
<span class="lineNum">    2838 </span>            :                         case 0x08:
<span class="lineNum">    2839 </span>            :                                 /* detile bit */
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    2841 </span>            :                                         /* tiled src, linear dst */
<span class="lineNum">    2842 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                                         src_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2844 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2845 </span>            : 
<span class="lineNum">    2846 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx + 7);</span>
<span class="lineNum">    2847 </span><span class="lineNoCov">          0 :                                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+8) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2849 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2850 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    2851 </span>            :                                         /* linear src, tiled dst */
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+7);</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :                                         src_offset |= ((u64)(radeon_get_ib_value(p, idx+8) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2855 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2856 </span>            : 
<span class="lineNum">    2857 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2858 </span><span class="lineNoCov">          0 :                                         dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2859 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2860 </span>            :                                 }
<span class="lineNum">    2861 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2862 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2863 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2864 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2865 </span>            :                                 }
<span class="lineNum">    2866 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2868 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2869 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2870 </span>            :                                 }
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 9;</span>
<span class="lineNum">    2872 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2873 </span>            :                         /* Copy L2L, byte aligned */
<span class="lineNum">    2874 </span>            :                         case 0x40:
<span class="lineNum">    2875 </span>            :                                 /* L2L, byte */
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2878 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                                 dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                                 if ((src_offset + count) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, byte src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2882 </span>            :                                                         src_offset + count, radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2884 </span>            :                                 }
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + count) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2886 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, byte dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2887 </span>            :                                                         dst_offset + count, radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2889 </span>            :                                 }
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xffffffff);</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xffffffff);</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                                 ib[idx+3] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                                 ib[idx+4] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2894 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 5;</span>
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2896 </span>            :                         /* Copy L2L, partial */
<span class="lineNum">    2897 </span>            :                         case 0x41:
<span class="lineNum">    2898 </span>            :                                 /* L2L, partial */
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                                 if (p-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;L2L Partial is cayman only !\n&quot;);</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2902 </span>            :                                 }
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xffffffff);</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2905 </span><span class="lineNoCov">          0 :                                 ib[idx+4] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xffffffff);</span>
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 :                                 ib[idx+5] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2907 </span>            : 
<span class="lineNum">    2908 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 9;</span>
<span class="lineNum">    2909 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2910 </span>            :                         /* Copy L2L, DW aligned, broadcast */
<span class="lineNum">    2911 </span>            :                         case 0x44:
<span class="lineNum">    2912 </span>            :                                 /* L2L, dw, broadcast */
<span class="lineNum">    2913 </span><span class="lineNoCov">          0 :                                 r = r600_dma_cs_next_reloc(p, &amp;dst2_reloc);</span>
<span class="lineNum">    2914 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2915 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2L, dw, broadcast DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2916 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2917 </span>            :                                 }
<span class="lineNum">    2918 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2919 </span><span class="lineNoCov">          0 :                                 dst_offset |= ((u64)(radeon_get_ib_value(p, idx+4) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2920 </span><span class="lineNoCov">          0 :                                 dst2_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    2921 </span><span class="lineNoCov">          0 :                                 dst2_offset |= ((u64)(radeon_get_ib_value(p, idx+5) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2922 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+3);</span>
<span class="lineNum">    2923 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+6) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, dw, broadcast src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2926 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2928 </span>            :                                 }
<span class="lineNum">    2929 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2930 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, dw, broadcast dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2931 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2933 </span>            :                                 }
<span class="lineNum">    2934 </span><span class="lineNoCov">          0 :                                 if ((dst2_offset + (count * 4)) &gt; radeon_bo_size(dst2_reloc-&gt;robj)) {</span>
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2L, dw, broadcast dst2 buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2936 </span>            :                                                         dst2_offset + (count * 4), radeon_bo_size(dst2_reloc-&gt;robj));
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2938 </span>            :                                 }
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2940 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(dst2_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :                                 ib[idx+3] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2942 </span><span class="lineNoCov">          0 :                                 ib[idx+4] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2943 </span><span class="lineNoCov">          0 :                                 ib[idx+5] += upper_32_bits(dst2_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2944 </span><span class="lineNoCov">          0 :                                 ib[idx+6] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2945 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 7;</span>
<span class="lineNum">    2946 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2947 </span>            :                         /* Copy L2T Frame to Field */
<span class="lineNum">    2948 </span>            :                         case 0x48:
<span class="lineNum">    2949 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    2950 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, frame to fields DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2951 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2952 </span>            :                                 }
<span class="lineNum">    2953 </span><span class="lineNoCov">          0 :                                 r = r600_dma_cs_next_reloc(p, &amp;dst2_reloc);</span>
<span class="lineNum">    2954 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    2955 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, frame to fields DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    2956 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2957 </span>            :                                 }
<span class="lineNum">    2958 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    2959 </span><span class="lineNoCov">          0 :                                 dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2960 </span><span class="lineNoCov">          0 :                                 dst2_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    2961 </span><span class="lineNoCov">          0 :                                 dst2_offset &lt;&lt;= 8;</span>
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+8);</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+9) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, frame to fields src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2966 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    2967 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2968 </span>            :                                 }
<span class="lineNum">    2969 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, frame to fields buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2971 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2973 </span>            :                                 }
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :                                 if ((dst2_offset + (count * 4)) &gt; radeon_bo_size(dst2_reloc-&gt;robj)) {</span>
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, frame to fields buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    2976 </span>            :                                                         dst2_offset + (count * 4), radeon_bo_size(dst2_reloc-&gt;robj));
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2978 </span>            :                                 }
<span class="lineNum">    2979 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2980 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(dst2_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :                                 ib[idx+8] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :                                 ib[idx+9] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2983 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 10;</span>
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    2985 </span>            :                         /* Copy L2T/T2L, partial */
<span class="lineNum">    2986 </span>            :                         case 0x49:
<span class="lineNum">    2987 </span>            :                                 /* L2T, T2L partial */
<span class="lineNum">    2988 </span><span class="lineNoCov">          0 :                                 if (p-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;L2T, T2L Partial is cayman only !\n&quot;);</span>
<span class="lineNum">    2990 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    2991 </span>            :                                 }
<span class="lineNum">    2992 </span>            :                                 /* detile bit */
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    2994 </span>            :                                         /* tiled src, linear dst */
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    2996 </span>            : 
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    3000 </span>            :                                         /* linear src, tiled dst */
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    3003 </span>            : 
<span class="lineNum">    3004 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3005 </span>            :                                 }
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 12;</span>
<span class="lineNum">    3007 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3008 </span>            :                         /* Copy L2T broadcast */
<span class="lineNum">    3009 </span>            :                         case 0x4b:
<span class="lineNum">    3010 </span>            :                                 /* L2T, broadcast */
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, broadcast DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    3013 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3014 </span>            :                                 }
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :                                 r = r600_dma_cs_next_reloc(p, &amp;dst2_reloc);</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    3017 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, broadcast DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3019 </span>            :                                 }
<span class="lineNum">    3020 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 :                                 dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3022 </span><span class="lineNoCov">          0 :                                 dst2_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    3023 </span><span class="lineNoCov">          0 :                                 dst2_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3024 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+8);</span>
<span class="lineNum">    3025 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+9) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    3027 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3028 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3030 </span>            :                                 }
<span class="lineNum">    3031 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    3032 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3033 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3035 </span>            :                                 }
<span class="lineNum">    3036 </span><span class="lineNoCov">          0 :                                 if ((dst2_offset + (count * 4)) &gt; radeon_bo_size(dst2_reloc-&gt;robj)) {</span>
<span class="lineNum">    3037 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast dst2 buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3038 </span>            :                                                         dst2_offset + (count * 4), radeon_bo_size(dst2_reloc-&gt;robj));
<span class="lineNum">    3039 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3040 </span>            :                                 }
<span class="lineNum">    3041 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3042 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(dst2_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :                                 ib[idx+8] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :                                 ib[idx+9] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 10;</span>
<span class="lineNum">    3046 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3047 </span>            :                         /* Copy L2T/T2L (tile units) */
<span class="lineNum">    3048 </span>            :                         case 0x4c:
<span class="lineNum">    3049 </span>            :                                 /* L2T, T2L */
<span class="lineNum">    3050 </span>            :                                 /* detile bit */
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    3052 </span>            :                                         /* tiled src, linear dst */
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                                         src_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3055 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3056 </span>            : 
<span class="lineNum">    3057 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+7);</span>
<span class="lineNum">    3058 </span><span class="lineNoCov">          0 :                                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+8) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(dst_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                                 } else {</span>
<span class="lineNum">    3062 </span>            :                                         /* linear src, tiled dst */
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :                                         src_offset = radeon_get_ib_value(p, idx+7);</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :                                         src_offset |= ((u64)(radeon_get_ib_value(p, idx+8) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :                                         ib[idx+7] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :                                         ib[idx+8] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    3067 </span>            : 
<span class="lineNum">    3068 </span><span class="lineNoCov">          0 :                                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :                                         dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3071 </span>            :                                 }
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, T2L src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3074 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3076 </span>            :                                 }
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, T2L dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3079 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    3080 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3081 </span>            :                                 }
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 9;</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3084 </span>            :                         /* Copy T2T, partial (tile units) */
<span class="lineNum">    3085 </span>            :                         case 0x4d:
<span class="lineNum">    3086 </span>            :                                 /* T2T partial */
<span class="lineNum">    3087 </span><span class="lineNoCov">          0 :                                 if (p-&gt;family &lt; CHIP_CAYMAN) {</span>
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;L2T, T2L Partial is cayman only !\n&quot;);</span>
<span class="lineNum">    3089 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3090 </span>            :                                 }
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(src_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :                                 ib[idx+4] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3093 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 13;</span>
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3095 </span>            :                         /* Copy L2T broadcast (tile units) */
<span class="lineNum">    3096 </span>            :                         case 0x4f:
<span class="lineNum">    3097 </span>            :                                 /* L2T, broadcast */
<span class="lineNum">    3098 </span><span class="lineNoCov">          0 :                                 if (radeon_get_ib_value(p, idx + 2) &amp; (1 &lt;&lt; 31)) {</span>
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, broadcast DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3101 </span>            :                                 }
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :                                 r = r600_dma_cs_next_reloc(p, &amp;dst2_reloc);</span>
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :                                 if (r) {</span>
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :                                         DRM_ERROR(&quot;bad L2T, broadcast DMA_PACKET_COPY\n&quot;);</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3106 </span>            :                                 }
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                                 dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    3108 </span><span class="lineNoCov">          0 :                                 dst_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :                                 dst2_offset = radeon_get_ib_value(p, idx+2);</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                                 dst2_offset &lt;&lt;= 8;</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                                 src_offset = radeon_get_ib_value(p, idx+8);</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                                 src_offset |= ((u64)(radeon_get_ib_value(p, idx+9) &amp; 0xff)) &lt;&lt; 32;</span>
<span class="lineNum">    3113 </span><span class="lineNoCov">          0 :                                 if ((src_offset + (count * 4)) &gt; radeon_bo_size(src_reloc-&gt;robj)) {</span>
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast src buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3115 </span>            :                                                         src_offset + (count * 4), radeon_bo_size(src_reloc-&gt;robj));
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3117 </span>            :                                 }
<span class="lineNum">    3118 </span><span class="lineNoCov">          0 :                                 if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    3119 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast dst buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3120 </span>            :                                                         dst_offset + (count * 4), radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3122 </span>            :                                 }
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                                 if ((dst2_offset + (count * 4)) &gt; radeon_bo_size(dst2_reloc-&gt;robj)) {</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                                         dev_warn(p-&gt;dev, &quot;DMA L2T, broadcast dst2 buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3125 </span>            :                                                         dst2_offset + (count * 4), radeon_bo_size(dst2_reloc-&gt;robj));
<span class="lineNum">    3126 </span><span class="lineNoCov">          0 :                                         return -EINVAL;</span>
<span class="lineNum">    3127 </span>            :                                 }
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :                                 ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :                                 ib[idx+2] += (u32)(dst2_reloc-&gt;gpu_offset &gt;&gt; 8);</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                                 ib[idx+8] += (u32)(src_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3131 </span><span class="lineNoCov">          0 :                                 ib[idx+9] += upper_32_bits(src_reloc-&gt;gpu_offset) &amp; 0xff;</span>
<span class="lineNum">    3132 </span><span class="lineNoCov">          0 :                                 p-&gt;idx += 10;</span>
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3134 </span>            :                         default:
<span class="lineNum">    3135 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY [%6d] 0x%08x invalid sub cmd\n&quot;, idx, header);</span>
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3137 </span>            :                         }
<span class="lineNum">    3138 </span>            :                         break;
<span class="lineNum">    3139 </span>            :                 case DMA_PACKET_CONSTANT_FILL:
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :                         r = r600_dma_cs_next_reloc(p, &amp;dst_reloc);</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_CONSTANT_FILL\n&quot;);</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3144 </span>            :                         }
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                         dst_offset = radeon_get_ib_value(p, idx+1);</span>
<span class="lineNum">    3146 </span><span class="lineNoCov">          0 :                         dst_offset |= ((u64)(radeon_get_ib_value(p, idx+3) &amp; 0x00ff0000)) &lt;&lt; 16;</span>
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :                         if ((dst_offset + (count * 4)) &gt; radeon_bo_size(dst_reloc-&gt;robj)) {</span>
<span class="lineNum">    3148 </span><span class="lineNoCov">          0 :                                 dev_warn(p-&gt;dev, &quot;DMA constant fill buffer too small (%llu %lu)\n&quot;,</span>
<span class="lineNum">    3149 </span>            :                                          dst_offset, radeon_bo_size(dst_reloc-&gt;robj));
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3151 </span>            :                         }
<span class="lineNum">    3152 </span><span class="lineNoCov">          0 :                         ib[idx+1] += (u32)(dst_reloc-&gt;gpu_offset &amp; 0xfffffffc);</span>
<span class="lineNum">    3153 </span><span class="lineNoCov">          0 :                         ib[idx+3] += (upper_32_bits(dst_reloc-&gt;gpu_offset) &lt;&lt; 16) &amp; 0x00ff0000;</span>
<span class="lineNum">    3154 </span><span class="lineNoCov">          0 :                         p-&gt;idx += 4;</span>
<span class="lineNum">    3155 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3156 </span>            :                 case DMA_PACKET_NOP:
<span class="lineNum">    3157 </span><span class="lineNoCov">          0 :                         p-&gt;idx += 1;</span>
<span class="lineNum">    3158 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3159 </span>            :                 default:
<span class="lineNum">    3160 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d at %d !\n&quot;, cmd, idx);</span>
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3162 </span>            :                 }
<span class="lineNum">    3163 </span><span class="lineNoCov">          0 :         } while (p-&gt;idx &lt; p-&gt;chunk_ib-&gt;length_dw);</span>
<span class="lineNum">    3164 </span>            : #if 0
<span class="lineNum">    3165 </span>            :         for (r = 0; r &lt; p-&gt;ib-&gt;length_dw; r++) {
<span class="lineNum">    3166 </span>            :                 printk(KERN_INFO &quot;%05d  0x%08X\n&quot;, r, p-&gt;ib.ptr[r]);
<span class="lineNum">    3167 </span>            :                 mdelay(1);
<span class="lineNum">    3168 </span>            :         }
<span class="lineNum">    3169 </span>            : #endif
<span class="lineNum">    3170 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3171 </span><span class="lineNoCov">          0 : }</span>
<a name="3172"><span class="lineNum">    3172 </span>            : </a>
<span class="lineNum">    3173 </span>            : /* vm parser */
<span class="lineNum">    3174 </span><span class="lineNoCov">          0 : static bool evergreen_vm_reg_valid(u32 reg)</span>
<span class="lineNum">    3175 </span>            : {
<span class="lineNum">    3176 </span>            :         /* context regs are fine */
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         if (reg &gt;= 0x28000)</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    3179 </span>            : 
<span class="lineNum">    3180 </span>            :         /* check config regs */
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">    3182 </span>            :         case WAIT_UNTIL:
<span class="lineNum">    3183 </span>            :         case GRBM_GFX_INDEX:
<span class="lineNum">    3184 </span>            :         case CP_STRMOUT_CNTL:
<span class="lineNum">    3185 </span>            :         case CP_COHER_CNTL:
<span class="lineNum">    3186 </span>            :         case CP_COHER_SIZE:
<span class="lineNum">    3187 </span>            :         case VGT_VTX_VECT_EJECT_REG:
<span class="lineNum">    3188 </span>            :         case VGT_CACHE_INVALIDATION:
<span class="lineNum">    3189 </span>            :         case VGT_GS_VERTEX_REUSE:
<span class="lineNum">    3190 </span>            :         case VGT_PRIMITIVE_TYPE:
<span class="lineNum">    3191 </span>            :         case VGT_INDEX_TYPE:
<span class="lineNum">    3192 </span>            :         case VGT_NUM_INDICES:
<span class="lineNum">    3193 </span>            :         case VGT_NUM_INSTANCES:
<span class="lineNum">    3194 </span>            :         case VGT_COMPUTE_DIM_X:
<span class="lineNum">    3195 </span>            :         case VGT_COMPUTE_DIM_Y:
<span class="lineNum">    3196 </span>            :         case VGT_COMPUTE_DIM_Z:
<span class="lineNum">    3197 </span>            :         case VGT_COMPUTE_START_X:
<span class="lineNum">    3198 </span>            :         case VGT_COMPUTE_START_Y:
<span class="lineNum">    3199 </span>            :         case VGT_COMPUTE_START_Z:
<span class="lineNum">    3200 </span>            :         case VGT_COMPUTE_INDEX:
<span class="lineNum">    3201 </span>            :         case VGT_COMPUTE_THREAD_GROUP_SIZE:
<span class="lineNum">    3202 </span>            :         case VGT_HS_OFFCHIP_PARAM:
<span class="lineNum">    3203 </span>            :         case PA_CL_ENHANCE:
<span class="lineNum">    3204 </span>            :         case PA_SU_LINE_STIPPLE_VALUE:
<span class="lineNum">    3205 </span>            :         case PA_SC_LINE_STIPPLE_STATE:
<span class="lineNum">    3206 </span>            :         case PA_SC_ENHANCE:
<span class="lineNum">    3207 </span>            :         case SQ_DYN_GPR_CNTL_PS_FLUSH_REQ:
<span class="lineNum">    3208 </span>            :         case SQ_DYN_GPR_SIMD_LOCK_EN:
<span class="lineNum">    3209 </span>            :         case SQ_CONFIG:
<span class="lineNum">    3210 </span>            :         case SQ_GPR_RESOURCE_MGMT_1:
<span class="lineNum">    3211 </span>            :         case SQ_GLOBAL_GPR_RESOURCE_MGMT_1:
<span class="lineNum">    3212 </span>            :         case SQ_GLOBAL_GPR_RESOURCE_MGMT_2:
<span class="lineNum">    3213 </span>            :         case SQ_CONST_MEM_BASE:
<span class="lineNum">    3214 </span>            :         case SQ_STATIC_THREAD_MGMT_1:
<span class="lineNum">    3215 </span>            :         case SQ_STATIC_THREAD_MGMT_2:
<span class="lineNum">    3216 </span>            :         case SQ_STATIC_THREAD_MGMT_3:
<span class="lineNum">    3217 </span>            :         case SPI_CONFIG_CNTL:
<span class="lineNum">    3218 </span>            :         case SPI_CONFIG_CNTL_1:
<span class="lineNum">    3219 </span>            :         case TA_CNTL_AUX:
<span class="lineNum">    3220 </span>            :         case DB_DEBUG:
<span class="lineNum">    3221 </span>            :         case DB_DEBUG2:
<span class="lineNum">    3222 </span>            :         case DB_DEBUG3:
<span class="lineNum">    3223 </span>            :         case DB_DEBUG4:
<span class="lineNum">    3224 </span>            :         case DB_WATERMARKS:
<span class="lineNum">    3225 </span>            :         case TD_PS_BORDER_COLOR_INDEX:
<span class="lineNum">    3226 </span>            :         case TD_PS_BORDER_COLOR_RED:
<span class="lineNum">    3227 </span>            :         case TD_PS_BORDER_COLOR_GREEN:
<span class="lineNum">    3228 </span>            :         case TD_PS_BORDER_COLOR_BLUE:
<span class="lineNum">    3229 </span>            :         case TD_PS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3230 </span>            :         case TD_VS_BORDER_COLOR_INDEX:
<span class="lineNum">    3231 </span>            :         case TD_VS_BORDER_COLOR_RED:
<span class="lineNum">    3232 </span>            :         case TD_VS_BORDER_COLOR_GREEN:
<span class="lineNum">    3233 </span>            :         case TD_VS_BORDER_COLOR_BLUE:
<span class="lineNum">    3234 </span>            :         case TD_VS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3235 </span>            :         case TD_GS_BORDER_COLOR_INDEX:
<span class="lineNum">    3236 </span>            :         case TD_GS_BORDER_COLOR_RED:
<span class="lineNum">    3237 </span>            :         case TD_GS_BORDER_COLOR_GREEN:
<span class="lineNum">    3238 </span>            :         case TD_GS_BORDER_COLOR_BLUE:
<span class="lineNum">    3239 </span>            :         case TD_GS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3240 </span>            :         case TD_HS_BORDER_COLOR_INDEX:
<span class="lineNum">    3241 </span>            :         case TD_HS_BORDER_COLOR_RED:
<span class="lineNum">    3242 </span>            :         case TD_HS_BORDER_COLOR_GREEN:
<span class="lineNum">    3243 </span>            :         case TD_HS_BORDER_COLOR_BLUE:
<span class="lineNum">    3244 </span>            :         case TD_HS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3245 </span>            :         case TD_LS_BORDER_COLOR_INDEX:
<span class="lineNum">    3246 </span>            :         case TD_LS_BORDER_COLOR_RED:
<span class="lineNum">    3247 </span>            :         case TD_LS_BORDER_COLOR_GREEN:
<span class="lineNum">    3248 </span>            :         case TD_LS_BORDER_COLOR_BLUE:
<span class="lineNum">    3249 </span>            :         case TD_LS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3250 </span>            :         case TD_CS_BORDER_COLOR_INDEX:
<span class="lineNum">    3251 </span>            :         case TD_CS_BORDER_COLOR_RED:
<span class="lineNum">    3252 </span>            :         case TD_CS_BORDER_COLOR_GREEN:
<span class="lineNum">    3253 </span>            :         case TD_CS_BORDER_COLOR_BLUE:
<span class="lineNum">    3254 </span>            :         case TD_CS_BORDER_COLOR_ALPHA:
<span class="lineNum">    3255 </span>            :         case SQ_ESGS_RING_SIZE:
<span class="lineNum">    3256 </span>            :         case SQ_GSVS_RING_SIZE:
<span class="lineNum">    3257 </span>            :         case SQ_ESTMP_RING_SIZE:
<span class="lineNum">    3258 </span>            :         case SQ_GSTMP_RING_SIZE:
<span class="lineNum">    3259 </span>            :         case SQ_HSTMP_RING_SIZE:
<span class="lineNum">    3260 </span>            :         case SQ_LSTMP_RING_SIZE:
<span class="lineNum">    3261 </span>            :         case SQ_PSTMP_RING_SIZE:
<span class="lineNum">    3262 </span>            :         case SQ_VSTMP_RING_SIZE:
<span class="lineNum">    3263 </span>            :         case SQ_ESGS_RING_ITEMSIZE:
<span class="lineNum">    3264 </span>            :         case SQ_ESTMP_RING_ITEMSIZE:
<span class="lineNum">    3265 </span>            :         case SQ_GSTMP_RING_ITEMSIZE:
<span class="lineNum">    3266 </span>            :         case SQ_GSVS_RING_ITEMSIZE:
<span class="lineNum">    3267 </span>            :         case SQ_GS_VERT_ITEMSIZE:
<span class="lineNum">    3268 </span>            :         case SQ_GS_VERT_ITEMSIZE_1:
<span class="lineNum">    3269 </span>            :         case SQ_GS_VERT_ITEMSIZE_2:
<span class="lineNum">    3270 </span>            :         case SQ_GS_VERT_ITEMSIZE_3:
<span class="lineNum">    3271 </span>            :         case SQ_GSVS_RING_OFFSET_1:
<span class="lineNum">    3272 </span>            :         case SQ_GSVS_RING_OFFSET_2:
<span class="lineNum">    3273 </span>            :         case SQ_GSVS_RING_OFFSET_3:
<span class="lineNum">    3274 </span>            :         case SQ_HSTMP_RING_ITEMSIZE:
<span class="lineNum">    3275 </span>            :         case SQ_LSTMP_RING_ITEMSIZE:
<span class="lineNum">    3276 </span>            :         case SQ_PSTMP_RING_ITEMSIZE:
<span class="lineNum">    3277 </span>            :         case SQ_VSTMP_RING_ITEMSIZE:
<span class="lineNum">    3278 </span>            :         case VGT_TF_RING_SIZE:
<span class="lineNum">    3279 </span>            :         case SQ_ESGS_RING_BASE:
<span class="lineNum">    3280 </span>            :         case SQ_GSVS_RING_BASE:
<span class="lineNum">    3281 </span>            :         case SQ_ESTMP_RING_BASE:
<span class="lineNum">    3282 </span>            :         case SQ_GSTMP_RING_BASE:
<span class="lineNum">    3283 </span>            :         case SQ_HSTMP_RING_BASE:
<span class="lineNum">    3284 </span>            :         case SQ_LSTMP_RING_BASE:
<span class="lineNum">    3285 </span>            :         case SQ_PSTMP_RING_BASE:
<span class="lineNum">    3286 </span>            :         case SQ_VSTMP_RING_BASE:
<span class="lineNum">    3287 </span>            :         case CAYMAN_VGT_OFFCHIP_LDS_BASE:
<span class="lineNum">    3288 </span>            :         case CAYMAN_SQ_EX_ALLOC_TABLE_SLOTS:
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">    3290 </span>            :         default:
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Invalid register 0x%x in CS\n&quot;, reg);</span>
<span class="lineNum">    3292 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    3293 </span>            :         }
<a name="3294"><span class="lineNum">    3294 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3295 </span>            : 
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 : static int evergreen_vm_packet3_check(struct radeon_device *rdev,</span>
<span class="lineNum">    3297 </span>            :                                       u32 *ib, struct radeon_cs_packet *pkt)
<span class="lineNum">    3298 </span>            : {
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         u32 idx = pkt-&gt;idx + 1;</span>
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         u32 idx_value = ib[idx];</span>
<span class="lineNum">    3301 </span>            :         u32 start_reg, end_reg, reg, i;
<span class="lineNum">    3302 </span>            :         u32 command, info;
<span class="lineNum">    3303 </span>            : 
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         switch (pkt-&gt;opcode) {</span>
<span class="lineNum">    3305 </span>            :         case PACKET3_NOP:
<span class="lineNum">    3306 </span>            :                 break;
<span class="lineNum">    3307 </span>            :         case PACKET3_SET_BASE:
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :                 if (idx_value != 1) {</span>
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad SET_BASE&quot;);</span>
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3311 </span>            :                 }
<span class="lineNum">    3312 </span>            :                 break;
<span class="lineNum">    3313 </span>            :         case PACKET3_CLEAR_STATE:
<span class="lineNum">    3314 </span>            :         case PACKET3_INDEX_BUFFER_SIZE:
<span class="lineNum">    3315 </span>            :         case PACKET3_DISPATCH_DIRECT:
<span class="lineNum">    3316 </span>            :         case PACKET3_DISPATCH_INDIRECT:
<span class="lineNum">    3317 </span>            :         case PACKET3_MODE_CONTROL:
<span class="lineNum">    3318 </span>            :         case PACKET3_SET_PREDICATION:
<span class="lineNum">    3319 </span>            :         case PACKET3_COND_EXEC:
<span class="lineNum">    3320 </span>            :         case PACKET3_PRED_EXEC:
<span class="lineNum">    3321 </span>            :         case PACKET3_DRAW_INDIRECT:
<span class="lineNum">    3322 </span>            :         case PACKET3_DRAW_INDEX_INDIRECT:
<span class="lineNum">    3323 </span>            :         case PACKET3_INDEX_BASE:
<span class="lineNum">    3324 </span>            :         case PACKET3_DRAW_INDEX_2:
<span class="lineNum">    3325 </span>            :         case PACKET3_CONTEXT_CONTROL:
<span class="lineNum">    3326 </span>            :         case PACKET3_DRAW_INDEX_OFFSET:
<span class="lineNum">    3327 </span>            :         case PACKET3_INDEX_TYPE:
<span class="lineNum">    3328 </span>            :         case PACKET3_DRAW_INDEX:
<span class="lineNum">    3329 </span>            :         case PACKET3_DRAW_INDEX_AUTO:
<span class="lineNum">    3330 </span>            :         case PACKET3_DRAW_INDEX_IMMD:
<span class="lineNum">    3331 </span>            :         case PACKET3_NUM_INSTANCES:
<span class="lineNum">    3332 </span>            :         case PACKET3_DRAW_INDEX_MULTI_AUTO:
<span class="lineNum">    3333 </span>            :         case PACKET3_STRMOUT_BUFFER_UPDATE:
<span class="lineNum">    3334 </span>            :         case PACKET3_DRAW_INDEX_OFFSET_2:
<span class="lineNum">    3335 </span>            :         case PACKET3_DRAW_INDEX_MULTI_ELEMENT:
<span class="lineNum">    3336 </span>            :         case PACKET3_MPEG_INDEX:
<span class="lineNum">    3337 </span>            :         case PACKET3_WAIT_REG_MEM:
<span class="lineNum">    3338 </span>            :         case PACKET3_MEM_WRITE:
<span class="lineNum">    3339 </span>            :         case PACKET3_SURFACE_SYNC:
<span class="lineNum">    3340 </span>            :         case PACKET3_EVENT_WRITE:
<span class="lineNum">    3341 </span>            :         case PACKET3_EVENT_WRITE_EOP:
<span class="lineNum">    3342 </span>            :         case PACKET3_EVENT_WRITE_EOS:
<span class="lineNum">    3343 </span>            :         case PACKET3_SET_CONTEXT_REG:
<span class="lineNum">    3344 </span>            :         case PACKET3_SET_BOOL_CONST:
<span class="lineNum">    3345 </span>            :         case PACKET3_SET_LOOP_CONST:
<span class="lineNum">    3346 </span>            :         case PACKET3_SET_RESOURCE:
<span class="lineNum">    3347 </span>            :         case PACKET3_SET_SAMPLER:
<span class="lineNum">    3348 </span>            :         case PACKET3_SET_CTL_CONST:
<span class="lineNum">    3349 </span>            :         case PACKET3_SET_RESOURCE_OFFSET:
<span class="lineNum">    3350 </span>            :         case PACKET3_SET_CONTEXT_REG_INDIRECT:
<span class="lineNum">    3351 </span>            :         case PACKET3_SET_RESOURCE_INDIRECT:
<span class="lineNum">    3352 </span>            :         case CAYMAN_PACKET3_DEALLOC_STATE:
<span class="lineNum">    3353 </span>            :                 break;
<span class="lineNum">    3354 </span>            :         case PACKET3_COND_WRITE:
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x100) {</span>
<span class="lineNum">    3356 </span><span class="lineNoCov">          0 :                         reg = ib[idx + 5] * 4;</span>
<span class="lineNum">    3357 </span><span class="lineNoCov">          0 :                         if (!evergreen_vm_reg_valid(reg))</span>
<span class="lineNum">    3358 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3359 </span>            :                 }
<span class="lineNum">    3360 </span>            :                 break;
<span class="lineNum">    3361 </span>            :         case PACKET3_COPY_DW:
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; 0x2) {</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :                         reg = ib[idx + 3] * 4;</span>
<span class="lineNum">    3364 </span><span class="lineNoCov">          0 :                         if (!evergreen_vm_reg_valid(reg))</span>
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3366 </span>            :                 }
<span class="lineNum">    3367 </span>            :                 break;
<span class="lineNum">    3368 </span>            :         case PACKET3_SET_CONFIG_REG:
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                 start_reg = (idx_value &lt;&lt; 2) + PACKET3_SET_CONFIG_REG_START;</span>
<span class="lineNum">    3370 </span><span class="lineNoCov">          0 :                 end_reg = 4 * pkt-&gt;count + start_reg - 4;</span>
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :                 if ((start_reg &lt; PACKET3_SET_CONFIG_REG_START) ||</span>
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :                     (start_reg &gt;= PACKET3_SET_CONFIG_REG_END) ||</span>
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :                     (end_reg &gt;= PACKET3_SET_CONFIG_REG_END)) {</span>
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;bad PACKET3_SET_CONFIG_REG\n&quot;);</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3376 </span>            :                 }
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; pkt-&gt;count; i++) {</span>
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                         reg = start_reg + (4 * i);</span>
<span class="lineNum">    3379 </span><span class="lineNoCov">          0 :                         if (!evergreen_vm_reg_valid(reg))</span>
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3381 </span>            :                 }
<span class="lineNum">    3382 </span>            :                 break;
<span class="lineNum">    3383 </span>            :         case PACKET3_CP_DMA:
<span class="lineNum">    3384 </span><span class="lineNoCov">          0 :                 command = ib[idx + 4];</span>
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :                 info = ib[idx + 1];</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                 if ((((info &amp; 0x60000000) &gt;&gt; 29) != 0) || /* src = GDS or DATA */</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :                     (((info &amp; 0x00300000) &gt;&gt; 20) != 0) || /* dst = GDS */</span>
<span class="lineNum">    3388 </span><span class="lineNoCov">          0 :                     ((((info &amp; 0x00300000) &gt;&gt; 20) == 0) &amp;&amp;</span>
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                      (command &amp; PACKET3_CP_DMA_CMD_DAS)) || /* dst = register */</span>
<span class="lineNum">    3390 </span><span class="lineNoCov">          0 :                     ((((info &amp; 0x60000000) &gt;&gt; 29) == 0) &amp;&amp;</span>
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :                      (command &amp; PACKET3_CP_DMA_CMD_SAS))) { /* src = register */</span>
<span class="lineNum">    3392 </span>            :                         /* non mem to mem copies requires dw aligned count */
<span class="lineNum">    3393 </span><span class="lineNoCov">          0 :                         if ((command &amp; 0x1fffff) % 4) {</span>
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;CP DMA command requires dw count alignment\n&quot;);</span>
<span class="lineNum">    3395 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3396 </span>            :                         }
<span class="lineNum">    3397 </span>            :                 }
<span class="lineNum">    3398 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_SAS) {</span>
<span class="lineNum">    3399 </span>            :                         /* src address space is register */
<span class="lineNum">    3400 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x60000000) &gt;&gt; 29) == 0) {</span>
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :                                 start_reg = idx_value &lt;&lt; 2;</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :                                 if (command &amp; PACKET3_CP_DMA_CMD_SAIC) {</span>
<span class="lineNum">    3403 </span>            :                                         reg = start_reg;
<span class="lineNum">    3404 </span><span class="lineNoCov">          0 :                                         if (!evergreen_vm_reg_valid(reg)) {</span>
<span class="lineNum">    3405 </span><span class="lineNoCov">          0 :                                                 DRM_ERROR(&quot;CP DMA Bad SRC register\n&quot;);</span>
<span class="lineNum">    3406 </span><span class="lineNoCov">          0 :                                                 return -EINVAL;</span>
<span class="lineNum">    3407 </span>            :                                         }
<span class="lineNum">    3408 </span>            :                                 } else {
<span class="lineNum">    3409 </span><span class="lineNoCov">          0 :                                         for (i = 0; i &lt; (command &amp; 0x1fffff); i++) {</span>
<span class="lineNum">    3410 </span><span class="lineNoCov">          0 :                                                 reg = start_reg + (4 * i);</span>
<span class="lineNum">    3411 </span><span class="lineNoCov">          0 :                                                 if (!evergreen_vm_reg_valid(reg)) {</span>
<span class="lineNum">    3412 </span><span class="lineNoCov">          0 :                                                         DRM_ERROR(&quot;CP DMA Bad SRC register\n&quot;);</span>
<span class="lineNum">    3413 </span><span class="lineNoCov">          0 :                                                         return -EINVAL;</span>
<span class="lineNum">    3414 </span>            :                                                 }
<span class="lineNum">    3415 </span>            :                                         }
<span class="lineNum">    3416 </span>            :                                 }
<span class="lineNum">    3417 </span>            :                         }
<span class="lineNum">    3418 </span>            :                 }
<span class="lineNum">    3419 </span><span class="lineNoCov">          0 :                 if (command &amp; PACKET3_CP_DMA_CMD_DAS) {</span>
<span class="lineNum">    3420 </span>            :                         /* dst address space is register */
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :                         if (((info &amp; 0x00300000) &gt;&gt; 20) == 0) {</span>
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :                                 start_reg = ib[idx + 2];</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :                                 if (command &amp; PACKET3_CP_DMA_CMD_DAIC) {</span>
<span class="lineNum">    3424 </span>            :                                         reg = start_reg;
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :                                         if (!evergreen_vm_reg_valid(reg)) {</span>
<span class="lineNum">    3426 </span><span class="lineNoCov">          0 :                                                 DRM_ERROR(&quot;CP DMA Bad DST register\n&quot;);</span>
<span class="lineNum">    3427 </span><span class="lineNoCov">          0 :                                                 return -EINVAL;</span>
<span class="lineNum">    3428 </span>            :                                         }
<span class="lineNum">    3429 </span>            :                                 } else {
<span class="lineNum">    3430 </span><span class="lineNoCov">          0 :                                         for (i = 0; i &lt; (command &amp; 0x1fffff); i++) {</span>
<span class="lineNum">    3431 </span><span class="lineNoCov">          0 :                                                 reg = start_reg + (4 * i);</span>
<span class="lineNum">    3432 </span><span class="lineNoCov">          0 :                                                 if (!evergreen_vm_reg_valid(reg)) {</span>
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :                                                         DRM_ERROR(&quot;CP DMA Bad DST register\n&quot;);</span>
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :                                                         return -EINVAL;</span>
<span class="lineNum">    3435 </span>            :                                                 }
<span class="lineNum">    3436 </span>            :                                         }
<span class="lineNum">    3437 </span>            :                                 }
<span class="lineNum">    3438 </span>            :                         }
<span class="lineNum">    3439 </span>            :                 }
<span class="lineNum">    3440 </span>            :                 break;
<span class="lineNum">    3441 </span>            :         default:
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3443 </span>            :         }
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3445"><span class="lineNum">    3445 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3446 </span>            : 
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 : int evergreen_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    3448 </span>            : {
<span class="lineNum">    3449 </span>            :         int ret = 0;
<span class="lineNum">    3450 </span>            :         u32 idx = 0;
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :         struct radeon_cs_packet pkt;</span>
<span class="lineNum">    3452 </span>            : 
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :                 pkt.idx = idx;</span>
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :                 pkt.type = RADEON_CP_PACKET_GET_TYPE(ib-&gt;ptr[idx]);</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                 pkt.count = RADEON_CP_PACKET_GET_COUNT(ib-&gt;ptr[idx]);</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :                 pkt.one_reg_wr = 0;</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :                 switch (pkt.type) {</span>
<span class="lineNum">    3459 </span>            :                 case RADEON_PACKET_TYPE0:
<span class="lineNum">    3460 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Packet0 not allowed!\n&quot;);</span>
<span class="lineNum">    3461 </span>            :                         ret = -EINVAL;
<span class="lineNum">    3462 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3463 </span>            :                 case RADEON_PACKET_TYPE2:
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 :                         idx += 1;</span>
<span class="lineNum">    3465 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3466 </span>            :                 case RADEON_PACKET_TYPE3:
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :                         pkt.opcode = RADEON_CP_PACKET3_GET_OPCODE(ib-&gt;ptr[idx]);</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                         ret = evergreen_vm_packet3_check(rdev, ib-&gt;ptr, &amp;pkt);</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                         idx += pkt.count + 2;</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3471 </span>            :                 default:
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Unknown packet type %d !\n&quot;, pkt.type);</span>
<span class="lineNum">    3473 </span>            :                         ret = -EINVAL;
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3475 </span>            :                 }
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    3477 </span>            :                         break;
<span class="lineNum">    3478 </span><span class="lineNoCov">          0 :         } while (idx &lt; ib-&gt;length_dw);</span>
<span class="lineNum">    3479 </span>            : 
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 :         return ret;</span>
<span class="lineNum">    3481 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span>            : /**
<span class="lineNum">    3484 </span>            :  * evergreen_dma_ib_parse() - parse the DMA IB for VM
<span class="lineNum">    3485 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    3486 </span>            :  * @ib: radeon_ib pointer
<span class="lineNum">    3487 </span>            :  *
<span class="lineNum">    3488 </span>            :  * Parses the DMA IB from the VM CS ioctl
<span class="lineNum">    3489 </span>            :  * checks for errors. (Cayman-SI)
<a name="3490"><span class="lineNum">    3490 </span>            :  * Returns 0 for success and an error on failure.</a>
<span class="lineNum">    3491 </span>            :  **/
<span class="lineNum">    3492 </span><span class="lineNoCov">          0 : int evergreen_dma_ib_parse(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    3493 </span>            : {
<span class="lineNum">    3494 </span>            :         u32 idx = 0;
<span class="lineNum">    3495 </span>            :         u32 header, cmd, count, sub_cmd;
<span class="lineNum">    3496 </span>            : 
<span class="lineNum">    3497 </span><span class="lineNoCov">          0 :         do {</span>
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :                 header = ib-&gt;ptr[idx];</span>
<span class="lineNum">    3499 </span><span class="lineNoCov">          0 :                 cmd = GET_DMA_CMD(header);</span>
<span class="lineNum">    3500 </span><span class="lineNoCov">          0 :                 count = GET_DMA_COUNT(header);</span>
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 :                 sub_cmd = GET_DMA_SUB_CMD(header);</span>
<span class="lineNum">    3502 </span>            : 
<span class="lineNum">    3503 </span><span class="lineNoCov">          0 :                 switch (cmd) {</span>
<span class="lineNum">    3504 </span>            :                 case DMA_PACKET_WRITE:
<span class="lineNum">    3505 </span><span class="lineNoCov">          0 :                         switch (sub_cmd) {</span>
<span class="lineNum">    3506 </span>            :                         /* tiled */
<span class="lineNum">    3507 </span>            :                         case 8:
<span class="lineNum">    3508 </span><span class="lineNoCov">          0 :                                 idx += count + 7;</span>
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3510 </span>            :                         /* linear */
<span class="lineNum">    3511 </span>            :                         case 0:
<span class="lineNum">    3512 </span><span class="lineNoCov">          0 :                                 idx += count + 3;</span>
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3514 </span>            :                         default:
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_WRITE [%6d] 0x%08x sub cmd is not 0 or 8\n&quot;, idx, ib-&gt;ptr[idx]);</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3517 </span>            :                         }
<span class="lineNum">    3518 </span>            :                         break;
<span class="lineNum">    3519 </span>            :                 case DMA_PACKET_COPY:
<span class="lineNum">    3520 </span><span class="lineNoCov">          0 :                         switch (sub_cmd) {</span>
<span class="lineNum">    3521 </span>            :                         /* Copy L2L, DW aligned */
<span class="lineNum">    3522 </span>            :                         case 0x00:
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :                                 idx += 5;</span>
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3525 </span>            :                         /* Copy L2T/T2L */
<span class="lineNum">    3526 </span>            :                         case 0x08:
<span class="lineNum">    3527 </span><span class="lineNoCov">          0 :                                 idx += 9;</span>
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3529 </span>            :                         /* Copy L2L, byte aligned */
<span class="lineNum">    3530 </span>            :                         case 0x40:
<span class="lineNum">    3531 </span><span class="lineNoCov">          0 :                                 idx += 5;</span>
<span class="lineNum">    3532 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3533 </span>            :                         /* Copy L2L, partial */
<span class="lineNum">    3534 </span>            :                         case 0x41:
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :                                 idx += 9;</span>
<span class="lineNum">    3536 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3537 </span>            :                         /* Copy L2L, DW aligned, broadcast */
<span class="lineNum">    3538 </span>            :                         case 0x44:
<span class="lineNum">    3539 </span><span class="lineNoCov">          0 :                                 idx += 7;</span>
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3541 </span>            :                         /* Copy L2T Frame to Field */
<span class="lineNum">    3542 </span>            :                         case 0x48:
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :                                 idx += 10;</span>
<span class="lineNum">    3544 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3545 </span>            :                         /* Copy L2T/T2L, partial */
<span class="lineNum">    3546 </span>            :                         case 0x49:
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :                                 idx += 12;</span>
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3549 </span>            :                         /* Copy L2T broadcast */
<span class="lineNum">    3550 </span>            :                         case 0x4b:
<span class="lineNum">    3551 </span><span class="lineNoCov">          0 :                                 idx += 10;</span>
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3553 </span>            :                         /* Copy L2T/T2L (tile units) */
<span class="lineNum">    3554 </span>            :                         case 0x4c:
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :                                 idx += 9;</span>
<span class="lineNum">    3556 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3557 </span>            :                         /* Copy T2T, partial (tile units) */
<span class="lineNum">    3558 </span>            :                         case 0x4d:
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :                                 idx += 13;</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3561 </span>            :                         /* Copy L2T broadcast (tile units) */
<span class="lineNum">    3562 </span>            :                         case 0x4f:
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :                                 idx += 10;</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    3565 </span>            :                         default:
<span class="lineNum">    3566 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;bad DMA_PACKET_COPY [%6d] 0x%08x invalid sub cmd\n&quot;, idx, ib-&gt;ptr[idx]);</span>
<span class="lineNum">    3567 </span><span class="lineNoCov">          0 :                                 return -EINVAL;</span>
<span class="lineNum">    3568 </span>            :                         }
<span class="lineNum">    3569 </span>            :                         break;
<span class="lineNum">    3570 </span>            :                 case DMA_PACKET_CONSTANT_FILL:
<span class="lineNum">    3571 </span><span class="lineNoCov">          0 :                         idx += 4;</span>
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3573 </span>            :                 case DMA_PACKET_NOP:
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :                         idx += 1;</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    3576 </span>            :                 default:
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Unknown packet type %d at %d !\n&quot;, cmd, idx);</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3579 </span>            :                 }
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :         } while (idx &lt; ib-&gt;length_dw);</span>
<span class="lineNum">    3581 </span>            : 
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
