
#![allow(non_upper_case_globals)]

pub const WWDG1: u32 = 0;
pub const PVD_AVD: u32 = 1;
pub const TAMP: u32 = 2;
pub const RTC_WKUP_ALARM: u32 = 3;
pub const RESERVED_4: u32 = 4;
pub const RCC: u32 = 5;
pub const EXTI0: u32 = 6;
pub const EXTI1: u32 = 7;
pub const EXTI2: u32 = 8;
pub const EXTI3: u32 = 9;
pub const EXTI4: u32 = 10;
pub const DMA1_Stream0: u32 = 11;
pub const DMA1_Stream1: u32 = 12;
pub const DMA1_Stream2: u32 = 13;
pub const DMA1_Stream3: u32 = 14;
pub const DMA1_Stream4: u32 = 15;
pub const DMA1_Stream5: u32 = 16;
pub const DMA1_Stream6: u32 = 17;
pub const ADC1: u32 = 18;
pub const FDCAN1_IT0: u32 = 19;
pub const FDCAN2_IT0: u32 = 20;
pub const FDCAN1_IT1: u32 = 21;
pub const FDCAN2_IT1: u32 = 22;
pub const EXTI5: u32 = 23;
pub const TIM1_BRK: u32 = 24;
pub const TIM1_UP: u32 = 25;
pub const TIM1_TRG_COM: u32 = 26;
pub const TIM1_CC: u32 = 27;
pub const TIM2: u32 = 28;
pub const TIM3: u32 = 29;
pub const TIM4: u32 = 30;
pub const I2C1_EV: u32 = 31;
pub const I2C1_ER: u32 = 32;
pub const I2C2_EV: u32 = 33;
pub const I2C2_ER: u32 = 34;
pub const SPI1: u32 = 35;
pub const SPI2: u32 = 36;
pub const USART1: u32 = 37;
pub const USART2: u32 = 38;
pub const USART3: u32 = 39;
pub const EXTI10: u32 = 40;
pub const RTC_TIMESTAMP: u32 = 41;
pub const EXTI11: u32 = 42;
pub const TIM8_BRK: u32 = 43;
pub const TIM8_UP: u32 = 44;
pub const TIM8_TRG_COM: u32 = 45;
pub const TIM8_CC: u32 = 46;
pub const DMA1_Stream7: u32 = 47;
pub const FMC: u32 = 48;
pub const SDMMC1: u32 = 49;
pub const TIM5: u32 = 50;
pub const SPI3: u32 = 51;
pub const UART4: u32 = 52;
pub const UART5: u32 = 53;
pub const TIM6: u32 = 54;
pub const TIM7: u32 = 55;
pub const DMA2_Stream0: u32 = 56;
pub const DMA2_Stream1: u32 = 57;
pub const DMA2_Stream2: u32 = 58;
pub const DMA2_Stream3: u32 = 59;
pub const DMA2_Stream4: u32 = 60;
pub const ETH1: u32 = 61;
pub const ETH1_WKUP: u32 = 62;
pub const FDCAN_CAL: u32 = 63;
pub const EXTI6: u32 = 64;
pub const EXTI7: u32 = 65;
pub const EXTI8: u32 = 66;
pub const EXTI9: u32 = 67;
pub const DMA2_Stream5: u32 = 68;
pub const DMA2_Stream6: u32 = 69;
pub const DMA2_Stream7: u32 = 70;
pub const USART6: u32 = 71;
pub const I2C3_EV: u32 = 72;
pub const I2C3_ER: u32 = 73;
pub const USBH_OHCI: u32 = 74;
pub const USBH_EHCI: u32 = 75;
pub const EXTI12: u32 = 76;
pub const EXTI13: u32 = 77;
pub const DCMI: u32 = 78;
pub const CRYP1: u32 = 79;
pub const HASH1: u32 = 80;
pub const FPU: u32 = 81;
pub const UART7: u32 = 82;
pub const UART8: u32 = 83;
pub const SPI4: u32 = 84;
pub const SPI5: u32 = 85;
pub const SPI6: u32 = 86;
pub const SAI1: u32 = 87;
pub const LTDC: u32 = 88;
pub const LTDC_ER: u32 = 89;
pub const ADC2: u32 = 90;
pub const SAI2: u32 = 91;
pub const QUADSPI: u32 = 92;
pub const LPTIM1: u32 = 93;
pub const CEC: u32 = 94;
pub const I2C4_EV: u32 = 95;
pub const I2C4_ER: u32 = 96;
pub const SPDIF_RX: u32 = 97;
pub const OTG: u32 = 98;
pub const RESERVED_99: u32 = 99;
pub const IPCC_RX0: u32 = 100;
pub const IPCC_TX0: u32 = 101;
pub const DMAMUX1_OVR: u32 = 102;
pub const IPCC_RX1: u32 = 103;
pub const IPCC_TX1: u32 = 104;
pub const CRYP2: u32 = 105;
pub const HASH2: u32 = 106;
pub const I2C5_EV: u32 = 107;
pub const I2C5_ER: u32 = 108;
pub const GPU: u32 = 109;
pub const DFSDM1_FLT0: u32 = 110;
pub const DFSDM1_FLT1: u32 = 111;
pub const DFSDM1_FLT2: u32 = 112;
pub const DFSDM1_FLT3: u32 = 113;
pub const SAI3: u32 = 114;
pub const DFSDM1_FLT4: u32 = 115;
pub const TIM15: u32 = 116;
pub const TIM16: u32 = 117;
pub const TIM17: u32 = 118;
pub const TIM12: u32 = 119;
pub const MDIOS: u32 = 120;
pub const EXTI14: u32 = 121;
pub const MDMA: u32 = 122;
pub const DSI: u32 = 123;
pub const SDMMC2: u32 = 124;
pub const HSEM_IT2: u32 = 125;
pub const DFSDM1_FLT5: u32 = 126;
pub const EXTI15: u32 = 127;
pub const nCTIIRQ1: u32 = 128;
pub const nCTIIRQ2: u32 = 129;
pub const TIM13: u32 = 130;
pub const TIM14: u32 = 131;
pub const DAC: u32 = 132;
pub const RNG1: u32 = 133;
pub const RNG2: u32 = 134;
pub const I2C6_EV: u32 = 135;
pub const I2C6_ER: u32 = 136;
pub const SDMMC3: u32 = 137;
pub const LPTIM2: u32 = 138;
pub const LPTIM3: u32 = 139;
pub const LPTIM4: u32 = 140;
pub const LPTIM5: u32 = 141;
pub const ETH1_LPI: u32 = 142;
pub const RESERVED_143: u32 = 143;
pub const MPU_SEV: u32 = 144;
pub const RCC_WAKEUP: u32 = 145;
pub const SAI4: u32 = 146;
pub const DTS: u32 = 147;
pub const RESERVED_148: u32 = 148;
pub const WAKEUP_PIN: u32 = 149;
pub const MAX_IRQ_n: u32 = 150;