Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Feb 18 14:27:05 2024
| Host         : DESKTOP-OKU8BN1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_2_to_4_dataflow_timing_summary_routed.rpt -pb decoder_2_to_4_dataflow_timing_summary_routed.pb -rpx decoder_2_to_4_dataflow_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder_2_to_4_dataflow
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.840ns  (logic 3.399ns (58.203%)  route 2.441ns (41.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  i0_IBUF_inst/O
                         net (fo=4, routed)           1.062     1.847    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.063     1.910 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.379     3.289    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.551     5.840 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     5.840    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.686ns  (logic 3.389ns (59.602%)  route 2.297ns (40.398%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  i0_IBUF_inst/O
                         net (fo=4, routed)           1.058     1.843    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.068     1.911 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.239     3.150    d3_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.535     5.686 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     5.686    d3
    T17                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 3.284ns (58.748%)  route 2.306ns (41.252%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 f  i0_IBUF_inst/O
                         net (fo=4, routed)           1.058     1.843    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.053     1.896 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.249     3.145    d2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.591 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     5.591    d2
    R18                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.588ns  (logic 3.289ns (58.860%)  route 2.299ns (41.140%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  i0_IBUF_inst/O
                         net (fo=4, routed)           1.062     1.847    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.053     1.900 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.237     3.137    d1_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     5.588 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     5.588    d1
    P18                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.353ns (63.785%)  route 0.768ns (36.215%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  i0_IBUF_inst/O
                         net (fo=4, routed)           0.450     0.500    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.028     0.528 r  d2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.319     0.846    d2_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.275     2.122 r  d2_OBUF_inst/O
                         net (fo=0)                   0.000     2.122    d2
    R18                                                               r  d2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.358ns (63.996%)  route 0.764ns (36.004%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  i0_IBUF_inst/O
                         net (fo=4, routed)           0.455     0.505    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.028     0.533 r  d1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.309     0.842    d1_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.280     2.122 r  d1_OBUF_inst/O
                         net (fo=0)                   0.000     2.122    d1
    P18                                                               r  d1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.373ns (64.400%)  route 0.759ns (35.600%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  i0_IBUF_inst/O
                         net (fo=4, routed)           0.450     0.500    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.033     0.533 r  d3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.309     0.842    d3_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.290     2.132 r  d3_OBUF_inst/O
                         net (fo=0)                   0.000     2.132    d3
    T17                                                               r  d3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i0
                            (input port)
  Destination:            d0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.385ns (63.155%)  route 0.808ns (36.845%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  i0 (IN)
                         net (fo=0)                   0.000     0.000    i0
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 f  i0_IBUF_inst/O
                         net (fo=4, routed)           0.455     0.505    i0_IBUF
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.031     0.536 r  d0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.353     0.889    d0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.304     2.193 r  d0_OBUF_inst/O
                         net (fo=0)                   0.000     2.193    d0
    U16                                                               r  d0 (OUT)
  -------------------------------------------------------------------    -------------------





