; ModuleID = '<stdin>'
source_filename = "<stdin>"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown"

@srcA64 = common global [8 x double] zeroinitializer, align 64
@srcB64 = common global [8 x double] zeroinitializer, align 64
@srcC64 = common global [8 x double] zeroinitializer, align 64
@srcA32 = common global [16 x float] zeroinitializer, align 64
@srcB32 = common global [16 x float] zeroinitializer, align 64
@srcC32 = common global [16 x float] zeroinitializer, align 64
@dst64 = common global [8 x double] zeroinitializer, align 64
@dst32 = common global [16 x float] zeroinitializer, align 64

; Function Attrs: nounwind readnone speculatable
declare float @llvm.fma.f32(float, float, float) #0

; Function Attrs: nounwind readnone speculatable
declare double @llvm.fma.f64(double, double, double) #0

; Function Attrs: nounwind
define void @fma_2f64() #1 {
  %1 = load <2 x double>, <2 x double>* bitcast ([8 x double]* @srcA64 to <2 x double>*), align 8
  %2 = load <2 x double>, <2 x double>* bitcast ([8 x double]* @srcB64 to <2 x double>*), align 8
  %3 = load <2 x double>, <2 x double>* bitcast ([8 x double]* @srcC64 to <2 x double>*), align 8
  %4 = call <2 x double> @llvm.fma.v2f64(<2 x double> %1, <2 x double> %2, <2 x double> %3)
  store <2 x double> %4, <2 x double>* bitcast ([8 x double]* @dst64 to <2 x double>*), align 8
  ret void
}

; Function Attrs: nounwind
define void @fma_4f64() #1 {
  %1 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcA64 to <4 x double>*), align 8
  %2 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcB64 to <4 x double>*), align 8
  %3 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcC64 to <4 x double>*), align 8
  %4 = call <4 x double> @llvm.fma.v4f64(<4 x double> %1, <4 x double> %2, <4 x double> %3)
  store <4 x double> %4, <4 x double>* bitcast ([8 x double]* @dst64 to <4 x double>*), align 8
  ret void
}

; Function Attrs: nounwind
define void @fma_8f64() #1 {
  %1 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcA64 to <4 x double>*), align 4
  %2 = load <4 x double>, <4 x double>* bitcast (double* getelementptr inbounds ([8 x double], [8 x double]* @srcA64, i32 0, i64 4) to <4 x double>*), align 4
  %3 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcB64 to <4 x double>*), align 4
  %4 = load <4 x double>, <4 x double>* bitcast (double* getelementptr inbounds ([8 x double], [8 x double]* @srcB64, i32 0, i64 4) to <4 x double>*), align 4
  %5 = load <4 x double>, <4 x double>* bitcast ([8 x double]* @srcC64 to <4 x double>*), align 4
  %6 = load <4 x double>, <4 x double>* bitcast (double* getelementptr inbounds ([8 x double], [8 x double]* @srcC64, i32 0, i64 4) to <4 x double>*), align 4
  %7 = call <4 x double> @llvm.fma.v4f64(<4 x double> %1, <4 x double> %3, <4 x double> %5)
  %8 = call <4 x double> @llvm.fma.v4f64(<4 x double> %2, <4 x double> %4, <4 x double> %6)
  store <4 x double> %7, <4 x double>* bitcast ([8 x double]* @dst64 to <4 x double>*), align 4
  store <4 x double> %8, <4 x double>* bitcast (double* getelementptr inbounds ([8 x double], [8 x double]* @dst64, i32 0, i64 4) to <4 x double>*), align 4
  ret void
}

; Function Attrs: nounwind
define void @fma_4f32() #1 {
  %1 = load <4 x float>, <4 x float>* bitcast ([16 x float]* @srcA32 to <4 x float>*), align 4
  %2 = load <4 x float>, <4 x float>* bitcast ([16 x float]* @srcB32 to <4 x float>*), align 4
  %3 = load <4 x float>, <4 x float>* bitcast ([16 x float]* @srcC32 to <4 x float>*), align 4
  %4 = call <4 x float> @llvm.fma.v4f32(<4 x float> %1, <4 x float> %2, <4 x float> %3)
  store <4 x float> %4, <4 x float>* bitcast ([16 x float]* @dst32 to <4 x float>*), align 4
  ret void
}

; Function Attrs: nounwind
define void @fma_8f32() #1 {
  %1 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcA32 to <8 x float>*), align 4
  %2 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcB32 to <8 x float>*), align 4
  %3 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcC32 to <8 x float>*), align 4
  %4 = call <8 x float> @llvm.fma.v8f32(<8 x float> %1, <8 x float> %2, <8 x float> %3)
  store <8 x float> %4, <8 x float>* bitcast ([16 x float]* @dst32 to <8 x float>*), align 4
  ret void
}

; Function Attrs: nounwind
define void @fma_16f32() #1 {
  %1 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcA32 to <8 x float>*), align 4
  %2 = load <8 x float>, <8 x float>* bitcast (float* getelementptr inbounds ([16 x float], [16 x float]* @srcA32, i32 0, i64 8) to <8 x float>*), align 4
  %3 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcB32 to <8 x float>*), align 4
  %4 = load <8 x float>, <8 x float>* bitcast (float* getelementptr inbounds ([16 x float], [16 x float]* @srcB32, i32 0, i64 8) to <8 x float>*), align 4
  %5 = load <8 x float>, <8 x float>* bitcast ([16 x float]* @srcC32 to <8 x float>*), align 4
  %6 = load <8 x float>, <8 x float>* bitcast (float* getelementptr inbounds ([16 x float], [16 x float]* @srcC32, i32 0, i64 8) to <8 x float>*), align 4
  %7 = call <8 x float> @llvm.fma.v8f32(<8 x float> %1, <8 x float> %3, <8 x float> %5)
  %8 = call <8 x float> @llvm.fma.v8f32(<8 x float> %2, <8 x float> %4, <8 x float> %6)
  store <8 x float> %7, <8 x float>* bitcast ([16 x float]* @dst32 to <8 x float>*), align 4
  store <8 x float> %8, <8 x float>* bitcast (float* getelementptr inbounds ([16 x float], [16 x float]* @dst32, i32 0, i64 8) to <8 x float>*), align 4
  ret void
}

; Function Attrs: nounwind readnone speculatable
declare <2 x double> @llvm.fma.v2f64(<2 x double>, <2 x double>, <2 x double>) #2

; Function Attrs: nounwind readnone speculatable
declare <4 x double> @llvm.fma.v4f64(<4 x double>, <4 x double>, <4 x double>) #2

; Function Attrs: nounwind readnone speculatable
declare <4 x float> @llvm.fma.v4f32(<4 x float>, <4 x float>, <4 x float>) #2

; Function Attrs: nounwind readnone speculatable
declare <8 x float> @llvm.fma.v8f32(<8 x float>, <8 x float>, <8 x float>) #2

attributes #0 = { nounwind readnone speculatable "target-cpu"="core-avx2" }
attributes #1 = { nounwind "target-cpu"="core-avx2" }
attributes #2 = { nounwind readnone speculatable }
