<stg><name>readWriteConverterOffset</name>


<trans_list>

<trans id="207" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:0  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @aggregateMemCmdType_s, i32 1, [1 x i8]* @p_str191, [1 x i8]* @p_str191, i32 16, i32 16, i1* @aggregateMemCmdType_s_0, i1* @aggregateMemCmdType_s_0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i1* @aggregateMemCmdType_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str192, i32 0, i32 0, [1 x i8]* @p_str193, [1 x i8]* @p_str194, [1 x i8]* @p_str195, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str196, [1 x i8]* @p_str197)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @memReadCmd_OC_V_OC_a, i32 1, [1 x i8]* @p_str184, [1 x i8]* @p_str184, i32 16, i32 16, i32* @memReadCmd_V_address, i32* @memReadCmd_V_address)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i32* @memReadCmd_V_address, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str185, i32 0, i32 0, [1 x i8]* @p_str186, [1 x i8]* @p_str187, [1 x i8]* @p_str188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str189, [1 x i8]* @p_str190)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:4  %empty_12 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @memReadCmd_OC_V_OC_c, i32 1, [1 x i8]* @p_str177, [1 x i8]* @p_str177, i32 16, i32 16, i8* @memReadCmd_V_count_V, i8* @memReadCmd_V_count_V)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i8* @memReadCmd_V_count_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str178, i32 0, i32 0, [1 x i8]* @p_str179, [1 x i8]* @p_str180, [1 x i8]* @p_str181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str182, [1 x i8]* @p_str183)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:6  %empty_13 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @memWriteCmd_OC_V_OC_1, i32 1, [1 x i8]* @p_str170, [1 x i8]* @p_str170, i32 16, i32 16, i32* @memWriteCmd_V_addres, i32* @memWriteCmd_V_addres)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* @memWriteCmd_V_addres, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str171, i32 0, i32 0, [1 x i8]* @p_str172, [1 x i8]* @p_str173, [1 x i8]* @p_str174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str175, [1 x i8]* @p_str176)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8">
<![CDATA[
codeRepl:8  %empty_14 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @memWriteCmd_OC_V_OC_s, i32 1, [1 x i8]* @p_str163, [1 x i8]* @p_str163, i32 16, i32 16, i8* @memWriteCmd_V_count_s, i8* @memWriteCmd_V_count_s)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i8* @memWriteCmd_V_count_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str164, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str166, [1 x i8]* @p_str167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str168, [1 x i8]* @p_str169)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:10  call void (...)* @_ssdm_op_SpecInterface(i8* %dmRdStatus_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str157, i32 0, i32 0, [1 x i8]* @p_str158, [1 x i8]* @p_str159, [1 x i8]* @p_str160, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str161, [1 x i8]* @p_str162)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i577* %dmRdData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i72* %dmRdCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str145, i32 0, i32 0, [1 x i8]* @p_str146, [1 x i8]* @p_str147, [1 x i8]* @p_str148, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str149, [1 x i8]* @p_str150)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i512* %memRdData_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str139, i32 0, i32 0, [1 x i8]* @p_str140, [1 x i8]* @p_str141, [1 x i8]* @p_str142, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str143, [1 x i8]* @p_str144)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i40* %memRdCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str133, i32 0, i32 0, [1 x i8]* @p_str134, [1 x i8]* @p_str135, [1 x i8]* @p_str136, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str137, [1 x i8]* @p_str138)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i8* %dmWrStatus_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str127, i32 0, i32 0, [1 x i8]* @p_str128, [1 x i8]* @p_str129, [1 x i8]* @p_str130, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str131, [1 x i8]* @p_str132)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i577* %dmWrData_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str121, i32 0, i32 0, [1 x i8]* @p_str122, [1 x i8]* @p_str123, [1 x i8]* @p_str124, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str125, [1 x i8]* @p_str126)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i72* %dmWrCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str115, i32 0, i32 0, [1 x i8]* @p_str116, [1 x i8]* @p_str117, [1 x i8]* @p_str118, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str119, [1 x i8]* @p_str120)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i512* %memWrData_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i40* %memWrCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str103, i32 0, i32 0, [1 x i8]* @p_str104, [1 x i8]* @p_str105, [1 x i8]* @p_str106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str107, [1 x i8]* @p_str108)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="577">
<![CDATA[
codeRepl:20  call void (...)* @_ssdm_op_SpecBitsMap(i577* %dmRdData_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="72">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecBitsMap(i72* %dmRdCmd_V), !map !122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
codeRepl:22  call void (...)* @_ssdm_op_SpecBitsMap(i40* %memRdCmd_V), !map !147

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="577">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecBitsMap(i577* %dmWrData_V), !map !154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="72">
<![CDATA[
codeRepl:24  call void (...)* @_ssdm_op_SpecBitsMap(i72* %dmWrCmd_V), !map !164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="40">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecBitsMap(i40* %memWrCmd_V), !map !189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:26  %dmRdAddrPosted_V_rea = call i1 @_ssdm_op_Read.ap_none.i1(i1 %dmRdAddrPosted_V)

]]></Node>
<StgValue><ssdm name="dmRdAddrPosted_V_rea"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecBitsMap(i512* %memWrData_V_V), !map !196

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:28  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dmWrStatus_V_V), !map !200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecBitsMap(i512* %memRdData_V_V), !map !204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:30  call void (...)* @_ssdm_op_SpecBitsMap(i8* %dmRdStatus_V_V), !map !208

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmRdAddrPosted_V), !map !212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:32  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmWrAddrPosted_V), !map !218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @readWriteConverterOf) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:34  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i1 %dmRdAddrPosted_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:36  call void (...)* @_ssdm_op_SpecInterface(i1 %dmWrAddrPosted_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
codeRepl:37  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:38  call void (...)* @_ssdm_op_SpecIFCore(i40* %memWrCmd_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecIFCore(i512* %memWrData_V_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:40  call void (...)* @_ssdm_op_SpecIFCore(i72* %dmWrCmd_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:41  call void (...)* @_ssdm_op_SpecIFCore(i577* %dmWrData_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:42  call void (...)* @_ssdm_op_SpecIFCore(i8* %dmWrStatus_V_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:43  call void (...)* @_ssdm_op_SpecIFCore(i8* %dmRdStatus_V_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:44  call void (...)* @_ssdm_op_SpecIFCore(i512* %memRdData_V_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:45  call void (...)* @_ssdm_op_SpecIFCore(i72* %dmRdCmd_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:46  call void (...)* @_ssdm_op_SpecIFCore(i577* %dmRdData_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:47  call void (...)* @_ssdm_op_SpecIFCore(i40* %memRdCmd_V, [1 x i8]* @p_str1, [5 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3">
<![CDATA[
codeRepl:48  %readWriteConverterSt_1 = load i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name="readWriteConverterSt_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:49  %lastReadCmd_load = load i1* @lastReadCmd, align 1

]]></Node>
<StgValue><ssdm name="lastReadCmd_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:50  %dmRdCmdCount_V_load = load i16* @dmRdCmdCount_V, align 2

]]></Node>
<StgValue><ssdm name="dmRdCmdCount_V_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:51  %dmRdStatusCount_V_lo = load i16* @dmRdStatusCount_V, align 2

]]></Node>
<StgValue><ssdm name="dmRdStatusCount_V_lo"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:52  %noOfBytesToWrite_V_l = load i8* @noOfBytesToWrite_V, align 1

]]></Node>
<StgValue><ssdm name="noOfBytesToWrite_V_l"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16">
<![CDATA[
codeRepl:53  %dmRdAddrPostedCount_1 = load i16* @dmRdAddrPostedCount_s, align 2

]]></Node>
<StgValue><ssdm name="dmRdAddrPostedCount_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
codeRepl:54  switch i3 %readWriteConverterSt_1, label %._crit_edge736 [
    i3 0, label %0
    i3 2, label %2
    i3 1, label %5
    i3 3, label %8
    i3 -4, label %14
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* %dmWrStatus_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %15, label %._crit_edge747

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i512P(i512* %memWrData_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %9, label %._crit_edge745

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
:0  %tmp_8 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i577P(i577* %dmWrData_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %10, label %._crit_edge745

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P.i8P(i32* @memReadCmd_V_address, i8* @memReadCmd_V_count_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %6, label %._crit_edge743

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="72" op_2_bw="32">
<![CDATA[
:0  %tmp_7 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i72P(i72* %dmRdCmd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_7, label %7, label %._crit_edge743

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:0  %empty_16 = call { i32, i8 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i8P(i32* @memReadCmd_V_address, i8* @memReadCmd_V_count_V)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="40">
<![CDATA[
:1  %tmp_address_V = extractvalue { i32, i8 } %empty_16, 0

]]></Node>
<StgValue><ssdm name="tmp_address_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="40">
<![CDATA[
:2  %tmp_count_V = extractvalue { i32, i8 } %empty_16, 1

]]></Node>
<StgValue><ssdm name="tmp_count_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_22 = shl i32 %tmp_address_V, 6

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %convertedAddress_V_2 = add i32 524288, %tmp_22

]]></Node>
<StgValue><ssdm name="convertedAddress_V_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:12  store i3 0, i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %tmp_10 = add i16 1, %dmRdCmdCount_V_load

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  store i16 %tmp_10, i16* @dmRdCmdCount_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i32P.i8P(i32* @memWriteCmd_V_addres, i8* @memWriteCmd_V_count_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %3, label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="72" op_2_bw="32">
<![CDATA[
:0  %tmp_6 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i72P(i72* %dmWrCmd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %4, label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_s = icmp ne i16 %dmRdCmdCount_V_load, %dmRdStatusCount_V_lo

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %demorgan = and i1 %lastReadCmd_load, %tmp_s

]]></Node>
<StgValue><ssdm name="demorgan"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %demorgan, label %._crit_edge736, label %._crit_edge740

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
._crit_edge740:0  %empty_15 = call { i32, i8 } @_ssdm_op_Read.ap_fifo.volatile.i32P.i8P(i32* @memWriteCmd_V_addres, i8* @memWriteCmd_V_count_s)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="40">
<![CDATA[
._crit_edge740:1  %tmp_address_V_1 = extractvalue { i32, i8 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="tmp_address_V_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="40">
<![CDATA[
._crit_edge740:2  %tmp_count_V_1 = extractvalue { i32, i8 } %empty_15, 1

]]></Node>
<StgValue><ssdm name="tmp_count_V_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge740:3  %tmp_24 = shl i32 %tmp_address_V_1, 6

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge740:4  %convertedAddress_V = add i32 524288, %tmp_24

]]></Node>
<StgValue><ssdm name="convertedAddress_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge740:8  store i8 %tmp_count_V_1, i8* @noOfBytesToWrite_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge740:13  store i3 3, i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge740:14  store i16 0, i16* @dmRdCmdCount_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* @aggregateMemCmdType_s_0, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge737

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="577" op_2_bw="32">
<![CDATA[
._crit_edge736:3  %tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i577P(i577* %dmRdData_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
:0  %tmp_15 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i512P(i512* %memRdData_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %17, label %._crit_edge748

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge748:0  %tmp_16 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i8P(i8* %dmRdStatus_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
._crit_edge750.new:3  %tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i40P(i40* %memWrCmd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dmWrStatus_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  store i3 0, i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge747

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge747:0  br label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0  %tmp_V_1 = call i512 @_ssdm_op_Read.ap_fifo.volatile.i512P(i512* %memWrData_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="8">
<![CDATA[
:1  %lhs_V_cast = zext i8 %noOfBytesToWrite_V_l to i9

]]></Node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %ret_V = add i9 %lhs_V_cast, -1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="9">
<![CDATA[
:3  %ret_V_cast = sext i9 %ret_V to i17

]]></Node>
<StgValue><ssdm name="ret_V_cast"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
:4  %t_V_2 = load i16* @byteCount_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
:5  %tmp_11_cast = zext i16 %t_V_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %tmp_11 = icmp eq i17 %tmp_11_cast, %ret_V_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp_11, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_13 = add i16 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  store i3 -4, i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi i16 [ %tmp_13, %12 ], [ 0, %11 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:1  %tmp_last_V = phi i1 [ false, %12 ], [ true, %11 ]

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store i16 %storemerge, i16* @byteCount_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="577" op_0_bw="577" op_1_bw="1" op_2_bw="64" op_3_bw="512">
<![CDATA[
:3  %tmp_230 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 %tmp_last_V, i64 -1, i512 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="577" op_2_bw="577">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* %dmWrData_V, i577 %tmp_230)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge745

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge745:0  br label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:5  %readCtrlWord_btt_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_count_V, i6 0)

]]></Node>
<StgValue><ssdm name="readCtrlWord_btt_V"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="23" op_0_bw="14">
<![CDATA[
:6  %readCtrlWord_btt_V_c = zext i14 %readCtrlWord_btt_V to i23

]]></Node>
<StgValue><ssdm name="readCtrlWord_btt_V_c"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4">
<![CDATA[
:7  %readCtrlWord_tag_V = load i4* @rdTagCounter_V, align 1

]]></Node>
<StgValue><ssdm name="readCtrlWord_tag_V"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="72" op_0_bw="72" op_1_bw="4" op_2_bw="4" op_3_bw="32" op_4_bw="9" op_5_bw="23">
<![CDATA[
:8  %tmp_110 = call i72 @_ssdm_op_BitConcatenate.i72.i4.i4.i32.i9.i23(i4 0, i4 %readCtrlWord_tag_V, i32 %convertedAddress_V_2, i9 129, i23 %readCtrlWord_btt_V_c)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="72">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %dmRdCmd_V, i72 %tmp_110)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %tmp_9 = add i4 1, %readCtrlWord_tag_V

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:11  store i4 %tmp_9, i4* @rdTagCounter_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %._crit_edge743

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge743:0  br label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
._crit_edge740:5  %writeCtrlWord_btt_V = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_count_V_1, i6 0)

]]></Node>
<StgValue><ssdm name="writeCtrlWord_btt_V"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="14">
<![CDATA[
._crit_edge740:6  %writeCtrlWord_btt_V_s = zext i14 %writeCtrlWord_btt_V to i23

]]></Node>
<StgValue><ssdm name="writeCtrlWord_btt_V_s"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4">
<![CDATA[
._crit_edge740:7  %writeCtrlWord_tag_V = load i4* @wrTagCounter_V, align 1

]]></Node>
<StgValue><ssdm name="writeCtrlWord_tag_V"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="72" op_0_bw="72" op_1_bw="4" op_2_bw="4" op_3_bw="32" op_4_bw="9" op_5_bw="23">
<![CDATA[
._crit_edge740:9  %tmp38 = call i72 @_ssdm_op_BitConcatenate.i72.i4.i4.i32.i9.i23(i4 0, i4 %writeCtrlWord_tag_V, i32 %convertedAddress_V, i9 129, i23 %writeCtrlWord_btt_V_s)

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="72">
<![CDATA[
._crit_edge740:10  call void @_ssdm_op_Write.ap_fifo.volatile.i72P(i72* %dmWrCmd_V, i72 %tmp38)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge740:11  %tmp_12 = add i4 1, %writeCtrlWord_tag_V

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge740:12  store i4 %tmp_12, i4* @wrTagCounter_V, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="2"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_6" val="1"/>
<literal name="demorgan" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge740:15  br label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1">
<![CDATA[
:0  %readCmd_load = load i1* @readCmd, align 1

]]></Node>
<StgValue><ssdm name="readCmd_load"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 %readCmd_load, i1* @lastReadCmd, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp_5 = call i1 @_ssdm_op_Read.ap_fifo.volatile.i1P(i1* @aggregateMemCmdType_s_0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  store i1 %tmp_5, i1* @readCmd, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
:4  %storemerge1_cast_cas = select i1 %tmp_5, i3 1, i3 2

]]></Node>
<StgValue><ssdm name="storemerge1_cast_cas"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %storemerge1_cast_cas, i3* @readWriteConverterSt, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge737

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="readWriteConverterSt_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge737:0  br label %._crit_edge736

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
._crit_edge736:0  %dmRdStatusCount_V_fl = phi i1 [ false, %codeRepl ], [ false, %._crit_edge747 ], [ false, %._crit_edge745 ], [ false, %._crit_edge743 ], [ false, %._crit_edge737 ], [ true, %._crit_edge740 ], [ false, %3 ], [ false, %2 ], [ false, %4 ]

]]></Node>
<StgValue><ssdm name="dmRdStatusCount_V_fl"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
._crit_edge736:1  %dmRdStatusCount_V_lo_1 = phi i16 [ %dmRdStatusCount_V_lo, %codeRepl ], [ %dmRdStatusCount_V_lo, %._crit_edge747 ], [ %dmRdStatusCount_V_lo, %._crit_edge745 ], [ %dmRdStatusCount_V_lo, %._crit_edge743 ], [ %dmRdStatusCount_V_lo, %._crit_edge737 ], [ 0, %._crit_edge740 ], [ %dmRdStatusCount_V_lo, %3 ], [ %dmRdStatusCount_V_lo, %2 ], [ %dmRdStatusCount_V_lo, %4 ]

]]></Node>
<StgValue><ssdm name="dmRdStatusCount_V_lo_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdAddrPosted_V_rea" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
._crit_edge736:2  %dmRdAddrPostedCount_2 = phi i16 [ %dmRdAddrPostedCount_1, %codeRepl ], [ %dmRdAddrPostedCount_1, %._crit_edge747 ], [ %dmRdAddrPostedCount_1, %._crit_edge745 ], [ %dmRdAddrPostedCount_1, %._crit_edge743 ], [ %dmRdAddrPostedCount_1, %._crit_edge737 ], [ 0, %._crit_edge740 ], [ %dmRdAddrPostedCount_1, %3 ], [ %dmRdAddrPostedCount_1, %2 ], [ %dmRdAddrPostedCount_1, %4 ]

]]></Node>
<StgValue><ssdm name="dmRdAddrPostedCount_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge736:4  br i1 %tmp_14, label %16, label %._crit_edge748

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="577" op_0_bw="577" op_1_bw="577">
<![CDATA[
:0  %tmp_360 = call i577 @_ssdm_op_Read.ap_fifo.volatile.i577P(i577* %dmRdData_V)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="512" op_0_bw="577">
<![CDATA[
:1  %tmp_V = trunc i577 %tmp_360 to i512

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %memRdData_V_V, i512 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge748

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge748:1  br i1 %tmp_16, label %18, label %._crit_edge750

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_V_3_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %dmRdStatus_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_3_0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %tmp_17 = add i16 %dmRdStatusCount_V_lo_1, 1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge750

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge750:0  %dmRdStatusCount_V_fl_1 = phi i1 [ true, %18 ], [ %dmRdStatusCount_V_fl, %._crit_edge748 ]

]]></Node>
<StgValue><ssdm name="dmRdStatusCount_V_fl_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge750:1  %dmRdStatusCount_V_ne = phi i16 [ %tmp_17, %18 ], [ 0, %._crit_edge748 ]

]]></Node>
<StgValue><ssdm name="dmRdStatusCount_V_ne"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge750:2  br i1 %dmRdStatusCount_V_fl_1, label %mergeST, label %._crit_edge750.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdStatusCount_V_fl_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST:0  store i16 %dmRdStatusCount_V_ne, i16* @dmRdStatusCount_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdStatusCount_V_fl_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %._crit_edge750.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdAddrPosted_V_rea" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge750.new:0  %tmp_18 = add i16 %dmRdAddrPostedCount_2, 1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge750.new:1  %dmRdAddrPostedCount_3 = or i1 %dmRdStatusCount_V_fl, %dmRdAddrPosted_V_rea

]]></Node>
<StgValue><ssdm name="dmRdAddrPostedCount_3"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge750.new:2  %dmRdAddrPostedCount_4 = select i1 %dmRdAddrPosted_V_rea, i16 %tmp_18, i16 0

]]></Node>
<StgValue><ssdm name="dmRdAddrPostedCount_4"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge750.new:4  br i1 %dmRdAddrPostedCount_3, label %mergeST136, label %._crit_edge751.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdAddrPostedCount_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
mergeST136:0  store i16 %dmRdAddrPostedCount_4, i16* @dmRdAddrPostedCount_s, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="dmRdAddrPostedCount_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
mergeST136:1  br label %._crit_edge751.new

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge751.new:0  br i1 %tmp_19, label %19, label %._crit_edge752

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
:0  %tmp_20 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i32P.i8P(i32* @memWriteCmd_V_addres, i8* @memWriteCmd_V_count_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_20, label %20, label %._crit_edge752

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
._crit_edge752:0  %tmp_21 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i40P(i40* %memRdCmd_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge752:1  br i1 %tmp_21, label %21, label %._crit_edge754

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
:0  %tmp_23 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i32P.i8P(i32* @memReadCmd_V_address, i8* @memReadCmd_V_count_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_23, label %22, label %._crit_edge754

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:0  %tmp_576 = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %memRdCmd_V)

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="40">
<![CDATA[
:1  %tmp_address_V_3 = trunc i40 %tmp_576 to i32

]]></Node>
<StgValue><ssdm name="tmp_address_V_3"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_count_V_3 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %tmp_576, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_count_V_3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i8P(i32* @memReadCmd_V_address, i8* @memReadCmd_V_count_V, i32 %tmp_address_V_3, i8 %tmp_count_V_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @aggregateMemCmdType_s_0, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge754

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge754:0  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:0  %tmp_467 = call i40 @_ssdm_op_Read.ap_fifo.volatile.i40P(i40* %memWrCmd_V)

]]></Node>
<StgValue><ssdm name="tmp_467"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="40">
<![CDATA[
:1  %tmp_address_V_2 = trunc i40 %tmp_467 to i32

]]></Node>
<StgValue><ssdm name="tmp_address_V_2"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_count_V_2 = call i8 @_ssdm_op_PartSelect.i8.i40.i32.i32(i40 %tmp_467, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_count_V_2"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i8P(i32* @memWriteCmd_V_addres, i8* @memWriteCmd_V_count_s, i32 %tmp_address_V_2, i8 %tmp_count_V_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* @aggregateMemCmdType_s_0, i1 false)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
