#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc71f0097f0 .scope module, "FIFO_tb" "FIFO_tb" 2 4;
 .timescale -9 -12;
P_0x7fc71f005530 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
P_0x7fc71f005570 .param/l "DATA_WIDTH" 0 2 6, +C4<00000000000000000000000000001000>;
v0x7fc71f408050_0 .var "clk", 0 0;
v0x7fc71f408110_0 .var "data_in", 7 0;
v0x7fc71f4081c0_0 .net "data_out", 7 0, v0x7fc71f407960_0;  1 drivers
v0x7fc71f408290_0 .net "empty", 0 0, v0x7fc71f407a10_0;  1 drivers
v0x7fc71f408340_0 .net "full", 0 0, v0x7fc71f407af0_0;  1 drivers
v0x7fc71f408410_0 .var "rd_en", 0 0;
v0x7fc71f4084c0_0 .var "rst", 0 0;
v0x7fc71f408570_0 .var "wr_en", 0 0;
S_0x7fc71f005100 .scope module, "uut" "fifo" 2 22, 3 3 0, S_0x7fc71f0097f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
P_0x7fc71f009960 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x7fc71f0099a0 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
v0x7fc71f005330_0 .net "clk", 0 0, v0x7fc71f408050_0;  1 drivers
v0x7fc71f4077e0_0 .var "count", 4 0;
v0x7fc71f4078a0_0 .net "data_in", 7 0, v0x7fc71f408110_0;  1 drivers
v0x7fc71f407960_0 .var "data_out", 7 0;
v0x7fc71f407a10_0 .var "empty", 0 0;
v0x7fc71f407af0_0 .var "full", 0 0;
v0x7fc71f407b90 .array "mem", 15 0, 7 0;
v0x7fc71f407c30_0 .net "rd_en", 0 0, v0x7fc71f408410_0;  1 drivers
v0x7fc71f407cd0_0 .var "rd_ptr", 3 0;
v0x7fc71f407de0_0 .net "rst", 0 0, v0x7fc71f4084c0_0;  1 drivers
v0x7fc71f407e80_0 .net "wr_en", 0 0, v0x7fc71f408570_0;  1 drivers
v0x7fc71f407f20_0 .var "wr_ptr", 3 0;
E_0x7fc71f00bc20 .event posedge, v0x7fc71f407de0_0, v0x7fc71f005330_0;
    .scope S_0x7fc71f005100;
T_0 ;
    %wait E_0x7fc71f00bc20;
    %load/vec4 v0x7fc71f407de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc71f407f20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fc71f407cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc71f4077e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc71f407af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc71f407a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fc71f407960_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc71f407e80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0x7fc71f407af0_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc71f4078a0_0;
    %load/vec4 v0x7fc71f407f20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc71f407b90, 0, 4;
    %load/vec4 v0x7fc71f407f20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc71f407f20_0, 0;
    %load/vec4 v0x7fc71f4077e0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fc71f4077e0_0, 0;
T_0.2 ;
    %load/vec4 v0x7fc71f407c30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %load/vec4 v0x7fc71f407a10_0;
    %nor/r;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x7fc71f407cd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fc71f407b90, 4;
    %assign/vec4 v0x7fc71f407960_0, 0;
    %load/vec4 v0x7fc71f407cd0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fc71f407cd0_0, 0;
    %load/vec4 v0x7fc71f4077e0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x7fc71f4077e0_0, 0;
T_0.5 ;
    %load/vec4 v0x7fc71f4077e0_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc71f407af0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc71f407af0_0, 0;
T_0.9 ;
    %load/vec4 v0x7fc71f4077e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fc71f407a10_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fc71f407a10_0, 0;
T_0.11 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc71f0097f0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f408050_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7fc71f408050_0;
    %inv;
    %store/vec4 v0x7fc71f408050_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x7fc71f0097f0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc71f4084c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f408570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f408410_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc71f408110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f4084c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc71f408570_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x7fc71f408110_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f408570_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc71f408410_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc71f408410_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 68 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fc71f0097f0;
T_3 ;
    %vpi_call 2 73 "$monitor", "Time: %0d, rst: %b, wr_en: %b, rd_en: %b, data_in: %h, data_out: %h, full: %b, empty: %b", $time, v0x7fc71f4084c0_0, v0x7fc71f408570_0, v0x7fc71f408410_0, v0x7fc71f408110_0, v0x7fc71f4081c0_0, v0x7fc71f408340_0, v0x7fc71f408290_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fc71f0097f0;
T_4 ;
    %vpi_call 2 79 "$dumpfile", "FIFO_tb.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc71f0097f0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../unit_tests/FIFO_tb_0.v";
    "FIFO.v";
