# Reading pref.tcl
# do project_fifo_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/non_circular_fifo_rev1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:29 on May 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/non_circular_fifo_rev1.v 
# -- Compiling module non_circular_fifo_rev1
# 
# Top level modules:
# 	non_circular_fifo_rev1
# End time: 11:31:29 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo {C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/tb_non_circular_fifo_rev1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:31:29 on May 12,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo" C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/tb_non_circular_fifo_rev1.v 
# -- Compiling module tb_non_circular_fifo_rev1
# 
# Top level modules:
# 	tb_non_circular_fifo_rev1
# End time: 11:31:29 on May 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_non_circular_fifo_rev1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_non_circular_fifo_rev1 
# Start time: 11:31:29 on May 12,2022
# Loading work.tb_non_circular_fifo_rev1
# Loading work.non_circular_fifo_rev1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation end
# ** Note: $stop    : C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/tb_non_circular_fifo_rev1.v(200)
#    Time: 59600 ps  Iteration: 0  Instance: /tb_non_circular_fifo_rev1
# Break in Module tb_non_circular_fifo_rev1 at C:/Users/USER/Documents/SOC-Design_2019009261_GAONCHOI/Week09_11_FINAL_PROJECT/project_fifo/tb_non_circular_fifo_rev1.v line 200
# End time: 11:35:04 on May 12,2022, Elapsed time: 0:03:35
# Errors: 0, Warnings: 0
