// BMM LOC annotation file.
//
// Release 2013.2 -  HEAD, build April 01, 2013
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


///////////////////////////////////////////////////////////////////////////////
//
// Processor 'k7_emb_bist_i_microblaze_subsystem_microblaze_0', ID 100, memory map.
//
///////////////////////////////////////////////////////////////////////////////

ADDRESS_MAP k7_emb_bist_i_microblaze_subsystem_microblaze_0 MICROBLAZE-LE 100

    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'k7_emb_bist_i_microblaze_subsystem_microblaze_0' address space 'k7_emb_bist_i_microblaze_subsystem_microblaze_0_local_memory_LocalMemory_Cntlr_D' 0x00000000:0x00001FFF (8 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE k7_emb_bist_i_microblaze_subsystem_microblaze_0_local_memory_LocalMemory_Cntlr_D RAMB32 [0x00000000:0x00001FFF] k7_emb_bist_i/microblaze_subsystem/microblaze_0_local_memory/LocalMemory_Cntlr_D
        BUS_BLOCK
            k7_emb_bist_i/microblaze_subsystem/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:16] [0:2047] PLACED = X2Y22;
            k7_emb_bist_i/microblaze_subsystem/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:0] [0:2047] PLACED = X2Y21;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;


    ///////////////////////////////////////////////////////////////////////////////
    //
    // Processor 'k7_emb_bist_i_microblaze_subsystem_microblaze_0' address space 'k7_emb_bist_i_BRAM_Internal_BRAM' 0xC0000000:0xC000FFFF (64 KBytes).
    //
    ///////////////////////////////////////////////////////////////////////////////

    ADDRESS_SPACE k7_emb_bist_i_BRAM_Internal_BRAM RAMB32 [0xC0000000:0xC000FFFF] k7_emb_bist_i/BRAM/Internal_BRAM
        BUS_BLOCK
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [0:4095] PLACED = X2Y23;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [0:4095] PLACED = X1Y21;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [0:4095] PLACED = X2Y28;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [0:4095] PLACED = X1Y25;
        END_BUS_BLOCK;

        BUS_BLOCK
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [4096:8191] PLACED = X2Y25;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [4096:8191] PLACED = X1Y23;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [4096:8191] PLACED = X1Y28;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [4096:8191] PLACED = X1Y26;
        END_BUS_BLOCK;

        BUS_BLOCK
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [8192:12287] PLACED = X2Y24;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [8192:12287] PLACED = X1Y22;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [8192:12287] PLACED = X1Y29;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [8192:12287] PLACED = X2Y27;
        END_BUS_BLOCK;

        BUS_BLOCK
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [31:24] [12288:16383] PLACED = X2Y26;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [23:16] [12288:16383] PLACED = X1Y24;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [15:8] [12288:16383] PLACED = X2Y29;
            k7_emb_bist_i/BRAM/Internal_BRAM_block/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram RAMB32 [7:0] [12288:16383] PLACED = X1Y27;
        END_BUS_BLOCK;
    END_ADDRESS_SPACE;

END_ADDRESS_MAP;

