Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Sun Apr 17 00:49:27 2016
| Host         : pcphese57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fc7_gbt_example_design_timing_summary_routed.rpt -rpx fc7_gbt_example_design_timing_summary_routed.rpx
| Design       : fc7_gbt_example_design
| Device       : 7k420t-ffg1156
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 150 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/RXOUTCLK (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/TXOUTCLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 516 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.635        0.000                      0                 8758        0.059        0.000                      0                 8758        2.166        0.000                       0                  5163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
FRMCLK                                                                 {0.000 12.500}       25.000          40.000          
MGT_REFCLK                                                             {0.000 4.167}        8.333           120.005         
  clk_out1_xlx_k7v7_tx_pll                                             {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_tx_pll                                             {0.000 4.167}        8.333           120.005         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FRMCLK                                                                      19.843        0.000                      0                 6309        0.068        0.000                      0                 6309       11.732        0.000                       0                  4136  
MGT_REFCLK                                                                   4.958        0.000                      0                  175        0.159        0.000                      0                  175        2.166        0.000                       0                   102  
  clk_out1_xlx_k7v7_tx_pll                                                  11.940        0.000                      0                  962        0.091        0.000                      0                  962       11.857        0.000                       0                   646  
  clkfbout_xlx_k7v7_tx_pll                                                                                                                                                                                               6.925        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           26.450        0.000                      0                  539        0.059        0.000                      0                  539       14.232        0.000                       0                   274  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.741        0.000                      0                    1        0.629        0.000                      0                    1       29.650        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MGT_REFCLK                                                           clk_out1_xlx_k7v7_tx_pll                                                   2.810        0.000                      0                  106        1.181        0.000                      0                  106  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         56.906        0.000                      0                   18        0.491        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  FRMCLK                                                             FRMCLK                                                                  22.535        0.000                      0                  156        0.301        0.000                      0                  156  
**async_default**                                                  MGT_REFCLK                                                         clk_out1_xlx_k7v7_tx_pll                                                 1.635        0.000                      0                  412        0.807        0.000                      0                  412  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.508        0.000                      0                  102        0.250        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FRMCLK
  To Clock:  FRMCLK

Setup :            0  Failing Endpoints,  Worst Slack       19.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.843ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.395ns (8.067%)  route 4.502ns (91.933%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 29.891 - 25.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.638     5.248    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X156Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y349       FDRE (Prop_fdre_C_Q)         0.223     5.471 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.240     7.711    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_20
    SLICE_X166Y340       LUT6 (Prop_lut6_I1_O)        0.043     7.754 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.578     8.332    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X165Y339       LUT6 (Prop_lut6_I3_O)        0.043     8.375 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.432     8.807    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X165Y335       LUT6 (Prop_lut6_I4_O)        0.043     8.850 f  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.896     9.746    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X164Y337       LUT4 (Prop_lut4_I1_O)        0.043     9.789 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.356    10.145    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_3
    RAMB36_X10Y67        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.503    29.891    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X10Y67        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.376    30.267    
                         clock uncertainty           -0.035    30.231    
    RAMB36_X10Y67        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    29.988    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.988    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                 19.843    

Slack (MET) :             19.949ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.395ns (8.255%)  route 4.390ns (91.745%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 29.885 - 25.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.638     5.248    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X156Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y349       FDRE (Prop_fdre_C_Q)         0.223     5.471 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.240     7.711    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_20
    SLICE_X166Y340       LUT6 (Prop_lut6_I1_O)        0.043     7.754 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.578     8.332    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X165Y339       LUT6 (Prop_lut6_I3_O)        0.043     8.375 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.432     8.807    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X165Y335       LUT6 (Prop_lut6_I4_O)        0.043     8.850 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.703     9.553    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X171Y328       LUT4 (Prop_lut4_I1_O)        0.043     9.596 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.438    10.033    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_4
    RAMB36_X11Y65        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.497    29.885    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X11Y65        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.376    30.261    
                         clock uncertainty           -0.035    30.225    
    RAMB36_X11Y65        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    29.982    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.982    
                         arrival time                         -10.033    
  -------------------------------------------------------------------
                         slack                                 19.949    

Slack (MET) :             19.991ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 0.395ns (8.325%)  route 4.350ns (91.675%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 29.887 - 25.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.638     5.248    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X156Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y349       FDRE (Prop_fdre_C_Q)         0.223     5.471 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=164, routed)         2.240     7.711    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE_n_20
    SLICE_X166Y340       LUT6 (Prop_lut6_I1_O)        0.043     7.754 r  txILa/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=2, routed)           0.578     8.332    txILa/inst/ila_core_inst/xsdb_memory_read_inst/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X165Y339       LUT6 (Prop_lut6_I3_O)        0.043     8.375 r  txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2/O
                         net (fo=4, routed)           0.298     8.673    txILa/inst/ila_core_inst/xsdb_memory_read_inst/current_state[5]_i_2_n_0
    SLICE_X165Y335       LUT6 (Prop_lut6_I4_O)        0.043     8.716 f  txILa/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[1]_i_1/O
                         net (fo=2, routed)           0.755     9.470    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X166Y335       LUT5 (Prop_lut5_I2_O)        0.043     9.513 r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.480     9.993    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_6
    RAMB36_X10Y66        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.499    29.887    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X10Y66        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.376    30.263    
                         clock uncertainty           -0.035    30.227    
    RAMB36_X10Y66        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    29.984    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         29.984    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                 19.991    

Slack (MET) :             20.273ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.431ns (9.633%)  route 4.043ns (90.367%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 30.027 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.797     5.407    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X158Y357       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y357       FDRE (Prop_fdre_C_Q)         0.259     5.666 f  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.645     7.312    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X148Y364       LUT2 (Prop_lut2_I0_O)        0.043     7.355 r  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.568     7.923    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X155Y366       LUT6 (Prop_lut6_I4_O)        0.043     7.966 r  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.698     8.664    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X163Y365       LUT6 (Prop_lut6_I2_O)        0.043     8.707 f  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.530     9.237    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X165Y363       LUT5 (Prop_lut5_I1_O)        0.043     9.280 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.601     9.882    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_5
    RAMB36_X11Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.639    30.027    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X11Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406    30.433    
                         clock uncertainty           -0.035    30.397    
    RAMB36_X11Y72        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    30.154    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.154    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                 20.273    

Slack (MET) :             20.452ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.291ns  (logic 0.431ns (10.044%)  route 3.860ns (89.956%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 30.023 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.797     5.407    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X158Y357       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y357       FDRE (Prop_fdre_C_Q)         0.259     5.666 f  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.645     7.312    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X148Y364       LUT2 (Prop_lut2_I0_O)        0.043     7.355 r  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.568     7.923    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X155Y366       LUT6 (Prop_lut6_I4_O)        0.043     7.966 r  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.698     8.664    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X163Y365       LUT6 (Prop_lut6_I2_O)        0.043     8.707 f  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.601     9.308    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X165Y363       LUT4 (Prop_lut4_I1_O)        0.043     9.351 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.347     9.698    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_1
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.635    30.023    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406    30.429    
                         clock uncertainty           -0.035    30.393    
    RAMB36_X10Y72        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    30.150    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.150    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                 20.452    

Slack (MET) :             20.523ns  (required time - arrival time)
  Source:                 rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.431ns (10.221%)  route 3.786ns (89.779%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 30.020 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.797     5.407    rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X158Y357       FDRE                                         r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y357       FDRE (Prop_fdre_C_Q)         0.259     5.666 r  rxIla/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_den_r_reg/Q
                         net (fo=58, routed)          1.645     7.312    rxIla/inst/ila_core_inst/u_ila_regs/den
    SLICE_X148Y364       LUT2 (Prop_lut2_I0_O)        0.043     7.355 f  rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0/O
                         net (fo=2, routed)           0.568     7.923    rxIla/inst/ila_core_inst/u_ila_regs/current_state[3]_i_5__0_n_0
    SLICE_X155Y366       LUT6 (Prop_lut6_I4_O)        0.043     7.966 f  rxIla/inst/ila_core_inst/u_ila_regs/curr_read_block[2]_i_3/O
                         net (fo=4, routed)           0.698     8.664    rxIla/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[6]_0
    SLICE_X163Y365       LUT6 (Prop_lut6_I2_O)        0.043     8.707 r  rxIla/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.436     9.143    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/pwropt
    SLICE_X165Y365       LUT4 (Prop_lut4_I1_O)        0.043     9.186 r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.438     9.624    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_2
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.632    30.020    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.406    30.426    
                         clock uncertainty           -0.035    30.390    
    RAMB36_X10Y73        RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    30.147    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         30.147    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 20.523    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.388ns (9.565%)  route 3.668ns (90.435%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 29.869 - 25.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.686     5.296    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X166Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y349       FDRE (Prop_fdre_C_Q)         0.259     5.555 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.680     7.235    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X165Y339       LUT2 (Prop_lut2_I1_O)        0.043     7.278 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.469     7.747    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X166Y344       LUT6 (Prop_lut6_I3_O)        0.043     7.790 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.729     8.519    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X170Y342       LUT2 (Prop_lut2_I0_O)        0.043     8.562 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.791     9.353    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X168Y341       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.482    29.869    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X168Y341       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]/C
                         clock pessimism              0.376    30.245    
                         clock uncertainty           -0.035    30.210    
    SLICE_X168Y341       FDRE (Setup_fdre_C_R)       -0.304    29.906    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[8]
  -------------------------------------------------------------------
                         required time                         29.906    
                         arrival time                          -9.353    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.580ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.388ns (9.626%)  route 3.643ns (90.374%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 29.870 - 25.000 ) 
    Source Clock Delay      (SCD):    5.296ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.686     5.296    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X166Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y349       FDRE (Prop_fdre_C_Q)         0.259     5.555 r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         1.680     7.235    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/s_daddr_o[1]
    SLICE_X165Y339       LUT2 (Prop_lut2_I1_O)        0.043     7.278 f  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_2[2]_i_2/O
                         net (fo=4, routed)           0.469     7.747    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff_n_7
    SLICE_X166Y344       LUT6 (Prop_lut6_I3_O)        0.043     7.790 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5/O
                         net (fo=13, routed)          0.729     8.519    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[6]_i_5_n_0
    SLICE_X170Y342       LUT2 (Prop_lut2_I0_O)        0.043     8.562 r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1/O
                         net (fo=10, routed)          0.765     9.327    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0
    SLICE_X169Y342       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.483    29.870    txILa/inst/ila_core_inst/u_ila_regs/s_dclk
    SLICE_X169Y342       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]/C
                         clock pessimism              0.376    30.246    
                         clock uncertainty           -0.035    30.211    
    SLICE_X169Y342       FDRE (Setup_fdre_C_R)       -0.304    29.907    txILa/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0_reg[7]
  -------------------------------------------------------------------
                         required time                         29.907    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                 20.580    

Slack (MET) :             20.650ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.352ns (9.045%)  route 3.540ns (90.955%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 29.867 - 25.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.798     5.408    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X159Y350       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y350       FDRE (Prop_fdre_C_Q)         0.223     5.631 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=50, routed)          1.613     7.245    txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[11]
    SLICE_X166Y342       LUT6 (Prop_lut6_I4_O)        0.043     7.288 f  txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3/O
                         net (fo=2, routed)           0.448     7.736    txILa/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[9]
    SLICE_X168Y342       LUT6 (Prop_lut6_I5_O)        0.043     7.779 f  txILa/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=4, routed)           0.551     8.330    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X171Y341       LUT5 (Prop_lut5_I4_O)        0.043     8.373 r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7/O
                         net (fo=16, routed)          0.927     9.300    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0
    SLICE_X174Y338       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.480    29.867    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/UNCONN_IN
    SLICE_X174Y338       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]/C
                         clock pessimism              0.296    30.163    
                         clock uncertainty           -0.035    30.128    
    SLICE_X174Y338       FDRE (Setup_fdre_C_CE)      -0.178    29.950    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         29.950    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 20.650    

Slack (MET) :             20.650ns  (required time - arrival time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.352ns (9.045%)  route 3.540ns (90.955%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 29.867 - 25.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.798     5.408    txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X159Y350       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y350       FDRE (Prop_fdre_C_Q)         0.223     5.631 f  txILa/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=50, routed)          1.613     7.245    txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_daddr_o[11]
    SLICE_X166Y342       LUT6 (Prop_lut6_I4_O)        0.043     7.288 f  txILa/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_3/O
                         net (fo=2, routed)           0.448     7.736    txILa/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[9]
    SLICE_X168Y342       LUT6 (Prop_lut6_I5_O)        0.043     7.779 f  txILa/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_2__0/O
                         net (fo=4, routed)           0.551     8.330    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_den_r_reg
    SLICE_X171Y341       LUT5 (Prop_lut5_I4_O)        0.043     8.373 r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7/O
                         net (fo=16, routed)          0.927     9.300    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0
    SLICE_X174Y338       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.480    29.867    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/UNCONN_IN
    SLICE_X174Y338       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                         clock pessimism              0.296    30.163    
                         clock uncertainty           -0.035    30.128    
    SLICE_X174Y338       FDRE (Setup_fdre_C_CE)      -0.178    29.950    txILa/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         29.950    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                 20.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.611%)  route 0.147ns (55.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.852     2.620    rxIla/inst/ila_core_inst/clk
    SLICE_X166Y368       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y368       FDRE (Prop_fdre_C_Q)         0.118     2.738 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.147     2.885    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[23]
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.148     3.066    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     2.662    
    RAMB36_X10Y73        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     2.817    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.817    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.146ns (58.768%)  route 0.102ns (41.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.918ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.833     2.601    txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/UNCONN_IN
    SLICE_X160Y350       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y350       FDRE (Prop_fdre_C_Q)         0.118     2.719 r  txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[8]/Q
                         net (fo=1, routed)           0.102     2.822    txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg_n_0_[8]
    SLICE_X159Y349       LUT6 (Prop_lut6_I0_O)        0.028     2.850 r  txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__3/O
                         net (fo=1, routed)           0.000     2.850    txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow[7]_i_1__3_n_0
    SLICE_X159Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.000     2.918    txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/UNCONN_IN
    SLICE_X159Y349       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]/C
                         clock pessimism             -0.198     2.720    
    SLICE_X159Y349       FDRE (Hold_fdre_C_D)         0.061     2.781    txILa/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.118ns (44.007%)  route 0.150ns (55.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.772     2.540    txILa/inst/ila_core_inst/clk
    SLICE_X176Y327       FDRE                                         r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y327       FDRE (Prop_fdre_C_Q)         0.118     2.658 r  txILa/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.150     2.808    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[23]
    RAMB36_X11Y65        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.050     2.968    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X11Y65        RAMB36E1                                     r  txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.385     2.583    
    RAMB36_X11Y65        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.155     2.738    txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.808    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.950%)  route 0.144ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X161Y356       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y356       FDRE (Prop_fdre_C_Q)         0.100     2.700 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[10]/Q
                         net (fo=1, routed)           0.144     2.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X158Y356       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.099     3.017    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X158Y356       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.383     2.634    
    SLICE_X158Y356       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.763    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.226%)  route 0.135ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.620ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.852     2.620    rxIla/inst/ila_core_inst/clk
    SLICE_X166Y368       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y368       FDRE (Prop_fdre_C_Q)         0.107     2.727 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][118]/Q
                         net (fo=1, routed)           0.135     2.862    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[28]
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.148     3.066    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clk
    RAMB36_X10Y73        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     2.662    
    RAMB36_X10Y73        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.119     2.781    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.862    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.107ns (44.044%)  route 0.136ns (55.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns
    Source Clock Delay      (SCD):    2.627ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.859     2.627    rxIla/inst/ila_core_inst/clk
    SLICE_X176Y364       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y364       FDRE (Prop_fdre_C_Q)         0.107     2.734 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][70]/Q
                         net (fo=1, routed)           0.136     2.870    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][88][15]
    RAMB36_X11Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.157     3.075    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X11Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.405     2.670    
    RAMB36_X11Y72        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.119     2.789    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.870    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.107ns (43.733%)  route 0.138ns (56.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.854     2.622    rxIla/inst/ila_core_inst/clk
    SLICE_X166Y366       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y366       FDRE (Prop_fdre_C_Q)         0.107     2.729 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][46]/Q
                         net (fo=1, routed)           0.138     2.867    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][25]
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.152     3.070    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     2.666    
    RAMB36_X10Y72        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.119     2.785    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.866%)  route 0.137ns (56.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.855     2.623    rxIla/inst/ila_core_inst/clk
    SLICE_X166Y365       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y365       FDRE (Prop_fdre_C_Q)         0.107     2.730 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][52]/Q
                         net (fo=1, routed)           0.137     2.867    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][31]
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.152     3.070    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     2.666    
    RAMB36_X10Y72        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.119     2.785    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 rxIla/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.863%)  route 0.137ns (56.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    2.623ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.855     2.623    rxIla/inst/ila_core_inst/clk
    SLICE_X166Y363       FDRE                                         r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y363       FDRE (Prop_fdre_C_Q)         0.107     2.730 r  rxIla/inst/ila_core_inst/shifted_data_in_reg[8][30]/Q
                         net (fo=1, routed)           0.137     2.867    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][52][11]
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.152     3.070    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X10Y72        RAMB36E1                                     r  rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.404     2.666    
    RAMB36_X10Y72        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.119     2.785    rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.785    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FRMCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.917ns
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.751     2.519    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/UNCONN_IN
    SLICE_X161Y342       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y342       FDRE (Prop_fdre_C_Q)         0.100     2.619 r  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[6]/Q
                         net (fo=1, routed)           0.054     2.673    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg_n_0_[6]
    SLICE_X160Y342       LUT6 (Prop_lut6_I0_O)        0.028     2.701 r  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     2.701    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow[5]_i_1_n_0
    SLICE_X160Y342       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.999     2.917    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/UNCONN_IN
    SLICE_X160Y342       FDRE                                         r  txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]/C
                         clock pessimism             -0.387     2.530    
    SLICE_X160Y342       FDRE (Hold_fdre_C_D)         0.087     2.617    txILa/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FRMCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { fabric_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y30  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.000      22.905     RAMB36_X10Y73        rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.000      22.905     RAMB36_X10Y73        rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.000      22.905     RAMB36_X11Y65        txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.000      22.905     RAMB36_X11Y65        txILa/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK    n/a            2.095         25.000      22.905     RAMB18_X11Y147       rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK    n/a            2.095         25.000      22.905     RAMB18_X11Y147       rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.000      22.905     RAMB36_X10Y72        rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.095         25.000      22.905     RAMB36_X10Y72        rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.095         25.000      22.905     RAMB36_X11Y72        rxIla/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK            n/a            0.768         12.500      11.732     SLICE_X158Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y356       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y355       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.768         12.500      11.732     SLICE_X160Y355       dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  MGT_REFCLK
  To Clock:  MGT_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.302ns (8.872%)  route 3.102ns (91.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 11.122 - 8.333 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517     3.872    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259     4.131 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.102     7.233    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X176Y348       LUT6 (Prop_lut6_I5_O)        0.043     7.276 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_i_1/O
                         net (fo=1, routed)           0.000     7.276    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_i_1_n_0
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.371    11.122    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                         clock pessimism              1.083    12.205    
                         clock uncertainty           -0.035    12.170    
    SLICE_X176Y348       FDCE (Setup_fdce_C_D)        0.064    12.234    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -7.276    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.019ns (35.855%)  route 1.823ns (64.145%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.549 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_0
    SLICE_X183Y349       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.715 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.715    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1_n_6
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                         clock pessimism              1.083    12.206    
                         clock uncertainty           -0.035    12.171    
    SLICE_X183Y349       FDCE (Setup_fdce_C_D)        0.049    12.220    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.533ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.966ns (34.636%)  route 1.823ns (65.364%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.662 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.662    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_6
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y348       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.662    
  -------------------------------------------------------------------
                         slack                                  5.533    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.949ns (34.235%)  route 1.823ns (65.765%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.645 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.645    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_4
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y348       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 0.964ns (34.589%)  route 1.823ns (65.411%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.083ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.549 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.549    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_0
    SLICE_X183Y349       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.660 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.660    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]_i_1_n_7
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]/C
                         clock pessimism              1.083    12.206    
                         clock uncertainty           -0.035    12.171    
    SLICE_X183Y349       FDCE (Setup_fdce_C_D)        0.049    12.220    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.220    
                         arrival time                          -6.660    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.779ns  (logic 0.992ns (35.694%)  route 1.787ns (64.306%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 11.122 - 8.333 ) 
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517     3.872    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y346       FDCE (Prop_fdce_C_Q)         0.259     4.131 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/Q
                         net (fo=2, routed)           0.449     4.580    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]
    SLICE_X177Y345       LUT6 (Prop_lut6_I3_O)        0.043     4.623 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_7/O
                         net (fo=1, routed)           0.481     5.104    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_7_n_0
    SLICE_X178Y341       LUT5 (Prop_lut5_I4_O)        0.043     5.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_5/O
                         net (fo=1, routed)           0.240     5.387    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_5_n_0
    SLICE_X178Y342       LUT6 (Prop_lut6_I5_O)        0.043     5.430 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_2/O
                         net (fo=31, routed)          0.617     6.047    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_2_n_0
    SLICE_X176Y342       LUT2 (Prop_lut2_I1_O)        0.043     6.090 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer[4]_i_2/O
                         net (fo=1, routed)           0.000     6.090    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer[4]_i_2_n_0
    SLICE_X176Y342       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.270 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.270    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[4]_i_1_n_0
    SLICE_X176Y343       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.324 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.324    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[8]_i_1_n_0
    SLICE_X176Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.378 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.378    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[12]_i_1_n_0
    SLICE_X176Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.432 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.432    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[16]_i_1_n_0
    SLICE_X176Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.486 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.486    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]_i_1_n_0
    SLICE_X176Y347       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.651 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.651    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[24]_i_1_n_6
    SLICE_X176Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.371    11.122    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[25]/C
                         clock pessimism              1.058    12.180    
                         clock uncertainty           -0.035    12.145    
    SLICE_X176Y347       FDCE (Setup_fdce_C_D)        0.076    12.221    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.221    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.913ns (33.370%)  route 1.823ns (66.630%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.609 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.609    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_6
    SLICE_X183Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y347       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[17]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.911ns (33.321%)  route 1.823ns (66.679%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.607 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.607    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_7
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y348       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.911ns (33.321%)  route 1.823ns (66.679%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.496 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.496    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.607 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.607    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_5
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y348       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (MGT_REFCLK rise@8.333ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.896ns (32.953%)  route 1.823ns (67.047%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 11.123 - 8.333 ) 
    Source Clock Delay      (SCD):    3.873ns
    Clock Pessimism Removal (CPR):    1.058ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.518     3.873    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y349       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y349       FDCE (Prop_fdce_C_Q)         0.223     4.096 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]/Q
                         net (fo=2, routed)           0.541     4.637    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[25]
    SLICE_X182Y346       LUT6 (Prop_lut6_I4_O)        0.043     4.680 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7/O
                         net (fo=1, routed)           0.340     5.020    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_7_n_0
    SLICE_X182Y344       LUT5 (Prop_lut5_I4_O)        0.043     5.063 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5/O
                         net (fo=1, routed)           0.459     5.522    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_5_n_0
    SLICE_X182Y344       LUT6 (Prop_lut6_I5_O)        0.043     5.565 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2/O
                         net (fo=31, routed)          0.483     6.048    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state[1]_i_2_n_0
    SLICE_X183Y343       LUT2 (Prop_lut2_I1_O)        0.043     6.091 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3/O
                         net (fo=1, routed)           0.000     6.091    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[0]_i_3_n_0
    SLICE_X183Y343       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.284 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.284    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[0]_i_1_n_0
    SLICE_X183Y344       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.337 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.337    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[4]_i_1_n_0
    SLICE_X183Y345       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.390 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.390    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[8]_i_1_n_0
    SLICE_X183Y346       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.443 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.443    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[12]_i_1_n_0
    SLICE_X183Y347       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.592 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.592    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[16]_i_1_n_4
    SLICE_X183Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      8.333     8.333 r  
    G8                                                0.000     8.333 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     8.333    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.333 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.333    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.751 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.372    11.123    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y347       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]/C
                         clock pessimism              1.058    12.181    
                         clock uncertainty           -0.035    12.146    
    SLICE_X183Y347       FDCE (Setup_fdce_C_D)        0.049    12.195    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                          -6.592    
  -------------------------------------------------------------------
                         slack                                  5.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.571%)  route 0.336ns (72.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X177Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y348       FDCE (Prop_fdce_C_Q)         0.100     1.139 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/Q
                         net (fo=5, routed)           0.336     1.475    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r
    SLICE_X185Y348       LUT6 (Prop_lut6_I1_O)        0.028     1.503 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_i_1/O
                         net (fo=1, routed)           0.000     1.503    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_i_1_n_0
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.016     1.748    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                         clock pessimism             -0.464     1.284    
    SLICE_X185Y348       FDCE (Hold_fdce_C_D)         0.060     1.344    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/D
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.171ns (54.187%)  route 0.145ns (45.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y348       FDCE (Prop_fdce_C_Q)         0.107     1.147 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/Q
                         net (fo=6, routed)           0.145     1.291    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg_n_0_[2]
    SLICE_X184Y349       LUT5 (Prop_lut5_I4_O)        0.064     1.355 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_i_1/O
                         net (fo=1, routed)           0.000     1.355    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_i_1_n_0
    SLICE_X184Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.808     1.540    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X184Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
                         clock pessimism             -0.464     1.076    
    SLICE_X184Y349       FDPE (Hold_fdpe_C_D)         0.060     1.136    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.100ns (18.768%)  route 0.433ns (81.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X177Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y348       FDCE (Prop_fdce_C_Q)         0.100     1.139 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r_reg/Q
                         net (fo=5, routed)           0.433     1.572    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r
    SLICE_X184Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.016     1.748    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X184Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
                         clock pessimism             -0.464     1.284    
    SLICE_X184Y348       FDCE (Hold_fdce_C_D)         0.047     1.331    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.329%)  route 0.152ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.107     1.146 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.152     1.298    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.806     1.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]/C
                         clock pessimism             -0.486     1.052    
    SLICE_X176Y346       FDCE (Hold_fdce_C_CE)       -0.006     1.046    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.329%)  route 0.152ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.107     1.146 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.152     1.298    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.806     1.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]/C
                         clock pessimism             -0.486     1.052    
    SLICE_X176Y346       FDCE (Hold_fdce_C_CE)       -0.006     1.046    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.329%)  route 0.152ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.107     1.146 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.152     1.298    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.806     1.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[22]/C
                         clock pessimism             -0.486     1.052    
    SLICE_X176Y346       FDCE (Hold_fdce_C_CE)       -0.006     1.046    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.329%)  route 0.152ns (58.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.538ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.107     1.146 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.152     1.298    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.806     1.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y346       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[23]/C
                         clock pessimism             -0.486     1.052    
    SLICE_X176Y346       FDCE (Hold_fdce_C_CE)       -0.006     1.046    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.169ns (46.845%)  route 0.192ns (53.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.539ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.107     1.146 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/Q
                         net (fo=30, routed)          0.192     1.338    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]
    SLICE_X176Y348       LUT5 (Prop_lut5_I4_O)        0.062     1.400 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.400    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state[1]_i_1_n_0
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.807     1.539    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
                         clock pessimism             -0.500     1.039    
    SLICE_X176Y348       FDCE (Hold_fdce_C_D)         0.096     1.135    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.177ns (51.770%)  route 0.165ns (48.230%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y348       FDCE (Prop_fdce_C_Q)         0.100     1.140 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/Q
                         net (fo=2, routed)           0.165     1.305    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]
    SLICE_X183Y348       LUT2 (Prop_lut2_I0_O)        0.028     1.333 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.333    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer[20]_i_2_n_0
    SLICE_X183Y348       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     1.382 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.382    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[20]_i_1_n_4
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.808     1.540    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X183Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]/C
                         clock pessimism             -0.500     1.040    
    SLICE_X183Y348       FDCE (Hold_fdce_C_D)         0.071     1.111    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/D
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             MGT_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MGT_REFCLK rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.157ns (45.576%)  route 0.187ns (54.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.777     1.218    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X184Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y348       FDCE (Prop_fdce_C_Q)         0.091     1.309 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/Q
                         net (fo=4, routed)           0.187     1.497    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2
    SLICE_X185Y348       LUT6 (Prop_lut6_I1_O)        0.066     1.563 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_i_1/O
                         net (fo=1, routed)           0.000     1.563    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_i_1_n_0
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.016     1.748    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg/C
                         clock pessimism             -0.519     1.229    
    SLICE_X185Y348       FDCE (Hold_fdce_C_D)         0.060     1.289    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetTx_from_txRstFsm_reg
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MGT_REFCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { ttc_mgt_xpoint_c_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.333       6.795      GTXE2_CHANNEL_X0Y30  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].gtxStd/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.333       6.925      BUFGCTRL_X0Y31       txPll/inst/clkin1_bufg/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.333       6.925      IBUFDS_GTE2_X0Y13    cdceOut0IbufdsGtxe2/I
Min Period        n/a     PLLE2_ADV/CLKIN1         n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X184Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Min Period        n/a     FDPE/C                   n/a            0.750         8.333       7.583      SLICE_X182Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X176Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X185Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
Min Period        n/a     FDCE/C                   n/a            0.750         8.333       7.583      SLICE_X182Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Min Period        n/a     FDCE/C                   n/a            0.700         8.333       7.633      SLICE_X181Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
Max Period        n/a     PLLE2_ADV/CLKIN1         n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.166       2.166      PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.166       2.166      PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X184Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X184Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/manual_reset_tx_r2_reg/C
Low Pulse Width   Fast    FDPE/C                   n/a            0.400         4.166       3.766      SLICE_X182Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X185Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X185Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/tx_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.166       3.766      SLICE_X182Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         4.167       3.766      SLICE_X176Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/rx_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         4.167       3.767      SLICE_X182Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1         n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y3       txPll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C                   n/a            0.350         4.166       3.816      SLICE_X184Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_generalRstFsm_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y348       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[24]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[25]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[26]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y349       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[26]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         4.167       3.817      SLICE_X181Y344       gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/general_timer_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_xlx_k7v7_tx_pll
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack       11.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.940ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.820ns  (logic 1.745ns (13.612%)  route 11.075ns (86.388%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.446 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.595    17.317    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X182Y365       LUT5 (Prop_lut5_I0_O)        0.134    17.451 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_2/O
                         net (fo=6, routed)           0.753    18.204    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[6]
    SLICE_X178Y366       LUT3 (Prop_lut3_I1_O)        0.046    18.250 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[6]_i_1__5/O
                         net (fo=1, routed)           0.287    18.538    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[6]
    SLICE_X177Y366       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.610    29.446    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X177Y366       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]/C
                         clock pessimism              1.230    30.676    
                         clock uncertainty           -0.087    30.589    
    SLICE_X177Y366       FDCE (Setup_fdce_C_D)       -0.111    30.478    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[6]
  -------------------------------------------------------------------
                         required time                         30.478    
                         arrival time                         -18.538    
  -------------------------------------------------------------------
                         slack                                 11.940    

Slack (MET) :             12.004ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.763ns  (logic 1.848ns (14.479%)  route 10.915ns (85.521%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 29.450 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.661    17.383    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X184Y365       LUT5 (Prop_lut5_I0_O)        0.140    17.523 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_2__0/O
                         net (fo=6, routed)           0.541    18.064    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[2]
    SLICE_X181Y365       LUT3 (Prop_lut3_I0_O)        0.143    18.207 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[2]_i_1__6/O
                         net (fo=1, routed)           0.274    18.481    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[2]
    SLICE_X181Y363       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.614    29.450    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X181Y363       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]/C
                         clock pessimism              1.230    30.680    
                         clock uncertainty           -0.087    30.593    
    SLICE_X181Y363       FDCE (Setup_fdce_C_D)       -0.108    30.485    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         30.485    
                         arrival time                         -18.481    
  -------------------------------------------------------------------
                         slack                                 12.004    

Slack (MET) :             12.009ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 1.858ns (14.575%)  route 10.889ns (85.425%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 29.447 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.671    17.393    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X183Y365       LUT5 (Prop_lut5_I0_O)        0.145    17.538 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_2__0/O
                         net (fo=6, routed)           0.477    18.014    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[11]
    SLICE_X184Y366       LUT4 (Prop_lut4_I2_O)        0.148    18.162 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[11]_i_1__5/O
                         net (fo=1, routed)           0.303    18.465    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[11]
    SLICE_X185Y366       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.611    29.447    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X185Y366       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]/C
                         clock pessimism              1.230    30.677    
                         clock uncertainty           -0.087    30.590    
    SLICE_X185Y366       FDCE (Setup_fdce_C_D)       -0.116    30.474    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                 12.009    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.674ns  (logic 1.750ns (13.808%)  route 10.924ns (86.192%))
  Logic Levels:           18  (LUT2=1 LUT3=3 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.265    16.987    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X186Y365       LUT5 (Prop_lut5_I4_O)        0.134    17.121 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0/O
                         net (fo=5, routed)           0.658    17.779    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0_n_0
    SLICE_X182Y367       LUT3 (Prop_lut3_I1_O)        0.051    17.830 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[0]_i_1__5/O
                         net (fo=3, routed)           0.562    18.392    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[0]
    SLICE_X173Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[0]/C
                         clock pessimism              1.230    30.668    
                         clock uncertainty           -0.087    30.581    
    SLICE_X173Y371       FDCE (Setup_fdce_C_D)       -0.117    30.464    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[0]
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.097ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 1.676ns (13.240%)  route 10.982ns (86.760%))
  Logic Levels:           19  (LUT2=2 LUT3=2 LUT4=4 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 29.436 - 24.999 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.835     5.719    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y371       FDCE (Prop_fdce_C_Q)         0.259     5.978 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/Q
                         net (fo=11, routed)          0.939     6.917    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][29]
    SLICE_X176Y376       LUT3 (Prop_lut3_I0_O)        0.047     6.964 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8/O
                         net (fo=3, routed)           0.584     7.548    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8_n_0
    SLICE_X177Y376       LUT6 (Prop_lut6_I0_O)        0.134     7.682 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298/O
                         net (fo=2, routed)           0.489     8.171    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298_n_0
    SLICE_X173Y376       LUT5 (Prop_lut5_I3_O)        0.043     8.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353/O
                         net (fo=1, routed)           0.532     8.746    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353_n_0
    SLICE_X173Y377       LUT6 (Prop_lut6_I0_O)        0.043     8.789 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311/O
                         net (fo=2, routed)           0.458     9.247    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311_n_0
    SLICE_X170Y378       LUT6 (Prop_lut6_I2_O)        0.043     9.290 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238/O
                         net (fo=14, routed)          0.525     9.815    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238_n_0
    SLICE_X172Y380       LUT6 (Prop_lut6_I5_O)        0.043     9.858 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241/O
                         net (fo=6, routed)           0.570    10.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241_n_0
    SLICE_X171Y381       LUT4 (Prop_lut4_I1_O)        0.049    10.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.364    10.841    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X170Y382       LUT4 (Prop_lut4_I3_O)        0.136    10.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125/O
                         net (fo=6, routed)           0.341    11.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125_n_0
    SLICE_X168Y382       LUT5 (Prop_lut5_I4_O)        0.052    11.370 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92/O
                         net (fo=19, routed)          0.833    12.203    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92_n_0
    SLICE_X165Y380       LUT2 (Prop_lut2_I1_O)        0.136    12.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68/O
                         net (fo=7, routed)           0.563    12.902    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68_n_0
    SLICE_X164Y383       LUT3 (Prop_lut3_I2_O)        0.046    12.948 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138/O
                         net (fo=2, routed)           0.452    13.400    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138_n_0
    SLICE_X165Y381       LUT6 (Prop_lut6_I1_O)        0.132    13.532 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81/O
                         net (fo=5, routed)           0.735    14.266    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81_n_0
    SLICE_X160Y382       LUT6 (Prop_lut6_I0_O)        0.043    14.309 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45/O
                         net (fo=5, routed)           0.787    15.097    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45_n_0
    SLICE_X162Y379       LUT6 (Prop_lut6_I1_O)        0.043    15.140 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.375    15.515    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27_n_0
    SLICE_X162Y379       LUT5 (Prop_lut5_I2_O)        0.043    15.558 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0/O
                         net (fo=13, routed)          0.885    16.443    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_11__0_n_0
    SLICE_X167Y376       LUT4 (Prop_lut4_I2_O)        0.054    16.497 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[6]_i_3/O
                         net (fo=6, routed)           0.255    16.752    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[6]_i_3_n_0
    SLICE_X167Y377       LUT5 (Prop_lut5_I2_O)        0.137    16.889 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_3/O
                         net (fo=2, routed)           0.472    17.361    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[18]_i_3_n_0
    SLICE_X167Y373       LUT2 (Prop_lut2_I0_O)        0.049    17.410 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_2__0/O
                         net (fo=4, routed)           0.439    17.849    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[10]
    SLICE_X174Y373       LUT4 (Prop_lut4_I0_O)        0.144    17.993 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[10]_i_1__4/O
                         net (fo=1, routed)           0.384    18.377    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[10]
    SLICE_X173Y373       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.600    29.436    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y373       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]/C
                         clock pessimism              1.230    30.666    
                         clock uncertainty           -0.087    30.579    
    SLICE_X173Y373       FDCE (Setup_fdce_C_D)       -0.105    30.474    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -18.377    
  -------------------------------------------------------------------
                         slack                                 12.097    

Slack (MET) :             12.119ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.636ns  (logic 1.671ns (13.224%)  route 10.965ns (86.776%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.835     5.719    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y371       FDCE (Prop_fdce_C_Q)         0.259     5.978 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/Q
                         net (fo=11, routed)          0.939     6.917    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][29]
    SLICE_X176Y376       LUT3 (Prop_lut3_I0_O)        0.047     6.964 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8/O
                         net (fo=3, routed)           0.584     7.548    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8_n_0
    SLICE_X177Y376       LUT6 (Prop_lut6_I0_O)        0.134     7.682 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298/O
                         net (fo=2, routed)           0.489     8.171    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298_n_0
    SLICE_X173Y376       LUT5 (Prop_lut5_I3_O)        0.043     8.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353/O
                         net (fo=1, routed)           0.532     8.746    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353_n_0
    SLICE_X173Y377       LUT6 (Prop_lut6_I0_O)        0.043     8.789 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311/O
                         net (fo=2, routed)           0.458     9.247    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311_n_0
    SLICE_X170Y378       LUT6 (Prop_lut6_I2_O)        0.043     9.290 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238/O
                         net (fo=14, routed)          0.525     9.815    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238_n_0
    SLICE_X172Y380       LUT6 (Prop_lut6_I5_O)        0.043     9.858 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241/O
                         net (fo=6, routed)           0.570    10.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241_n_0
    SLICE_X171Y381       LUT4 (Prop_lut4_I1_O)        0.049    10.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.364    10.841    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X170Y382       LUT4 (Prop_lut4_I3_O)        0.136    10.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125/O
                         net (fo=6, routed)           0.341    11.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125_n_0
    SLICE_X168Y382       LUT5 (Prop_lut5_I4_O)        0.052    11.370 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92/O
                         net (fo=19, routed)          0.833    12.203    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92_n_0
    SLICE_X165Y380       LUT2 (Prop_lut2_I1_O)        0.136    12.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68/O
                         net (fo=7, routed)           0.563    12.902    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68_n_0
    SLICE_X164Y383       LUT3 (Prop_lut3_I2_O)        0.046    12.948 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138/O
                         net (fo=2, routed)           0.452    13.400    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138_n_0
    SLICE_X165Y381       LUT6 (Prop_lut6_I1_O)        0.132    13.532 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81/O
                         net (fo=5, routed)           0.735    14.266    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81_n_0
    SLICE_X160Y382       LUT6 (Prop_lut6_I0_O)        0.043    14.309 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45/O
                         net (fo=5, routed)           0.787    15.097    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45_n_0
    SLICE_X162Y379       LUT6 (Prop_lut6_I1_O)        0.043    15.140 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.375    15.515    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27_n_0
    SLICE_X162Y379       LUT5 (Prop_lut5_I4_O)        0.047    15.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.777    16.338    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13_n_0
    SLICE_X167Y376       LUT4 (Prop_lut4_I0_O)        0.142    16.480 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_21/O
                         net (fo=3, routed)           0.268    16.749    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_21_n_0
    SLICE_X168Y376       LUT6 (Prop_lut6_I3_O)        0.136    16.885 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_16/O
                         net (fo=5, routed)           0.430    17.315    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_16_n_0
    SLICE_X169Y373       LUT5 (Prop_lut5_I2_O)        0.043    17.358 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[17]_i_2/O
                         net (fo=6, routed)           0.575    17.933    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[17]
    SLICE_X172Y375       LUT3 (Prop_lut3_I1_O)        0.054    17.987 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[17]_i_1__3/O
                         net (fo=1, routed)           0.368    18.355    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[17]
    SLICE_X171Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X171Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]/C
                         clock pessimism              1.230    30.665    
                         clock uncertainty           -0.087    30.578    
    SLICE_X171Y375       FDCE (Setup_fdce_C_D)       -0.104    30.474    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[17]
  -------------------------------------------------------------------
                         required time                         30.474    
                         arrival time                         -18.355    
  -------------------------------------------------------------------
                         slack                                 12.119    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.803ns  (logic 1.888ns (14.747%)  route 10.915ns (85.253%))
  Logic Levels:           19  (LUT2=1 LUT3=3 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.265    16.987    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X186Y365       LUT5 (Prop_lut5_I4_O)        0.134    17.121 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0/O
                         net (fo=5, routed)           0.658    17.779    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0_n_0
    SLICE_X182Y367       LUT3 (Prop_lut3_I1_O)        0.051    17.830 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[0]_i_1__5/O
                         net (fo=3, routed)           0.553    18.383    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/rxCommonFrame_from_decoder[42]
    SLICE_X174Y371       LUT5 (Prop_lut5_I4_O)        0.138    18.521 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_1/O
                         net (fo=1, routed)           0.000    18.521    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_FRAME_O_reg[69][2]
    SLICE_X174Y371       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X174Y371       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[19]/C
                         clock pessimism              1.230    30.668    
                         clock uncertainty           -0.087    30.581    
    SLICE_X174Y371       FDRE (Setup_fdre_C_D)        0.064    30.645    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                         30.645    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                 12.124    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.750ns  (logic 1.888ns (14.808%)  route 10.862ns (85.192%))
  Logic Levels:           19  (LUT2=1 LUT3=4 LUT4=4 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.440 - 24.999 ) 
    Source Clock Delay      (SCD):    5.718ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.834     5.718    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y377       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y377       FDCE (Prop_fdce_C_Q)         0.259     5.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[51]/Q
                         net (fo=6, routed)           0.981     6.958    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][13]
    SLICE_X181Y366       LUT3 (Prop_lut3_I1_O)        0.043     7.001 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8/O
                         net (fo=6, routed)           0.516     7.517    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_8_n_0
    SLICE_X180Y369       LUT5 (Prop_lut5_I4_O)        0.043     7.560 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217/O
                         net (fo=2, routed)           0.274     7.834    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_217_n_0
    SLICE_X181Y369       LUT6 (Prop_lut6_I5_O)        0.043     7.877 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_155/O
                         net (fo=19, routed)          0.821     8.699    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/decoder/gbtFrame_gen.reedSolomonDecoder0to50/s2_from_syndromes[0]
    SLICE_X185Y359       LUT4 (Prop_lut4_I2_O)        0.051     8.750 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199/O
                         net (fo=20, routed)          0.590     9.340    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_199_n_0
    SLICE_X183Y359       LUT5 (Prop_lut5_I3_O)        0.147     9.487 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301/O
                         net (fo=1, routed)           0.541    10.029    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_301_n_0
    SLICE_X182Y358       LUT6 (Prop_lut6_I1_O)        0.137    10.166 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244/O
                         net (fo=9, routed)           0.721    10.886    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_244_n_0
    SLICE_X182Y354       LUT5 (Prop_lut5_I4_O)        0.051    10.937 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177/O
                         net (fo=5, routed)           0.461    11.398    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_177_n_0
    SLICE_X183Y356       LUT5 (Prop_lut5_I2_O)        0.134    11.532 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138/O
                         net (fo=2, routed)           0.461    11.993    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_138_n_0
    SLICE_X185Y357       LUT4 (Prop_lut4_I3_O)        0.054    12.047 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76/O
                         net (fo=15, routed)          0.587    12.633    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_76_n_0
    SLICE_X188Y358       LUT2 (Prop_lut2_I0_O)        0.137    12.770 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22/O
                         net (fo=13, routed)          0.280    13.050    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_22_n_0
    SLICE_X189Y357       LUT3 (Prop_lut3_I1_O)        0.054    13.104 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100/O
                         net (fo=5, routed)           0.553    13.657    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_100_n_0
    SLICE_X187Y359       LUT6 (Prop_lut6_I5_O)        0.137    13.794 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58/O
                         net (fo=9, routed)           0.819    14.613    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_58_n_0
    SLICE_X186Y354       LUT4 (Prop_lut4_I2_O)        0.047    14.660 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30/O
                         net (fo=4, routed)           0.338    14.998    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_30_n_0
    SLICE_X189Y354       LUT6 (Prop_lut6_I3_O)        0.134    15.132 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9/O
                         net (fo=3, routed)           0.550    15.682    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_9_n_0
    SLICE_X187Y354       LUT6 (Prop_lut6_I1_O)        0.043    15.725 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4/O
                         net (fo=18, routed)          0.946    16.671    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[1]_i_4_n_0
    SLICE_X186Y366       LUT4 (Prop_lut4_I0_O)        0.051    16.722 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[10]_i_3/O
                         net (fo=29, routed)          0.265    16.987    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[9]_0
    SLICE_X186Y365       LUT5 (Prop_lut5_I4_O)        0.134    17.121 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0/O
                         net (fo=5, routed)           0.658    17.779    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_2__0_n_0
    SLICE_X182Y367       LUT3 (Prop_lut3_I1_O)        0.051    17.830 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[0]_i_1__5/O
                         net (fo=3, routed)           0.500    18.330    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[0]
    SLICE_X173Y370       LUT3 (Prop_lut3_I0_O)        0.138    18.468 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O[0]_i_1/O
                         net (fo=1, routed)           0.000    18.468    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/p_40_out[0]
    SLICE_X173Y370       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    29.440    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y370       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/C
                         clock pessimism              1.230    30.670    
                         clock uncertainty           -0.087    30.583    
    SLICE_X173Y370       FDRE (Setup_fdre_C_D)        0.034    30.617    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         30.617    
                         arrival time                         -18.468    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.573ns  (logic 1.623ns (12.908%)  route 10.950ns (87.092%))
  Logic Levels:           18  (LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.835     5.719    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y371       FDCE (Prop_fdce_C_Q)         0.259     5.978 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/Q
                         net (fo=11, routed)          0.939     6.917    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][29]
    SLICE_X176Y376       LUT3 (Prop_lut3_I0_O)        0.047     6.964 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8/O
                         net (fo=3, routed)           0.584     7.548    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8_n_0
    SLICE_X177Y376       LUT6 (Prop_lut6_I0_O)        0.134     7.682 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298/O
                         net (fo=2, routed)           0.489     8.171    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298_n_0
    SLICE_X173Y376       LUT5 (Prop_lut5_I3_O)        0.043     8.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353/O
                         net (fo=1, routed)           0.532     8.746    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353_n_0
    SLICE_X173Y377       LUT6 (Prop_lut6_I0_O)        0.043     8.789 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311/O
                         net (fo=2, routed)           0.458     9.247    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311_n_0
    SLICE_X170Y378       LUT6 (Prop_lut6_I2_O)        0.043     9.290 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238/O
                         net (fo=14, routed)          0.525     9.815    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238_n_0
    SLICE_X172Y380       LUT6 (Prop_lut6_I5_O)        0.043     9.858 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241/O
                         net (fo=6, routed)           0.570    10.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241_n_0
    SLICE_X171Y381       LUT4 (Prop_lut4_I1_O)        0.049    10.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.364    10.841    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X170Y382       LUT4 (Prop_lut4_I3_O)        0.136    10.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125/O
                         net (fo=6, routed)           0.341    11.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125_n_0
    SLICE_X168Y382       LUT5 (Prop_lut5_I4_O)        0.052    11.370 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92/O
                         net (fo=19, routed)          0.833    12.203    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92_n_0
    SLICE_X165Y380       LUT2 (Prop_lut2_I1_O)        0.136    12.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68/O
                         net (fo=7, routed)           0.563    12.902    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68_n_0
    SLICE_X164Y383       LUT3 (Prop_lut3_I2_O)        0.046    12.948 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138/O
                         net (fo=2, routed)           0.452    13.400    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138_n_0
    SLICE_X165Y381       LUT6 (Prop_lut6_I1_O)        0.132    13.532 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81/O
                         net (fo=5, routed)           0.735    14.266    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81_n_0
    SLICE_X160Y382       LUT6 (Prop_lut6_I0_O)        0.043    14.309 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45/O
                         net (fo=5, routed)           0.787    15.097    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45_n_0
    SLICE_X162Y379       LUT6 (Prop_lut6_I1_O)        0.043    15.140 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.375    15.515    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27_n_0
    SLICE_X162Y379       LUT5 (Prop_lut5_I4_O)        0.047    15.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.777    16.338    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13_n_0
    SLICE_X167Y376       LUT4 (Prop_lut4_I0_O)        0.134    16.472 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[14]_i_3/O
                         net (fo=6, routed)           0.637    17.109    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[14]_0
    SLICE_X170Y375       LUT2 (Prop_lut2_I1_O)        0.051    17.160 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_3/O
                         net (fo=34, routed)          0.803    17.964    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[11]_1
    SLICE_X174Y371       LUT3 (Prop_lut3_I1_O)        0.142    18.106 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[19]_i_1__4/O
                         net (fo=1, routed)           0.186    18.292    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[19]
    SLICE_X173Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]/C
                         clock pessimism              1.230    30.668    
                         clock uncertainty           -0.087    30.581    
    SLICE_X173Y371       FDCE (Setup_fdce_C_D)       -0.122    30.459    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[19]
  -------------------------------------------------------------------
                         required time                         30.459    
                         arrival time                         -18.292    
  -------------------------------------------------------------------
                         slack                                 12.167    

Slack (MET) :             12.182ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        12.562ns  (logic 1.671ns (13.302%)  route 10.891ns (86.698%))
  Logic Levels:           19  (LUT2=1 LUT3=2 LUT4=4 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    5.719ns
    Clock Pessimism Removal (CPR):    1.230ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.434     3.789    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.882 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.508     5.390    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.126     2.264 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.527     3.791    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.884 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.835     5.719    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y371       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y371       FDCE (Prop_fdce_C_Q)         0.259     5.978 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[71]/Q
                         net (fo=11, routed)          0.939     6.917    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[1][29]
    SLICE_X176Y376       LUT3 (Prop_lut3_I0_O)        0.047     6.964 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8/O
                         net (fo=3, routed)           0.584     7.548    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[15]_i_8_n_0
    SLICE_X177Y376       LUT6 (Prop_lut6_I0_O)        0.134     7.682 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298/O
                         net (fo=2, routed)           0.489     8.171    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_298_n_0
    SLICE_X173Y376       LUT5 (Prop_lut5_I3_O)        0.043     8.214 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353/O
                         net (fo=1, routed)           0.532     8.746    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_353_n_0
    SLICE_X173Y377       LUT6 (Prop_lut6_I0_O)        0.043     8.789 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311/O
                         net (fo=2, routed)           0.458     9.247    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_311_n_0
    SLICE_X170Y378       LUT6 (Prop_lut6_I2_O)        0.043     9.290 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238/O
                         net (fo=14, routed)          0.525     9.815    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_238_n_0
    SLICE_X172Y380       LUT6 (Prop_lut6_I5_O)        0.043     9.858 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241/O
                         net (fo=6, routed)           0.570    10.428    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_241_n_0
    SLICE_X171Y381       LUT4 (Prop_lut4_I1_O)        0.049    10.477 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201/O
                         net (fo=3, routed)           0.364    10.841    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_201_n_0
    SLICE_X170Y382       LUT4 (Prop_lut4_I3_O)        0.136    10.977 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125/O
                         net (fo=6, routed)           0.341    11.318    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_125_n_0
    SLICE_X168Y382       LUT5 (Prop_lut5_I4_O)        0.052    11.370 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92/O
                         net (fo=19, routed)          0.833    12.203    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_92_n_0
    SLICE_X165Y380       LUT2 (Prop_lut2_I1_O)        0.136    12.339 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68/O
                         net (fo=7, routed)           0.563    12.902    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_68_n_0
    SLICE_X164Y383       LUT3 (Prop_lut3_I2_O)        0.046    12.948 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138/O
                         net (fo=2, routed)           0.452    13.400    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_138_n_0
    SLICE_X165Y381       LUT6 (Prop_lut6_I1_O)        0.132    13.532 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81/O
                         net (fo=5, routed)           0.735    14.266    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_81_n_0
    SLICE_X160Y382       LUT6 (Prop_lut6_I0_O)        0.043    14.309 f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45/O
                         net (fo=5, routed)           0.787    15.097    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_45_n_0
    SLICE_X162Y379       LUT6 (Prop_lut6_I1_O)        0.043    15.140 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27/O
                         net (fo=3, routed)           0.375    15.515    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_27_n_0
    SLICE_X162Y379       LUT5 (Prop_lut5_I4_O)        0.047    15.562 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13/O
                         net (fo=13, routed)          0.777    16.338    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_13_n_0
    SLICE_X167Y376       LUT4 (Prop_lut4_I0_O)        0.142    16.480 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_21/O
                         net (fo=3, routed)           0.458    16.938    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[20]_i_21_n_0
    SLICE_X168Y376       LUT6 (Prop_lut6_I5_O)        0.136    17.074 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_7/O
                         net (fo=6, routed)           0.320    17.394    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[19]_i_7_n_0
    SLICE_X169Y375       LUT5 (Prop_lut5_I3_O)        0.043    17.437 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[11]_i_3__0/O
                         net (fo=4, routed)           0.453    17.890    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O_reg[11]
    SLICE_X173Y375       LUT4 (Prop_lut4_I0_O)        0.054    17.944 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister[11]_i_1__3/O
                         net (fo=1, routed)           0.336    18.280    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/rxCommonFrame_from_decoder[11]
    SLICE_X173Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[11]/C
                         clock pessimism              1.230    30.665    
                         clock uncertainty           -0.087    30.578    
    SLICE_X173Y375       FDCE (Setup_fdce_C_D)       -0.116    30.462    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         30.462    
                         arrival time                         -18.280    
  -------------------------------------------------------------------
                         slack                                 12.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.863     2.115    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/FRAMECLK_40MHZ
    SLICE_X179Y359       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y359       FDCE (Prop_fdce_C_Q)         0.100     2.215 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READY_O_reg/Q
                         net (fo=1, routed)           0.096     2.311    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg
    SLICE_X178Y360       SRL16E                                       r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.130     2.721    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/FRAMECLK_40MHZ
    SLICE_X178Y360       SRL16E                                       r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
                         clock pessimism             -0.593     2.128    
    SLICE_X178Y360       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.220    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.322%)  route 0.062ns (32.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.858     2.110    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X181Y367       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y367       FDCE (Prop_fdce_C_Q)         0.100     2.210 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[17]/Q
                         net (fo=2, routed)           0.062     2.272    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]_0[11]
    SLICE_X180Y367       LUT5 (Prop_lut5_I3_O)        0.028     2.300 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[17]_i_1/O
                         net (fo=1, routed)           0.000     2.300    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[17]
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]/C
                         clock pessimism             -0.595     2.121    
    SLICE_X180Y367       FDRE (Hold_fdre_C_D)         0.087     2.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.168%)  route 0.071ns (35.832%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.576ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.748     2.000    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/FRAMECLK_40MHZ
    SLICE_X151Y339       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y339       FDCE (Prop_fdce_C_Q)         0.100     2.100 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[14]/Q
                         net (fo=9, routed)           0.071     2.171    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/Q[14]
    SLICE_X150Y339       LUT4 (Prop_lut4_I3_O)        0.028     2.199 r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.199    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/p_41_out[12]
    SLICE_X150Y339       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/FRAMECLK_40MHZ
    SLICE_X150Y339       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
                         clock pessimism             -0.576     2.011    
    SLICE_X150Y339       FDCE (Hold_fdce_C_D)         0.087     2.098    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.860     2.112    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X185Y385       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y385       FDRE (Prop_fdre_C_Q)         0.100     2.212 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync/Q
                         net (fo=1, routed)           0.055     2.267    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X185Y385       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.128     2.719    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X185Y385       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/C
                         clock pessimism             -0.607     2.112    
    SLICE_X185Y385       FDRE (Hold_fdre_C_D)         0.047     2.159    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_mmcm_lock_reclocked/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.106ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.854     2.106    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X189Y377       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y377       FDRE (Prop_fdre_C_Q)         0.100     2.206 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync/Q
                         net (fo=1, routed)           0.055     2.261    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X189Y377       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.120     2.711    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/FRAMECLK_40MHZ
    SLICE_X189Y377       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg/C
                         clock pessimism             -0.605     2.106    
    SLICE_X189Y377       FDRE (Hold_fdre_C_D)         0.047     2.153    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/sync_mmcm_lock_reclocked/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.858     2.110    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X181Y367       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y367       FDCE (Prop_fdce_C_Q)         0.100     2.210 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[13]/Q
                         net (fo=2, routed)           0.088     2.298    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_25_in
    SLICE_X180Y367       LUT5 (Prop_lut5_I3_O)        0.028     2.326 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[13]_i_1/O
                         net (fo=1, routed)           0.000     2.326    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[13]
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]/C
                         clock pessimism             -0.595     2.121    
    SLICE_X180Y367       FDRE (Hold_fdre_C_D)         0.087     2.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.010%)  route 0.063ns (32.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.848     2.100    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X173Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y375       FDCE (Prop_fdce_C_Q)         0.100     2.200 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/feedbackRegister_reg[7]/Q
                         net (fo=2, routed)           0.063     2.263    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/feedbackRegister_reg[16]_0[2]
    SLICE_X172Y375       LUT6 (Prop_lut6_I0_O)        0.028     2.291 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_DATA_O[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.291    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_FRAME_O_reg[101][0]
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.113     2.704    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C
                         clock pessimism             -0.593     2.111    
    SLICE_X172Y375       FDRE (Hold_fdre_C_D)         0.061     2.172    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.730%)  route 0.090ns (41.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.858     2.110    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X181Y367       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y367       FDCE (Prop_fdce_C_Q)         0.100     2.210 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[18]/Q
                         net (fo=2, routed)           0.090     2.300    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[17]_0[12]
    SLICE_X180Y367       LUT5 (Prop_lut5_I3_O)        0.028     2.328 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O[18]_i_1/O
                         net (fo=1, routed)           0.000     2.328    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/p_40_out[18]
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X180Y367       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/C
                         clock pessimism             -0.595     2.121    
    SLICE_X180Y367       FDRE (Hold_fdre_C_D)         0.087     2.208    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/RX_DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.491%)  route 0.074ns (42.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.861     2.113    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/FRAMECLK_40MHZ
    SLICE_X177Y360       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y360       FDCE (Prop_fdce_C_Q)         0.100     2.213 r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg[0]/Q
                         net (fo=4, routed)           0.074     2.287    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/readAddress_reg_n_0_[0]
    SLICE_X177Y360       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.130     2.721    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/FRAMECLK_40MHZ
    SLICE_X177Y360       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]/C
                         clock pessimism             -0.608     2.113    
    SLICE_X177Y360       FDCE (Hold_fdce_C_D)         0.044     2.157    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/READ_ADDRESS_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - clk_out1_xlx_k7v7_tx_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.783     1.224    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.250 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.648     1.898    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.302     0.596 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.630     1.226    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.860     2.112    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/FRAMECLK_40MHZ
    SLICE_X186Y384       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y384       FDRE (Prop_fdre_C_Q)         0.118     2.230 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync/Q
                         net (fo=1, routed)           0.055     2.285    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync1
    SLICE_X186Y384       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.127     2.718    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/FRAMECLK_40MHZ
    SLICE_X186Y384       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync_reg/C
                         clock pessimism             -0.606     2.112    
    SLICE_X186Y384       FDRE (Hold_fdre_C_D)         0.042     2.154    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/sync_CPLLLOCK/data_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { txPll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X11Y74   gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB36_X11Y75   gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC_sp.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB18_X9Y138   gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X9Y68    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X9Y67    gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         24.999      23.160     RAMB18_X11Y146  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/dpram/dpram/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18_sp.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         24.999      23.591     BUFGCTRL_X0Y3   txPll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         24.999      23.928     PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         24.999      24.249     SLICE_X147Y336  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         24.999      24.249     SLICE_X144Y336  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[1].gbtTxScrambler21bit/feedbackRegister_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       24.999      135.001    PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X178Y360  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X178Y359  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X178Y360  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X178Y359  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X179Y360  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         12.499      12.099     SLICE_X181Y363  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[1].gbtRxDescrambler21bit/feedbackRegister_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X188Y388  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X188Y387  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].timer_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X147Y336  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         12.500      12.100     SLICE_X147Y336  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/txGearbox/txGearboxStd_gen.txGearboxStd/readWriteControl/writeAddress_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X178Y359  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X178Y359  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/readControl/ready_r_reg[1]_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         12.499      11.857     SLICE_X178Y360  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         12.500      11.858     SLICE_X178Y360  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/READY_O_reg_srl2_gbtBank_gbtRx_param_package_src_gen.gbtRx_gen_c_0/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X147Y337  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X147Y338  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X151Y338  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[12]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         12.499      12.149     SLICE_X147Y338  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X147Y341  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         12.499      12.149     SLICE_X147Y340  gbtExmplDsgn_inst/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[0].gbtTxScrambler21bit/feedbackRegister_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_tx_pll
  To Clock:  clkfbout_xlx_k7v7_tx_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_tx_pll
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { txPll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y6   txPll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         8.333       7.262      PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y3  txPll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.450ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDPE (Setup_fdpe_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDCE (Setup_fdce_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDCE (Setup_fdce_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDCE (Setup_fdce_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDCE (Setup_fdce_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.450ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.431ns (12.892%)  route 2.912ns (87.108%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 33.643 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.442     7.481    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X176Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.617    33.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X176Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.501    34.144    
                         clock uncertainty           -0.035    34.109    
    SLICE_X176Y352       FDPE (Setup_fdpe_C_CE)      -0.178    33.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         33.931    
                         arrival time                          -7.481    
  -------------------------------------------------------------------
                         slack                                 26.450    

Slack (MET) :             26.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.431ns (13.447%)  route 2.774ns (86.553%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.304     7.344    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X170Y354       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    33.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         33.803    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 26.460    

Slack (MET) :             26.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.431ns (13.447%)  route 2.774ns (86.553%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.304     7.344    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X170Y354       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    33.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         33.803    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 26.460    

Slack (MET) :             26.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.431ns (13.447%)  route 2.774ns (86.553%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.304     7.344    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X170Y354       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    33.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         33.803    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 26.460    

Slack (MET) :             26.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.431ns (13.447%)  route 2.774ns (86.553%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.555     5.543    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y353       LUT6 (Prop_lut6_I0_O)        0.043     5.586 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.451     6.037    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X155Y353       LUT2 (Prop_lut2_I0_O)        0.043     6.080 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.917     6.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X175Y353       LUT6 (Prop_lut6_I1_O)        0.043     7.040 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.304     7.344    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WE
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X170Y354       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X170Y354       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    33.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         33.803    
                         arrival time                          -7.344    
  -------------------------------------------------------------------
                         slack                                 26.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     2.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y352       FDCE (Prop_fdce_C_Q)         0.100     2.255 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.102     2.358    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X170Y352       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.129     2.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X170Y352       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.451     2.169    
    SLICE_X170Y352       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     2.298    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.635%)  route 0.101ns (50.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.861     2.155    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y352       FDCE (Prop_fdce_C_Q)         0.100     2.255 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.101     2.357    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X170Y352       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.129     2.620    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X170Y352       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.451     2.169    
    SLICE_X170Y352       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.284    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.163%)  route 0.102ns (52.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     2.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y353       FDCE (Prop_fdce_C_Q)         0.091     2.245 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.102     2.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.128     2.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.451     2.168    
    SLICE_X170Y353       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.456%)  route 0.097ns (51.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     2.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y353       FDCE (Prop_fdce_C_Q)         0.091     2.245 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.097     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.128     2.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.451     2.168    
    SLICE_X170Y353       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.247    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.849%)  route 0.145ns (59.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     2.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y353       FDCE (Prop_fdce_C_Q)         0.100     2.254 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.145     2.399    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.128     2.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.451     2.168    
    SLICE_X170Y353       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.299    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.299    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.827     2.121    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X147Y357       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y357       FDCE (Prop_fdce_C_Q)         0.100     2.221 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.055     2.276    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X147Y357       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.094     2.585    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X147Y357       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -0.464     2.121    
    SLICE_X147Y357       FDCE (Hold_fdce_C_D)         0.049     2.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.091ns (47.687%)  route 0.100ns (52.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.860     2.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y353       FDCE (Prop_fdce_C_Q)         0.091     2.245 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.100     2.345    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.128     2.619    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X170Y353       RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.451     2.168    
    SLICE_X170Y353       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.238    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.828     2.122    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X147Y356       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y356       FDCE (Prop_fdce_C_Q)         0.100     2.222 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     2.277    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X147Y356       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.095     2.586    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/idrck
    SLICE_X147Y356       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.464     2.122    
    SLICE_X147Y356       FDCE (Hold_fdce_C_D)         0.047     2.169    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.169    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.859     2.153    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X167Y353       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y353       FDPE (Prop_fdpe_C_Q)         0.100     2.253 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.308    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X167Y353       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.127     2.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X167Y353       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.465     2.153    
    SLICE_X167Y353       FDPE (Hold_fdpe_C_D)         0.047     2.200    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X159Y355       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y355       FDCE (Prop_fdce_C_Q)         0.100     2.226 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.281    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X159Y355       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X159Y355       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.464     2.126    
    SLICE_X159Y355       FDCE (Hold_fdce_C_D)         0.047     2.173    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.409         30.000      28.591     BUFGCTRL_X0Y4   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X152Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X152Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X151Y354  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X148Y356  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X147Y358  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X147Y357  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X147Y356  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X147Y356  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X147Y356  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X170Y353  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.741ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.288ns  (logic 0.302ns (23.455%)  route 0.986ns (76.545%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 63.658 - 60.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     5.509    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.014    62.014    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    62.097 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.561    63.658    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.563    64.221    
                         clock uncertainty           -0.035    64.186    
    SLICE_X146Y350       FDCE (Setup_fdce_C_D)        0.064    64.250    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         64.250    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                 58.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.146ns (20.403%)  route 0.570ns (79.597%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.570     2.857    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.028     2.885 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.885    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_0
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.545 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.096     2.641    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.472     2.169    
    SLICE_X146Y350       FDCE (Hold_fdce_C_D)         0.087     2.256    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.629    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.409         60.000      58.591     BUFGCTRL_X0Y5   dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X146Y350  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X146Y350  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X146Y350  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X146Y350  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X146Y350  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  MGT_REFCLK
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.181ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.630ns  (logic 0.302ns (4.555%)  route 6.328ns (95.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.389    27.167    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/E[0]
    SLICE_X169Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X169Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[10]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X169Y375       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[10]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -27.167    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.459ns  (logic 0.302ns (4.675%)  route 6.157ns (95.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.219    26.997    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/E[0]
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X172Y375       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.459ns  (logic 0.302ns (4.675%)  route 6.157ns (95.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.219    26.997    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/E[0]
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X172Y375       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X172Y375       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[3].gbtRxDescrambler21bit/RX_DATA_O_reg[5]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.997    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.458ns  (logic 0.302ns (4.676%)  route 6.156ns (95.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.218    26.996    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/E[0]
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[11]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X169Y374       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.458ns  (logic 0.302ns (4.676%)  route 6.156ns (95.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.218    26.996    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/E[0]
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X169Y374       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.458ns  (logic 0.302ns (4.676%)  route 6.156ns (95.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.218    26.996    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/E[0]
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X169Y374       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[14]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             2.981ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        6.458ns  (logic 0.302ns (4.676%)  route 6.156ns (95.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.939    24.735    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I0_O)        0.043    24.778 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          2.218    26.996    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/E[0]
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X169Y374       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[8]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X169Y374       FDRE (Setup_fdre_C_CE)      -0.201    29.977    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/RX_DATA_O_reg[8]
  -------------------------------------------------------------------
                         required time                         29.977    
                         arrival time                         -26.996    
  -------------------------------------------------------------------
                         slack                                  2.981    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.934ns  (logic 0.266ns (4.483%)  route 5.668ns (95.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.440 - 24.999 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 20.895 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.874    20.895    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDCE (Prop_fdce_C_Q)         0.223    21.118 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           3.204    24.322    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X185Y376       LUT5 (Prop_lut5_I0_O)        0.043    24.365 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          2.464    26.829    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X187Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    29.440    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X187Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.937    30.377    
                         clock uncertainty           -0.194    30.183    
    SLICE_X187Y376       FDRE (Setup_fdre_C_R)       -0.304    29.879    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -26.829    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.934ns  (logic 0.266ns (4.483%)  route 5.668ns (95.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.440 - 24.999 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 20.895 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.874    20.895    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDCE (Prop_fdce_C_Q)         0.223    21.118 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           3.204    24.322    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X185Y376       LUT5 (Prop_lut5_I0_O)        0.043    24.365 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          2.464    26.829    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X187Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    29.440    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X187Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.937    30.377    
                         clock uncertainty           -0.194    30.183    
    SLICE_X187Y376       FDRE (Setup_fdre_C_R)       -0.304    29.879    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         29.879    
                         arrival time                         -26.829    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        5.934ns  (logic 0.266ns (4.483%)  route 5.668ns (95.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 29.440 - 24.999 ) 
    Source Clock Delay      (SCD):    4.229ns = ( 20.895 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.874    20.895    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X185Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y348       FDCE (Prop_fdce_C_Q)         0.223    21.118 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetTx_from_txRstFsm_reg/Q
                         net (fo=2, routed)           3.204    24.322    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/mgtResetTx_from_txRstFsm
    SLICE_X185Y376       LUT5 (Prop_lut5_I0_O)        0.043    24.365 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=10, routed)          2.464    26.829    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X186Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.604    29.440    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FRAMECLK_40MHZ
    SLICE_X186Y376       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.937    30.377    
                         clock uncertainty           -0.194    30.183    
    SLICE_X186Y376       FDRE (Setup_fdre_C_R)       -0.281    29.902    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].txResetFsm/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         29.902    
                         arrival time                         -26.829    
  -------------------------------------------------------------------
                         slack                                  3.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.146ns (5.274%)  route 2.622ns (94.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.118     1.157 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.690     2.846    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X180Y382       LUT6 (Prop_lut6_I1_O)        0.028     2.874 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.933     3.807    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X180Y383       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X180Y383       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/check_tlock_max_reg/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X180Y383       FDRE (Hold_fdre_C_R)         0.006     2.626    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.181ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.146ns (5.274%)  route 2.622ns (94.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.118     1.157 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.690     2.846    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X180Y382       LUT6 (Prop_lut6_I1_O)        0.028     2.874 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          0.933     3.807    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X180Y383       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X180Y383       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/run_phase_alignment_int_reg/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X180Y383       FDRE (Hold_fdre_C_R)         0.006     2.626    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         -2.626    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  1.181    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.146ns (5.146%)  route 2.691ns (94.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.118     1.157 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.690     2.846    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X180Y382       LUT6 (Prop_lut6_I1_O)        0.028     2.874 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          1.002     3.876    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism             -0.291     2.425    
                         clock uncertainty            0.194     2.619    
    SLICE_X185Y382       FDRE (Hold_fdre_C_R)        -0.014     2.605    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.146ns (5.146%)  route 2.691ns (94.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.118     1.157 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.690     2.846    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X180Y382       LUT6 (Prop_lut6_I1_O)        0.028     2.874 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          1.002     3.876    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism             -0.291     2.425    
                         clock uncertainty            0.194     2.619    
    SLICE_X185Y382       FDRE (Hold_fdre_C_R)        -0.014     2.605    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.146ns (5.146%)  route 2.691ns (94.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.598     1.039    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.118     1.157 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_rxRstFsm_reg/Q
                         net (fo=3, routed)           1.690     2.846    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/mgtResetRx_from_rxRstFsm
    SLICE_X180Y382       LUT6 (Prop_lut6_I1_O)        0.028     2.874 r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=12, routed)          1.002     3.876    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.125     2.716    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FRAMECLK_40MHZ
    SLICE_X185Y382       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism             -0.291     2.425    
                         clock uncertainty            0.194     2.619    
    SLICE_X185Y382       FDRE (Hold_fdre_C_R)        -0.014     2.605    gbtExmplDsgn_inst/gbtBank/mgt_param_package_src_gen.mgt/mgtStd_gen.mgtStd/gtxStd_gen[1].rxResetFsm/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.605    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.146ns (5.022%)  route 2.761ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.118     1.158 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           1.975     3.133    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.028     3.161 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          0.786     3.947    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[0]/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X178Y365       FDRE (Hold_fdre_C_CE)        0.030     2.650    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.146ns (5.022%)  route 2.761ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.118     1.158 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           1.975     3.133    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.028     3.161 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          0.786     3.947    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[18]/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X178Y365       FDRE (Hold_fdre_C_CE)        0.030     2.650    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.146ns (5.022%)  route 2.761ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.118     1.158 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           1.975     3.133    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.028     3.161 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          0.786     3.947    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[2]/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X178Y365       FDRE (Hold_fdre_C_CE)        0.030     2.650    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.298ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.907ns  (logic 0.146ns (5.022%)  route 2.761ns (94.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.118     1.158 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           1.975     3.133    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.028     3.161 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          0.786     3.947    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X178Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[4]/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X178Y365       FDRE (Hold_fdre_C_CE)        0.030     2.650    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.650    
                         arrival time                           3.947    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             clk_out1_xlx_k7v7_tx_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 0.146ns (5.014%)  route 2.766ns (94.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.118     1.158 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm_reg/Q
                         net (fo=8, routed)           1.975     3.133    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_generalRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.028     3.161 r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/RX_DATA_O[20]_i_1/O
                         net (fo=84, routed)          0.791     3.952    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/E[0]
    SLICE_X179Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.126     2.717    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X179Y365       FDRE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[16]/C
                         clock pessimism             -0.291     2.426    
                         clock uncertainty            0.194     2.620    
    SLICE_X179Y365       FDRE (Hold_fdre_C_CE)        0.010     2.630    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           3.952    
  -------------------------------------------------------------------
                         slack                                  1.322    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       56.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             56.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X147Y351       FDRE (Setup_fdre_C_R)       -0.304    63.248    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         63.248    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.906    

Slack (MET) :             56.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X147Y351       FDRE (Setup_fdre_C_R)       -0.304    63.248    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         63.248    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.906    

Slack (MET) :             56.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X147Y351       FDRE (Setup_fdre_C_R)       -0.304    63.248    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         63.248    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.906    

Slack (MET) :             56.906ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X147Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X147Y351       FDRE (Setup_fdre_C_R)       -0.304    63.248    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         63.248    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.906    

Slack (MET) :             56.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y351       FDRE (Setup_fdre_C_R)       -0.281    63.271    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         63.271    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.929    

Slack (MET) :             56.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y351       FDRE (Setup_fdre_C_R)       -0.281    63.271    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         63.271    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.929    

Slack (MET) :             56.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y351       FDRE (Setup_fdre_C_R)       -0.281    63.271    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         63.271    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.929    

Slack (MET) :             56.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.302ns (14.239%)  route 1.819ns (85.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.986     5.466    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X146Y350       LUT1 (Prop_lut1_I0_O)        0.043     5.509 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.833     6.342    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X146Y351       FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y351       FDRE (Setup_fdre_C_R)       -0.281    63.271    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         63.271    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                 56.929    

Slack (MET) :             57.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.302ns (17.383%)  route 1.435ns (82.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.787     5.267    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.043     5.310 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.649     5.959    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y353       FDCE (Setup_fdce_C_CE)      -0.178    63.374    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.374    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                 57.415    

Slack (MET) :             57.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 0.302ns (17.383%)  route 1.435ns (82.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 33.587 - 30.000 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.334     2.334    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.427 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.794     4.221    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.259     4.480 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.787     5.267    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.043     5.310 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.649     5.959    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    61.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    62.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.561    63.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    63.587    
                         clock uncertainty           -0.035    63.552    
    SLICE_X146Y353       FDCE (Setup_fdce_C_CE)      -0.178    63.374    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         63.374    
                         arrival time                          -5.959    
  -------------------------------------------------------------------
                         slack                                 57.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000     2.587    
    SLICE_X146Y352       FDCE (Hold_fdce_C_CE)        0.030     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000     2.587    
    SLICE_X146Y352       FDCE (Hold_fdce_C_CE)        0.030     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000     2.587    
    SLICE_X146Y352       FDCE (Hold_fdce_C_CE)        0.030     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000     2.587    
    SLICE_X146Y352       FDCE (Hold_fdce_C_CE)        0.030     2.617    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     2.587    
    SLICE_X147Y352       FDCE (Hold_fdce_C_CE)        0.010     2.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     2.587    
    SLICE_X147Y352       FDCE (Hold_fdce_C_CE)        0.010     2.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.146ns (15.547%)  route 0.793ns (84.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.333     3.108    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.096     2.587    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X147Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000     2.587    
    SLICE_X147Y352       FDCE (Hold_fdce_C_CE)        0.010     2.597    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.146ns (14.847%)  route 0.837ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.377     3.153    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.095     2.586    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000     2.586    
    SLICE_X146Y353       FDCE (Hold_fdce_C_CE)        0.030     2.616    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.146ns (14.847%)  route 0.837ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.377     3.153    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.095     2.586    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000     2.586    
    SLICE_X146Y353       FDCE (Hold_fdce_C_CE)        0.030     2.616    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.146ns (14.847%)  route 0.837ns (85.153%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.314     1.314    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.340 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.829     2.169    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X146Y350       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y350       FDCE (Prop_fdce_C_Q)         0.118     2.287 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.461     2.748    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X146Y352       LUT2 (Prop_lut2_I1_O)        0.028     2.776 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.377     3.153    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.095     2.586    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000     2.586    
    SLICE_X146Y353       FDCE (Hold_fdce_C_CE)        0.030     2.616    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  0.536    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  FRMCLK
  To Clock:  FRMCLK

Setup :            0  Failing Endpoints,  Worst Slack       22.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.535ns  (required time - arrival time)
  Source:                 reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cdceSync/timer_reg[10]/CLR
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.030ns (46.539%)  route 1.183ns (53.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 30.068 - 25.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  fclk_bufg/O
                         net (fo=33, routed)          1.685     5.295    CLK
    SLICE_X176Y336       SRL16E                                       r  reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y336       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     6.282 r  reset_gen/Q
                         net (fo=2, routed)           0.345     6.627    cdceSync/reset_powerup_b
    SLICE_X176Y334       LUT2 (Prop_lut2_I1_O)        0.043     6.670 f  cdceSync/state[1]_i_3/O
                         net (fo=25, routed)          0.838     7.509    cdceSync/ipb_rst_i
    SLICE_X179Y332       FDCE                                         f  cdceSync/timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          0.119    28.506    cdceSync/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    28.589 r  cdceSync/bufg_mux/O
                         net (fo=25, routed)          1.479    30.068    cdceSync/I
    SLICE_X179Y332       FDCE                                         r  cdceSync/timer_reg[10]/C
                         clock pessimism              0.223    30.291    
                         clock uncertainty           -0.035    30.256    
    SLICE_X179Y332       FDCE (Recov_fdce_C_CLR)     -0.212    30.044    cdceSync/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.535    

Slack (MET) :             22.535ns  (required time - arrival time)
  Source:                 reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cdceSync/timer_reg[12]/CLR
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.030ns (46.539%)  route 1.183ns (53.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 30.068 - 25.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  fclk_bufg/O
                         net (fo=33, routed)          1.685     5.295    CLK
    SLICE_X176Y336       SRL16E                                       r  reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y336       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     6.282 r  reset_gen/Q
                         net (fo=2, routed)           0.345     6.627    cdceSync/reset_powerup_b
    SLICE_X176Y334       LUT2 (Prop_lut2_I1_O)        0.043     6.670 f  cdceSync/state[1]_i_3/O
                         net (fo=25, routed)          0.838     7.509    cdceSync/ipb_rst_i
    SLICE_X179Y332       FDCE                                         f  cdceSync/timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          0.119    28.506    cdceSync/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    28.589 r  cdceSync/bufg_mux/O
                         net (fo=25, routed)          1.479    30.068    cdceSync/I
    SLICE_X179Y332       FDCE                                         r  cdceSync/timer_reg[12]/C
                         clock pessimism              0.223    30.291    
                         clock uncertainty           -0.035    30.256    
    SLICE_X179Y332       FDCE (Recov_fdce_C_CLR)     -0.212    30.044    cdceSync/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         30.044    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.535    

Slack (MET) :             22.554ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            generalReset/timer_reg[24]/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.266ns (15.420%)  route 1.459ns (84.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 29.873 - 25.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.848     5.458    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X173Y351       FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y351       FDRE (Prop_fdre_C_Q)         0.223     5.681 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.708     6.389    generalReset/bbstub_probe_out0[0]
    SLICE_X176Y336       LUT4 (Prop_lut4_I1_O)        0.043     6.432 f  generalReset/RESET_O_i_2/O
                         net (fo=28, routed)          0.751     7.184    generalReset/rst_from_orGate
    SLICE_X177Y343       FDPE                                         f  generalReset/timer_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          1.486    29.873    generalReset/CLK
    SLICE_X177Y343       FDPE                                         r  generalReset/timer_reg[24]/C
                         clock pessimism              0.077    29.950    
                         clock uncertainty           -0.035    29.915    
    SLICE_X177Y343       FDPE (Recov_fdpe_C_PRE)     -0.178    29.737    generalReset/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         29.737    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 22.554    

Slack (MET) :             22.554ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            generalReset/timer_reg[25]/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.266ns (15.420%)  route 1.459ns (84.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 29.873 - 25.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.848     5.458    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X173Y351       FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y351       FDRE (Prop_fdre_C_Q)         0.223     5.681 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.708     6.389    generalReset/bbstub_probe_out0[0]
    SLICE_X176Y336       LUT4 (Prop_lut4_I1_O)        0.043     6.432 f  generalReset/RESET_O_i_2/O
                         net (fo=28, routed)          0.751     7.184    generalReset/rst_from_orGate
    SLICE_X177Y343       FDPE                                         f  generalReset/timer_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          1.486    29.873    generalReset/CLK
    SLICE_X177Y343       FDPE                                         r  generalReset/timer_reg[25]/C
                         clock pessimism              0.077    29.950    
                         clock uncertainty           -0.035    29.915    
    SLICE_X177Y343       FDPE (Recov_fdpe_C_PRE)     -0.178    29.737    generalReset/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         29.737    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 22.554    

Slack (MET) :             22.554ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            generalReset/timer_reg[26]/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.266ns (15.420%)  route 1.459ns (84.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 29.873 - 25.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.848     5.458    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X173Y351       FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y351       FDRE (Prop_fdre_C_Q)         0.223     5.681 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.708     6.389    generalReset/bbstub_probe_out0[0]
    SLICE_X176Y336       LUT4 (Prop_lut4_I1_O)        0.043     6.432 f  generalReset/RESET_O_i_2/O
                         net (fo=28, routed)          0.751     7.184    generalReset/rst_from_orGate
    SLICE_X177Y343       FDPE                                         f  generalReset/timer_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          1.486    29.873    generalReset/CLK
    SLICE_X177Y343       FDPE                                         r  generalReset/timer_reg[26]/C
                         clock pessimism              0.077    29.950    
                         clock uncertainty           -0.035    29.915    
    SLICE_X177Y343       FDPE (Recov_fdpe_C_PRE)     -0.178    29.737    generalReset/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         29.737    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 22.554    

Slack (MET) :             22.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.266ns (11.927%)  route 1.964ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 30.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.797     5.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X153Y353       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y353       FDRE (Prop_fdre_C_Q)         0.223     5.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.913     6.544    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X153Y356       LUT2 (Prop_lut2_I1_O)        0.043     6.587 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.051     7.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X167Y352       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.613    30.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X167Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.406    30.406    
                         clock uncertainty           -0.035    30.371    
    SLICE_X167Y352       FDPE (Recov_fdpe_C_PRE)     -0.178    30.193    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 22.555    

Slack (MET) :             22.555ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.266ns (11.927%)  route 1.964ns (88.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 30.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.797     5.407    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X153Y353       FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y353       FDRE (Prop_fdre_C_Q)         0.223     5.630 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=170, routed)         0.913     6.544    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ma_rst
    SLICE_X153Y356       LUT2 (Prop_lut2_I1_O)        0.043     6.587 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.051     7.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X167Y352       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    28.387 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.613    30.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X167Y352       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.406    30.406    
                         clock uncertainty           -0.035    30.371    
    SLICE_X167Y352       FDPE (Recov_fdpe_C_PRE)     -0.178    30.193    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 22.555    

Slack (MET) :             22.569ns  (required time - arrival time)
  Source:                 reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cdceSync/timer_reg[6]/PRE
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 1.030ns (46.539%)  route 1.183ns (53.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.068ns = ( 30.068 - 25.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  fclk_bufg/O
                         net (fo=33, routed)          1.685     5.295    CLK
    SLICE_X176Y336       SRL16E                                       r  reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y336       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     6.282 r  reset_gen/Q
                         net (fo=2, routed)           0.345     6.627    cdceSync/reset_powerup_b
    SLICE_X176Y334       LUT2 (Prop_lut2_I1_O)        0.043     6.670 f  cdceSync/state[1]_i_3/O
                         net (fo=25, routed)          0.838     7.509    cdceSync/ipb_rst_i
    SLICE_X179Y332       FDPE                                         f  cdceSync/timer_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          0.119    28.506    cdceSync/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    28.589 r  cdceSync/bufg_mux/O
                         net (fo=25, routed)          1.479    30.068    cdceSync/I
    SLICE_X179Y332       FDPE                                         r  cdceSync/timer_reg[6]/C
                         clock pessimism              0.223    30.291    
                         clock uncertainty           -0.035    30.256    
    SLICE_X179Y332       FDPE (Recov_fdpe_C_PRE)     -0.178    30.078    cdceSync/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         30.078    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.569    

Slack (MET) :             22.605ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            generalReset/timer_reg[23]/CLR
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.266ns (16.223%)  route 1.374ns (83.777%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 29.873 - 25.000 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.610 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.848     5.458    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X173Y351       FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y351       FDRE (Prop_fdre_C_Q)         0.223     5.681 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           0.708     6.389    generalReset/bbstub_probe_out0[0]
    SLICE_X176Y336       LUT4 (Prop_lut4_I1_O)        0.043     6.432 f  generalReset/RESET_O_i_2/O
                         net (fo=28, routed)          0.666     7.098    generalReset/rst_from_orGate
    SLICE_X177Y342       FDCE                                         f  generalReset/timer_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          1.486    29.873    generalReset/CLK
    SLICE_X177Y342       FDCE                                         r  generalReset/timer_reg[23]/C
                         clock pessimism              0.077    29.950    
                         clock uncertainty           -0.035    29.915    
    SLICE_X177Y342       FDCE (Recov_fdce_C_CLR)     -0.212    29.703    generalReset/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         29.703    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 22.605    

Slack (MET) :             22.620ns  (required time - arrival time)
  Source:                 reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cdceSync/timer_reg[1]/CLR
                            (recovery check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (FRMCLK rise@25.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 1.030ns (48.406%)  route 1.098ns (51.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.067ns = ( 30.067 - 25.000 ) 
    Source Clock Delay      (SCD):    5.295ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.802     0.802 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.715     3.517    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.610 r  fclk_bufg/O
                         net (fo=33, routed)          1.685     5.295    CLK
    SLICE_X176Y336       SRL16E                                       r  reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y336       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.987     6.282 r  reset_gen/Q
                         net (fo=2, routed)           0.345     6.627    cdceSync/reset_powerup_b
    SLICE_X176Y334       LUT2 (Prop_lut2_I1_O)        0.043     6.670 f  cdceSync/state[1]_i_3/O
                         net (fo=25, routed)          0.753     7.423    cdceSync/ipb_rst_i
    SLICE_X179Y331       FDCE                                         f  cdceSync/timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)    25.000    25.000 r  
    AK18                                              0.000    25.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    25.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.725    25.725 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           2.579    28.304    I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.387 r  fclk_bufg/O
                         net (fo=33, routed)          0.119    28.506    cdceSync/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    28.589 r  cdceSync/bufg_mux/O
                         net (fo=25, routed)          1.478    30.067    cdceSync/I
    SLICE_X179Y331       FDCE                                         r  cdceSync/timer_reg[1]/C
                         clock pessimism              0.223    30.290    
                         clock uncertainty           -0.035    30.255    
    SLICE_X179Y331       FDCE (Recov_fdce_C_CLR)     -0.212    30.043    cdceSync/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         30.043    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                 22.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.432%)  route 0.134ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.833     2.601    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y355       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y355       FDPE (Prop_fdpe_C_Q)         0.091     2.692 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.134     2.826    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X164Y355       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.100     3.018    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X164Y355       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.403     2.615    
    SLICE_X164Y355       FDPE (Remov_fdpe_C_PRE)     -0.090     2.525    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.826    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.124%)  route 0.156ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.830     2.598    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X152Y357       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y357       FDCE (Prop_fdce_C_Q)         0.100     2.698 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.156     2.854    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X153Y357       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.097     3.015    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X153Y357       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.406     2.609    
    SLICE_X153Y357       FDCE (Remov_fdce_C_CLR)     -0.069     2.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X158Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X158Y358       FDCE (Remov_fdce_C_CLR)     -0.050     2.583    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.583    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X159Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X159Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X159Y358       FDCE (Remov_fdce_C_CLR)     -0.069     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock FRMCLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (FRMCLK rise@0.000ns - FRMCLK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.041%)  route 0.203ns (66.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    2.600ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.426     0.426 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.316     1.742    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.768 r  debugclk_bufg/O
                         net (fo=4076, routed)        0.832     2.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X163Y357       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y357       FDPE (Prop_fdpe_C_Q)         0.100     2.700 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.203     2.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X159Y358       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock FRMCLK rise edge)     0.000     0.000 r  
    AK18                                              0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    fabric_clk_p
    AK18                 IBUFDS (Prop_ibufds_I_O)     0.499     0.499 r  fabric_clk_ibufgds/O
                         net (fo=3, routed)           1.389     1.888    I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.918 r  debugclk_bufg/O
                         net (fo=4076, routed)        1.098     3.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X159Y358       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.383     2.633    
    SLICE_X159Y358       FDCE (Remov_fdce_C_CLR)     -0.069     2.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MGT_REFCLK
  To Clock:  clk_out1_xlx_k7v7_tx_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[100]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X177Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X177Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[100]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X177Y375       FDCE (Recov_fdce_C_CLR)     -0.212    29.969    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[100]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[85]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X177Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X177Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[85]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X177Y375       FDCE (Recov_fdce_C_CLR)     -0.212    29.969    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[85]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[84]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X176Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[84]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X176Y375       FDCE (Recov_fdce_C_CLR)     -0.154    30.027    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[84]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[86]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X176Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[86]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[86]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X176Y375       FDCE (Recov_fdce_C_CLR)     -0.154    30.027    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[86]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[92]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X176Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[92]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X176Y375       FDCE (Recov_fdce_C_CLR)     -0.154    30.027    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[92]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[94]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.796ns  (logic 0.302ns (3.874%)  route 7.494ns (96.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 29.438 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.626    28.334    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X176Y375       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.602    29.438    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X176Y375       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[94]/C
                         clock pessimism              0.937    30.375    
                         clock uncertainty           -0.194    30.181    
    SLICE_X176Y375       FDCE (Recov_fdce_C_CLR)     -0.154    30.027    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[94]
  -------------------------------------------------------------------
                         required time                         30.027    
                         arrival time                         -28.334    
  -------------------------------------------------------------------
                         slack                                  1.693    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[87]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.674ns  (logic 0.302ns (3.936%)  route 7.372ns (96.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 29.436 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.503    28.212    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/gbtResetRx_from_generalRstFsm_reg_0[1]
    SLICE_X175Y376       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.600    29.436    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/FRAMECLK_40MHZ
    SLICE_X175Y376       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[87]/C
                         clock pessimism              0.937    30.373    
                         clock uncertainty           -0.194    30.179    
    SLICE_X175Y376       FDCE (Recov_fdce_C_CLR)     -0.212    29.967    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxStd_gen.rxGearboxStd/RX_FRAME_O_reg[87]
  -------------------------------------------------------------------
                         required time                         29.967    
                         arrival time                         -28.212    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.658ns  (logic 0.302ns (3.944%)  route 7.356ns (96.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.488    28.196    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X168Y374       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X168Y374       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[11]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X168Y374       FDCE (Recov_fdce_C_CLR)     -0.212    29.966    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[11]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.658ns  (logic 0.302ns (3.944%)  route 7.356ns (96.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.488    28.196    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X168Y374       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X168Y374       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X168Y374       FDCE (Recov_fdce_C_CLR)     -0.212    29.966    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[14]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
                            (rising edge-triggered cell FDCE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_xlx_k7v7_tx_pll rise@24.999ns - MGT_REFCLK rise@16.666ns)
  Data Path Delay:        7.658ns  (logic 0.302ns (3.944%)  route 7.356ns (96.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 29.435 - 24.999 ) 
    Source Clock Delay      (SCD):    3.872ns = ( 20.538 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.937ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                     16.666    16.666 r  
    G8                                                0.000    16.666 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    16.666    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.666 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.666    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    19.021 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.517    20.538    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X176Y348       FDCE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y348       FDCE (Prop_fdce_C_Q)         0.259    20.797 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm_reg/Q
                         net (fo=8, routed)           3.868    24.665    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/gbtResetRx_from_rxRstFsm
    SLICE_X179Y362       LUT2 (Prop_lut2_I1_O)        0.043    24.708 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/statusStd_gen.RX_READY_O_i_1/O
                         net (fo=120, routed)         3.488    28.196    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/gbtResetRx_from_generalRstFsm_reg[0]
    SLICE_X168Y374       FDCE                                         f  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                     24.999    24.999 r  
    G8                                                0.000    24.999 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000    24.999    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.999 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.999    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    26.417 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         1.334    27.751    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    27.834 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.347    29.181    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.844    26.337 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.416    27.753    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    27.836 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         1.599    29.435    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/FRAMECLK_40MHZ
    SLICE_X168Y374       FDCE                                         r  gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[8]/C
                         clock pessimism              0.937    30.372    
                         clock uncertainty           -0.194    30.178    
    SLICE_X168Y374       FDCE (Recov_fdce_C_CLR)     -0.212    29.966    gbtExmplDsgn_inst/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[2].gbtRxDescrambler21bit/feedbackRegister_reg[8]
  -------------------------------------------------------------------
                         required time                         29.966    
                         arrival time                         -28.196    
  -------------------------------------------------------------------
                         slack                                  1.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[67]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.171ns (7.748%)  route 2.036ns (92.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.502     3.247    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X154Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X154Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[67]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X154Y338       FDCE (Remov_fdce_C_CLR)     -0.050     2.440    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[67]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[80]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.171ns (7.748%)  route 2.036ns (92.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.502     3.247    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X154Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X154Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[80]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X154Y338       FDCE (Remov_fdce_C_CLR)     -0.050     2.440    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[80]
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[49]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[49]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[55]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[55]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[57]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[57]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[69]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[69]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[69]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[72]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[75]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[75]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by MGT_REFCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[77]/CLR
                            (removal check against rising-edge clock clk_out1_xlx_k7v7_tx_pll  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_xlx_k7v7_tx_pll rise@0.000ns - MGT_REFCLK rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.171ns (7.778%)  route 2.027ns (92.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.587ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MGT_REFCLK rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.599     1.040    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/XCVRCLK
    SLICE_X182Y349       FDPE                                         r  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y349       FDPE (Prop_fdpe_C_Q)         0.107     1.147 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm_reg/Q
                         net (fo=3, routed)           0.534     1.681    gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/mgtResetRx_from_generalRstFsm
    SLICE_X177Y348       LUT2 (Prop_lut2_I0_O)        0.064     1.745 f  gbtExmplDsgn_inst/gbtBank_rst_gen[1].gbtBank_gbtBankRst/scEcWordCounter[1]_i_3/O
                         net (fo=64, routed)          1.493     3.238    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/to_gbtBank_mgt[mgtLink][1][rx_reset]
    SLICE_X153Y338       FDCE                                         f  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlx_k7v7_tx_pll rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  ttc_mgt_xpoint_c_p (IN)
                         net (fo=0)                   0.000     0.000    ttc_mgt_xpoint_c_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  ttc_mgt_xpoint_c_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ttc_mgt_xpoint_c_p_IBUF
    IBUFDS_GTE2_X0Y13    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  cdceOut0IbufdsGtxe2/O
                         net (fo=101, routed)         0.827     1.559    txPll/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.589 r  txPll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.861     2.450    txPll/inst/clk_in1_xlx_k7v7_tx_pll
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.584     0.866 r  txPll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.695     1.561    txPll/inst/clk_out1_xlx_k7v7_tx_pll
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.591 r  txPll/inst/clkout1_buf/O
                         net (fo=646, routed)         0.996     2.587    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/FRAMECLK_40MHZ
    SLICE_X153Y338       FDCE                                         r  gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[77]/C
                         clock pessimism             -0.291     2.296    
                         clock uncertainty            0.194     2.490    
    SLICE_X153Y338       FDCE (Remov_fdce_C_CLR)     -0.069     2.421    gbtExmplDsgn_inst/dataGenEn_gen.gbtBank2_pattGen/TX_DATA_O_reg[77]
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           3.238    
  -------------------------------------------------------------------
                         slack                                  0.818    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.508ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.388ns (11.946%)  route 2.860ns (88.054%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.070     7.386    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y352       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y352       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.386    
  -------------------------------------------------------------------
                         slack                                 26.508    

Slack (MET) :             26.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.388ns (12.252%)  route 2.779ns (87.748%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.989     7.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y353       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y353       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 26.589    

Slack (MET) :             26.589ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.388ns (12.252%)  route 2.779ns (87.748%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.640ns = ( 33.640 - 30.000 ) 
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.251     2.251    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.344 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.794     4.138    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X146Y352       FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y352       FDCE (Prop_fdce_C_Q)         0.259     4.397 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.547     4.944    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X145Y352       LUT6 (Prop_lut6_I2_O)        0.043     4.987 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2/O
                         net (fo=9, routed)           0.680     5.667    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[3]_i_2_n_0
    SLICE_X148Y354       LUT6 (Prop_lut6_I0_O)        0.043     5.710 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.563     6.273    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X153Y356       LUT2 (Prop_lut2_I0_O)        0.043     6.316 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.989     7.305    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X169Y353       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.943    31.943    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    32.026 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.614    33.640    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X169Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.501    34.141    
                         clock uncertainty           -0.035    34.106    
    SLICE_X169Y353       FDCE (Recov_fdce_C_CLR)     -0.212    33.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         33.894    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                 26.589    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X159Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X159Y354       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X159Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X159Y354       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X159Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X159Y354       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.478%)  route 0.115ns (53.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.115     2.342    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X159Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X159Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X159Y354       FDCE (Remov_fdce_C_CLR)     -0.069     2.091    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.526%)  route 0.147ns (59.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.147     2.373    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y353       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y353       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y353       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.100ns (40.526%)  route 0.147ns (59.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.147     2.373    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y353       FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y353       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y353       FDPE (Remov_fdpe_C_PRE)     -0.052     2.108    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.158     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y354       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.158     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y354       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.158     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y354       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.823%)  route 0.158ns (61.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.268     1.268    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.294 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         0.832     2.126    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X161Y354       FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y354       FDPE (Prop_fdpe_C_Q)         0.100     2.226 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.158     2.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X158Y354       FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.491 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=273, routed)         1.099     2.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X158Y354       FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.430     2.160    
    SLICE_X158Y354       FDCE (Remov_fdce_C_CLR)     -0.050     2.110    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.274    





