# //  ModelSim SE 5.8b Jan 01 2004 Linux 2.6.32-573.7.1.el6.x86_64
# //
# //  Copyright Model Technology, a Mentor Graphics Corporation company, 2004
# //                         All Rights Reserved.
# //                   UNPUBLISHED, LICENSED SOFTWARE.
# //         CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
# //        PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS.
# //
# Loading project hw3_1
# Compile of dff_16bit_tb.v failed with 1 errors.
# Compile of dff_16bit_tb.v was successful.
vsim work.dff_16bit_tb
# vsim work.dff_16bit_tb 
# Loading work.dff_16bit_tb
# Loading work.dff_16bit
# Loading work.dff
# Loading work.mux2_1_16bit
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
# Loading work.nor2
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 1000010001100101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 0101011111101101
# In: 1110100111111001, Expect Out: 1110100111111001
# In: 1000010011000101, Expect Out: 1000010011000101
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 0110100111110010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0110001001100011
# In: 0010001010000000, Expect Out: 0010001010000000
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 0100101000000010
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 0100100100100011
# In: 0000101011001010, Expect Out: 0000101011001010
# In: 1011110111110010, Expect Out: 1011110111110010
# In: 1011001101000001, Expect Out: 1011001101000001
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 0000110111101011
# In: 1111100111000110, Expect Out: 1111100111000110
# In: 0000001010111100, Expect Out: 0000001010111100
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0110000000111011
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 0000011101100010
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 0101011010011111
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 0011001001001001
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 0010111110010110
# In: 1100111011000010, Expect Out: 1100111011000010
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 1101101100010010
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 0010111110000101
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST PASSED
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(48)
#    Time: 2030 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 48
run -all
# In: 1010111000111111, Expect Out: 1010111000111111
# TEST PASSED
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(48)
#    Time: 2070 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 48
restart
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 1000010001100101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 0101011111101101
# In: 1110100111111001, Expect Out: 1110100111111001
# In: 1000010011000101, Expect Out: 1000010011000101
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 0110100111110010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0110001001100011
# In: 0010001010000000, Expect Out: 0010001010000000
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 0100101000000010
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 0100100100100011
# In: 0000101011001010, Expect Out: 0000101011001010
# In: 1011110111110010, Expect Out: 1011110111110010
# In: 1011001101000001, Expect Out: 1011001101000001
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 0000110111101011
# In: 1111100111000110, Expect Out: 1111100111000110
# In: 0000001010111100, Expect Out: 0000001010111100
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0110000000111011
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 0000011101100010
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 0101011010011111
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 0011001001001001
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 0010111110010110
# In: 1100111011000010, Expect Out: 1100111011000010
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 1101101100010010
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 0010111110000101
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST PASSED
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(48)
#    Time: 2030 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 48
quit -sim
# Compile of dff_16bit.v was successful.
vsim work.dff_16bit_tb
# vsim work.dff_16bit_tb 
# Loading work.dff_16bit_tb
# Loading work.dff_16bit
# Loading work.dff
# Loading work.mux2_1_16bit
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
# Loading work.nor2
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# ERROR, expect: 0011010100100100, detected: 0000000000000000
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 1000010001100101
# ERROR, expect: 1000010001100101, detected: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 0101011111101101
# ERROR, expect: 0101011111101101, detected: 1111000101110110
# In: 1110100111111001, Expect Out: 1110100111111001
# ERROR, expect: 1110100111111001, detected: 1111000101110110
# In: 1000010011000101, Expect Out: 1000010011000101
# ERROR, expect: 1000010011000101, detected: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 0110100111110010
# ERROR, expect: 0110100111110010, detected: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0110001001100011
# ERROR, expect: 0110001001100011, detected: 0101100000101101
# In: 0010001010000000, Expect Out: 0010001010000000
# ERROR, expect: 0010001010000000, detected: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 0100101000000010
# ERROR, expect: 0100101000000010, detected: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 0100100100100011
# ERROR, expect: 0100100100100011, detected: 1110100100011101
# In: 0000101011001010, Expect Out: 0000101011001010
# ERROR, expect: 0000101011001010, detected: 1110100100011101
# In: 1011110111110010, Expect Out: 1011110111110010
# ERROR, expect: 1011110111110010, detected: 1110100100011101
# In: 1011001101000001, Expect Out: 1011001101000001
# ERROR, expect: 1011001101000001, detected: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 0000110111101011
# ERROR, expect: 0000110111101011, detected: 1111001101111000
# In: 1111100111000110, Expect Out: 1111100111000110
# ERROR, expect: 1111100111000110, detected: 1111001101111000
# In: 0000001010111100, Expect Out: 0000001010111100
# ERROR, expect: 0000001010111100, detected: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0110000000111011
# ERROR, expect: 0110000000111011, detected: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 0000011101100010
# ERROR, expect: 0000011101100010, detected: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 0101011010011111
# ERROR, expect: 0101011010011111, detected: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 0011001001001001
# ERROR, expect: 0011001001001001, detected: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 0010111110010110
# ERROR, expect: 0010111110010110, detected: 1100000011010111
# In: 1100111011000010, Expect Out: 1100111011000010
# ERROR, expect: 1100111011000010, detected: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 1101101100010010
# ERROR, expect: 1101101100010010, detected: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 0010111110000101
# ERROR, expect: 0010111110000101, detected: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST FAILEd
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(48)
#    Time: 2030 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 48
# Compile of dff_16bit_tb.v was successful.
quit -sim
vsim work.dff_16bit_tb
# vsim work.dff_16bit_tb 
# Loading work.dff_16bit_tb
# Loading work.dff_16bit
# Loading work.dff
# Loading work.mux2_1_16bit
# Loading work.mux2_1
# Loading work.not1
# Loading work.nand2
# Loading work.nor2
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# ERROR, expect: 0011010100100100, detected: 0000000000000000
# In: 1101011000001001, Expect Out: 1101011000001001
# ERROR, expect: 1101011000001001, detected: 0000000000000000
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 1000010001100101
# ERROR, expect: 1000010001100101, detected: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 0101011111101101
# ERROR, expect: 0101011111101101, detected: 1111000101110110
# In: 1110100111111001, Expect Out: 1110100111111001
# ERROR, expect: 1110100111111001, detected: 1111000101110110
# In: 1000010011000101, Expect Out: 1000010011000101
# ERROR, expect: 1000010011000101, detected: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 0110100111110010
# ERROR, expect: 0110100111110010, detected: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0110001001100011
# ERROR, expect: 0110001001100011, detected: 0101100000101101
# In: 0010001010000000, Expect Out: 0010001010000000
# ERROR, expect: 0010001010000000, detected: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 0100101000000010
# ERROR, expect: 0100101000000010, detected: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 0100100100100011
# ERROR, expect: 0100100100100011, detected: 1110100100011101
# In: 0000101011001010, Expect Out: 0000101011001010
# ERROR, expect: 0000101011001010, detected: 1110100100011101
# In: 1011110111110010, Expect Out: 1011110111110010
# ERROR, expect: 1011110111110010, detected: 1110100100011101
# In: 1011001101000001, Expect Out: 1011001101000001
# ERROR, expect: 1011001101000001, detected: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 0000110111101011
# ERROR, expect: 0000110111101011, detected: 1111001101111000
# In: 1111100111000110, Expect Out: 1111100111000110
# ERROR, expect: 1111100111000110, detected: 1111001101111000
# In: 0000001010111100, Expect Out: 0000001010111100
# ERROR, expect: 0000001010111100, detected: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0110000000111011
# ERROR, expect: 0110000000111011, detected: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 0000011101100010
# ERROR, expect: 0000011101100010, detected: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 0101011010011111
# ERROR, expect: 0101011010011111, detected: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 0011001001001001
# ERROR, expect: 0011001001001001, detected: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 0010111110010110
# ERROR, expect: 0010111110010110, detected: 1100000011010111
# In: 1100111011000010, Expect Out: 1100111011000010
# ERROR, expect: 1100111011000010, detected: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 1101101100010010
# ERROR, expect: 1101101100010010, detected: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 0010111110000101
# ERROR, expect: 0010111110000101, detected: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST FAILEd
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(48)
#    Time: 1015 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 48
# Compile of dff_16bit_tb.v failed with 1 errors.
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# ERROR, expect: 0011010100100100, detected: 0000000000000000
# In: 1101011000001001, Expect Out: 1101011000001001
# ERROR, expect: 1101011000001001, detected: 0000000000000000
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 1111000101110110
# In: 1110100111111001, Expect Out: 1111000101110110
# In: 1000010011000101, Expect Out: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0101100000101101
# In: 0010001010000000, Expect Out: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 1110100100011101
# In: 0000101011001010, Expect Out: 1110100100011101
# In: 1011110111110010, Expect Out: 1110100100011101
# In: 1011001101000001, Expect Out: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 1111001101111000
# In: 1111100111000110, Expect Out: 1111001101111000
# In: 0000001010111100, Expect Out: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 1100000011010111
# In: 1100111011000010, Expect Out: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST FAILEd
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(52)
#    Time: 1015 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 52
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# ERROR, expect: 1101011000001001, detected: 0000000000000000
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 1111000101110110
# In: 1110100111111001, Expect Out: 1111000101110110
# In: 1000010011000101, Expect Out: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0101100000101101
# In: 0010001010000000, Expect Out: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 1110100100011101
# In: 0000101011001010, Expect Out: 1110100100011101
# In: 1011110111110010, Expect Out: 1110100100011101
# In: 1011001101000001, Expect Out: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 1111001101111000
# In: 1111100111000110, Expect Out: 1111001101111000
# In: 0000001010111100, Expect Out: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 1100000011010111
# In: 1100111011000010, Expect Out: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST FAILEd
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(52)
#    Time: 1015 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 52
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 1111000101110110
# In: 1110100111111001, Expect Out: 1111000101110110
# In: 1000010011000101, Expect Out: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0101100000101101
# In: 0010001010000000, Expect Out: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 1110100100011101
# In: 0000101011001010, Expect Out: 1110100100011101
# In: 1011110111110010, Expect Out: 1110100100011101
# In: 1011001101000001, Expect Out: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 1111001101111000
# In: 1111100111000110, Expect Out: 1111001101111000
# In: 0000001010111100, Expect Out: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 1100000011010111
# In: 1100111011000010, Expect Out: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST PASSED
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(52)
#    Time: 1005 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 52
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# ERROR, expect: 0111101100001101, detected: 0000000000000000
# In: 1000010001100101, Expect Out: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# ERROR, expect: 1110001100000001, detected: 0111101100001101
# In: 1111000101110110, Expect Out: 1111000101110110
# ERROR, expect: 1111000101110110, detected: 1110001100000001
# In: 0101011111101101, Expect Out: 1111000101110110
# In: 1110100111111001, Expect Out: 1111000101110110
# In: 1000010011000101, Expect Out: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# ERROR, expect: 1111011111100101, detected: 1111000101110110
# In: 1101011000010010, Expect Out: 1101011000010010
# ERROR, expect: 1101011000010010, detected: 1111011111100101
# In: 0110100111110010, Expect Out: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# ERROR, expect: 0111101011101000, detected: 1101011000010010
# In: 0100100101011100, Expect Out: 0100100101011100
# ERROR, expect: 0100100101011100, detected: 0111101011101000
# In: 0101100000101101, Expect Out: 0101100000101101
# ERROR, expect: 0101100000101101, detected: 0100100101011100
# In: 0110001001100011, Expect Out: 0101100000101101
# In: 0010001010000000, Expect Out: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# ERROR, expect: 0100010110101010, detected: 0101100000101101
# In: 0011111010010110, Expect Out: 0011111010010110
# ERROR, expect: 0011111010010110, detected: 0100010110101010
# In: 0011100000001101, Expect Out: 0011100000001101
# ERROR, expect: 0011100000001101, detected: 0011111010010110
# In: 1101110101101011, Expect Out: 1101110101101011
# ERROR, expect: 1101110101101011, detected: 0011100000001101
# In: 0100101000000010, Expect Out: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# ERROR, expect: 1110100100011101, detected: 1101110101101011
# In: 0100100100100011, Expect Out: 1110100100011101
# In: 0000101011001010, Expect Out: 1110100100011101
# In: 1011110111110010, Expect Out: 1110100100011101
# In: 1011001101000001, Expect Out: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# ERROR, expect: 1111001101111000, detected: 1110100100011101
# In: 0000110111101011, Expect Out: 1111001101111000
# In: 1111100111000110, Expect Out: 1111001101111000
# In: 0000001010111100, Expect Out: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# ERROR, expect: 1001101000001011, detected: 1111001101111000
# In: 0100000110000101, Expect Out: 0100000110000101
# ERROR, expect: 0100000110000101, detected: 1001101000001011
# In: 0110000000111011, Expect Out: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# ERROR, expect: 0011001001111110, detected: 0100000110000101
# In: 1001101111110001, Expect Out: 1001101111110001
# ERROR, expect: 1001101111110001, detected: 0011001001111110
# In: 0000011101100010, Expect Out: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# ERROR, expect: 0101010110011111, detected: 1001101111110001
# In: 1010100111111000, Expect Out: 1010100111111000
# ERROR, expect: 1010100111111000, detected: 0101010110011111
# In: 0101011010011111, Expect Out: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# ERROR, expect: 1100000001011011, detected: 1010100111111000
# In: 0011001001001001, Expect Out: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# ERROR, expect: 1100000011010111, detected: 1100000001011011
# In: 0010111110010110, Expect Out: 1100000011010111
# In: 1100111011000010, Expect Out: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# ERROR, expect: 0101101001110111, detected: 1100000011010111
# In: 1101101100010010, Expect Out: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# ERROR, expect: 1000000101101101, detected: 0101101001110111
# In: 1000111100011111, Expect Out: 1000111100011111
# ERROR, expect: 1000111100011111, detected: 1000000101101101
# In: 0010111110000101, Expect Out: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# ERROR, expect: 0101100101011011, detected: 1000111100011111
# TEST FAILEd
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(52)
#    Time: 1 us  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 52
# Compile of dff_16bit_tb.v was successful.
restart
# Loading work.dff_16bit_tb
run -all
# In: 0011010100100100, Expect Out: 0011010100100100
# In: 1101011000001001, Expect Out: 1101011000001001
# In: 0111101100001101, Expect Out: 0111101100001101
# In: 1000010001100101, Expect Out: 0111101100001101
# In: 1110001100000001, Expect Out: 1110001100000001
# In: 1111000101110110, Expect Out: 1111000101110110
# In: 0101011111101101, Expect Out: 1111000101110110
# In: 1110100111111001, Expect Out: 1111000101110110
# In: 1000010011000101, Expect Out: 1111000101110110
# In: 1111011111100101, Expect Out: 1111011111100101
# In: 1101011000010010, Expect Out: 1101011000010010
# In: 0110100111110010, Expect Out: 1101011000010010
# In: 0111101011101000, Expect Out: 0111101011101000
# In: 0100100101011100, Expect Out: 0100100101011100
# In: 0101100000101101, Expect Out: 0101100000101101
# In: 0110001001100011, Expect Out: 0101100000101101
# In: 0010001010000000, Expect Out: 0101100000101101
# In: 0100010110101010, Expect Out: 0100010110101010
# In: 0011111010010110, Expect Out: 0011111010010110
# In: 0011100000001101, Expect Out: 0011100000001101
# In: 1101110101101011, Expect Out: 1101110101101011
# In: 0100101000000010, Expect Out: 1101110101101011
# In: 1110100100011101, Expect Out: 1110100100011101
# In: 0100100100100011, Expect Out: 1110100100011101
# In: 0000101011001010, Expect Out: 1110100100011101
# In: 1011110111110010, Expect Out: 1110100100011101
# In: 1011001101000001, Expect Out: 1110100100011101
# In: 1111001101111000, Expect Out: 1111001101111000
# In: 0000110111101011, Expect Out: 1111001101111000
# In: 1111100111000110, Expect Out: 1111001101111000
# In: 0000001010111100, Expect Out: 1111001101111000
# In: 1001101000001011, Expect Out: 1001101000001011
# In: 0100000110000101, Expect Out: 0100000110000101
# In: 0110000000111011, Expect Out: 0100000110000101
# In: 0011001001111110, Expect Out: 0011001001111110
# In: 1001101111110001, Expect Out: 1001101111110001
# In: 0000011101100010, Expect Out: 1001101111110001
# In: 0101010110011111, Expect Out: 0101010110011111
# In: 1010100111111000, Expect Out: 1010100111111000
# In: 0101011010011111, Expect Out: 1010100111111000
# In: 1100000001011011, Expect Out: 1100000001011011
# In: 0011001001001001, Expect Out: 1100000001011011
# In: 1100000011010111, Expect Out: 1100000011010111
# In: 0010111110010110, Expect Out: 1100000011010111
# In: 1100111011000010, Expect Out: 1100000011010111
# In: 0101101001110111, Expect Out: 0101101001110111
# In: 1101101100010010, Expect Out: 0101101001110111
# In: 1000000101101101, Expect Out: 1000000101101101
# In: 1000111100011111, Expect Out: 1000111100011111
# In: 0010111110000101, Expect Out: 1000111100011111
# In: 0101100101011011, Expect Out: 0101100101011011
# TEST PASSED
# ** Note: $finish    : /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v(52)
#    Time: 1003 ns  Iteration: 0  Instance: /dff_16bit_tb
# 1
# Break at /afs/cs.wisc.edu/u/x/u/xuyi/private/cs552/hw3/hw3_1/dff_16bit_tb.v line 52
quit -sim
# Compile of dff_16bit_tb.v was successful.
