$date
	Sun Oct 23 02:45:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#431112
b110 !
1"
#431114
b110 &
b110 %
1$
#431115
0"
#431118
b11 &
b11 %
#431122
b1010 &
b1010 %
#431126
b101 &
b101 %
#431130
b10000 &
b10000 %
#431134
b1000 &
b1000 %
#431138
b100 &
b100 %
#431142
b10 &
b10 %
#431146
b1 &
b1 %
1#
#431150
b0 &
0#
b0 %
0$
#1374391
b10100 !
1"
#1374394
b10100 &
b10100 %
1$
#1374395
0"
#1374398
b1010 &
b1010 %
#1374402
b101 &
b101 %
#1374406
b10000 &
b10000 %
#1374410
b1000 &
b1000 %
#1374414
b100 &
b100 %
#1374418
b10 &
b10 %
#1374422
b1 &
1#
b1 %
#1374426
b0 &
b0 %
0#
0$
#2417159
b1110 !
1"
#2417162
b1110 &
b1110 %
1$
#2417163
0"
#2417166
b111 &
b111 %
#2417170
b10110 &
b10110 %
#2417174
b1011 &
b1011 %
#2417178
b100010 &
b100010 %
#2417182
b10001 &
b10001 %
#2417186
b110100 &
b110100 %
#2417190
b11010 &
b11010 %
#2417194
b1101 &
b1101 %
#2417198
b101000 &
b101000 %
#2417202
b10100 &
b10100 %
#2417206
b1010 &
b1010 %
#2417210
b101 &
b101 %
#2417214
b10000 &
b10000 %
#2417218
b1000 &
b1000 %
#2417222
b100 &
b100 %
#2417226
b10 &
b10 %
#2417230
b1 &
1#
b1 %
#2417234
b0 &
b0 %
0#
0$
#4500012
