Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov  9 20:20:28 2023
| Host         : DESKTOP-MTC1J3G running 64-bit major release  (build 9200)
| Command      : report_methodology -file SMASH_TOP_methodology_drc_routed.rpt -pb SMASH_TOP_methodology_drc_routed.pb -rpx SMASH_TOP_methodology_drc_routed.rpx
| Design       : SMASH_TOP
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 97
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 3          |
| TIMING-7  | Critical Warning | No common node between related clocks              | 3          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 10         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 6          |
| TIMING-18 | Warning          | Missing input or output delay                      | 33         |
| TIMING-23 | Warning          | Combinational loop found                           | 33         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clk_wiz/inst/clk_in1 is defined downstream of clock Clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock mb_block_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock Clk and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks Clk and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Clk] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_clk_wiz_0 and Clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks Clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_mb_ball_clk_wiz_1_0 and Clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_ball_clk_wiz_1_0] -to [get_clocks Clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks Clk and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Clk] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks clk_out1_clk_wiz_0 and Clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_clk_wiz_0] -to [get_clocks Clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks clk_out1_mb_ball_clk_wiz_1_0 and Clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_mb_ball_clk_wiz_1_0] -to [get_clocks Clk]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin mario_instance/MarioX_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk_wiz/inst/clk_in1 is created on an inappropriate internal pin clk_wiz/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock mb_block_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin mb_block_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell vga_to_hdmi/inst/encr/oserdes_m_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) vga_to_hdmi/inst/encg/dout_reg[9]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[1]/CLR, vga_to_hdmi/inst/encr/cnt_reg[2]/CLR,
vga_to_hdmi/inst/encr/cnt_reg[3]/CLR, vga_to_hdmi/inst/encr/cnt_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[0]/CLR,
vga_to_hdmi/inst/encr/dout_reg[1]/CLR,
vga_to_hdmi/inst/encr/dout_reg[2]/CLR,
vga_to_hdmi/inst/encr/dout_reg[3]/CLR,
vga_to_hdmi/inst/encr/dout_reg[4]/CLR,
vga_to_hdmi/inst/encr/dout_reg[5]/CLR,
vga_to_hdmi/inst/encr/dout_reg[6]/CLR,
vga_to_hdmi/inst/encr/dout_reg[7]/CLR,
vga_to_hdmi/inst/encr/dout_reg[8]/CLR,
vga_to_hdmi/inst/encr/dout_reg[9]/CLR (the first 15 of 42 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -32.518 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[5]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -32.534 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[1]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -32.583 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[3]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -32.708 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[6]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -33.886 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[2]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -33.898 ns between Mario_State0/FSM_onehot_State_reg[5]/C (clocked by Clk) and Mario_State0/FSM_onehot_State_reg[7]/D (clocked by Clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_usb_int_tri_i[0] relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on usb_spi_miso relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on gpio_usb_rst_tri_o relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on hex_gridA[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[0] relative to clock(s) Clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[1] relative to clock(s) Clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[2] relative to clock(s) Clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on hex_gridB[3] relative to clock(s) Clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on hex_segA[0] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on hex_segA[1] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on hex_segA[2] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on hex_segA[3] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on hex_segA[4] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hex_segA[5] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hex_segA[6] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hex_segA[7] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hex_segB[0] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on hex_segB[1] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on hex_segB[2] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on hex_segB[3] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on hex_segB[4] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on hex_segB[5] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hex_segB[6] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hex_segB[7] relative to clock(s) Clk, mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on usb_spi_mosi relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on usb_spi_sclk relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on usb_spi_ss relative to clock(s) mb_block_i/clk_wiz_1/inst/clk_in1
Related violations: <none>

TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_8/S[0] and Mario_State0/i__carry__0_i_8/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_8/S[1] and Mario_State0/i__carry__0_i_8/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_8/S[2] and Mario_State0/i__carry__0_i_8/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_8/S[3] and Mario_State0/i__carry__0_i_8/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_9/S[0] and Mario_State0/i__carry__0_i_9/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_9/S[1] and Mario_State0/i__carry__0_i_9/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#7 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_9/S[2] and Mario_State0/i__carry__0_i_9/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#8 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__0_i_9/S[3] and Mario_State0/i__carry__0_i_9/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#9 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_8/S[0] and Mario_State0/i__carry__1_i_8/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#10 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_8/S[1] and Mario_State0/i__carry__1_i_8/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#11 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_8/S[2] and Mario_State0/i__carry__1_i_8/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#12 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_8/S[3] and Mario_State0/i__carry__1_i_8/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#13 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_9/S[0] and Mario_State0/i__carry__1_i_9/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#14 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_9/S[1] and Mario_State0/i__carry__1_i_9/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#15 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_9/S[2] and Mario_State0/i__carry__1_i_9/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#16 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__1_i_9/S[3] and Mario_State0/i__carry__1_i_9/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#17 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__2_i_7/S[0] and Mario_State0/i__carry__2_i_7/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#18 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__2_i_7/S[1] and Mario_State0/i__carry__2_i_7/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#19 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__2_i_7/S[2] and Mario_State0/i__carry__2_i_7/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#20 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry__2_i_7/S[3] and Mario_State0/i__carry__2_i_7/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#21 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_10__0/S[1] and Mario_State0/i__carry_i_10__0/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#22 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_10__0/S[2] and Mario_State0/i__carry_i_10__0/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#23 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_10__0/S[3] and Mario_State0/i__carry_i_10__0/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#24 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_11/I0 and Mario_State0/i__carry_i_11/O to disable the timing loop
Related violations: <none>

TIMING-23#25 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_12__0/S[0] and Mario_State0/i__carry_i_12__0/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#26 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_12__0/S[1] and Mario_State0/i__carry_i_12__0/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#27 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_12__0/S[2] and Mario_State0/i__carry_i_12__0/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#28 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_12__0/S[3] and Mario_State0/i__carry_i_12__0/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#29 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_13__0/S[0] and Mario_State0/i__carry_i_13__0/O[0] to disable the timing loop
Related violations: <none>

TIMING-23#30 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_13__0/S[1] and Mario_State0/i__carry_i_13__0/O[1] to disable the timing loop
Related violations: <none>

TIMING-23#31 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_13__0/S[2] and Mario_State0/i__carry_i_13__0/O[2] to disable the timing loop
Related violations: <none>

TIMING-23#32 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_13__0/S[3] and Mario_State0/i__carry_i_13__0/O[3] to disable the timing loop
Related violations: <none>

TIMING-23#33 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between Mario_State0/i__carry_i_29/I0 and Mario_State0/i__carry_i_29/O to disable the timing loop
Related violations: <none>


