v 20130925 2
C 40000 40000 0 0 0 title-A2.sym
C 50000 49800 1 0 0 nmos-4.sym
{
T 50600 50300 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50700 50400 5 10 0 1 0 0 1
footprint=SOT23
T 50600 50300 5 10 1 1 0 0 1
refdes=Q1
T 50500 50100 5 10 1 1 0 0 1
value=Si2302
}
C 51000 51500 1 0 1 resistor-v-1.sym
{
T 50700 51900 5 10 0 0 0 6 1
device=RESISTOR
T 50700 51700 5 10 0 1 0 6 1
footprint=0805
T 50700 52200 5 10 1 1 180 6 1
refdes=R4
T 50600 52000 5 10 1 1 180 6 1
value=1k1 0.1%
}
C 51700 51500 1 0 0 resistor-v-1.sym
{
T 52000 51900 5 10 0 0 0 0 1
device=RESISTOR
T 52000 51700 5 10 0 1 0 0 1
footprint=0805
T 52000 52200 5 10 1 1 180 0 1
refdes=R5
T 52100 52000 5 10 1 1 180 0 1
value=1k1 0.1%
}
C 50900 51400 1 0 0 resistor-h-1.sym
{
T 51200 51800 5 10 0 0 0 0 1
device=RESISTOR
T 51200 51600 5 10 0 1 0 0 1
footprint=none
T 51400 51600 5 10 1 1 0 0 1
refdes=G1
T 51100 51600 5 10 1 1 0 0 1
value=1
}
N 51800 51500 52200 51500 4
{
T 51800 51500 5 10 1 1 0 0 1
netname=cell1
}
N 50500 51500 50900 51500 4
{
T 50500 51500 5 10 1 1 0 0 1
netname=cell0
}
C 52700 49800 1 0 1 nmos-4.sym
{
T 52100 50300 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
T 52000 50400 5 10 0 1 0 6 1
footprint=SOT23
T 52100 50300 5 10 1 1 0 6 1
refdes=Q2
T 51600 50100 5 10 1 1 0 0 1
value=Si2302
}
C 50400 49500 1 0 0 gnd-1.sym
N 50500 49800 52200 49800 4
N 50000 50000 49400 50000 4
{
T 49400 50000 5 10 1 1 0 0 1
netname=gate
}
N 52700 50000 53100 50000 4
{
T 52600 50000 5 10 1 1 0 0 1
netname=\_gate\_
}
N 48100 52400 52700 52400 4
{
T 51600 52400 5 10 1 1 0 0 1
netname=1v8
}
C 58800 46500 1 90 0 thermistor-1.sym
{
T 58400 46800 5 10 0 0 90 0 1
device=RESISTOR
T 58200 47300 5 10 1 1 180 0 1
refdes=T1
T 58200 47000 5 10 1 1 180 0 1
value=1
T 58600 46800 5 10 0 1 90 0 1
footprint=none
}
C 58800 47800 1 0 1 resistor-v-1.sym
{
T 58500 48200 5 10 0 0 0 6 1
device=RESISTOR
T 58500 48000 5 10 0 1 0 6 1
footprint=0805
T 58500 48500 5 10 1 1 180 6 1
refdes=R13
T 58500 48100 5 10 1 1 0 0 1
value=10k
}
C 59700 47800 1 0 1 resistor-v-1.sym
{
T 59400 48200 5 10 0 0 0 6 1
device=RESISTOR
T 59400 48000 5 10 0 1 0 6 1
footprint=0805
T 59400 48500 5 10 1 1 180 6 1
refdes=R14
T 59400 48100 5 10 1 1 0 0 1
value=2k2
}
C 59700 46600 1 0 1 resistor-v-1.sym
{
T 59400 47000 5 10 0 0 0 6 1
device=RESISTOR
T 59400 46800 5 10 0 1 0 6 1
footprint=0805
T 59400 47300 5 10 1 1 180 6 1
refdes=R15
T 59400 46900 5 10 1 1 0 0 1
value=2k2
}
N 58300 47800 58300 47500 4
{
T 58000 47700 5 10 1 1 0 0 1
netname=thermistor
}
N 59200 47800 59200 47500 4
{
T 59200 47600 5 10 1 1 0 0 1
netname=v_half
}
N 60000 48700 58300 48700 4
{
T 58700 48700 5 10 1 1 0 0 1
netname=1v8
}
N 58300 46600 59200 46600 4
C 58900 46300 1 0 1 gnd-1.sym
N 59500 50900 58900 50900 4
{
T 59000 50900 5 10 1 1 0 0 1
netname=cell0
}
N 59500 50500 58900 50500 4
{
T 59000 50500 5 10 1 1 0 0 1
netname=cell1
}
N 59500 49400 58900 49400 4
{
T 59000 49400 5 10 1 1 0 0 1
netname=thermistor
}
C 59200 49700 1 270 1 gnd-1.sym
N 59500 51800 58800 51800 4
{
T 58800 51800 5 10 1 1 0 0 1
netname=5v_reg
}
T 58700 53200 9 10 1 0 0 0 1
4.5V/70m, or 15cm/mV
N 59500 52600 58800 52600 4
{
T 58600 52600 5 10 1 1 0 0 1
netname=depth_vout
}
N 54900 53100 53500 53100 4
{
T 54000 53100 5 10 1 1 0 0 1
netname=depth_vout
}
N 54900 51400 54300 51400 4
{
T 54300 51400 5 10 1 1 0 0 1
netname=v_half
}
C 54900 50300 1 0 0 resistor-h-1.sym
{
T 55200 50700 5 10 0 0 0 0 1
device=RESISTOR
T 55400 50500 5 10 1 1 0 0 1
refdes=R17
T 55100 50500 5 10 1 1 0 0 1
value=47k
T 55200 50500 5 10 0 1 0 0 1
footprint=0805
}
N 54900 50400 54900 51000 4
N 55800 50400 55900 50400 4
N 55900 50400 55900 50600 4
C 54000 50300 1 0 0 resistor-h-1.sym
{
T 54300 50700 5 10 0 0 0 0 1
device=RESISTOR
T 54500 50500 5 10 1 1 0 0 1
refdes=R16
T 54200 50500 5 10 1 1 0 0 1
value=10k
T 54300 50500 5 10 0 1 0 0 1
footprint=0805
}
C 53900 50100 1 0 0 gnd-1.sym
C 55300 52000 1 0 0 gnd-1.sym
C 55300 50500 1 0 0 gnd-1.sym
C 55900 52800 1 0 0 resistor-h-1.sym
{
T 56200 53200 5 10 0 0 0 0 1
device=RESISTOR
T 56500 53000 5 10 1 1 0 0 1
refdes=R10
T 56100 53000 5 10 1 1 0 0 1
value=2k2
T 56200 53000 5 10 0 1 0 0 1
footprint=0805
}
C 56300 52000 1 0 0 resistor-v-1.sym
{
T 56600 52400 5 10 0 0 0 0 1
device=RESISTOR
T 56600 52200 5 10 0 1 0 0 1
footprint=0805
T 56600 52700 5 10 1 1 180 0 1
refdes=R12
T 56300 52300 5 10 1 1 0 0 1
value=1k5
}
C 56700 51700 1 0 0 gnd-1.sym
N 55400 52300 55400 52500 4
N 54900 52700 54900 52400 4
N 54900 52400 55900 52400 4
N 55900 52400 55900 52900 4
C 49800 43400 1 90 0 ldo-sot23-4.sym
{
T 48500 45000 5 10 0 0 90 0 1
device=LDOsot23
T 49100 44700 5 10 1 1 0 6 1
refdes=U3
T 48180 45000 5 10 0 0 90 0 1
footprint=SOT23
T 48700 44900 5 10 1 1 0 0 1
value=XC6206P332MR
}
C 48500 43600 1 0 1 capacitor-v-1.sym
{
T 48300 44300 5 10 0 0 0 6 1
device=CAPACITOR
T 48200 43800 5 10 0 1 0 6 1
footprint=0805
T 48300 44500 5 10 0 0 0 6 1
symversion=0.1
T 48100 44400 5 10 1 1 180 6 1
refdes=C9
T 48100 44000 5 10 1 1 180 6 1
value=1uF
}
C 50700 43600 1 0 1 capacitor-v-1.sym
{
T 50500 44300 5 10 0 0 0 6 1
device=CAPACITOR
T 50400 43800 5 10 0 1 0 6 1
footprint=0805
T 50500 44500 5 10 0 0 0 6 1
symversion=0.1
T 50300 44400 5 10 1 1 180 6 1
refdes=C10
T 50300 44000 5 10 1 1 180 6 1
value=1uF
}
N 50200 44500 49800 44500 4
N 48000 44500 48600 44500 4
N 48600 44500 48600 44200 4
N 49800 43900 49800 43600 4
N 45000 43600 50200 43600 4
C 49000 43300 1 0 0 gnd-1.sym
C 53700 52200 1 0 0 capacitor-v-1.sym
{
T 53900 52900 5 10 0 0 0 0 1
device=CAPACITOR
T 54000 52400 5 10 0 1 0 0 1
footprint=0805
T 53900 53100 5 10 0 0 0 0 1
symversion=0.1
T 54100 53000 5 10 1 1 180 0 1
refdes=C2
T 54100 52600 5 10 1 1 180 0 1
value=470p
}
C 54100 51900 1 0 0 gnd-1.sym
C 51000 50600 1 0 1 resistor-v-1.sym
{
T 50700 51000 5 10 0 0 0 6 1
device=RESISTOR
T 50700 50800 5 10 0 1 0 6 1
footprint=0805
T 50700 51100 5 10 1 1 180 6 1
refdes=R6
T 50600 50900 5 10 1 1 180 6 1
value=15R 0.1%
}
C 51700 50600 1 0 0 resistor-v-1.sym
{
T 52000 51000 5 10 0 0 0 0 1
device=RESISTOR
T 52000 50800 5 10 0 1 0 0 1
footprint=0805
T 52000 51300 5 10 1 1 180 0 1
refdes=R9
T 52100 51100 5 10 1 1 180 0 1
value=15R 0.1%
}
T 49400 49100 9 10 1 0 0 0 2
Resistors raise voltage at cell0 and
cell1, reduce effect of RDSon.
C 59400 51900 1 0 0 gnd-1.sym
C 45100 43600 1 0 0 npn-4.sym
{
T 45700 44100 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 45400 44100 5 10 1 1 0 0 1
refdes=Q7
T 44500 43700 5 10 1 1 0 0 1
value=MMUN2213
T 45100 43600 5 10 0 1 0 0 1
footprint=SOT23
}
C 46400 45700 1 180 1 pnp-4.sym
{
T 47000 45300 5 10 0 0 180 6 1
device=PNP_TRANSISTOR
T 47000 45200 5 10 1 1 180 6 1
refdes=Q4
T 46700 45200 5 10 1 1 0 0 1
value=MMUN2111
T 46400 45700 5 10 0 1 0 0 1
footprint=SOT23
}
N 46400 44800 46100 44800 4
C 46700 45700 1 0 0 12V-plus-1.sym
N 44700 44100 45100 44100 4
{
T 44600 44100 5 10 1 1 0 0 1
netname=excite
}
N 46900 44700 47500 44700 4
{
T 46500 44500 5 10 1 1 0 0 1
netname=12v_switched
}
N 55400 53300 56300 53300 4
{
T 55400 53300 5 10 1 1 0 0 1
netname=12v_switched
}
N 55400 51600 56400 51600 4
{
T 55400 51600 5 10 1 1 0 0 1
netname=12v_switched
}
N 56800 52900 57700 52900 4
{
T 57000 52900 5 10 1 1 0 0 1
netname=depth
}
C 48400 44500 1 0 0 vcc-1.sym
C 50000 44500 1 0 0 3.3V-plus-1.sym
C 59500 51600 1 0 0 header3-1.sym
{
T 60500 52250 5 10 0 0 0 0 1
device=HEADER3
T 59900 52900 5 10 1 1 0 0 1
refdes=J3
T 59500 51600 5 10 0 0 0 0 1
footprint=CON_HDR-200P-3C-1R-3N__JST_B3B-PH-K
}
C 54900 50800 1 0 0 lm358-1.sym
{
T 55575 51400 5 10 0 0 0 0 1
device=LM358
T 55600 52150 5 10 0 1 0 0 1
footprint=SO8
T 55100 51600 5 10 1 1 0 0 1
refdes=U2
T 54900 50800 5 10 0 0 0 0 1
slot=1
T 54400 51100 5 10 1 1 0 0 1
value=LM358
}
C 54900 52500 1 0 0 lm358-1.sym
{
T 55575 53100 5 10 0 0 0 0 1
device=LM358
T 55600 53850 5 10 0 1 0 0 1
footprint=SO8
T 55100 53300 5 10 1 1 0 0 1
refdes=U2
T 54900 52500 5 10 0 0 0 0 1
slot=2
T 54400 52800 5 10 1 1 0 0 1
value=LM358
}
C 58200 50400 1 0 1 capacitor-v-1.sym
{
T 58000 51100 5 10 0 0 0 6 1
device=CAPACITOR
T 57900 50600 5 10 0 1 0 6 1
footprint=0805
T 58000 51300 5 10 0 0 0 6 1
symversion=0.1
T 57800 51200 5 10 1 1 180 6 1
refdes=C6
T 57800 50800 5 10 1 1 180 6 1
value=1uF
}
C 57600 50100 1 0 0 gnd-1.sym
N 57700 51300 58600 51300 4
{
T 57700 51300 5 10 1 1 0 0 1
netname=12v_switched
}
C 45400 46300 1 0 0 baby-idc-1.sym
{
T 45650 46050 5 10 0 1 0 0 1
device=HEADER20
T 46100 50500 5 10 1 1 0 0 1
refdes=J1
T 45400 46300 5 10 0 0 0 0 1
footprint=BABY_PERIPHERAL_INTERFACE
}
N 46900 49400 47700 49400 4
{
T 47200 49400 5 10 1 1 0 0 1
netname=excite
}
N 44800 49000 45500 49000 4
{
T 44800 49000 5 10 1 1 0 0 1
netname=sda
}
N 47700 49000 46900 49000 4
{
T 47600 49000 5 10 1 1 0 6 1
netname=scl
}
C 44700 48300 1 0 0 gnd-1.sym
C 47500 48200 1 0 0 5V-plus-1.sym
N 44800 48600 46900 48600 4
N 45500 48200 47700 48200 4
C 47500 50200 1 0 0 12V-plus-1.sym
N 45500 50200 47700 50200 4
C 47500 44500 1 0 0 nmos-4.sym
{
T 48100 45000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 48200 45100 5 10 0 1 0 0 1
footprint=SOT23
T 48100 45000 5 10 1 1 0 0 1
refdes=Q5
T 48600 44800 5 10 1 1 0 6 1
value=2N7002
}
C 47800 45300 1 0 0 5V-plus-1.sym
C 46600 43600 1 0 1 capacitor-v-1.sym
{
T 46400 44300 5 10 0 0 0 6 1
device=CAPACITOR
T 46300 43800 5 10 0 1 0 6 1
footprint=0805
T 46400 44500 5 10 0 0 0 6 1
symversion=0.1
T 46200 44400 5 10 1 1 180 6 1
refdes=C8
T 46200 44000 5 10 1 1 180 6 1
value=1uF
}
N 46400 45200 46400 44800 4
N 46100 45700 46900 45700 4
N 46100 44800 46100 44500 4
N 46100 44600 45600 44600 4
C 45800 43300 1 0 0 gnd-1.sym
C 47000 43600 1 0 0 resistor-v-1.sym
{
T 47300 44000 5 10 0 0 0 0 1
device=RESISTOR
T 47300 43800 5 10 0 1 0 0 1
footprint=0805
T 47300 44300 5 10 1 1 180 0 1
refdes=R2
T 47300 44000 5 10 1 1 180 0 1
value=47k
}
N 47500 44500 47500 44700 4
C 59500 49900 1 0 0 header2-1.sym
{
T 60500 50550 5 10 0 0 0 0 1
device=HEADER2
T 59900 51200 5 10 1 1 0 0 1
refdes=J2
T 59500 49900 5 10 0 1 0 0 1
footprint=CON_HDR-200P-2C-1R-2N__JST_B2B-PH-K
}
C 59500 48800 1 0 0 header2-1.sym
{
T 60500 49450 5 10 0 0 0 0 1
device=HEADER2
T 59900 50100 5 10 1 1 0 0 1
refdes=J4
T 59500 48800 5 10 0 1 0 0 1
footprint=CON_HDR-200P-2C-1R-2N__JST_B2B-PH-K
}
C 49600 46700 1 0 0 nmos-4.sym
{
T 50200 47200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50300 47300 5 10 0 1 0 0 1
footprint=SOT23
T 50300 47300 5 10 1 1 0 0 1
refdes=Q6
T 50000 47000 5 10 1 1 0 0 1
value=2N7002
}
C 50200 47500 1 90 0 resistor-h-1.sym
{
T 49800 47800 5 10 0 0 90 0 1
device=RESISTOR
T 50000 48200 5 10 1 1 180 0 1
refdes=R7
T 50000 47900 5 10 1 1 180 0 1
value=2k2
T 50000 47800 5 10 0 1 90 0 1
footprint=0805
}
N 50100 47500 50700 47500 4
{
T 50100 47500 5 10 1 1 0 0 1
netname=\_gate\_
}
N 49600 46900 49200 46900 4
{
T 49100 46900 5 10 1 1 0 0 1
netname=gate
}
C 50000 46400 1 0 0 gnd-1.sym
C 49900 48400 1 0 0 3.3V-plus-1.sym
C 48100 51300 1 90 0 ldo-sot23-4.sym
{
T 46800 52900 5 10 0 0 90 0 1
device=LDOsot23
T 47400 52700 5 10 1 1 0 6 1
refdes=U1
T 46480 52900 5 10 0 0 90 0 1
footprint=SOT23
T 47600 52600 5 10 1 1 0 0 1
value=XC6206 1.8V
T 47600 52800 5 10 1 1 0 0 1
value=MCP1700-2502
}
C 46100 52400 1 0 0 vcc-1.sym
C 46800 51500 1 0 1 capacitor-v-1.sym
{
T 46600 52200 5 10 0 0 0 6 1
device=CAPACITOR
T 46500 51700 5 10 0 1 0 6 1
footprint=0805
T 46600 52400 5 10 0 0 0 6 1
symversion=0.1
T 46400 52300 5 10 1 1 180 6 1
refdes=C3
T 46400 51900 5 10 1 1 180 6 1
value=1uF
}
N 46300 52400 46900 52400 4
N 46900 52400 46900 52100 4
C 46200 51200 1 0 0 gnd-1.sym
C 48000 51500 1 0 0 gnd-1.sym
T 46000 52900 9 10 1 0 0 0 2
MCP1700 is 50ppm/C (preferred),
XC6206 is 100ppm/C
C 56600 44100 1 0 0 ADS1115-1.sym
{
T 57100 46200 5 10 0 0 0 0 1
device=ADS1115
T 57500 45900 5 10 1 1 0 0 1
refdes=U4
T 57200 46500 5 10 0 0 0 0 1
symversion=1.0
T 57468 44600 5 10 0 1 0 0 1
footprint=MSOP10
T 56600 44100 5 10 0 0 0 0 1
value=ADS1115
}
N 58900 44700 59800 44700 4
{
T 58900 44700 5 10 1 1 0 0 1
netname=v_half
}
N 58900 44400 59400 44400 4
{
T 58900 44400 5 10 1 1 0 0 1
netname=cond
}
N 56700 44400 56200 44400 4
{
T 56200 44400 5 10 1 1 0 0 1
netname=thermistor
}
N 56700 44700 55800 44700 4
{
T 56200 44700 5 10 1 1 0 0 1
netname=depth
}
C 56400 45500 1 270 1 gnd-1.sym
C 56700 45200 1 0 1 nc-right-1.sym
{
T 56600 45700 5 10 0 0 0 6 1
value=NoConnection
T 56600 45900 5 10 0 0 0 6 1
device=DRC_Directive
}
C 56400 44900 1 270 1 gnd-1.sym
N 58900 45300 59400 45300 4
{
T 59100 45300 5 10 1 1 0 0 1
netname=sda
}
N 58900 45600 59400 45600 4
{
T 59100 45600 5 10 1 1 0 0 1
netname=scl
}
C 59200 45200 1 270 0 3.3V-plus-1.sym
C 55400 45800 1 0 0 3.3V-plus-1.sym
C 56100 44900 1 0 1 capacitor-v-1.sym
{
T 55900 45600 5 10 0 0 0 6 1
device=CAPACITOR
T 55800 45100 5 10 0 1 0 6 1
footprint=0805
T 55900 45800 5 10 0 0 0 6 1
symversion=0.1
T 55700 45700 5 10 1 1 180 6 1
refdes=C7
T 55700 45300 5 10 1 1 180 6 1
value=1uF
}
C 55500 44600 1 0 0 gnd-1.sym
C 51500 43500 1 0 0 at24c0x-1.sym
{
T 52400 43600 5 8 0 1 0 0 1
footprint=SO8
T 53100 44800 5 10 0 0 0 0 1
device=I2C EEPROM
T 52100 45400 5 10 1 1 0 6 1
refdes=U6
T 52100 43500 5 10 1 1 0 0 1
value=AT24C02
}
N 53400 43900 53900 43900 4
{
T 53600 43900 5 10 1 1 0 0 1
netname=sda
}
N 53400 44300 53900 44300 4
{
T 53600 44300 5 10 1 1 0 0 1
netname=scl
}
C 53200 45100 1 0 0 3.3V-plus-1.sym
C 51500 43600 1 0 0 gnd-1.sym
N 51600 43900 51600 45100 4
C 53800 44400 1 0 0 gnd-1.sym
N 53900 44700 53400 44700 4
T 51400 45700 9 10 1 0 0 0 1
7-bit address set to 1010000 (0x50)
C 54200 48500 1 0 0 lm393-1.sym
{
T 54425 50550 5 8 0 0 0 0 1
device=LM393
T 54400 49400 5 10 1 1 0 0 1
refdes=U5
T 54400 50400 5 10 0 0 0 0 1
symversion=0.1
T 54200 48500 5 10 0 0 0 0 1
footprint=SO8
T 54200 48500 5 10 0 1 0 0 1
value=LM393
T 54200 48500 5 10 0 0 0 0 1
slot=2
}
N 54200 49100 53500 49100 4
{
T 53500 49100 5 10 1 1 0 0 1
netname=cell0
}
C 54600 48300 1 0 0 gnd-1.sym
N 54700 48600 54700 48500 4
C 56100 47300 1 0 0 capacitor-v-1.sym
{
T 56300 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 56900 48000 5 10 1 1 180 0 1
refdes=C4
T 56900 47600 5 10 1 1 180 0 1
value=0.1
T 56400 47500 5 10 0 1 0 0 1
footprint=0805
T 56300 48200 5 10 0 0 0 0 1
symversion=0.1
}
C 56500 47000 1 0 0 gnd-1.sym
N 56400 48200 57100 48200 4
{
T 56600 48200 5 10 1 1 0 0 1
netname=peak
}
C 57600 47300 1 0 1 resistor-v-1.sym
{
T 57300 47700 5 10 0 0 0 6 1
device=RESISTOR
T 57300 47500 5 10 0 1 0 6 1
footprint=0805
T 57300 48000 5 10 1 1 180 6 1
refdes=R3
T 57300 47600 5 10 1 1 0 0 1
value=2M2
}
C 57000 47000 1 0 0 gnd-1.sym
C 48400 51200 1 0 0 gnd-1.sym
C 49000 51500 1 0 1 capacitor-v-1.sym
{
T 48800 52200 5 10 0 0 0 6 1
device=CAPACITOR
T 48700 51700 5 10 0 1 0 6 1
footprint=0805
T 48800 52400 5 10 0 0 0 6 1
symversion=0.1
T 48600 52300 5 10 1 1 180 6 1
refdes=C1
T 48600 51900 5 10 1 1 180 6 1
value=1uF
}
C 49500 51500 1 0 0 capacitor-v-1.sym
{
T 49700 52200 5 10 0 0 0 0 1
device=CAPACITOR
T 49800 51700 5 10 0 1 0 0 1
footprint=0805
T 49700 52400 5 10 0 0 0 0 1
symversion=0.1
T 49900 52300 5 10 1 1 180 0 1
refdes=C11
T 49900 51900 5 10 1 1 180 0 1
value=4.7uF
}
C 49900 51200 1 0 0 gnd-1.sym
C 52700 48500 1 0 0 capacitor-v-1.sym
{
T 52900 49200 5 10 0 0 0 0 1
device=CAPACITOR
T 53000 48700 5 10 0 1 0 0 1
footprint=0805
T 52900 49400 5 10 0 0 0 0 1
symversion=0.1
T 53100 49300 5 10 1 1 180 0 1
refdes=C13
T 53100 48900 5 10 1 1 180 0 1
value=4.7uF
}
C 53100 48200 1 0 0 gnd-1.sym
N 54700 49300 54700 49400 4
N 53200 49400 55900 49400 4
C 60500 47800 1 0 1 capacitor-v-1.sym
{
T 60300 48500 5 10 0 0 0 6 1
device=CAPACITOR
T 60200 48000 5 10 0 1 0 6 1
footprint=0805
T 60300 48700 5 10 0 0 0 6 1
symversion=0.1
T 60100 48600 5 10 1 1 180 6 1
refdes=C14
T 60100 48200 5 10 1 1 180 6 1
value=1uF
}
C 60100 47500 1 0 1 gnd-1.sym
N 59200 45000 58900 45000 4
C 60300 43500 1 0 1 capacitor-v-1.sym
{
T 60100 44200 5 10 0 0 0 6 1
device=CAPACITOR
T 60000 43700 5 10 0 1 0 6 1
footprint=0805
T 60100 44400 5 10 0 0 0 6 1
symversion=0.1
T 59900 44300 5 10 1 1 180 6 1
refdes=C5
T 59900 43900 5 10 1 1 180 6 1
value=1n C0G
}
C 59900 43200 1 0 1 gnd-1.sym
C 57200 43500 1 0 1 capacitor-v-1.sym
{
T 57000 44200 5 10 0 0 0 6 1
device=CAPACITOR
T 56900 43700 5 10 0 1 0 6 1
footprint=0805
T 57000 44400 5 10 0 0 0 6 1
symversion=0.1
T 56800 44300 5 10 1 1 180 6 1
refdes=C16
T 56800 43900 5 10 1 1 180 6 1
value=1n C0G
}
C 59400 43500 1 0 1 capacitor-v-1.sym
{
T 59200 44200 5 10 0 0 0 6 1
device=CAPACITOR
T 59100 43700 5 10 0 1 0 6 1
footprint=0805
T 59200 44400 5 10 0 0 0 6 1
symversion=0.1
T 59000 44300 5 10 1 1 180 6 1
refdes=C17
T 59000 43900 5 10 1 1 180 6 1
value=1n C0G
}
C 56300 43500 1 0 1 capacitor-v-1.sym
{
T 56100 44200 5 10 0 0 0 6 1
device=CAPACITOR
T 56000 43700 5 10 0 1 0 6 1
footprint=0805
T 56100 44400 5 10 0 0 0 6 1
symversion=0.1
T 55900 44300 5 10 1 1 180 6 1
refdes=C15
T 55900 43900 5 10 1 1 180 6 1
value=1n C0G
}
N 55800 44700 55800 44400 4
N 59800 44400 59800 44700 4
N 55800 43500 59800 43500 4
C 53900 49400 1 0 0 vcc-1.sym
C 55200 46500 1 0 0 resistor-h-1.sym
{
T 55500 46900 5 10 0 0 0 0 1
device=RESISTOR
T 55800 46700 5 10 1 1 0 0 1
refdes=R8
T 55400 46700 5 10 1 1 0 0 1
value=47k
T 55500 46700 5 10 0 1 0 0 1
footprint=0805
}
N 55200 46600 54700 46600 4
{
T 54800 46600 5 10 1 1 0 0 1
netname=peak
}
N 56100 46600 56600 46600 4
{
T 56100 46600 5 10 1 1 0 0 1
netname=cond
}
C 48500 49900 1 0 0 resistor-h-1.sym
{
T 48800 50300 5 10 0 0 0 0 1
device=RESISTOR
T 49100 50100 5 10 1 1 0 0 1
refdes=R11
T 48700 50100 5 10 1 1 0 0 1
value=2k2
T 48800 50100 5 10 0 1 0 0 1
footprint=0805
}
N 48500 50000 48000 50000 4
{
T 48000 50000 5 10 1 1 0 0 1
netname=excite
}
C 53000 52200 1 0 0 resistor-v-1.sym
{
T 53300 52600 5 10 0 0 0 0 1
device=RESISTOR
T 53300 52400 5 10 0 1 0 0 1
footprint=0805
T 53300 52900 5 10 1 1 180 0 1
refdes=R18
T 53000 52500 5 10 1 1 0 0 1
value=560k
}
C 53400 51900 1 0 0 gnd-1.sym
T 52000 53200 9 10 1 0 0 0 2
R18 keeps follower output low
if sensor not attached.
C 53300 47100 1 0 0 resistor-h-1.sym
{
T 53600 47500 5 10 0 0 0 0 1
device=RESISTOR
T 53600 47300 5 10 0 1 0 0 1
footprint=0805
T 53900 47300 5 10 1 1 0 0 1
refdes=R19
T 53500 47300 5 10 1 1 0 0 1
value=2k2
}
C 53300 46700 1 0 0 resistor-h-1.sym
{
T 53600 47100 5 10 0 0 0 0 1
device=RESISTOR
T 53600 46900 5 10 0 1 0 0 1
footprint=0805
T 53900 46900 5 10 1 1 0 0 1
refdes=R20
T 53500 46900 5 10 1 1 0 0 1
value=47k
}
N 54200 47200 54200 46800 4
C 53300 47500 1 0 0 resistor-h-1.sym
{
T 53600 47900 5 10 0 0 0 0 1
device=RESISTOR
T 53600 47700 5 10 0 1 0 0 1
footprint=0805
T 53800 47700 5 10 1 1 0 0 1
refdes=R21
T 53400 47700 5 10 1 1 0 0 1
value=2k2
}
C 53200 46500 1 0 0 gnd-1.sym
C 54200 47800 1 180 1 lm393-1.sym
{
T 54425 45750 5 8 0 0 180 6 1
device=LM393
T 54900 47700 5 10 1 1 180 6 1
refdes=U5
T 54400 45900 5 10 0 0 180 6 1
symversion=0.1
T 54200 47800 5 10 0 0 180 6 1
footprint=SO8
T 54200 47800 5 10 0 1 180 6 1
value=LM393
T 54200 47800 5 10 0 0 180 6 1
slot=1
}
N 52500 48900 52100 48900 4
{
T 52000 48900 5 10 1 1 0 0 1
netname=excite
}
C 52600 48000 1 90 0 resistor-h-1.sym
{
T 52200 48300 5 10 0 0 90 0 1
device=RESISTOR
T 52400 48300 5 10 0 1 90 0 1
footprint=0805
T 52400 48700 5 10 1 1 180 0 1
refdes=R22
T 52400 48400 5 10 1 1 180 0 1
value=10k
}
N 53300 47200 52900 47200 4
{
T 52900 47000 5 10 1 1 0 0 1
netname=1v8
}
C 54200 48500 1 90 1 capacitor-v-1.sym
{
T 53500 48300 5 10 0 0 90 6 1
device=CAPACITOR
T 54000 48200 5 10 0 1 90 6 1
footprint=0805
T 53300 48300 5 10 0 0 90 6 1
symversion=0.1
T 53600 48100 5 10 1 1 0 6 1
refdes=C12
T 54200 48100 5 10 1 1 0 6 1
value=2n2
}
N 53300 47600 53300 47200 4
N 54200 48000 54200 47600 4
N 53300 48000 52500 48000 4
C 55900 50600 1 0 0 npn-4.sym
{
T 56500 51100 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 56500 51100 5 10 1 1 0 0 1
refdes=Q8
T 55900 50600 5 10 0 0 0 0 1
footprint=SOT23
T 56200 50900 5 10 1 1 0 0 1
value=MMUN2213
}
N 55900 50600 57200 50600 4
{
T 56600 50600 5 10 1 1 0 0 1
netname=5v_reg
}
N 55900 51100 55900 51200 4
T 56600 49600 9 10 1 0 0 0 2
R1 at 47k barely finishes charging
cap before being quenched.
T 51000 46500 9 10 1 0 0 0 2
C12 at 10n quenches R1
at about 0.25ms
T 56700 48700 9 10 1 0 0 0 2
R3 at 560k causes
50mV droop
N 54200 48700 53500 48700 4
{
T 53500 48700 5 10 1 1 0 0 1
netname=peak
}
N 55200 48900 55200 47400 4
C 55400 47700 1 0 0 nmos-4.sym
{
T 56000 48200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
T 56100 48300 5 10 0 1 0 0 1
footprint=SOT23
T 56100 48300 5 10 1 1 0 0 1
refdes=Q3
T 55700 48100 5 10 1 1 0 0 1
value=2N7002
}
C 55800 48500 1 270 1 resistor-h-1.sym
{
T 56200 48800 5 10 0 0 270 6 1
device=RESISTOR
T 55900 49300 5 10 1 1 180 6 1
refdes=R1
T 56000 48900 5 10 1 1 180 6 1
value=10k
T 56000 48800 5 10 0 1 270 6 1
footprint=0805
}
C 55300 48500 1 270 1 resistor-h-1.sym
{
T 55700 48800 5 10 0 0 270 6 1
device=RESISTOR
T 55400 49300 5 10 1 1 180 6 1
refdes=R23
T 55500 48900 5 10 1 1 180 6 1
value=47k
T 55500 48800 5 10 0 1 270 6 1
footprint=0805
}
N 55400 48500 55400 47900 4
N 55400 47900 55200 47900 4
N 55900 47700 56400 47700 4
N 56400 47700 56400 48200 4
T 50100 52700 9 10 1 0 0 0 1
cell1 is 20mV higher than cell0!
C 43100 47600 1 0 1 header05-1.sym
{
T 43100 49200 5 10 0 1 0 6 1
device=HEADER5
T 42700 49700 5 10 1 1 0 6 1
refdes=J5
T 43100 47600 5 10 0 0 0 0 1
footprint=HEADER5_3
}
N 43100 47800 43600 47800 4
{
T 43200 47800 5 10 1 1 0 0 1
netname=3v3
}
C 43000 47900 1 0 0 gnd-1.sym
N 43100 48600 43600 48600 4
{
T 43100 48600 5 10 1 1 0 0 1
netname=3v3
}
N 43100 49000 43600 49000 4
{
T 43100 49000 5 10 1 1 0 0 1
netname=sda
}
N 43100 49400 43600 49400 4
{
T 43100 49400 5 10 1 1 0 0 1
netname=scl
}
C 42200 45800 1 270 1 ldo-sot23-4.sym
{
T 43500 47400 5 10 0 0 90 2 1
device=LDOsot23
T 42900 47100 5 10 1 1 0 0 1
refdes=U7
T 43820 47400 5 10 0 0 90 2 1
footprint=SOT23
T 43300 47300 5 10 1 1 0 6 1
value=XC6206P332MR
}
C 43500 46600 1 0 0 5V-plus-1.sym
N 43700 46600 43400 46600 4
N 41700 46900 42200 46900 4
{
T 41800 46900 5 10 1 1 0 0 1
netname=3v3
}
C 42200 46000 1 0 1 capacitor-v-1.sym
{
T 42000 46700 5 10 0 0 0 6 1
device=CAPACITOR
T 41900 46200 5 10 0 1 0 6 1
footprint=0805
T 42000 46900 5 10 0 0 0 6 1
symversion=0.1
T 41800 46800 5 10 1 1 180 6 1
refdes=C18
T 41800 46400 5 10 1 1 180 6 1
value=1uF
}
C 42100 46000 1 0 0 gnd-1.sym
C 44200 45700 1 0 1 capacitor-v-1.sym
{
T 44000 46400 5 10 0 0 0 6 1
device=CAPACITOR
T 43900 45900 5 10 0 1 0 6 1
footprint=0805
T 44000 46600 5 10 0 0 0 6 1
symversion=0.1
T 43800 46500 5 10 1 1 180 6 1
refdes=C19
T 43800 46100 5 10 1 1 180 6 1
value=1uF
}
C 41600 45700 1 0 0 gnd-1.sym
C 43600 45400 1 0 0 gnd-1.sym
T 42100 50000 9 10 1 0 0 0 2
Header for RTC
(optional)
T 56600 40400 9 10 1 0 0 0 1
pf-ec.sch
T 56400 41100 9 10 1 0 0 0 1
Electrical conductivity (CTD) board
