EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 2
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 850  7400 0    50   Input ~ 0
VCC
$Comp
L power:PWR_FLAG #FLG0101
U 1 1 5F5FABCD
P 850 7450
F 0 "#FLG0101" H 850 7525 50  0001 C CNN
F 1 "PWR_FLAG" H 850 7623 50  0000 C CNN
F 2 "" H 850 7450 50  0001 C CNN
F 3 "~" H 850 7450 50  0001 C CNN
	1    850  7450
	-1   0    0    1   
$EndComp
$Comp
L power:+5V #PWR0101
U 1 1 5F5FB66E
P 850 7350
F 0 "#PWR0101" H 850 7200 50  0001 C CNN
F 1 "+5V" H 865 7523 50  0000 C CNN
F 2 "" H 850 7350 50  0001 C CNN
F 3 "" H 850 7350 50  0001 C CNN
	1    850  7350
	1    0    0    -1  
$EndComp
Wire Wire Line
	850  7450 850  7350
$Comp
L power:PWR_FLAG #FLG0102
U 1 1 5F5FCC7B
P 1200 7350
F 0 "#FLG0102" H 1200 7425 50  0001 C CNN
F 1 "PWR_FLAG" H 1200 7523 50  0000 C CNN
F 2 "" H 1200 7350 50  0001 C CNN
F 3 "~" H 1200 7350 50  0001 C CNN
	1    1200 7350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR0102
U 1 1 5F5FD417
P 1200 7450
F 0 "#PWR0102" H 1200 7200 50  0001 C CNN
F 1 "GND" H 1205 7277 50  0000 C CNN
F 2 "" H 1200 7450 50  0001 C CNN
F 3 "" H 1200 7450 50  0001 C CNN
	1    1200 7450
	1    0    0    -1  
$EndComp
Wire Wire Line
	1200 7350 1200 7450
Text GLabel 1200 7400 0    50   Input ~ 0
GND
Text GLabel 2150 6850 0    50   Input ~ 0
GND
Text GLabel 8150 2550 2    50   Input ~ 0
GND
Text GLabel 7150 2550 0    50   Input ~ 0
GND
Text GLabel 7150 1650 0    50   Input ~ 0
GND
Text Label 7150 950  2    50   ~ 0
NC1
Text GLabel 8150 950  2    50   Input ~ 0
GND
Text GLabel 2750 5800 2    50   Input ~ 0
GND
Wire Wire Line
	8150 950  8150 1050
Text GLabel 950  2850 0    50   BiDi ~ 0
D0
Text GLabel 2750 4150 2    50   Output ~ 0
INTB
Text GLabel 950  1250 0    50   Input ~ 0
SIZ1
$Comp
L ReSDMAC:SN74CBTD16210 U4
U 1 1 605AF950
P 9700 2050
F 0 "U4" H 9700 3417 50  0000 C CNN
F 1 "SN74CBTD16210" H 9700 3326 50  0000 C CNN
F 2 "ReSDMAC:TSSOP-48_6.1x12.5mm_P0.5mm_padLength_1mm" H 11350 2500 50  0001 C CNN
F 3 "https://www.ti.com/lit/ds/symlink/sn74cbtd16210.pdf" H 11350 2500 50  0001 C CNN
	1    9700 2050
	1    0    0    -1  
$EndComp
$Comp
L ReSDMAC:SN74CBTD16210 U5
U 1 1 605B82D1
P 7650 4900
F 0 "U5" H 7650 6267 50  0000 C CNN
F 1 "SN74CBTD16210" H 7650 6176 50  0000 C CNN
F 2 "ReSDMAC:TSSOP-48_6.1x12.5mm_P0.5mm_padLength_1mm" H 9300 5350 50  0001 C CNN
F 3 "https://www.ti.com/lit/ds/symlink/sn74cbtd16210.pdf" H 9300 5350 50  0001 C CNN
	1    7650 4900
	1    0    0    -1  
$EndComp
$Comp
L ReSDMAC:SN74CBTD16210 U6
U 1 1 605BA8E0
P 9700 4900
F 0 "U6" H 9700 6267 50  0000 C CNN
F 1 "SN74CBTD16210" H 9700 6176 50  0000 C CNN
F 2 "ReSDMAC:TSSOP-48_6.1x12.5mm_P0.5mm_padLength_1mm" H 11350 5350 50  0001 C CNN
F 3 "https://www.ti.com/lit/ds/symlink/sn74cbtd16210.pdf" H 11350 5350 50  0001 C CNN
	1    9700 4900
	1    0    0    -1  
$EndComp
Text Label 9200 950  2    50   ~ 0
NC2
Text Label 7150 3800 2    50   ~ 0
NC3
Text Label 9200 3800 2    50   ~ 0
NC4
Wire Wire Line
	2150 6850 2500 6850
Connection ~ 2500 6850
Wire Wire Line
	2500 6850 2850 6850
Wire Wire Line
	2150 7150 2500 7150
Connection ~ 2500 7150
Wire Wire Line
	2500 7150 2850 7150
Text GLabel 7150 2350 0    50   Input ~ 0
VCC
Connection ~ 2850 6850
Connection ~ 2850 7150
Text GLabel 950  1150 0    50   Input ~ 0
INT2
Text GLabel 2750 6000 2    50   BiDi ~ 0
PD13
Wire Wire Line
	10200 1050 10200 950 
Wire Wire Line
	10200 3900 10200 3800
Wire Wire Line
	8150 3900 8150 3800
$Comp
L ReSDMAC:SN74CBTD16210 U3
U 1 1 6058DC08
P 7650 2050
F 0 "U3" H 7650 3417 50  0000 C CNN
F 1 "SN74CBTD16210" H 7650 3326 50  0000 C CNN
F 2 "ReSDMAC:TSSOP-48_6.1x12.5mm_P0.5mm_padLength_1mm" H 9300 2500 50  0001 C CNN
F 3 "https://www.ti.com/lit/ds/symlink/sn74cbtd16210.pdf" H 9300 2500 50  0001 C CNN
	1    7650 2050
	1    0    0    -1  
$EndComp
Text GLabel 8150 1650 2    50   Input ~ 0
GND
Text GLabel 10200 2550 2    50   Input ~ 0
GND
Text GLabel 10200 950  2    50   Input ~ 0
GND
Text GLabel 10200 1650 2    50   Input ~ 0
GND
Text GLabel 10200 5400 2    50   Input ~ 0
GND
Text GLabel 10200 3800 2    50   Input ~ 0
GND
Text GLabel 10200 4500 2    50   Input ~ 0
GND
Text GLabel 8150 5400 2    50   Input ~ 0
GND
Text GLabel 8150 3800 2    50   Input ~ 0
GND
Text GLabel 8150 4500 2    50   Input ~ 0
GND
Text GLabel 9200 2350 0    50   Input ~ 0
VCC
Text GLabel 9200 1650 0    50   Input ~ 0
GND
Text GLabel 9200 2550 0    50   Input ~ 0
GND
Text GLabel 9200 5200 0    50   Input ~ 0
VCC
Text GLabel 9200 4500 0    50   Input ~ 0
GND
Text GLabel 9200 5400 0    50   Input ~ 0
GND
Text GLabel 7150 5400 0    50   Input ~ 0
GND
Text GLabel 7150 4500 0    50   Input ~ 0
GND
Text GLabel 7150 5200 0    50   Input ~ 0
VCC
Text GLabel 7150 2850 0    50   Output ~ 0
IOR
Text GLabel 7150 2750 0    50   Output ~ 0
CSX0
Text GLabel 7150 2650 0    50   Output ~ 0
CSX1
Text GLabel 7150 2450 0    50   Output ~ 0
IORDY
Text GLabel 7150 1950 0    50   Input ~ 0
INTA
Text GLabel 7150 1850 0    50   Output ~ 0
INC_ADD
Text GLabel 7150 1550 0    50   Output ~ 0
SBR
Text GLabel 7150 2150 0    50   BiDi ~ 0
BGACK
Text GLabel 7150 3250 0    50   Input ~ 0
DREQ
Text GLabel 7150 3150 0    50   Output ~ 0
DACK
Text GLabel 7150 3050 0    50   Output ~ 0
CSS
Text GLabel 7150 2950 0    50   Output ~ 0
IOW
Text GLabel 7150 4200 0    50   BiDi ~ 0
PD12
Text GLabel 7150 4000 0    50   BiDi ~ 0
PD14
Text GLabel 7150 3900 0    50   BiDi ~ 0
PD15
Text GLabel 7150 4300 0    50   BiDi ~ 0
PD11
Text GLabel 7150 4600 0    50   BiDi ~ 0
PD9
Text GLabel 7150 4900 0    50   BiDi ~ 0
PD6
Text GLabel 7150 4800 0    50   BiDi ~ 0
PD7
Text GLabel 7150 5000 0    50   BiDi ~ 0
PD5
Text GLabel 7150 5100 0    50   BiDi ~ 0
PD4
Text GLabel 7150 5300 0    50   BiDi ~ 0
PD3
Text GLabel 7150 6100 0    50   BiDi ~ 0
PD2
Text GLabel 7150 6000 0    50   BiDi ~ 0
PD1
Text GLabel 7150 5900 0    50   BiDi ~ 0
PD0
Text GLabel 7150 5800 0    50   Input ~ 0
BERR
Text GLabel 7150 5700 0    50   Input ~ 0
IORST
Text GLabel 7150 5500 0    50   Input ~ 0
SCSI
Text GLabel 7150 5600 0    50   Input ~ 0
CPUCLK
Text GLabel 9200 3150 0    50   BiDi ~ 0
D8
Text GLabel 9200 3050 0    50   BiDi ~ 0
D9
Text GLabel 9200 2950 0    50   BiDi ~ 0
D10
Text GLabel 9200 2850 0    50   BiDi ~ 0
D11
Text GLabel 9200 2750 0    50   BiDi ~ 0
D12
Text GLabel 9200 2650 0    50   BiDi ~ 0
D13
Text GLabel 9200 3250 0    50   BiDi ~ 0
D7
Text GLabel 9200 1750 0    50   BiDi ~ 0
D1
Text GLabel 9200 1850 0    50   BiDi ~ 0
D2
Text GLabel 9200 1950 0    50   BiDi ~ 0
D3
Text GLabel 9200 2050 0    50   BiDi ~ 0
D4
Text GLabel 9200 2150 0    50   BiDi ~ 0
D5
Text GLabel 9200 2450 0    50   BiDi ~ 0
D6
Text GLabel 9200 1550 0    50   BiDi ~ 0
D15
Text GLabel 9200 1450 0    50   BiDi ~ 0
D16
Text GLabel 9200 1350 0    50   BiDi ~ 0
D17
Text GLabel 9200 1250 0    50   BiDi ~ 0
D18
Text GLabel 9200 1150 0    50   BiDi ~ 0
D19
Text GLabel 9200 1050 0    50   BiDi ~ 0
D20
Text GLabel 9200 5900 0    50   BiDi ~ 0
D23
Text GLabel 9200 6100 0    50   BiDi ~ 0
D21
Text GLabel 9200 6000 0    50   BiDi ~ 0
D22
Text GLabel 9200 5800 0    50   BiDi ~ 0
D24
Text GLabel 9200 5700 0    50   BiDi ~ 0
D25
Text GLabel 9200 5500 0    50   BiDi ~ 0
D27
Text GLabel 9200 5300 0    50   BiDi ~ 0
D28
Text GLabel 9200 5100 0    50   BiDi ~ 0
D29
Text GLabel 9200 5000 0    50   BiDi ~ 0
D30
Text GLabel 9200 4900 0    50   BiDi ~ 0
D31
Text GLabel 9200 4600 0    50   Input ~ 0
INTB
Text GLabel 9200 4000 0    50   Output ~ 0
INT2
Text GLabel 9200 3900 0    50   Output ~ 0
SIZ1
Text GLabel 9200 4300 0    50   BiDi ~ 0
DS
Text GLabel 9200 4200 0    50   BiDi ~ 0
AS
Text GLabel 9200 4100 0    50   BiDi ~ 0
RW
Text GLabel 9200 4400 0    50   BiDi ~ 0
DSACK1
Text GLabel 9200 4800 0    50   Input ~ 0
STERM
Text GLabel 9200 4700 0    50   BiDi ~ 0
DSACK0
Text GLabel 9200 5600 0    50   BiDi ~ 0
D26
Text GLabel 10200 3250 2    50   BiDi ~ 0
D7_FPGA
Text GLabel 8150 1450 2    50   Output ~ 0
A2_FPGA
Text GLabel 8150 1750 2    50   Input ~ 0
SBR_FPGA
Text GLabel 8150 1950 2    50   Input ~ 0
INC_ADD_FPGA
Text GLabel 8150 2050 2    50   Output ~ 0
INTA_FPGA
Text GLabel 8150 2250 2    50   BiDi ~ 0
BGACK_FPGA
Text GLabel 8150 2350 2    50   BiDi ~ 0
D0_FPGA
Text GLabel 8150 2450 2    50   Input ~ 0
IORDY_FPGA
Text GLabel 8150 2650 2    50   Input ~ 0
CSX1_FPGA
Text GLabel 8150 2750 2    50   Input ~ 0
CSX0_FPGA
Text GLabel 8150 2850 2    50   Input ~ 0
IOR_FPGA
Text GLabel 8150 2950 2    50   Input ~ 0
IOW_FPGA
Text GLabel 8150 3050 2    50   Input ~ 0
CSS_FPGA
Text GLabel 8150 3150 2    50   Input ~ 0
DACK_FPGA
Text GLabel 8150 3250 2    50   Output ~ 0
DREQ_FPGA
Text GLabel 10200 1150 2    50   BiDi ~ 0
D20_FPGA
Text GLabel 10200 1250 2    50   BiDi ~ 0
D19_FPGA
Text GLabel 10200 1350 2    50   BiDi ~ 0
D18_FPGA
Text GLabel 10200 1450 2    50   BiDi ~ 0
D17_FPGA
Text GLabel 10200 1550 2    50   BiDi ~ 0
D16_FPGA
Text GLabel 10200 1850 2    50   BiDi ~ 0
D1_FPGA
Text GLabel 10200 1950 2    50   BiDi ~ 0
D2_FPGA
Text GLabel 10200 2050 2    50   BiDi ~ 0
D3_FPGA
Text GLabel 10200 2150 2    50   BiDi ~ 0
D4_FPGA
Text GLabel 10200 2250 2    50   BiDi ~ 0
D5_FPGA
Text GLabel 10200 1750 2    50   BiDi ~ 0
D15_FPGA
Text GLabel 10200 2450 2    50   BiDi ~ 0
D6_FPGA
Text GLabel 10200 2650 2    50   BiDi ~ 0
D13_FPGA
Text GLabel 10200 2750 2    50   BiDi ~ 0
D12_FPGA
Text GLabel 10200 2850 2    50   BiDi ~ 0
D11_FPGA
Text GLabel 10200 2950 2    50   BiDi ~ 0
D10_FPGA
Text GLabel 10200 3050 2    50   BiDi ~ 0
D9_FPGA
Text GLabel 10200 3150 2    50   BiDi ~ 0
D8_FPGA
Text GLabel 8150 4000 2    50   BiDi ~ 0
PD15_FPGA
Text GLabel 8150 4100 2    50   BiDi ~ 0
PD14_FPGA
Text GLabel 7150 4100 0    50   BiDi ~ 0
PD13
Text GLabel 8150 4200 2    50   BiDi ~ 0
PD13_FPGA
Text GLabel 8150 4300 2    50   BiDi ~ 0
PD12_FPGA
Text GLabel 8150 4400 2    50   BiDi ~ 0
PD11_FPGA
Text GLabel 8150 4700 2    50   BiDi ~ 0
PD9_FPGA
Text GLabel 7150 4700 0    50   BiDi ~ 0
PD8
Text GLabel 8150 4800 2    50   BiDi ~ 0
PD8_FPGA
Text GLabel 8150 4900 2    50   BiDi ~ 0
PD7_FPGA
Text GLabel 8150 5000 2    50   BiDi ~ 0
PD6_FPGA
Text GLabel 8150 5100 2    50   BiDi ~ 0
PD5_FPGA
Text GLabel 8150 5200 2    50   BiDi ~ 0
PD4_FPGA
Text GLabel 8150 5300 2    50   BiDi ~ 0
PD3_FPGA
Text GLabel 8150 5600 2    50   Output ~ 0
CPUCLK_FPGA
Text GLabel 8150 5500 2    50   Output ~ 0
SCSI_FPGA
Text GLabel 8150 5700 2    50   Output ~ 0
IORST_FPGA
Text GLabel 8150 5800 2    50   Output ~ 0
BERR_FPGA
Text GLabel 8150 5900 2    50   BiDi ~ 0
PD0_FPGA
Text GLabel 8150 6000 2    50   BiDi ~ 0
PD1_FPGA
Text GLabel 8150 6100 2    50   BiDi ~ 0
PD2_FPGA
Text GLabel 10200 4000 2    50   Input ~ 0
SIZ1_FPGA
Text GLabel 10200 4100 2    50   Input ~ 0
INT2_FPGA
Text GLabel 10200 4300 2    50   BiDi ~ 0
AS_FPGA
Text GLabel 10200 4400 2    50   BiDi ~ 0
DS_FPGA
Text GLabel 10200 4600 2    50   BiDi ~ 0
DSACK1_FPGA
Text GLabel 10200 4700 2    50   Output ~ 0
INTB_FPGA
Text GLabel 10200 4800 2    50   BiDi ~ 0
DSACK0_FPGA
Text GLabel 10200 4900 2    50   Output ~ 0
STERM_FPGA
Text GLabel 10200 5000 2    50   BiDi ~ 0
D31_FPGA
Text GLabel 10200 5100 2    50   BiDi ~ 0
D30_FPGA
Text GLabel 10200 5200 2    50   BiDi ~ 0
D29_FPGA
Text GLabel 10200 5300 2    50   BiDi ~ 0
D28_FPGA
Text GLabel 10200 4200 2    50   BiDi ~ 0
RW_FPGA
Text GLabel 10200 5500 2    50   BiDi ~ 0
D27_FPGA
Text GLabel 10200 5600 2    50   BiDi ~ 0
D26_FPGA
Text GLabel 10200 5700 2    50   BiDi ~ 0
D25_FPGA
Text GLabel 10200 5800 2    50   BiDi ~ 0
D24_FPGA
Text GLabel 10200 5900 2    50   BiDi ~ 0
D23_FPGA
Text GLabel 10200 6000 2    50   BiDi ~ 0
D22_FPGA
Text GLabel 10200 6100 2    50   BiDi ~ 0
D21_FPGA
Wire Wire Line
	2850 6850 3200 6850
Wire Wire Line
	2850 7150 3200 7150
Text GLabel 2150 7150 0    50   Input ~ 0
VCC
Text Notes 2300 6750 0    50   ~ 0
0603
$Comp
L Device:C C24
U 1 1 605F0F7B
P 3200 7000
F 0 "C24" H 3300 7000 50  0000 L CNN
F 1 "0.01uF" H 3200 6900 50  0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder" H 3238 6850 50  0001 C CNN
F 3 "~" H 3200 7000 50  0001 C CNN
	1    3200 7000
	1    0    0    -1  
$EndComp
$Comp
L Device:C C23
U 1 1 605D5D6F
P 2850 7000
F 0 "C23" H 2950 7000 50  0000 L CNN
F 1 "0.01uF" H 2850 6900 50  0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder" H 2888 6850 50  0001 C CNN
F 3 "~" H 2850 7000 50  0001 C CNN
	1    2850 7000
	1    0    0    -1  
$EndComp
$Comp
L Device:C C22
U 1 1 605D5659
P 2500 7000
F 0 "C22" H 2600 7000 50  0000 L CNN
F 1 "0.01uF" H 2500 6900 50  0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder" H 2538 6850 50  0001 C CNN
F 3 "~" H 2500 7000 50  0001 C CNN
	1    2500 7000
	1    0    0    -1  
$EndComp
$Comp
L Device:C C21
U 1 1 605D3E60
P 2150 7000
F 0 "C21" H 2250 7000 50  0000 L CNN
F 1 "0.01uF" H 2150 6900 50  0000 L CNN
F 2 "Capacitor_SMD:C_0603_1608Metric_Pad1.05x0.95mm_HandSolder" H 2188 6850 50  0001 C CNN
F 3 "~" H 2150 7000 50  0001 C CNN
	1    2150 7000
	1    0    0    -1  
$EndComp
$Sheet
S 4350 6700 1050 500 
U 608A10F5
F0 "ReSDMAC_FPGA" 50
F1 "ReSDMAC_FPGA.sch" 50
$EndSheet
$Comp
L ReSDMAC:Super_DMAC_socket U9
U 1 1 65330DEC
P 1850 3500
F 0 "U9" H 1850 3400 50  0000 C CNN
F 1 "PLCC_84_plug" H 1850 3500 50  0000 C CNN
F 2 "ReSDMAC:PLCC-84_Plug_P1.27mm_mirrored" H 2250 6000 50  0001 L CIN
F 3 "" H 1850 3700 50  0001 C CNN
	1    1850 3500
	1    0    0    -1  
$EndComp
$Comp
L ReSDMAC:Super_DMAC_socket U8
U 1 1 6535FD1A
P 4800 3500
F 0 "U8" H 4800 3400 50  0000 C CNN
F 1 "Super_DMAC_socket" H 4800 3500 50  0000 C CNN
F 2 "ReSDMAC:PLCC-84_TH_pin_holes" H 5200 6000 50  0001 L CIN
F 3 "" H 4800 3700 50  0001 C CNN
	1    4800 3500
	1    0    0    -1  
$EndComp
Text GLabel 7150 2250 0    50   BiDi ~ 0
D0
Text GLabel 3900 2850 0    50   BiDi ~ 0
D0
Text GLabel 950  2950 0    50   BiDi ~ 0
D1
Text GLabel 3900 2950 0    50   BiDi ~ 0
D1
Text GLabel 950  3050 0    50   BiDi ~ 0
D2
Text GLabel 3900 3050 0    50   BiDi ~ 0
D2
Text GLabel 950  3150 0    50   BiDi ~ 0
D3
Text GLabel 3900 3150 0    50   BiDi ~ 0
D3
Text GLabel 950  3250 0    50   BiDi ~ 0
D4
Text GLabel 3900 3250 0    50   BiDi ~ 0
D4
Text GLabel 950  3350 0    50   BiDi ~ 0
D5
Text GLabel 3900 3350 0    50   BiDi ~ 0
D5
Text GLabel 950  3450 0    50   BiDi ~ 0
D6
Text GLabel 3900 3450 0    50   BiDi ~ 0
D6
Text GLabel 950  3550 0    50   BiDi ~ 0
D7
Text GLabel 3900 3550 0    50   BiDi ~ 0
D7
Text GLabel 950  3650 0    50   BiDi ~ 0
D8
Text GLabel 3900 3650 0    50   BiDi ~ 0
D8
Text GLabel 3900 3750 0    50   BiDi ~ 0
D9
Text GLabel 950  3750 0    50   BiDi ~ 0
D9
Text GLabel 950  3850 0    50   BiDi ~ 0
D10
Text GLabel 3900 3850 0    50   BiDi ~ 0
D10
Text GLabel 950  3950 0    50   BiDi ~ 0
D11
Text GLabel 3900 3950 0    50   BiDi ~ 0
D11
Text GLabel 950  4050 0    50   BiDi ~ 0
D12
Text GLabel 3900 4050 0    50   BiDi ~ 0
D12
Text GLabel 950  4150 0    50   BiDi ~ 0
D13
Text GLabel 3900 4150 0    50   BiDi ~ 0
D13
Text GLabel 950  4350 0    50   BiDi ~ 0
D15
Text GLabel 3900 4350 0    50   BiDi ~ 0
D15
Text GLabel 950  4450 0    50   BiDi ~ 0
D16
Text GLabel 3900 4450 0    50   BiDi ~ 0
D16
Text GLabel 950  4550 0    50   BiDi ~ 0
D17
Text GLabel 3900 4550 0    50   BiDi ~ 0
D17
Text GLabel 950  4650 0    50   BiDi ~ 0
D18
Text GLabel 3900 4650 0    50   BiDi ~ 0
D18
Text GLabel 950  4750 0    50   BiDi ~ 0
D19
Text GLabel 3900 4750 0    50   BiDi ~ 0
D19
Text GLabel 950  4850 0    50   BiDi ~ 0
D20
Text GLabel 3900 4850 0    50   BiDi ~ 0
D20
Text GLabel 950  4950 0    50   BiDi ~ 0
D21
Text GLabel 3900 4950 0    50   BiDi ~ 0
D21
Text GLabel 950  5050 0    50   BiDi ~ 0
D22
Text GLabel 3900 5050 0    50   BiDi ~ 0
D22
Text GLabel 950  5150 0    50   BiDi ~ 0
D23
Text GLabel 3900 5150 0    50   BiDi ~ 0
D23
Text GLabel 3900 1450 0    50   BiDi ~ 0
AS
Text GLabel 3900 1350 0    50   BiDi ~ 0
RW
Text GLabel 950  5250 0    50   BiDi ~ 0
D24
Text GLabel 3900 5250 0    50   BiDi ~ 0
D24
Text GLabel 950  5350 0    50   BiDi ~ 0
D25
Text GLabel 3900 5350 0    50   BiDi ~ 0
D25
Text GLabel 950  5450 0    50   BiDi ~ 0
D26
Text GLabel 3900 5450 0    50   BiDi ~ 0
D26
Text GLabel 950  5550 0    50   BiDi ~ 0
D27
Text GLabel 3900 5550 0    50   BiDi ~ 0
D27
Text GLabel 950  5650 0    50   BiDi ~ 0
D28
Text GLabel 3900 5650 0    50   BiDi ~ 0
D28
Text GLabel 950  5750 0    50   BiDi ~ 0
D29
Text GLabel 3900 5750 0    50   BiDi ~ 0
D29
Text GLabel 950  5850 0    50   BiDi ~ 0
D30
Text GLabel 3900 5850 0    50   BiDi ~ 0
D30
Text GLabel 950  5950 0    50   BiDi ~ 0
D31
Text GLabel 3900 5950 0    50   BiDi ~ 0
D31
Text GLabel 5700 4150 2    50   Input ~ 0
INTB
Text GLabel 3900 1150 0    50   Output ~ 0
INT2
Text GLabel 3900 1250 0    50   Output ~ 0
SIZ1
Text GLabel 950  1350 0    50   BiDi ~ 0
RW
Text GLabel 950  1450 0    50   BiDi ~ 0
AS
Text GLabel 950  1550 0    50   BiDi ~ 0
DS
Text GLabel 3900 1550 0    50   BiDi ~ 0
DS
Text GLabel 950  1650 0    50   BiDi ~ 0
DSACK1
Text GLabel 3900 1650 0    50   BiDi ~ 0
DSACK1
Text GLabel 950  1750 0    50   BiDi ~ 0
DSACK0
Text GLabel 3900 1750 0    50   BiDi ~ 0
DSACK0
Text GLabel 950  1850 0    50   Output ~ 0
STERM
Text GLabel 3900 1850 0    50   Input ~ 0
STERM
Text GLabel 950  1950 0    50   Output ~ 0
CPUCLK
Text GLabel 3900 1950 0    50   Input ~ 0
CPUCLK
Text GLabel 950  2050 0    50   Output ~ 0
SCSI
Text GLabel 3900 2050 0    50   Input ~ 0
SCSI
Text GLabel 950  2150 0    50   Output ~ 0
IORST
Text GLabel 3900 2150 0    50   Input ~ 0
IORST
Text GLabel 950  2250 0    50   Output ~ 0
BERR
Text GLabel 3900 2250 0    50   Input ~ 0
BERR
Text GLabel 2750 1250 2    50   BiDi ~ 0
PD0
Text GLabel 5700 1250 2    50   BiDi ~ 0
PD0
Text GLabel 2750 1350 2    50   BiDi ~ 0
PD1
Text GLabel 5700 1350 2    50   BiDi ~ 0
PD1
Text GLabel 2750 1450 2    50   BiDi ~ 0
PD2
Text GLabel 5700 1450 2    50   BiDi ~ 0
PD2
Text GLabel 2750 1550 2    50   BiDi ~ 0
PD3
Text GLabel 5700 1550 2    50   BiDi ~ 0
PD3
Text GLabel 2750 1650 2    50   BiDi ~ 0
PD4
Text GLabel 5700 1650 2    50   BiDi ~ 0
PD4
Text GLabel 2750 1750 2    50   BiDi ~ 0
PD5
Text GLabel 5700 1750 2    50   BiDi ~ 0
PD5
Text GLabel 2750 1850 2    50   BiDi ~ 0
PD6
Text GLabel 5700 1850 2    50   BiDi ~ 0
PD6
Text GLabel 2750 1950 2    50   BiDi ~ 0
PD7
Text GLabel 5700 1950 2    50   BiDi ~ 0
PD7
Text GLabel 2750 2150 2    50   BiDi ~ 0
PD8
Text GLabel 5700 2150 2    50   BiDi ~ 0
PD8
Text GLabel 2750 2250 2    50   BiDi ~ 0
PD9
Text GLabel 5700 2250 2    50   BiDi ~ 0
PD9
Text GLabel 2750 2550 2    50   BiDi ~ 0
PD11
Text GLabel 5700 2550 2    50   BiDi ~ 0
PD11
Text GLabel 5700 5800 2    50   Input ~ 0
GND
Text GLabel 2750 2650 2    50   BiDi ~ 0
PD12
Text GLabel 5700 2650 2    50   BiDi ~ 0
PD12
Text GLabel 2750 2750 2    50   BiDi ~ 0
PD14
Text GLabel 5700 2750 2    50   BiDi ~ 0
PD14
Text GLabel 5700 6000 2    50   BiDi ~ 0
PD13
Text GLabel 2750 2850 2    50   BiDi ~ 0
PD15
Text GLabel 5700 2850 2    50   BiDi ~ 0
PD15
Text GLabel 5700 3350 2    50   Input ~ 0
DREQ
Text GLabel 2750 3350 2    50   Output ~ 0
DREQ
Text GLabel 2750 3450 2    50   Input ~ 0
DACK
Text GLabel 5700 3450 2    50   Output ~ 0
DACK
Text GLabel 5700 3550 2    50   Output ~ 0
CSS
Text GLabel 2750 3550 2    50   Input ~ 0
CSS
Text GLabel 2750 3650 2    50   Input ~ 0
IOW
Text GLabel 5700 3650 2    50   Output ~ 0
IOW
Text GLabel 2750 3750 2    50   Input ~ 0
IOR
Text GLabel 5700 3750 2    50   Output ~ 0
IOR
Text GLabel 5700 2950 2    50   Output ~ 0
CSX0
Text GLabel 2750 2950 2    50   Input ~ 0
CSX0
Text GLabel 2750 3050 2    50   Input ~ 0
CSX1
Text GLabel 5700 3050 2    50   Output ~ 0
CSX1
Text GLabel 5700 3950 2    50   Input ~ 0
IORDY
Text GLabel 2750 3950 2    50   Output ~ 0
IORDY
Text GLabel 5700 4050 2    50   Input ~ 0
INTA
Text GLabel 2750 4050 2    50   Output ~ 0
INTA
Text GLabel 5700 3150 2    50   Output ~ 0
INC_ADD
Text GLabel 2750 3150 2    50   Input ~ 0
INC_ADD
Text GLabel 5700 4500 2    50   Output ~ 0
DMAEN
Text GLabel 2750 4500 2    50   Input ~ 0
DMAEN
Text GLabel 8150 1850 2    50   Input ~ 0
DMAEN_FPGA
Text GLabel 7150 1750 0    50   Output ~ 0
DMAEN
Text GLabel 7150 1350 0    50   Input ~ 0
A2
Text GLabel 5700 4850 2    50   Input ~ 0
A2
Text GLabel 2750 4850 2    50   Output ~ 0
A2
Text GLabel 2750 4950 2    50   Output ~ 0
A3
Text GLabel 5700 4950 2    50   Input ~ 0
A3
Text GLabel 8150 1550 2    50   Output ~ 0
A6_FPGA
Text GLabel 7150 1450 0    50   Input ~ 0
A6
Text GLabel 8150 1350 2    50   Output ~ 0
A5_FPGA
Text GLabel 7150 1250 0    50   Input ~ 0
A5
Text GLabel 8150 1150 2    50   Output ~ 0
A4_FPGA
Text GLabel 7150 1050 0    50   Input ~ 0
A4
Text GLabel 7150 1150 0    50   Input ~ 0
A3
Text GLabel 8150 1250 2    50   Output ~ 0
A3_FPGA
Text GLabel 2750 5050 2    50   Output ~ 0
A4
Text GLabel 5700 5050 2    50   Input ~ 0
A4
Text GLabel 2750 5150 2    50   Output ~ 0
A5
Text GLabel 5700 5150 2    50   Input ~ 0
A5
Text GLabel 2750 5250 2    50   Output ~ 0
A6
Text GLabel 5700 5250 2    50   Input ~ 0
A6
Text GLabel 3900 2450 0    50   Output ~ 0
SBR
Text GLabel 3900 2650 0    50   BiDi ~ 0
BGACK
Text GLabel 3900 2550 0    50   Input ~ 0
SBG
Text GLabel 950  2450 0    50   Input ~ 0
SBR
Text GLabel 950  2550 0    50   Output ~ 0
SBG
Text GLabel 950  2650 0    50   BiDi ~ 0
BGACK
Text GLabel 3900 4250 0    50   BiDi ~ 0
D14
Text GLabel 950  4250 0    50   BiDi ~ 0
D14
Text GLabel 2750 2450 2    50   BiDi ~ 0
PD10
Text GLabel 5700 2450 2    50   BiDi ~ 0
PD10
Text GLabel 2750 5550 2    50   Input ~ 0
VCC
Text GLabel 5700 5550 2    50   Input ~ 0
VCC
Wire Wire Line
	2750 5550 2750 5650
Wire Wire Line
	5700 5550 5700 5650
Wire Wire Line
	5700 5800 5700 5900
Wire Wire Line
	2750 5800 2750 5900
Text GLabel 9200 2250 0    50   BiDi ~ 0
D14
Text GLabel 10200 2350 2    50   BiDi ~ 0
D14_FPGA
Text GLabel 7150 2050 0    50   Input ~ 0
SBG
Text GLabel 8150 2150 2    50   Output ~ 0
SBG_FPGA
Text GLabel 7150 4400 0    50   BiDi ~ 0
PD10
Text GLabel 8150 4600 2    50   BiDi ~ 0
PD10_FPGA
$EndSCHEMATC
