FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$FRONTPORTS$I2$SMELLIEDELAYIN";
2"UN$1$FRONTPORTS$I2$SMELLIEDELAYOUT";
3"UN$1$FRONTPORTS$I2$MTCAMIMIC2OUTN";
4"UN$1$FRONTPORTS$I2$MTCAMIMIC1OUTN";
5"UN$1$FRONTPORTS$I2$MTCAMIMIC1OUTP";
6"UN$1$FRONTPORTS$I2$LOSTAROUTP";
7"UN$1$FRONTPORTS$I2$DGTP";
8"UN$1$FRONTPORTS$I2$MTCDLO";
9"UN$1$FRONTPORTS$I2$ECLTONIMIN";
10"UN$1$FRONTPORTS$I2$ECLTOLVDSIN";
11"UN$1$FRONTPORTS$I2$ECLTOTTLIN";
12"UN$1$FRONTPORTS$I2$NIMTOECLIN";
13"UN$1$FRONTPORTS$I2$LVDSTOECLINN";
14"UN$1$FRONTPORTS$I2$LVDSTOECLINP";
15"UN$1$FRONTPORTS$I2$TTLTOECLIN";
16"UN$1$FRONTPORTS$I2$ECLTONIMOUT";
17"UN$1$FRONTPORTS$I2$ECLTOLVDSOUTN";
18"UN$1$FRONTPORTS$I2$ECLTOLVDSOUTP";
19"UN$1$FRONTPORTS$I2$ECLTOTTLOUT";
20"UN$1$FRONTPORTS$I2$NIMTOECLOUT";
21"UN$1$FRONTPORTS$I2$LVDSTOECLOUT";
22"UN$1$FRONTPORTS$I2$TTLTOECLOUT";
23"UN$1$FRONTPORTS$I2$GENERICPULSEOUT";
24"UN$1$FRONTPORTS$I2$GENERICDELAYOUT";
25"UN$1$FRONTPORTS$I2$RIBBONPULSEOUTP";
26"UN$1$FRONTPORTS$I2$RIBBONPULSEOUTN";
27"UN$1$FRONTPORTS$I2$PULSEINVOUT";
28"UN$1$FRONTPORTS$I2$GTNIM";
29"UN$1$FRONTPORTS$I2$SYNCLVDSP";
30"UN$1$FRONTPORTS$I2$SYNCLVDSN";
31"UN$1$FRONTPORTS$I2$SYNC24LVDSP";
32"UN$1$FRONTPORTS$I2$CAENOUTANAL";
33"UN$1$FRONTPORTS$I2$SCOPEOUTANAL";
34"UN$1$FRONTPORTS$I2$DGTN";
35"UN$1$FRONTPORTS$I2$LOSTAROUTN";
36"UN$1$FRONTPORTS$I2$EXTPEDOUT";
37"UN$1$FRONTPORTS$I2$MTCAMIMIC2OUTP";
38"UN$1$FRONTPORTS$I2$CLK100P";
39"UN$1$FRONTPORTS$I2$CLK100N";
40"UN$1$FRONTPORTS$I2$TELLIEDELAYOUT";
41"UN$1$FRONTPORTS$I2$SMELLIEPULSEOUT";
42"UN$1$FRONTPORTS$I2$TELLIEPULSEOUT";
43"UN$1$FRONTPORTS$I2$SCALER";
44"UN$1$FRONTPORTS$I2$GENERICDELAYIN";
45"UN$1$FRONTPORTS$I2$RIBBONPULSEINP";
46"UN$1$FRONTPORTS$I2$RIBBONPULSEINN";
47"UN$1$FRONTPORTS$I2$PULSEINVIN";
48"UN$1$FRONTPORTS$I2$SYNCP";
49"UN$1$FRONTPORTS$I2$SYNCN";
50"UN$1$FRONTPORTS$I2$SYNC24P";
51"UN$1$FRONTPORTS$I2$SYNC24N";
52"UN$1$FRONTPORTS$I2$GTP";
53"UN$1$FRONTPORTS$I2$GTN";
54"UN$1$FRONTPORTS$I2$PULSEINANAL";
55"UN$1$FRONTPORTS$I2$EXTPEDIN";
56"UN$1$FRONTPORTS$I2$TUBCLKIN";
57"UN$1$FRONTPORTS$I2$TELLIEDELAYIN";
58"UN$1$FRONTPORTS$I2$EXTTRIGIN";
59"UN$1$FRONTPORTS$I2$MTCAMIMIC1PULSEANAL";
60"UN$1$FRONTPORTS$I2$MTCAMIMI2PULSEANAL";
61"UN$1$FRONTPORTS$I2$SYNC24LVDSN";
%"TUBII_PCB"
"1","(-650,2325)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"PULSE_INV_IN"
VHDL_MODE"IN"47;
"MTCD_LO* \B"
VHDL_MODE"IN"8;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"OUT"33;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"OUT"32;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"IN"54;
"TELLIE_PULSE_OUT"
VHDL_MODE"OUT"42;
"SMELLIE_PULSE_OUT"
VHDL_MODE"OUT"41;
"TELLIE_DELAY_OUT"
VHDL_MODE"OUT"40;
"TELLIE_DELAY_IN"
VHDL_MODE"IN"57;
"SMELLIE_DELAY_IN"
VHDL_MODE"IN"1;
"CLK100_N \B"
VHDL_MODE"OUT"39;
"CLK100_P"
VHDL_MODE"OUT"38;
"SCALER<1..6>"
VHDL_MODE"OUT"43;
"SYNC24_LVDS_N \B"
VHDL_MODE"OUT"61;
"SYNC24_LVDS_P"
VHDL_MODE"OUT"31;
"GT_P"
VHDL_MODE"IN"52;
"GT_N \B"
VHDL_MODE"IN"53;
"GT_NIM"
VHDL_MODE"OUT"28;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"OUT"25;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"OUT"26;
"RIBBON_PULSE_IN_P"
VHDL_MODE"IN"45;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"IN"46;
"SYNC_LVDS_N \B"
VHDL_MODE"OUT"30;
"SYNC_LVDS_P"
VHDL_MODE"OUT"29;
"GENERIC_PULSE_OUT"
VHDL_MODE"OUT"23;
"GENERIC_DELAY_OUT"
VHDL_MODE"OUT"24;
"PULSE_INV_OUT"
VHDL_MODE"OUT"27;
"MTCA_MIMI2_PULSE_ANAL"
VHDL_MODE"IN"60;
"MTCA_MIMIC1_PULSE_ANAL"
VHDL_MODE"IN"59;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"IN"58;
"TUB_CLK_IN"
VHDL_MODE"IN"56;
"EXT_PED_IN"
VHDL_MODE"IN"55;
"SYNC24_N \B"
VHDL_MODE"IN"51;
"SYNC24_P"
VHDL_MODE"IN"50;
"SYNC_N \B"
VHDL_MODE"IN"49;
"SYNC_P"
VHDL_MODE"IN"48;
"GENERIC_DELAY_IN"
VHDL_MODE"IN"44;
"SMELLIE_DELAY_OUT"
VHDL_MODE"OUT"2;
"MTCA_MIMIC2_OUT_N \B"
VHDL_MODE"OUT"3;
"MTCA_MIMIC2_OUT_P"
VHDL_MODE"OUT"37;
"MTCA_MIMIC1_OUT_N \B"
VHDL_MODE"OUT"4;
"TTL_TO_ECL_OUT"
VHDL_MODE"OUT"22;
"LVDS_TO_ECL_OUT"
VHDL_MODE"OUT"21;
"NIM_TO_ECL_OUT"
VHDL_MODE"OUT"20;
"ECL_TO_TTL_OUT"
VHDL_MODE"OUT"19;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"OUT"18;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"OUT"17;
"ECL_TO_NIM_OUT"
VHDL_MODE"OUT"16;
"TTL_TO_ECL_IN"
VHDL_MODE"IN"15;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"IN"14;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"IN"13;
"NIM_TO_ECL_IN"
VHDL_MODE"IN"12;
"ECL_TO_TTL_IN"
VHDL_MODE"IN"11;
"ECL_TO_LVDS_IN"
VHDL_MODE"IN"10;
"ECL_TO_NIM_IN"
VHDL_MODE"IN"9;
"MTCA_MIMIC1_OUT_P"
VHDL_MODE"OUT"5;
"EXT_PED_OUT"
VHDL_MODE"OUT"36;
"LO_STAR_OUT_N \B"
VHDL_MODE"OUT"35;
"LO_STAR_OUT_P"
VHDL_MODE"OUT"6;
"DGT_N \B"
VHDL_MODE"OUT"34;
"DGT_P"
VHDL_MODE"OUT"7;
%"FRONT_PORTS"
"1","(-3400,2300)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"SYNC24_LVDS_N \B"
VHDL_MODE"IN"61;
"MTCA_MIMI2_PULSE_ANAL"
VHDL_MODE"OUT"60;
"MTCA_MIMIC1_PULSE_ANAL"
VHDL_MODE"OUT"59;
"EXT_TRIG_IN<0..15>"
VHDL_MODE"OUT"58;
"TELLIE_DELAY_IN"
VHDL_MODE"OUT"57;
"SMELLIE_DELAY_IN"
VHDL_MODE"OUT"1;
"TUB_CLK_IN"
VHDL_MODE"OUT"56;
"EXT_PED_IN"
VHDL_MODE"OUT"55;
"PULSE_IN_ANAL<0..11>"
VHDL_MODE"OUT"54;
"GT_N \B"
VHDL_MODE"OUT"53;
"GT_P"
VHDL_MODE"OUT"52;
"SYNC24_N \B"
VHDL_MODE"OUT"51;
"SYNC24_P"
VHDL_MODE"OUT"50;
"SYNC_N \B"
VHDL_MODE"OUT"49;
"SYNC_P"
VHDL_MODE"OUT"48;
"MTCD_LO* \B"
VHDL_MODE"OUT"8;
"PULSE_INV_IN"
VHDL_MODE"OUT"47;
"RIBBON_PULSE_IN_N \B"
VHDL_MODE"OUT"46;
"RIBBON_PULSE_IN_P"
VHDL_MODE"OUT"45;
"GENERIC_DELAY_IN"
VHDL_MODE"OUT"44;
"SCALER<1..6>"
VHDL_MODE"IN"43;
"TELLIE_PULSE_OUT"
VHDL_MODE"IN"42;
"SMELLIE_PULSE_OUT"
VHDL_MODE"IN"41;
"TELLIE_DELAY_OUT"
VHDL_MODE"IN"40;
"SMELLIE_DELAY_OUT"
VHDL_MODE"IN"2;
"CLK100_N \B"
VHDL_MODE"IN"39;
"CLK100_P"
VHDL_MODE"IN"38;
"MTCA_MIMIC2_OUT_N \B"
VHDL_MODE"IN"3;
"MTCA_MIMIC2_OUT_P"
VHDL_MODE"IN"37;
"MTCA_MIMIC1_OUT_N \B"
VHDL_MODE"IN"4;
"MTCA_MIMIC1_OUT_P"
VHDL_MODE"IN"5;
"EXT_PED_OUT"
VHDL_MODE"IN"36;
"LO_STAR_OUT_N \B"
VHDL_MODE"IN"35;
"LO_STAR_OUT_P"
VHDL_MODE"IN"6;
"DGT_N \B"
VHDL_MODE"IN"34;
"DGT_P"
VHDL_MODE"IN"7;
"SCOPE_OUT_ANAL<0..7>"
VHDL_MODE"IN"33;
"CAEN_OUT_ANAL<0..7>"
VHDL_MODE"IN"32;
"SYNC24_LVDS_P"
VHDL_MODE"IN"31;
"SYNC_LVDS_N \B"
VHDL_MODE"IN"30;
"SYNC_LVDS_P"
VHDL_MODE"IN"29;
"GT_NIM"
VHDL_MODE"IN"28;
"PULSE_INV_OUT"
VHDL_MODE"IN"27;
"RIBBON_PULSE_OUT_N \B"
VHDL_MODE"IN"26;
"RIBBON_PULSE_OUT_P"
VHDL_MODE"IN"25;
"GENERIC_DELAY_OUT"
VHDL_MODE"IN"24;
"GENERIC_PULSE_OUT"
VHDL_MODE"IN"23;
"TTL_TO_ECL_OUT"
VHDL_MODE"IN"22;
"LVDS_TO_ECL_OUT"
VHDL_MODE"IN"21;
"NIM_TO_ECL_OUT"
VHDL_MODE"IN"20;
"ECL_TO_TTL_OUT"
VHDL_MODE"IN"19;
"ECL_TO_LVDS_OUT_P"
VHDL_MODE"IN"18;
"ECL_TO_LVDS_OUT_N \B"
VHDL_MODE"IN"17;
"ECL_TO_NIM_OUT"
VHDL_MODE"IN"16;
"TTL_TO_ECL_IN"
VHDL_MODE"OUT"15;
"LVDS_TO_ECL_IN_P"
VHDL_MODE"OUT"14;
"LVDS_TO_ECL_IN_N \B"
VHDL_MODE"OUT"13;
"NIM_TO_ECL_IN"
VHDL_MODE"OUT"12;
"ECL_TO_TTL_IN"
VHDL_MODE"OUT"11;
"ECL_TO_LVDS_IN"
VHDL_MODE"OUT"10;
"ECL_TO_NIM_IN"
VHDL_MODE"OUT"9;
%"BACK_PORTS"
"1","(3000,2300)","0","tubii_tk2_lib","I3";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
END.
