
AVR32 Template.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002e74  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80005000  80005000  00005400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000158  80005200  80005200  00005600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005d0  00000008  80005358  00005808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000700  000005d8  000005d8  00000000  2**2
                  ALLOC
  8 .heap         0000e328  00000cd8  00000cd8  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  00005dd8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000b18  00000000  00000000  00005e08  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 000018f1  00000000  00000000  00006920  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0002249e  00000000  00000000  00008211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003de0  00000000  00000000  0002a6af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c5b6  00000000  00000000  0002e48f  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001a68  00000000  00000000  0003aa48  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000793f  00000000  00000000  0003c4b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    000043bb  00000000  00000000  00043def  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 0104ab65  00000000  00000000  000481aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 00000b60  00000000  00000000  01092d0f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:
80002000:	fe cf ef 08 	sub	pc,pc,-4344

Disassembly of section .text:

80002004 <board_init>:
#endif



void board_init (void)
{
80002004:	d4 01       	pushm	lr
    gpio_configure_pin (LED0_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002006:	30 3b       	mov	r11,3
80002008:	32 3c       	mov	r12,35
8000200a:	f0 1f 00 0a 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED1_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000200e:	30 3b       	mov	r11,3
80002010:	34 9c       	mov	r12,73
80002012:	f0 1f 00 08 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED2_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
80002016:	30 3b       	mov	r11,3
80002018:	32 2c       	mov	r12,34
8000201a:	f0 1f 00 06 	mcall	80002030 <board_init+0x2c>
    gpio_configure_pin (LED3_GPIO, GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000201e:	30 3b       	mov	r11,3
80002020:	32 6c       	mov	r12,38
80002022:	f0 1f 00 04 	mcall	80002030 <board_init+0x2c>

    gpio_configure_pin (GPIO_PUSH_BUTTON_0, (GPIO_DIR_INPUT | GPIO_PULL_UP));
80002026:	30 4b       	mov	r11,4
80002028:	32 1c       	mov	r12,33
8000202a:	f0 1f 00 02 	mcall	80002030 <board_init+0x2c>
     * the platform Xplained board has configured basic clock settings,
     * GPIO pin mapping, interrupt controller options, etc.
     */
    sensor_board_init ();
#endif
}
8000202e:	d8 02       	popm	pc
80002030:	80 00       	ld.sh	r0,r0[0x0]
80002032:	20 68       	sub	r8,6

80002034 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
  u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002034:	fe 68 14 00 	mov	r8,-125952
80002038:	70 09       	ld.w	r9,r8[0x0]
  u_avr32_flashc_fcr.FCR.fws = wait_state;
8000203a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
  AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000203e:	91 09       	st.w	r8[0x0],r9
}
80002040:	5e fc       	retal	r12
80002042:	d7 03       	nop

80002044 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80002044:	d4 01       	pushm	lr
  if(cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ)
80002046:	e0 68 50 ff 	mov	r8,20735
8000204a:	ea 18 02 25 	orh	r8,0x225
8000204e:	10 3c       	cp.w	r12,r8
80002050:	e0 88 00 06 	brls	8000205c <flashc_set_bus_freq+0x18>
  {
    // Set 1 WS.
    flashc_set_wait_state(1);
80002054:	30 1c       	mov	r12,1
80002056:	f0 1f 00 04 	mcall	80002064 <flashc_set_bus_freq+0x20>
8000205a:	d8 02       	popm	pc
  }
  else
  {
    // Set 0 WS.
    flashc_set_wait_state(0);
8000205c:	30 0c       	mov	r12,0
8000205e:	f0 1f 00 02 	mcall	80002064 <flashc_set_bus_freq+0x20>
80002062:	d8 02       	popm	pc
80002064:	80 00       	ld.sh	r0,r0[0x0]
80002066:	20 34       	sub	r4,3

80002068 <gpio_configure_pin>:

#endif

void gpio_configure_pin(uint32_t pin, uint32_t flags)
{  
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];  
80002068:	f8 08 16 05 	lsr	r8,r12,0x5
8000206c:	a9 68       	lsl	r8,0x8
8000206e:	e0 28 f0 00 	sub	r8,61440
    if (flags & GPIO_PULL_DOWN)
            gpio_port->pders = 1 << (pin & 0x1F);
    else
            gpio_port->pderc = 1 << (pin & 0x1F);
#endif    
    if (flags & GPIO_PULL_UP)
80002072:	16 99       	mov	r9,r11
80002074:	e2 19 00 04 	andl	r9,0x4,COH
80002078:	c0 70       	breq	80002086 <gpio_configure_pin+0x1e>
            gpio_port->puers = 1 << (pin & 0x1F);
8000207a:	30 19       	mov	r9,1
8000207c:	f2 0c 09 49 	lsl	r9,r9,r12
80002080:	f1 49 00 74 	st.w	r8[116],r9
80002084:	c0 68       	rjmp	80002090 <gpio_configure_pin+0x28>
    else
            gpio_port->puerc = 1 << (pin & 0x1F);
80002086:	30 19       	mov	r9,1
80002088:	f2 0c 09 49 	lsl	r9,r9,r12
8000208c:	f1 49 00 78 	st.w	r8[120],r9
            else
                    gpio_port->odcr1c = 1 << (pin & 0x1F);
#endif

    /* Select interrupt level for group */
    if (flags & GPIO_INTERRUPT) {
80002090:	16 99       	mov	r9,r11
80002092:	e2 19 00 80 	andl	r9,0x80,COH
80002096:	c2 40       	breq	800020de <gpio_configure_pin+0x76>
            if (flags & GPIO_BOTHEDGES)
80002098:	16 99       	mov	r9,r11
8000209a:	e2 19 01 80 	andl	r9,0x180,COH
8000209e:	c0 90       	breq	800020b0 <gpio_configure_pin+0x48>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
800020a0:	30 19       	mov	r9,1
800020a2:	f2 0c 09 49 	lsl	r9,r9,r12
800020a6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
800020aa:	f1 49 00 b8 	st.w	r8[184],r9
800020ae:	c1 88       	rjmp	800020de <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_RISING)
800020b0:	16 99       	mov	r9,r11
800020b2:	e2 19 02 80 	andl	r9,0x280,COH
800020b6:	c0 90       	breq	800020c8 <gpio_configure_pin+0x60>
            {
                   gpio_port->imr0s = 1 << (pin & 0x1F);
800020b8:	30 19       	mov	r9,1
800020ba:	f2 0c 09 49 	lsl	r9,r9,r12
800020be:	f1 49 00 a4 	st.w	r8[164],r9
                   gpio_port->imr1c = 1 << (pin & 0x1F);
800020c2:	f1 49 00 b8 	st.w	r8[184],r9
800020c6:	c0 c8       	rjmp	800020de <gpio_configure_pin+0x76>
            }
            else if (flags & GPIO_FALLING)
800020c8:	16 99       	mov	r9,r11
800020ca:	e2 19 03 80 	andl	r9,0x380,COH
800020ce:	c0 80       	breq	800020de <gpio_configure_pin+0x76>
            {
                   gpio_port->imr0c = 1 << (pin & 0x1F);
800020d0:	30 19       	mov	r9,1
800020d2:	f2 0c 09 49 	lsl	r9,r9,r12
800020d6:	f1 49 00 a8 	st.w	r8[168],r9
                   gpio_port->imr1s = 1 << (pin & 0x1F);
800020da:	f1 49 00 b4 	st.w	r8[180],r9
            }
    }

    /* Select direction and initial pin state */
    if (flags & GPIO_DIR_OUTPUT) {
800020de:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
800020e2:	c1 50       	breq	8000210c <gpio_configure_pin+0xa4>
            if (flags & GPIO_INIT_HIGH)
800020e4:	e2 1b 00 02 	andl	r11,0x2,COH
800020e8:	c0 70       	breq	800020f6 <gpio_configure_pin+0x8e>
                    gpio_port->ovrs = 1 << (pin & 0x1F);
800020ea:	30 19       	mov	r9,1
800020ec:	f2 0c 09 49 	lsl	r9,r9,r12
800020f0:	f1 49 00 54 	st.w	r8[84],r9
800020f4:	c0 68       	rjmp	80002100 <gpio_configure_pin+0x98>
            else
                    gpio_port->ovrc = 1 << (pin & 0x1F);
800020f6:	30 19       	mov	r9,1
800020f8:	f2 0c 09 49 	lsl	r9,r9,r12
800020fc:	f1 49 00 58 	st.w	r8[88],r9
            gpio_port->oders = 1 << (pin & 0x1F);
80002100:	30 19       	mov	r9,1
80002102:	f2 0c 09 49 	lsl	r9,r9,r12
80002106:	f1 49 00 44 	st.w	r8[68],r9
8000210a:	c0 68       	rjmp	80002116 <gpio_configure_pin+0xae>
    } else {
            gpio_port->oderc = 1 << (pin & 0x1F);
8000210c:	30 19       	mov	r9,1
8000210e:	f2 0c 09 49 	lsl	r9,r9,r12
80002112:	f1 49 00 48 	st.w	r8[72],r9
    }

    /* Enable GPIO */
    gpio_port->gpers = 1 << (pin & 0x1F);
80002116:	30 19       	mov	r9,1
80002118:	f2 0c 09 4c 	lsl	r12,r9,r12
8000211c:	91 1c       	st.w	r8[0x4],r12
}
8000211e:	5e fc       	retal	r12

80002120 <gpio_set_pin_high>:
  gpio_port->gpers = 1 << (pin & 0x1F); // The GPIO module controls that pin.
}

void gpio_set_pin_high(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002120:	f8 08 16 05 	lsr	r8,r12,0x5
80002124:	a9 68       	lsl	r8,0x8
80002126:	e0 28 f0 00 	sub	r8,61440
  gpio_port->ovrs  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 1.
8000212a:	30 19       	mov	r9,1
8000212c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002130:	f1 4c 00 54 	st.w	r8[84],r12
}
80002134:	5e fc       	retal	r12

80002136 <gpio_set_pin_low>:
}


void gpio_set_pin_low(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002136:	f8 08 16 05 	lsr	r8,r12,0x5
8000213a:	a9 68       	lsl	r8,0x8
8000213c:	e0 28 f0 00 	sub	r8,61440
  gpio_port->ovrc  = 1 << (pin & 0x1F); // Value to be driven on the I/O line: 0.
80002140:	30 19       	mov	r9,1
80002142:	f2 0c 09 4c 	lsl	r12,r9,r12
80002146:	f1 4c 00 58 	st.w	r8[88],r12
}
8000214a:	5e fc       	retal	r12

8000214c <gpio_enable_pin_interrupt>:
}


int gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t  *gpio_port = &GPIO.port[pin >> 5];
8000214c:	f8 08 16 05 	lsr	r8,r12,0x5
80002150:	a9 68       	lsl	r8,0x8
80002152:	e0 28 f0 00 	sub	r8,61440

  // Enable the glitch filter.
  gpio_port->gfers = 1 << (pin & 0x1F);
80002156:	30 19       	mov	r9,1
80002158:	f2 0c 09 4c 	lsl	r12,r9,r12
8000215c:	f1 4c 00 c4 	st.w	r8[196],r12
static int gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
  
  // Configure the edge detector.
  switch (mode)
80002160:	12 3b       	cp.w	r11,r9
80002162:	c0 a0       	breq	80002176 <gpio_enable_pin_interrupt+0x2a>
80002164:	c0 43       	brcs	8000216c <gpio_enable_pin_interrupt+0x20>
80002166:	58 2b       	cp.w	r11,2
80002168:	c1 11       	brne	8000218a <gpio_enable_pin_interrupt+0x3e>
8000216a:	c0 b8       	rjmp	80002180 <gpio_enable_pin_interrupt+0x34>
  {
  case GPIO_PIN_CHANGE:
    gpio_port->imr0c = 1 << (pin & 0x1F);
8000216c:	f1 4c 00 a8 	st.w	r8[168],r12
    gpio_port->imr1c = 1 << (pin & 0x1F);
80002170:	f1 4c 00 b8 	st.w	r8[184],r12
80002174:	c0 c8       	rjmp	8000218c <gpio_enable_pin_interrupt+0x40>
    break;

  case GPIO_RISING_EDGE:
    gpio_port->imr0s = 1 << (pin & 0x1F);
80002176:	f1 4c 00 a4 	st.w	r8[164],r12
    gpio_port->imr1c = 1 << (pin & 0x1F);
8000217a:	f1 4c 00 b8 	st.w	r8[184],r12
8000217e:	c0 78       	rjmp	8000218c <gpio_enable_pin_interrupt+0x40>
    break;

  case GPIO_FALLING_EDGE:
    gpio_port->imr0c = 1 << (pin & 0x1F);
80002180:	f1 4c 00 a8 	st.w	r8[168],r12
    gpio_port->imr1s = 1 << (pin & 0x1F);
80002184:	f1 4c 00 b4 	st.w	r8[180],r12
80002188:	c0 28       	rjmp	8000218c <gpio_enable_pin_interrupt+0x40>
8000218a:	5e ff       	retal	1
  // Configure the edge detector.
  if(GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode))
    return(GPIO_INVALID_ARGUMENT);

  // Enable interrupt.
  gpio_port->iers = 1 << (pin & 0x1F);
8000218c:	f1 4c 00 94 	st.w	r8[148],r12
80002190:	5e fd       	retal	0

80002192 <gpio_get_pin_interrupt_flag>:
}


int gpio_get_pin_interrupt_flag(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
80002192:	f8 08 16 05 	lsr	r8,r12,0x5
80002196:	a9 68       	lsl	r8,0x8
80002198:	e0 28 f0 00 	sub	r8,61440
  return (gpio_port->ifr >> (pin & 0x1F)) & 1;
8000219c:	f0 f8 00 d0 	ld.w	r8,r8[208]
800021a0:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
800021a4:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800021a8:	5e fc       	retal	r12

800021aa <gpio_clear_pin_interrupt_flag>:


void gpio_clear_pin_interrupt_flag(uint32_t pin)
{
  volatile avr32_gpio_port_t *gpio_port = &GPIO.port[pin >> 5];
800021aa:	f8 08 16 05 	lsr	r8,r12,0x5
800021ae:	a9 68       	lsl	r8,0x8
800021b0:	e0 28 f0 00 	sub	r8,61440
  gpio_port->ifrc = 1 << (pin & 0x1F);

  // Restore interrupt enable register.
  gpio_port->ier = gpio_ier;
#else
  gpio_port->ifrc = 1 << (pin & 0x1F);
800021b4:	30 19       	mov	r9,1
800021b6:	f2 0c 09 4c 	lsl	r12,r9,r12
800021ba:	f1 4c 00 d8 	st.w	r8[216],r12
#endif
}
800021be:	5e fc       	retal	r12

800021c0 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800021c0:	c0 08       	rjmp	800021c0 <_unhandled_interrupt>
800021c2:	d7 03       	nop

800021c4 <INTC_register_interrupt>:


void INTC_register_interrupt(__int_handler handler, unsigned int irq, unsigned int int_level)
{
  // Determine the group of the IRQ.
  unsigned int int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800021c4:	f6 08 16 05 	lsr	r8,r11,0x5

  // Store in _int_line_handler_table_x the pointer to the interrupt handler, so
  // that _get_interrupt_handler can retrieve it when the interrupt is vectored.
  _int_handler_table[int_grp]._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP] = handler;
800021c8:	48 99       	lddpc	r9,800021ec <INTC_register_interrupt+0x28>
800021ca:	f2 08 00 39 	add	r9,r9,r8<<0x3
800021ce:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800021d2:	72 19       	ld.w	r9,r9[0x4]
800021d4:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
  // Program the corresponding IPRX register to set the interrupt priority level
  // and the interrupt vector offset that will be fetched by the core interrupt
  // system.
  // NOTE: The _intx functions are intermediate assembly functions between the
  // core interrupt system and the user interrupt handler.
  AVR32_INTC.ipr[int_grp] = ipr_val[int_level & (AVR32_INTC_IPR_INTLEVEL_MASK >> AVR32_INTC_IPR_INTLEVEL_OFFSET)];
800021d8:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800021dc:	48 59       	lddpc	r9,800021f0 <INTC_register_interrupt+0x2c>
800021de:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
800021e2:	fe 79 08 00 	mov	r9,-63488
800021e6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
}
800021ea:	5e fc       	retal	r12
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	52 00       	stdsp	sp[0x80],r0
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	51 3c       	stdsp	sp[0x4c],r12

800021f4 <INTC_init_interrupts>:
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
}

void INTC_init_interrupts(void)
{
800021f4:	d4 21       	pushm	r4-r7,lr
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
800021f6:	49 18       	lddpc	r8,80002238 <INTC_init_interrupts+0x44>
800021f8:	e3 b8 00 01 	mtsr	0x4,r8
800021fc:	49 0e       	lddpc	lr,8000223c <INTC_init_interrupts+0x48>
800021fe:	30 07       	mov	r7,0
80002200:	0e 94       	mov	r4,r7
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002202:	49 0c       	lddpc	r12,80002240 <INTC_init_interrupts+0x4c>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
80002204:	49 08       	lddpc	r8,80002244 <INTC_init_interrupts+0x50>
80002206:	70 05       	ld.w	r5,r8[0x0]
80002208:	fe 76 08 00 	mov	r6,-63488
8000220c:	c1 08       	rjmp	8000222c <INTC_init_interrupts+0x38>
}

//! Init EVBA address. This sequence might also be done in the utils/startup/startup_uc3.S file.
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int)&_evba );
8000220e:	08 98       	mov	r8,r4
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002210:	7c 1b       	ld.w	r11,lr[0x4]

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002212:	7c 0a       	ld.w	r10,lr[0x0]
    {
      // Assign _unhandled_interrupt as default interrupt handler.
      _int_handler_table[int_grp]._int_line_handler_table[int_req] = &_unhandled_interrupt;
80002214:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
80002218:	2f f8       	sub	r8,-1
8000221a:	10 3a       	cp.w	r10,r8
8000221c:	fe 9b ff fc 	brhi	80002214 <INTC_init_interrupts+0x20>
    }

    // Set the interrupt group priority register to its default value.
    // By default, all interrupt groups are linked to the interrupt priority
    // level 0 and to the interrupt vector _int0.
    AVR32_INTC.ipr[int_grp] = ipr_val[AVR32_INTC_INT0];
80002220:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
  unsigned int int_grp, int_req;

  INTC_init_evba();

  // For all interrupt groups,
  for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002224:	2f f7       	sub	r7,-1
80002226:	2f 8e       	sub	lr,-8
80002228:	59 e7       	cp.w	r7,30
8000222a:	c0 50       	breq	80002234 <INTC_init_interrupts+0x40>
  {
    // For all interrupt request lines of each group,
    for (int_req = 0; int_req < _int_handler_table[int_grp].num_irqs; int_req++)
8000222c:	7c 08       	ld.w	r8,lr[0x0]
8000222e:	58 08       	cp.w	r8,0
80002230:	ce f1       	brne	8000220e <INTC_init_interrupts+0x1a>
80002232:	cf 7b       	rjmp	80002220 <INTC_init_interrupts+0x2c>
80002234:	d8 22       	popm	r4-r7,pc
80002236:	00 00       	add	r0,r0
80002238:	80 00       	ld.sh	r0,r0[0x0]
8000223a:	50 00       	stdsp	sp[0x0],r0
8000223c:	80 00       	ld.sh	r0,r0[0x0]
8000223e:	52 00       	stdsp	sp[0x80],r0
80002240:	80 00       	ld.sh	r0,r0[0x0]
80002242:	21 c0       	sub	r0,28
80002244:	80 00       	ld.sh	r0,r0[0x0]
80002246:	51 3c       	stdsp	sp[0x4c],r12

80002248 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(unsigned int int_level)
{
  // ICR3 is mapped first, ICR0 last.
  // Code in exception.S puts int_level in R12 which is used by AVR32-GCC to
  // pass a single argument to a function.
  unsigned int int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002248:	fe 78 08 00 	mov	r8,-63488
8000224c:	e0 69 00 83 	mov	r9,131
80002250:	f2 0c 01 0c 	sub	r12,r9,r12
80002254:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
  unsigned int int_req = AVR32_INTC.irr[int_grp];
80002258:	f2 ca ff c0 	sub	r10,r9,-64
8000225c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
  // exception.S will provide the interrupt handler with a clean interrupt stack
  // frame, with nothing more pushed onto the stack. The interrupt handler must
  // manage the `rete' instruction, what can be done thanks to pure assembly,
  // inline assembly or the `__attribute__((__interrupt__))' C function
  // attribute.
  return (int_req) ? _int_handler_table[int_grp]._int_line_handler_table[32 - clz(int_req) - 1] : NULL;
80002260:	58 08       	cp.w	r8,0
80002262:	c0 21       	brne	80002266 <_get_interrupt_handler+0x1e>
80002264:	5e fd       	retal	0
80002266:	f0 08 12 00 	clz	r8,r8
8000226a:	48 5a       	lddpc	r10,8000227c <_get_interrupt_handler+0x34>
8000226c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002270:	f0 08 11 1f 	rsub	r8,r8,31
80002274:	72 19       	ld.w	r9,r9[0x4]
80002276:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
}
8000227a:	5e fc       	retal	r12
8000227c:	80 00       	ld.sh	r0,r0[0x0]
8000227e:	52 00       	stdsp	sp[0x80],r0

80002280 <udd_include_vbus_monitoring>:
80002280:	5e ff       	retal	1

80002282 <udd_is_high_speed>:
80002282:	5e fd       	retal	0

80002284 <udd_set_address>:
80002284:	fe 68 00 00 	mov	r8,-131072
80002288:	70 09       	ld.w	r9,r8[0x0]
8000228a:	a7 d9       	cbr	r9,0x7
8000228c:	91 09       	st.w	r8[0x0],r9
8000228e:	70 09       	ld.w	r9,r8[0x0]
80002290:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002294:	e0 19 ff 80 	andl	r9,0xff80
80002298:	f9 e9 10 09 	or	r9,r12,r9
8000229c:	91 09       	st.w	r8[0x0],r9
8000229e:	70 09       	ld.w	r9,r8[0x0]
800022a0:	a7 b9       	sbr	r9,0x7
800022a2:	91 09       	st.w	r8[0x0],r9
800022a4:	5e fc       	retal	r12

800022a6 <udd_getaddress>:
800022a6:	fe 68 00 00 	mov	r8,-131072
800022aa:	70 0c       	ld.w	r12,r8[0x0]
800022ac:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
800022b0:	5e fc       	retal	r12

800022b2 <udd_get_frame_number>:
800022b2:	fe 68 00 00 	mov	r8,-131072
800022b6:	70 8c       	ld.w	r12,r8[0x20]
800022b8:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
800022bc:	5e fc       	retal	r12

800022be <udd_get_micro_frame_number>:
800022be:	fe 68 00 00 	mov	r8,-131072
800022c2:	70 8c       	ld.w	r12,r8[0x20]
800022c4:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
800022c8:	5e fc       	retal	r12
800022ca:	d7 03       	nop

800022cc <udd_set_setup_payload>:
800022cc:	48 28       	lddpc	r8,800022d4 <udd_set_setup_payload+0x8>
800022ce:	91 2c       	st.w	r8[0x8],r12
800022d0:	b0 6b       	st.h	r8[0xc],r11
800022d2:	5e fc       	retal	r12
800022d4:	00 00       	add	r0,r0
800022d6:	0c a4       	st.w	r6++,r4

800022d8 <udd_ep_is_halted>:
800022d8:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
800022dc:	a3 68       	lsl	r8,0x2
800022de:	e0 38 fe 40 	sub	r8,130624
800022e2:	70 0c       	ld.w	r12,r8[0x0]
800022e4:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
800022e8:	5e fc       	retal	r12
800022ea:	d7 03       	nop

800022ec <udd_ep_set_halt>:
800022ec:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
800022f0:	30 38       	mov	r8,3
800022f2:	f0 0c 18 00 	cp.b	r12,r8
800022f6:	e0 8b 00 35 	brhi	80002360 <udd_ep_set_halt+0x74>
800022fa:	18 99       	mov	r9,r12
800022fc:	f8 c8 00 01 	sub	r8,r12,1
80002300:	a5 68       	lsl	r8,0x4
80002302:	49 9a       	lddpc	r10,80002364 <udd_ep_set_halt+0x78>
80002304:	f4 08 00 08 	add	r8,r10,r8
80002308:	70 0a       	ld.w	r10,r8[0x0]
8000230a:	58 0a       	cp.w	r10,0
8000230c:	c2 a5       	brlt	80002360 <udd_ep_set_halt+0x74>
8000230e:	a3 69       	lsl	r9,0x2
80002310:	fe 6b 01 30 	mov	r11,-130768
80002314:	f2 0b 00 0a 	add	r10,r9,r11
80002318:	74 0a       	ld.w	r10,r10[0x0]
8000231a:	f5 da c1 82 	bfextu	r10,r10,0xc,0x2
8000231e:	c1 10       	breq	80002340 <udd_ep_set_halt+0x54>
80002320:	70 0b       	ld.w	r11,r8[0x0]
80002322:	30 1a       	mov	r10,1
80002324:	f7 da d3 81 	bfins	r11,r10,0x1c,0x1
80002328:	91 0b       	st.w	r8[0x0],r11
8000232a:	e0 39 fe 10 	sub	r9,130576
8000232e:	e0 68 10 00 	mov	r8,4096
80002332:	93 08       	st.w	r9[0x0],r8
80002334:	f0 0c 09 4c 	lsl	r12,r8,r12
80002338:	fe 69 00 00 	mov	r9,-131072
8000233c:	93 6c       	st.w	r9[0x18],r12
8000233e:	5e fa       	retal	r10
80002340:	fe 6a 01 00 	mov	r10,-130816
80002344:	f2 0a 00 08 	add	r8,r9,r10
80002348:	70 0a       	ld.w	r10,r8[0x0]
8000234a:	a9 da       	cbr	r10,0x9
8000234c:	91 0a       	st.w	r8[0x0],r10
8000234e:	e0 39 fe 10 	sub	r9,130576
80002352:	e8 68 00 00 	mov	r8,524288
80002356:	93 08       	st.w	r9[0x0],r8
80002358:	e4 68 00 00 	mov	r8,262144
8000235c:	93 08       	st.w	r9[0x0],r8
8000235e:	5e ff       	retal	1
80002360:	5e fd       	retal	0
80002362:	00 00       	add	r0,r0
80002364:	00 00       	add	r0,r0
80002366:	06 e8       	st.h	--r3,r8

80002368 <udd_ep_clear_halt>:
80002368:	d4 01       	pushm	lr
8000236a:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
8000236e:	30 38       	mov	r8,3
80002370:	f0 0c 18 00 	cp.b	r12,r8
80002374:	e0 88 00 03 	brls	8000237a <udd_ep_clear_halt+0x12>
80002378:	d8 0a       	popm	pc,r12=0
8000237a:	f8 c8 00 01 	sub	r8,r12,1
8000237e:	a5 68       	lsl	r8,0x4
80002380:	49 69       	lddpc	r9,800023d8 <udd_ep_clear_halt+0x70>
80002382:	f2 08 00 08 	add	r8,r9,r8
80002386:	a3 6c       	lsl	r12,0x2
80002388:	fe 6a 01 c0 	mov	r10,-130624
8000238c:	f8 0a 00 09 	add	r9,r12,r10
80002390:	72 09       	ld.w	r9,r9[0x0]
80002392:	e6 19 00 08 	andh	r9,0x8,COH
80002396:	c0 51       	brne	800023a0 <udd_ep_clear_halt+0x38>
80002398:	70 09       	ld.w	r9,r8[0x0]
8000239a:	e6 19 10 00 	andh	r9,0x1000,COH
8000239e:	c1 c0       	breq	800023d6 <udd_ep_clear_halt+0x6e>
800023a0:	70 09       	ld.w	r9,r8[0x0]
800023a2:	30 0a       	mov	r10,0
800023a4:	f3 da d3 81 	bfins	r9,r10,0x1c,0x1
800023a8:	91 09       	st.w	r8[0x0],r9
800023aa:	fe 6a 02 20 	mov	r10,-130528
800023ae:	f8 0a 00 09 	add	r9,r12,r10
800023b2:	e8 6a 00 00 	mov	r10,524288
800023b6:	93 0a       	st.w	r9[0x0],r10
800023b8:	e0 3c ff 00 	sub	r12,130816
800023bc:	78 09       	ld.w	r9,r12[0x0]
800023be:	a9 b9       	sbr	r9,0x9
800023c0:	99 09       	st.w	r12[0x0],r9
800023c2:	70 09       	ld.w	r9,r8[0x0]
800023c4:	58 09       	cp.w	r9,0
800023c6:	c0 84       	brge	800023d6 <udd_ep_clear_halt+0x6e>
800023c8:	30 0a       	mov	r10,0
800023ca:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
800023ce:	91 09       	st.w	r8[0x0],r9
800023d0:	70 38       	ld.w	r8,r8[0xc]
800023d2:	5d 18       	icall	r8
800023d4:	da 0a       	popm	pc,r12=1
800023d6:	da 0a       	popm	pc,r12=1
800023d8:	00 00       	add	r0,r0
800023da:	06 e8       	st.h	--r3,r8

800023dc <udd_ctrl_stall_data>:
800023dc:	30 59       	mov	r9,5
800023de:	48 58       	lddpc	r8,800023f0 <udd_ctrl_stall_data+0x14>
800023e0:	91 09       	st.w	r8[0x0],r9
800023e2:	e8 69 00 00 	mov	r9,524288
800023e6:	fe 68 01 f0 	mov	r8,-130576
800023ea:	91 09       	st.w	r8[0x0],r9
800023ec:	5e fc       	retal	r12
800023ee:	00 00       	add	r0,r0
800023f0:	00 00       	add	r0,r0
800023f2:	07 1c       	ld.sh	r12,r3++

800023f4 <udd_ctrl_endofrequest>:
800023f4:	d4 01       	pushm	lr
800023f6:	48 48       	lddpc	r8,80002404 <udd_ctrl_endofrequest+0x10>
800023f8:	70 48       	ld.w	r8,r8[0x10]
800023fa:	58 08       	cp.w	r8,0
800023fc:	c0 20       	breq	80002400 <udd_ctrl_endofrequest+0xc>
800023fe:	5d 18       	icall	r8
80002400:	d8 02       	popm	pc
80002402:	00 00       	add	r0,r0
80002404:	00 00       	add	r0,r0
80002406:	0c a4       	st.w	r6++,r4

80002408 <udd_ep_finish_job>:
80002408:	d4 01       	pushm	lr
8000240a:	16 99       	mov	r9,r11
8000240c:	78 08       	ld.w	r8,r12[0x0]
8000240e:	58 08       	cp.w	r8,0
80002410:	c0 b4       	brge	80002426 <udd_ep_finish_job+0x1e>
80002412:	30 0a       	mov	r10,0
80002414:	f1 da d3 e1 	bfins	r8,r10,0x1f,0x1
80002418:	99 08       	st.w	r12[0x0],r8
8000241a:	78 38       	ld.w	r8,r12[0xc]
8000241c:	58 08       	cp.w	r8,0
8000241e:	c0 40       	breq	80002426 <udd_ep_finish_job+0x1e>
80002420:	78 2b       	ld.w	r11,r12[0x8]
80002422:	12 9c       	mov	r12,r9
80002424:	5d 18       	icall	r8
80002426:	d8 02       	popm	pc

80002428 <udd_ep_abort_job>:
80002428:	d4 01       	pushm	lr
8000242a:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
8000242e:	20 18       	sub	r8,1
80002430:	a5 68       	lsl	r8,0x4
80002432:	30 1b       	mov	r11,1
80002434:	48 3c       	lddpc	r12,80002440 <udd_ep_abort_job+0x18>
80002436:	10 0c       	add	r12,r8
80002438:	f0 1f 00 03 	mcall	80002444 <udd_ep_abort_job+0x1c>
8000243c:	d8 02       	popm	pc
8000243e:	00 00       	add	r0,r0
80002440:	00 00       	add	r0,r0
80002442:	06 e8       	st.h	--r3,r8
80002444:	80 00       	ld.sh	r0,r0[0x0]
80002446:	24 08       	sub	r8,64

80002448 <udd_ep_free>:
80002448:	d4 01       	pushm	lr
8000244a:	fe 69 00 00 	mov	r9,-131072
8000244e:	72 7b       	ld.w	r11,r9[0x1c]
80002450:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80002454:	30 1a       	mov	r10,1
80002456:	f4 08 09 4a 	lsl	r10,r10,r8
8000245a:	5c da       	com	r10
8000245c:	16 6a       	and	r10,r11
8000245e:	93 7a       	st.w	r9[0x1c],r10
80002460:	a3 68       	lsl	r8,0x2
80002462:	e0 38 ff 00 	sub	r8,130816
80002466:	70 09       	ld.w	r9,r8[0x0]
80002468:	a1 d9       	cbr	r9,0x1
8000246a:	91 09       	st.w	r8[0x0],r9
8000246c:	f0 1f 00 02 	mcall	80002474 <udd_ep_free+0x2c>
80002470:	d8 02       	popm	pc
80002472:	00 00       	add	r0,r0
80002474:	80 00       	ld.sh	r0,r0[0x0]
80002476:	24 28       	sub	r8,66

80002478 <udd_ep_run>:
80002478:	eb cd 40 fc 	pushm	r2-r7,lr
8000247c:	fd dc c0 04 	bfextu	lr,r12,0x0,0x4
80002480:	30 37       	mov	r7,3
80002482:	ee 0e 18 00 	cp.b	lr,r7
80002486:	e0 8b 00 99 	brhi	800025b8 <udd_ep_run+0x140>
8000248a:	fe 67 00 00 	mov	r7,-131072
8000248e:	6e 76       	ld.w	r6,r7[0x1c]
80002490:	1c 95       	mov	r5,lr
80002492:	30 17       	mov	r7,1
80002494:	ee 0e 09 47 	lsl	r7,r7,lr
80002498:	0c 67       	and	r7,r6
8000249a:	e0 80 00 8f 	breq	800025b8 <udd_ep_run+0x140>
8000249e:	fc 06 15 02 	lsl	r6,lr,0x2
800024a2:	fe 64 01 c0 	mov	r4,-130624
800024a6:	ec 04 00 07 	add	r7,r6,r4
800024aa:	6e 07       	ld.w	r7,r7[0x0]
800024ac:	e6 17 00 08 	andh	r7,0x8,COH
800024b0:	e0 81 00 84 	brne	800025b8 <udd_ep_run+0x140>
800024b4:	fc c7 00 01 	sub	r7,lr,1
800024b8:	a5 67       	lsl	r7,0x4
800024ba:	4c 14       	lddpc	r4,800025bc <udd_ep_run+0x144>
800024bc:	e8 07 00 07 	add	r7,r4,r7
800024c0:	6e 04       	ld.w	r4,r7[0x0]
800024c2:	e6 14 10 00 	andh	r4,0x1000,COH
800024c6:	c7 91       	brne	800025b8 <udd_ep_run+0x140>
800024c8:	e1 b4 00 00 	mfsr	r4,0x0
800024cc:	d3 03       	ssrf	0x10
800024ce:	6e 03       	ld.w	r3,r7[0x0]
800024d0:	58 03       	cp.w	r3,0
800024d2:	c0 54       	brge	800024dc <udd_ep_run+0x64>
800024d4:	e3 b4 00 00 	mtsr	0x0,r4
800024d8:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800024dc:	f9 dc c0 e8 	bfextu	r12,r12,0x7,0x8
800024e0:	6e 03       	ld.w	r3,r7[0x0]
800024e2:	30 12       	mov	r2,1
800024e4:	e7 d2 d3 e1 	bfins	r3,r2,0x1f,0x1
800024e8:	8f 03       	st.w	r7[0x0],r3
800024ea:	e3 b4 00 00 	mtsr	0x0,r4
800024ee:	8f 1a       	st.w	r7[0x4],r10
800024f0:	8f 38       	st.w	r7[0xc],r8
800024f2:	6e 08       	ld.w	r8,r7[0x0]
800024f4:	30 04       	mov	r4,0
800024f6:	f1 d4 d3 a1 	bfins	r8,r4,0x1d,0x1
800024fa:	8f 08       	st.w	r7[0x0],r8
800024fc:	e0 49 ff ff 	cp.w	r9,65535
80002500:	e0 88 00 07 	brls	8000250e <udd_ep_run+0x96>
80002504:	e0 78 00 00 	mov	r8,65536
80002508:	8f 28       	st.w	r7[0x8],r8
8000250a:	08 99       	mov	r9,r4
8000250c:	c3 58       	rjmp	80002576 <udd_ep_run+0xfe>
8000250e:	8f 29       	st.w	r7[0x8],r9
80002510:	58 0c       	cp.w	r12,0
80002512:	c3 20       	breq	80002576 <udd_ep_run+0xfe>
80002514:	58 09       	cp.w	r9,0
80002516:	c1 71       	brne	80002544 <udd_ep_run+0xcc>
80002518:	6e 08       	ld.w	r8,r7[0x0]
8000251a:	30 1c       	mov	r12,1
8000251c:	bd b8       	sbr	r8,0x1d
8000251e:	f1 dc d3 c1 	bfins	r8,r12,0x1e,0x1
80002522:	8f 08       	st.w	r7[0x0],r8
80002524:	e1 ba 00 00 	mfsr	r10,0x0
80002528:	d3 03       	ssrf	0x10
8000252a:	20 15       	sub	r5,1
8000252c:	fc 19 02 00 	movh	r9,0x200
80002530:	f2 05 09 49 	lsl	r9,r9,r5
80002534:	fe 68 00 00 	mov	r8,-131072
80002538:	91 69       	st.w	r8[0x18],r9
8000253a:	91 39       	st.w	r8[0xc],r9
8000253c:	e3 ba 00 00 	mtsr	0x0,r10
80002540:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002544:	e0 36 ff 00 	sub	r6,130816
80002548:	6c 08       	ld.w	r8,r6[0x0]
8000254a:	f1 d8 c0 83 	bfextu	r8,r8,0x4,0x3
8000254e:	30 86       	mov	r6,8
80002550:	ec 08 09 48 	lsl	r8,r6,r8
80002554:	20 18       	sub	r8,1
80002556:	12 68       	and	r8,r9
80002558:	c0 b0       	breq	8000256e <udd_ep_run+0xf6>
8000255a:	6e 08       	ld.w	r8,r7[0x0]
8000255c:	30 0b       	mov	r11,0
8000255e:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80002562:	8f 08       	st.w	r7[0x0],r8
80002564:	a5 6e       	lsl	lr,0x4
80002566:	e0 3e fd 00 	sub	lr,130304
8000256a:	9d 1a       	st.w	lr[0x4],r10
8000256c:	c1 18       	rjmp	8000258e <udd_ep_run+0x116>
8000256e:	6e 08       	ld.w	r8,r7[0x0]
80002570:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80002574:	8f 08       	st.w	r7[0x0],r8
80002576:	a5 6e       	lsl	lr,0x4
80002578:	e0 3e fd 00 	sub	lr,130304
8000257c:	9d 1a       	st.w	lr[0x4],r10
8000257e:	58 0b       	cp.w	r11,0
80002580:	c0 31       	brne	80002586 <udd_ep_run+0x10e>
80002582:	30 08       	mov	r8,0
80002584:	c0 68       	rjmp	80002590 <udd_ep_run+0x118>
80002586:	58 0c       	cp.w	r12,0
80002588:	c0 31       	brne	8000258e <udd_ep_run+0x116>
8000258a:	31 48       	mov	r8,20
8000258c:	c0 28       	rjmp	80002590 <udd_ep_run+0x118>
8000258e:	30 88       	mov	r8,8
80002590:	e8 18 00 21 	orl	r8,0x21
80002594:	f1 e9 11 09 	or	r9,r8,r9<<0x10
80002598:	9d 29       	st.w	lr[0x8],r9
8000259a:	e1 b8 00 00 	mfsr	r8,0x0
8000259e:	d3 03       	ssrf	0x10
800025a0:	20 15       	sub	r5,1
800025a2:	fc 19 02 00 	movh	r9,0x200
800025a6:	f2 05 09 45 	lsl	r5,r9,r5
800025aa:	fe 69 00 00 	mov	r9,-131072
800025ae:	93 65       	st.w	r9[0x18],r5
800025b0:	e3 b8 00 00 	mtsr	0x0,r8
800025b4:	e3 cf 90 fc 	ldm	sp++,r2-r7,pc,r12=1
800025b8:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800025bc:	00 00       	add	r0,r0
800025be:	06 e8       	st.h	--r3,r8

800025c0 <udd_sleep_mode>:
800025c0:	58 0c       	cp.w	r12,0
800025c2:	c1 11       	brne	800025e4 <udd_sleep_mode+0x24>
800025c4:	49 18       	lddpc	r8,80002608 <udd_sleep_mode+0x48>
800025c6:	11 89       	ld.ub	r9,r8[0x0]
800025c8:	30 08       	mov	r8,0
800025ca:	f0 09 18 00 	cp.b	r9,r8
800025ce:	c1 a0       	breq	80002602 <udd_sleep_mode+0x42>
800025d0:	e1 b9 00 00 	mfsr	r9,0x0
800025d4:	d3 03       	ssrf	0x10
800025d6:	48 e8       	lddpc	r8,8000260c <udd_sleep_mode+0x4c>
800025d8:	11 9a       	ld.ub	r10,r8[0x1]
800025da:	2f fa       	sub	r10,-1
800025dc:	b0 9a       	st.b	r8[0x1],r10
800025de:	e3 b9 00 00 	mtsr	0x0,r9
800025e2:	c1 08       	rjmp	80002602 <udd_sleep_mode+0x42>
800025e4:	48 98       	lddpc	r8,80002608 <udd_sleep_mode+0x48>
800025e6:	11 89       	ld.ub	r9,r8[0x0]
800025e8:	30 08       	mov	r8,0
800025ea:	f0 09 18 00 	cp.b	r9,r8
800025ee:	c0 a1       	brne	80002602 <udd_sleep_mode+0x42>
800025f0:	e1 b9 00 00 	mfsr	r9,0x0
800025f4:	d3 03       	ssrf	0x10
800025f6:	48 68       	lddpc	r8,8000260c <udd_sleep_mode+0x4c>
800025f8:	11 9a       	ld.ub	r10,r8[0x1]
800025fa:	20 1a       	sub	r10,1
800025fc:	b0 9a       	st.b	r8[0x1],r10
800025fe:	e3 b9 00 00 	mtsr	0x0,r9
80002602:	48 28       	lddpc	r8,80002608 <udd_sleep_mode+0x48>
80002604:	b0 8c       	st.b	r8[0x0],r12
80002606:	5e fc       	retal	r12
80002608:	00 00       	add	r0,r0
8000260a:	07 18       	ld.sh	r8,r3++
8000260c:	00 00       	add	r0,r0
8000260e:	0c bc       	st.h	r6++,r12

80002610 <udd_detach>:
80002610:	d4 01       	pushm	lr
80002612:	fe 68 00 00 	mov	r8,-131072
80002616:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000261a:	af c9       	cbr	r9,0xe
8000261c:	f1 49 08 00 	st.w	r8[2048],r9
80002620:	70 09       	ld.w	r9,r8[0x0]
80002622:	a9 a9       	sbr	r9,0x8
80002624:	91 09       	st.w	r8[0x0],r9
80002626:	30 0c       	mov	r12,0
80002628:	f0 1f 00 02 	mcall	80002630 <udd_detach+0x20>
8000262c:	d8 02       	popm	pc
8000262e:	00 00       	add	r0,r0
80002630:	80 00       	ld.sh	r0,r0[0x0]
80002632:	25 c0       	sub	r0,92

80002634 <udd_ctrl_init>:
80002634:	e1 b8 00 00 	mfsr	r8,0x0
80002638:	d3 03       	ssrf	0x10
8000263a:	30 1a       	mov	r10,1
8000263c:	fe 69 02 20 	mov	r9,-130528
80002640:	93 0a       	st.w	r9[0x0],r10
80002642:	e3 b8 00 00 	mtsr	0x0,r8
80002646:	30 29       	mov	r9,2
80002648:	fe 68 01 60 	mov	r8,-130720
8000264c:	91 09       	st.w	r8[0x0],r9
8000264e:	48 59       	lddpc	r9,80002660 <udd_ctrl_init+0x2c>
80002650:	30 08       	mov	r8,0
80002652:	93 48       	st.w	r9[0x10],r8
80002654:	93 58       	st.w	r9[0x14],r8
80002656:	b2 68       	st.h	r9[0xc],r8
80002658:	48 39       	lddpc	r9,80002664 <udd_ctrl_init+0x30>
8000265a:	93 08       	st.w	r9[0x0],r8
8000265c:	5e fc       	retal	r12
8000265e:	00 00       	add	r0,r0
80002660:	00 00       	add	r0,r0
80002662:	0c a4       	st.w	r6++,r4
80002664:	00 00       	add	r0,r0
80002666:	07 1c       	ld.sh	r12,r3++

80002668 <udd_ctrl_send_zlp_in>:
80002668:	30 39       	mov	r9,3
8000266a:	48 a8       	lddpc	r8,80002690 <udd_ctrl_send_zlp_in+0x28>
8000266c:	91 09       	st.w	r8[0x0],r9
8000266e:	e1 bb 00 00 	mfsr	r11,0x0
80002672:	d3 03       	ssrf	0x10
80002674:	fe 6a 01 60 	mov	r10,-130720
80002678:	30 19       	mov	r9,1
8000267a:	95 09       	st.w	r10[0x0],r9
8000267c:	fe 68 01 f0 	mov	r8,-130576
80002680:	91 09       	st.w	r8[0x0],r9
80002682:	30 89       	mov	r9,8
80002684:	95 09       	st.w	r10[0x0],r9
80002686:	91 09       	st.w	r8[0x0],r9
80002688:	e3 bb 00 00 	mtsr	0x0,r11
8000268c:	5e fc       	retal	r12
8000268e:	00 00       	add	r0,r0
80002690:	00 00       	add	r0,r0
80002692:	07 1c       	ld.sh	r12,r3++

80002694 <udd_ctrl_in_sent>:
80002694:	eb cd 40 80 	pushm	r7,lr
80002698:	e1 b8 00 00 	mfsr	r8,0x0
8000269c:	d3 03       	ssrf	0x10
8000269e:	30 1a       	mov	r10,1
800026a0:	fe 69 02 20 	mov	r9,-130528
800026a4:	93 0a       	st.w	r9[0x0],r10
800026a6:	e3 b8 00 00 	mtsr	0x0,r8
800026aa:	4c 38       	lddpc	r8,800027b4 <udd_ctrl_in_sent+0x120>
800026ac:	70 08       	ld.w	r8,r8[0x0]
800026ae:	58 38       	cp.w	r8,3
800026b0:	c0 71       	brne	800026be <udd_ctrl_in_sent+0x2a>
800026b2:	f0 1f 00 42 	mcall	800027b8 <udd_ctrl_in_sent+0x124>
800026b6:	f0 1f 00 42 	mcall	800027bc <udd_ctrl_in_sent+0x128>
800026ba:	e3 cd 80 80 	ldm	sp++,r7,pc
800026be:	4c 18       	lddpc	r8,800027c0 <udd_ctrl_in_sent+0x12c>
800026c0:	90 68       	ld.sh	r8,r8[0xc]
800026c2:	4c 19       	lddpc	r9,800027c4 <udd_ctrl_in_sent+0x130>
800026c4:	92 07       	ld.sh	r7,r9[0x0]
800026c6:	f0 07 01 07 	sub	r7,r8,r7
800026ca:	5c 87       	casts.h	r7
800026cc:	c3 b1       	brne	80002742 <udd_ctrl_in_sent+0xae>
800026ce:	4b f9       	lddpc	r9,800027c8 <udd_ctrl_in_sent+0x134>
800026d0:	13 8a       	ld.ub	r10,r9[0x0]
800026d2:	30 09       	mov	r9,0
800026d4:	f2 0a 18 00 	cp.b	r10,r9
800026d8:	c1 21       	brne	800026fc <udd_ctrl_in_sent+0x68>
800026da:	30 49       	mov	r9,4
800026dc:	4b 68       	lddpc	r8,800027b4 <udd_ctrl_in_sent+0x120>
800026de:	91 09       	st.w	r8[0x0],r9
800026e0:	e1 b9 00 00 	mfsr	r9,0x0
800026e4:	d3 03       	ssrf	0x10
800026e6:	31 08       	mov	r8,16
800026e8:	fe 6a 01 60 	mov	r10,-130720
800026ec:	95 08       	st.w	r10[0x0],r8
800026ee:	fe 6a 01 f0 	mov	r10,-130576
800026f2:	95 08       	st.w	r10[0x0],r8
800026f4:	e3 b9 00 00 	mtsr	0x0,r9
800026f8:	e3 cd 80 80 	ldm	sp++,r7,pc
800026fc:	4b 19       	lddpc	r9,800027c0 <udd_ctrl_in_sent+0x12c>
800026fe:	92 b9       	ld.uh	r9,r9[0x6]
80002700:	5c 78       	castu.h	r8
80002702:	4b 3a       	lddpc	r10,800027cc <udd_ctrl_in_sent+0x138>
80002704:	94 8a       	ld.uh	r10,r10[0x0]
80002706:	14 08       	add	r8,r10
80002708:	10 39       	cp.w	r9,r8
8000270a:	e0 89 00 08 	brgt	8000271a <udd_ctrl_in_sent+0x86>
8000270e:	4a d8       	lddpc	r8,800027c0 <udd_ctrl_in_sent+0x12c>
80002710:	70 5c       	ld.w	r12,r8[0x14]
80002712:	58 0c       	cp.w	r12,0
80002714:	c0 30       	breq	8000271a <udd_ctrl_in_sent+0x86>
80002716:	5d 1c       	icall	r12
80002718:	c0 51       	brne	80002722 <udd_ctrl_in_sent+0x8e>
8000271a:	30 09       	mov	r9,0
8000271c:	4a b8       	lddpc	r8,800027c8 <udd_ctrl_in_sent+0x134>
8000271e:	b0 89       	st.b	r8[0x0],r9
80002720:	c1 18       	rjmp	80002742 <udd_ctrl_in_sent+0xae>
80002722:	4a b9       	lddpc	r9,800027cc <udd_ctrl_in_sent+0x138>
80002724:	4a 88       	lddpc	r8,800027c4 <udd_ctrl_in_sent+0x130>
80002726:	90 0b       	ld.sh	r11,r8[0x0]
80002728:	92 0a       	ld.sh	r10,r9[0x0]
8000272a:	f6 0a 00 0a 	add	r10,r11,r10
8000272e:	b2 0a       	st.h	r9[0x0],r10
80002730:	30 09       	mov	r9,0
80002732:	b0 09       	st.h	r8[0x0],r9
80002734:	4a 38       	lddpc	r8,800027c0 <udd_ctrl_in_sent+0x12c>
80002736:	90 67       	ld.sh	r7,r8[0xc]
80002738:	f1 d7 c0 06 	bfextu	r8,r7,0x0,0x6
8000273c:	5f 09       	sreq	r9
8000273e:	4a 38       	lddpc	r8,800027c8 <udd_ctrl_in_sent+0x134>
80002740:	b0 89       	st.b	r8[0x0],r9
80002742:	4a 08       	lddpc	r8,800027c0 <udd_ctrl_in_sent+0x12c>
80002744:	70 2a       	ld.w	r10,r8[0x8]
80002746:	4a 08       	lddpc	r8,800027c4 <udd_ctrl_in_sent+0x130>
80002748:	90 09       	ld.sh	r9,r8[0x0]
8000274a:	e1 bb 00 00 	mfsr	r11,0x0
8000274e:	d3 03       	ssrf	0x10
80002750:	fe 68 01 30 	mov	r8,-130768
80002754:	70 08       	ld.w	r8,r8[0x0]
80002756:	e2 18 00 02 	andl	r8,0x2,COH
8000275a:	c0 91       	brne	8000276c <udd_ctrl_in_sent+0xd8>
8000275c:	34 08       	mov	r8,64
8000275e:	f0 07 19 00 	cp.h	r7,r8
80002762:	f9 b7 0b 40 	movhi	r7,64
80002766:	58 07       	cp.w	r7,0
80002768:	c0 91       	brne	8000277a <udd_ctrl_in_sent+0xe6>
8000276a:	c1 48       	rjmp	80002792 <udd_ctrl_in_sent+0xfe>
8000276c:	e3 bb 00 00 	mtsr	0x0,r11
80002770:	30 49       	mov	r9,4
80002772:	49 18       	lddpc	r8,800027b4 <udd_ctrl_in_sent+0x120>
80002774:	91 09       	st.w	r8[0x0],r9
80002776:	e3 cd 80 80 	ldm	sp++,r7,pc
8000277a:	5c 79       	castu.h	r9
8000277c:	f4 09 00 09 	add	r9,r10,r9
80002780:	fc 18 e0 00 	movh	r8,0xe000
80002784:	13 3a       	ld.ub	r10,r9++
80002786:	10 ca       	st.b	r8++,r10
80002788:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000278c:	ee 0a 19 00 	cp.h	r10,r7
80002790:	cf a3       	brcs	80002784 <udd_ctrl_in_sent+0xf0>
80002792:	48 d8       	lddpc	r8,800027c4 <udd_ctrl_in_sent+0x130>
80002794:	90 09       	ld.sh	r9,r8[0x0]
80002796:	f2 07 00 07 	add	r7,r9,r7
8000279a:	b0 07       	st.h	r8[0x0],r7
8000279c:	30 18       	mov	r8,1
8000279e:	fe 69 01 60 	mov	r9,-130720
800027a2:	93 08       	st.w	r9[0x0],r8
800027a4:	fe 69 01 f0 	mov	r9,-130576
800027a8:	93 08       	st.w	r9[0x0],r8
800027aa:	e3 bb 00 00 	mtsr	0x0,r11
800027ae:	e3 cd 80 80 	ldm	sp++,r7,pc
800027b2:	00 00       	add	r0,r0
800027b4:	00 00       	add	r0,r0
800027b6:	07 1c       	ld.sh	r12,r3++
800027b8:	80 00       	ld.sh	r0,r0[0x0]
800027ba:	23 f4       	sub	r4,63
800027bc:	80 00       	ld.sh	r0,r0[0x0]
800027be:	26 34       	sub	r4,99
800027c0:	00 00       	add	r0,r0
800027c2:	0c a4       	st.w	r6++,r4
800027c4:	00 00       	add	r0,r0
800027c6:	07 1a       	ld.sh	r10,r3++
800027c8:	00 00       	add	r0,r0
800027ca:	07 20       	ld.uh	r0,r3++
800027cc:	00 00       	add	r0,r0
800027ce:	06 e4       	st.h	--r3,r4

800027d0 <udd_ep_alloc>:
800027d0:	eb cd 40 e0 	pushm	r5-r7,lr
800027d4:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
800027d8:	30 39       	mov	r9,3
800027da:	f2 08 18 00 	cp.b	r8,r9
800027de:	e0 8b 00 88 	brhi	800028ee <udd_ep_alloc+0x11e>
800027e2:	fe 69 00 00 	mov	r9,-131072
800027e6:	72 79       	ld.w	r9,r9[0x1c]
800027e8:	30 17       	mov	r7,1
800027ea:	ee 08 09 47 	lsl	r7,r7,r8
800027ee:	ef e9 00 09 	and	r9,r7,r9
800027f2:	c7 e1       	brne	800028ee <udd_ep_alloc+0x11e>
800027f4:	f3 db c0 02 	bfextu	r9,r11,0x0,0x2
800027f8:	58 19       	cp.w	r9,1
800027fa:	c7 a5       	brlt	800028ee <udd_ep_alloc+0x11e>
800027fc:	58 29       	cp.w	r9,2
800027fe:	e0 8a 00 06 	brle	8000280a <udd_ep_alloc+0x3a>
80002802:	58 39       	cp.w	r9,3
80002804:	c7 51       	brne	800028ee <udd_ep_alloc+0x11e>
80002806:	30 06       	mov	r6,0
80002808:	c0 28       	rjmp	8000280c <udd_ep_alloc+0x3c>
8000280a:	30 16       	mov	r6,1
8000280c:	f0 09 15 02 	lsl	r9,r8,0x2
80002810:	e0 39 ff 00 	sub	r9,130816
80002814:	72 0e       	ld.w	lr,r9[0x0]
80002816:	5c 7a       	castu.h	r10
80002818:	30 85       	mov	r5,8
8000281a:	f4 05 0c 4a 	max	r10,r10,r5
8000281e:	e0 65 04 00 	mov	r5,1024
80002822:	f4 05 0d 4a 	min	r10,r10,r5
80002826:	a1 7a       	lsl	r10,0x1
80002828:	20 1a       	sub	r10,1
8000282a:	f4 0a 12 00 	clz	r10,r10
8000282e:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
80002832:	ab 7b       	lsl	r11,0xb
80002834:	e2 1b 18 00 	andl	r11,0x1800,COH
80002838:	f7 ec 10 8c 	or	r12,r11,r12<<0x8
8000283c:	f4 0b 11 1c 	rsub	r11,r10,28
80002840:	f9 eb 10 4b 	or	r11,r12,r11<<0x4
80002844:	f7 e6 10 2b 	or	r11,r11,r6<<0x2
80002848:	e2 1b 19 7c 	andl	r11,0x197c,COH
8000284c:	1c 9a       	mov	r10,lr
8000284e:	e0 1a e6 83 	andl	r10,0xe683
80002852:	f7 ea 10 0a 	or	r10,r11,r10
80002856:	93 0a       	st.w	r9[0x0],r10
80002858:	5c 87       	casts.h	r7
8000285a:	30 29       	mov	r9,2
8000285c:	f2 08 18 00 	cp.b	r8,r9
80002860:	e0 8b 00 1d 	brhi	8000289a <udd_ep_alloc+0xca>
80002864:	fe 6a 01 0c 	mov	r10,-130804
80002868:	30 39       	mov	r9,3
8000286a:	fe 6c 00 00 	mov	r12,-131072
8000286e:	30 16       	mov	r6,1
80002870:	78 7e       	ld.w	lr,r12[0x1c]
80002872:	ec 09 09 4b 	lsl	r11,r6,r9
80002876:	f7 ee 00 0e 	and	lr,r11,lr
8000287a:	c0 b0       	breq	80002890 <udd_ep_alloc+0xc0>
8000287c:	f7 e7 10 07 	or	r7,r11,r7
80002880:	5c 87       	casts.h	r7
80002882:	78 7e       	ld.w	lr,r12[0x1c]
80002884:	5c db       	com	r11
80002886:	1c 6b       	and	r11,lr
80002888:	99 7b       	st.w	r12[0x1c],r11
8000288a:	74 0b       	ld.w	r11,r10[0x0]
8000288c:	a1 db       	cbr	r11,0x1
8000288e:	95 0b       	st.w	r10[0x0],r11
80002890:	20 19       	sub	r9,1
80002892:	20 4a       	sub	r10,4
80002894:	f2 08 18 00 	cp.b	r8,r9
80002898:	ce c3       	brcs	80002870 <udd_ep_alloc+0xa0>
8000289a:	0e 9c       	mov	r12,r7
8000289c:	5c 7c       	castu.h	r12
8000289e:	fe 6e 00 00 	mov	lr,-131072
800028a2:	30 16       	mov	r6,1
800028a4:	30 37       	mov	r7,3
800028a6:	f8 08 08 49 	asr	r9,r12,r8
800028aa:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
800028ae:	c1 80       	breq	800028de <udd_ep_alloc+0x10e>
800028b0:	f0 0b 15 02 	lsl	r11,r8,0x2
800028b4:	fe 65 01 00 	mov	r5,-130816
800028b8:	f6 05 00 09 	add	r9,r11,r5
800028bc:	72 05       	ld.w	r5,r9[0x0]
800028be:	a1 b5       	sbr	r5,0x1
800028c0:	93 05       	st.w	r9[0x0],r5
800028c2:	7c 75       	ld.w	r5,lr[0x1c]
800028c4:	ec 08 09 4a 	lsl	r10,r6,r8
800028c8:	0a 4a       	or	r10,r5
800028ca:	9d 7a       	st.w	lr[0x1c],r10
800028cc:	e0 3b fe d0 	sub	r11,130768
800028d0:	76 0a       	ld.w	r10,r11[0x0]
800028d2:	e6 1a 00 04 	andh	r10,0x4,COH
800028d6:	c0 c0       	breq	800028ee <udd_ep_alloc+0x11e>
800028d8:	72 0a       	ld.w	r10,r9[0x0]
800028da:	a9 ba       	sbr	r10,0x9
800028dc:	93 0a       	st.w	r9[0x0],r10
800028de:	2f f8       	sub	r8,-1
800028e0:	5c 58       	castu.b	r8
800028e2:	ee 08 18 00 	cp.b	r8,r7
800028e6:	fe 98 ff e0 	brls	800028a6 <udd_ep_alloc+0xd6>
800028ea:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
800028ee:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0

800028f2 <udd_reset_ep_ctrl>:
800028f2:	fe 68 00 00 	mov	r8,-131072
800028f6:	70 09       	ld.w	r9,r8[0x0]
800028f8:	e0 19 ff 80 	andl	r9,0xff80
800028fc:	91 09       	st.w	r8[0x0],r9
800028fe:	70 09       	ld.w	r9,r8[0x0]
80002900:	a7 b9       	sbr	r9,0x7
80002902:	91 09       	st.w	r8[0x0],r9
80002904:	fe 69 01 00 	mov	r9,-130816
80002908:	72 0b       	ld.w	r11,r9[0x0]
8000290a:	30 8c       	mov	r12,8
8000290c:	34 0a       	mov	r10,64
8000290e:	f4 0c 0c 4a 	max	r10,r10,r12
80002912:	e0 6c 04 00 	mov	r12,1024
80002916:	f4 0c 0d 4a 	min	r10,r10,r12
8000291a:	a1 7a       	lsl	r10,0x1
8000291c:	20 1a       	sub	r10,1
8000291e:	f4 0a 12 00 	clz	r10,r10
80002922:	f4 0a 11 1c 	rsub	r10,r10,28
80002926:	a5 6a       	lsl	r10,0x4
80002928:	e2 1a 19 7c 	andl	r10,0x197c,COH
8000292c:	e0 1b e6 83 	andl	r11,0xe683
80002930:	16 4a       	or	r10,r11
80002932:	93 0a       	st.w	r9[0x0],r10
80002934:	72 0a       	ld.w	r10,r9[0x0]
80002936:	a1 ba       	sbr	r10,0x1
80002938:	93 0a       	st.w	r9[0x0],r10
8000293a:	70 79       	ld.w	r9,r8[0x1c]
8000293c:	a1 a9       	sbr	r9,0x0
8000293e:	91 79       	st.w	r8[0x1c],r9
80002940:	e1 ba 00 00 	mfsr	r10,0x0
80002944:	d3 03       	ssrf	0x10
80002946:	fe 69 01 f0 	mov	r9,-130576
8000294a:	30 4b       	mov	r11,4
8000294c:	93 0b       	st.w	r9[0x0],r11
8000294e:	30 2b       	mov	r11,2
80002950:	93 0b       	st.w	r9[0x0],r11
80002952:	e0 69 10 00 	mov	r9,4096
80002956:	91 69       	st.w	r8[0x18],r9
80002958:	e3 ba 00 00 	mtsr	0x0,r10
8000295c:	5e fc       	retal	r12
8000295e:	d7 03       	nop

80002960 <udd_attach>:
80002960:	eb cd 40 c0 	pushm	r6-r7,lr
80002964:	e1 b6 00 00 	mfsr	r6,0x0
80002968:	d3 03       	ssrf	0x10
8000296a:	30 1c       	mov	r12,1
8000296c:	f0 1f 00 15 	mcall	800029c0 <udd_attach+0x60>
80002970:	fe 67 00 00 	mov	r7,-131072
80002974:	ee f8 08 00 	ld.w	r8,r7[2048]
80002978:	af c8       	cbr	r8,0xe
8000297a:	ef 48 08 00 	st.w	r7[2048],r8
8000297e:	6e 08       	ld.w	r8,r7[0x0]
80002980:	a9 c8       	cbr	r8,0x8
80002982:	8f 08       	st.w	r7[0x0],r8
80002984:	f0 1f 00 10 	mcall	800029c4 <udd_attach+0x64>
80002988:	f0 1f 00 10 	mcall	800029c8 <udd_attach+0x68>
8000298c:	f0 1f 00 10 	mcall	800029cc <udd_attach+0x6c>
80002990:	30 8b       	mov	r11,8
80002992:	8f 6b       	st.w	r7[0x18],r11
80002994:	30 19       	mov	r9,1
80002996:	8f 69       	st.w	r7[0x18],r9
80002998:	31 08       	mov	r8,16
8000299a:	8f 68       	st.w	r7[0x18],r8
8000299c:	30 4a       	mov	r10,4
8000299e:	8f 6a       	st.w	r7[0x18],r10
800029a0:	8f 2b       	st.w	r7[0x8],r11
800029a2:	8f 2a       	st.w	r7[0x8],r10
800029a4:	30 2a       	mov	r10,2
800029a6:	8f 2a       	st.w	r7[0x8],r10
800029a8:	8f 29       	st.w	r7[0x8],r9
800029aa:	8f 28       	st.w	r7[0x8],r8
800029ac:	ee f8 08 00 	ld.w	r8,r7[2048]
800029b0:	af a8       	sbr	r8,0xe
800029b2:	ef 48 08 00 	st.w	r7[2048],r8
800029b6:	e3 b6 00 00 	mtsr	0x0,r6
800029ba:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800029be:	00 00       	add	r0,r0
800029c0:	80 00       	ld.sh	r0,r0[0x0]
800029c2:	25 c0       	sub	r0,92
800029c4:	80 00       	ld.sh	r0,r0[0x0]
800029c6:	39 5c       	mov	r12,-107
800029c8:	80 00       	ld.sh	r0,r0[0x0]
800029ca:	28 f2       	sub	r2,-113
800029cc:	80 00       	ld.sh	r0,r0[0x0]
800029ce:	26 34       	sub	r4,99

800029d0 <udd_enable>:
800029d0:	eb cd 40 c0 	pushm	r6-r7,lr
800029d4:	f0 1f 00 39 	mcall	80002ab8 <udd_enable+0xe8>
800029d8:	e1 b6 00 00 	mfsr	r6,0x0
800029dc:	d3 03       	ssrf	0x10
800029de:	fe 67 00 00 	mov	r7,-131072
800029e2:	ee f8 08 00 	ld.w	r8,r7[2048]
800029e6:	af d8       	cbr	r8,0xf
800029e8:	ef 48 08 00 	st.w	r7[2048],r8
800029ec:	ee f8 08 00 	ld.w	r8,r7[2048]
800029f0:	30 0a       	mov	r10,0
800029f2:	e0 6b 02 20 	mov	r11,544
800029f6:	4b 2c       	lddpc	r12,80002abc <udd_enable+0xec>
800029f8:	f0 1f 00 32 	mcall	80002ac0 <udd_enable+0xf0>
800029fc:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a00:	b9 b8       	sbr	r8,0x19
80002a02:	ef 48 08 00 	st.w	r7[2048],r8
80002a06:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a0a:	b9 c8       	cbr	r8,0x18
80002a0c:	ef 48 08 00 	st.w	r7[2048],r8
80002a10:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a14:	ad c8       	cbr	r8,0xc
80002a16:	ef 48 08 00 	st.w	r7[2048],r8
80002a1a:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a1e:	ad a8       	sbr	r8,0xc
80002a20:	ef 48 08 00 	st.w	r7[2048],r8
80002a24:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a28:	af b8       	sbr	r8,0xf
80002a2a:	ef 48 08 00 	st.w	r7[2048],r8
80002a2e:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a32:	af c8       	cbr	r8,0xe
80002a34:	ef 48 08 00 	st.w	r7[2048],r8
80002a38:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a3c:	4a 28       	lddpc	r8,80002ac4 <udd_enable+0xf4>
80002a3e:	70 0a       	ld.w	r10,r8[0x0]
80002a40:	30 09       	mov	r9,0
80002a42:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002a46:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
80002a4a:	91 0a       	st.w	r8[0x0],r10
80002a4c:	70 4a       	ld.w	r10,r8[0x10]
80002a4e:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002a52:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
80002a56:	91 4a       	st.w	r8[0x10],r10
80002a58:	70 8a       	ld.w	r10,r8[0x20]
80002a5a:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80002a5e:	f5 d9 d3 81 	bfins	r10,r9,0x1c,0x1
80002a62:	91 8a       	st.w	r8[0x20],r10
80002a64:	6e 08       	ld.w	r8,r7[0x0]
80002a66:	ad c8       	cbr	r8,0xc
80002a68:	8f 08       	st.w	r7[0x0],r8
80002a6a:	6e 08       	ld.w	r8,r7[0x0]
80002a6c:	e8 18 0c 00 	orl	r8,0xc00
80002a70:	8f 08       	st.w	r7[0x0],r8
80002a72:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a76:	a1 b8       	sbr	r8,0x1
80002a78:	ef 48 08 00 	st.w	r7[2048],r8
80002a7c:	ee f8 08 00 	ld.w	r8,r7[2048]
80002a80:	af a8       	sbr	r8,0xe
80002a82:	ef 48 08 00 	st.w	r7[2048],r8
80002a86:	fe 78 0c 00 	mov	r8,-62464
80002a8a:	f0 fa 01 44 	ld.w	r10,r8[324]
80002a8e:	30 1b       	mov	r11,1
80002a90:	f5 db d0 01 	bfins	r10,r11,0x0,0x1
80002a94:	f1 4a 01 44 	st.w	r8[324],r10
80002a98:	48 c8       	lddpc	r8,80002ac8 <udd_enable+0xf8>
80002a9a:	b0 89       	st.b	r8[0x0],r9
80002a9c:	e1 b9 00 00 	mfsr	r9,0x0
80002aa0:	d3 03       	ssrf	0x10
80002aa2:	48 b8       	lddpc	r8,80002acc <udd_enable+0xfc>
80002aa4:	11 ba       	ld.ub	r10,r8[0x3]
80002aa6:	2f fa       	sub	r10,-1
80002aa8:	b0 ba       	st.b	r8[0x3],r10
80002aaa:	e3 b9 00 00 	mtsr	0x0,r9
80002aae:	e3 b6 00 00 	mtsr	0x0,r6
80002ab2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002ab6:	00 00       	add	r0,r0
80002ab8:	80 00       	ld.sh	r0,r0[0x0]
80002aba:	32 2c       	mov	r12,34
80002abc:	80 00       	ld.sh	r0,r0[0x0]
80002abe:	2a d0       	sub	r0,-83
80002ac0:	80 00       	ld.sh	r0,r0[0x0]
80002ac2:	21 c4       	sub	r4,28
80002ac4:	00 00       	add	r0,r0
80002ac6:	06 e8       	st.h	--r3,r8
80002ac8:	00 00       	add	r0,r0
80002aca:	07 18       	ld.sh	r8,r3++
80002acc:	00 00       	add	r0,r0
80002ace:	0c bc       	st.h	r6++,r12

80002ad0 <udd_interrupt>:
80002ad0:	eb cd 40 fc 	pushm	r2-r7,lr
80002ad4:	fe 68 00 00 	mov	r8,-131072
80002ad8:	70 18       	ld.w	r8,r8[0x4]
80002ada:	e2 18 00 04 	andl	r8,0x4,COH
80002ade:	c0 f0       	breq	80002afc <udd_interrupt+0x2c>
80002ae0:	fe 68 00 00 	mov	r8,-131072
80002ae4:	30 49       	mov	r9,4
80002ae6:	91 29       	st.w	r8[0x8],r9
80002ae8:	f0 f8 08 04 	ld.w	r8,r8[2052]
80002aec:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80002af0:	e0 81 02 ce 	brne	8000308c <udd_interrupt+0x5bc>
80002af4:	f0 1f 01 6f 	mcall	800030b0 <udd_interrupt+0x5e0>
80002af8:	e0 8f 02 ca 	bral	8000308c <udd_interrupt+0x5bc>
80002afc:	fe 68 00 00 	mov	r8,-131072
80002b00:	70 18       	ld.w	r8,r8[0x4]
80002b02:	e2 18 00 02 	andl	r8,0x2,COH
80002b06:	c0 90       	breq	80002b18 <udd_interrupt+0x48>
80002b08:	30 29       	mov	r9,2
80002b0a:	fe 68 00 00 	mov	r8,-131072
80002b0e:	91 29       	st.w	r8[0x8],r9
80002b10:	f0 1f 01 68 	mcall	800030b0 <udd_interrupt+0x5e0>
80002b14:	e0 8f 02 bc 	bral	8000308c <udd_interrupt+0x5bc>
80002b18:	fe 68 00 00 	mov	r8,-131072
80002b1c:	70 18       	ld.w	r8,r8[0x4]
80002b1e:	e2 18 10 00 	andl	r8,0x1000,COH
80002b22:	e0 80 01 6f 	breq	80002e00 <udd_interrupt+0x330>
80002b26:	fe 68 02 20 	mov	r8,-130528
80002b2a:	31 09       	mov	r9,16
80002b2c:	91 09       	st.w	r8[0x0],r9
80002b2e:	30 89       	mov	r9,8
80002b30:	91 09       	st.w	r8[0x0],r9
80002b32:	fe 68 01 30 	mov	r8,-130768
80002b36:	70 08       	ld.w	r8,r8[0x0]
80002b38:	e2 18 00 04 	andl	r8,0x4,COH
80002b3c:	e0 80 00 87 	breq	80002c4a <udd_interrupt+0x17a>
80002b40:	fe f8 05 74 	ld.w	r8,pc[1396]
80002b44:	70 08       	ld.w	r8,r8[0x0]
80002b46:	58 08       	cp.w	r8,0
80002b48:	c0 50       	breq	80002b52 <udd_interrupt+0x82>
80002b4a:	f0 1f 01 5c 	mcall	800030b8 <udd_interrupt+0x5e8>
80002b4e:	f0 1f 01 5c 	mcall	800030bc <udd_interrupt+0x5ec>
80002b52:	fe 68 01 30 	mov	r8,-130768
80002b56:	70 08       	ld.w	r8,r8[0x0]
80002b58:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
80002b5c:	58 88       	cp.w	r8,8
80002b5e:	c0 90       	breq	80002b70 <udd_interrupt+0xa0>
80002b60:	f0 1f 01 58 	mcall	800030c0 <udd_interrupt+0x5f0>
80002b64:	30 49       	mov	r9,4
80002b66:	fe 68 01 60 	mov	r8,-130720
80002b6a:	91 09       	st.w	r8[0x0],r9
80002b6c:	e0 8f 02 90 	bral	8000308c <udd_interrupt+0x5bc>
80002b70:	fc 18 e0 00 	movh	r8,0xe000
80002b74:	fe fc 05 50 	ld.w	r12,pc[1360]
80002b78:	fc 1b 20 00 	movh	r11,0x2000
80002b7c:	f0 0c 00 09 	add	r9,r8,r12
80002b80:	11 3a       	ld.ub	r10,r8++
80002b82:	f2 0b 0b 0a 	st.b	r9[r11],r10
80002b86:	30 8a       	mov	r10,8
80002b88:	ea 1a e0 00 	orh	r10,0xe000
80002b8c:	14 38       	cp.w	r8,r10
80002b8e:	cf 71       	brne	80002b7c <udd_interrupt+0xac>
80002b90:	fe f8 05 34 	ld.w	r8,pc[1332]
80002b94:	90 19       	ld.sh	r9,r8[0x2]
80002b96:	5c c9       	swap.bh	r9
80002b98:	b0 19       	st.h	r8[0x2],r9
80002b9a:	90 29       	ld.sh	r9,r8[0x4]
80002b9c:	5c c9       	swap.bh	r9
80002b9e:	b0 29       	st.h	r8[0x4],r9
80002ba0:	90 39       	ld.sh	r9,r8[0x6]
80002ba2:	5c c9       	swap.bh	r9
80002ba4:	b0 39       	st.h	r8[0x6],r9
80002ba6:	f0 1f 01 49 	mcall	800030c8 <udd_interrupt+0x5f8>
80002baa:	c0 91       	brne	80002bbc <udd_interrupt+0xec>
80002bac:	f0 1f 01 45 	mcall	800030c0 <udd_interrupt+0x5f0>
80002bb0:	30 49       	mov	r9,4
80002bb2:	fe 68 01 60 	mov	r8,-130720
80002bb6:	91 09       	st.w	r8[0x0],r9
80002bb8:	e0 8f 02 6a 	bral	8000308c <udd_interrupt+0x5bc>
80002bbc:	30 49       	mov	r9,4
80002bbe:	fe 68 01 60 	mov	r8,-130720
80002bc2:	91 09       	st.w	r8[0x0],r9
80002bc4:	fe f8 05 00 	ld.w	r8,pc[1280]
80002bc8:	11 89       	ld.ub	r9,r8[0x0]
80002bca:	30 08       	mov	r8,0
80002bcc:	f0 09 18 00 	cp.b	r9,r8
80002bd0:	c1 94       	brge	80002c02 <udd_interrupt+0x132>
80002bd2:	fe f8 04 f2 	ld.w	r8,pc[1266]
80002bd6:	90 e8       	ld.uh	r8,r8[0xc]
80002bd8:	f1 d8 c0 06 	bfextu	r8,r8,0x0,0x6
80002bdc:	5f 09       	sreq	r9
80002bde:	fe f8 04 ee 	ld.w	r8,pc[1262]
80002be2:	b0 89       	st.b	r8[0x0],r9
80002be4:	30 08       	mov	r8,0
80002be6:	fe f9 04 ea 	ld.w	r9,pc[1258]
80002bea:	b2 08       	st.h	r9[0x0],r8
80002bec:	fe f9 04 e8 	ld.w	r9,pc[1256]
80002bf0:	b2 08       	st.h	r9[0x0],r8
80002bf2:	30 29       	mov	r9,2
80002bf4:	fe f8 04 c0 	ld.w	r8,pc[1216]
80002bf8:	91 09       	st.w	r8[0x0],r9
80002bfa:	f0 1f 01 38 	mcall	800030d8 <udd_interrupt+0x608>
80002bfe:	e0 8f 02 47 	bral	8000308c <udd_interrupt+0x5bc>
80002c02:	fe f8 04 c2 	ld.w	r8,pc[1218]
80002c06:	90 39       	ld.sh	r9,r8[0x6]
80002c08:	30 08       	mov	r8,0
80002c0a:	f0 09 19 00 	cp.h	r9,r8
80002c0e:	c0 51       	brne	80002c18 <udd_interrupt+0x148>
80002c10:	f0 1f 01 33 	mcall	800030dc <udd_interrupt+0x60c>
80002c14:	e0 8f 02 3c 	bral	8000308c <udd_interrupt+0x5bc>
80002c18:	30 08       	mov	r8,0
80002c1a:	fe f9 04 b6 	ld.w	r9,pc[1206]
80002c1e:	b2 08       	st.h	r9[0x0],r8
80002c20:	fe f9 04 b4 	ld.w	r9,pc[1204]
80002c24:	b2 08       	st.h	r9[0x0],r8
80002c26:	30 19       	mov	r9,1
80002c28:	fe f8 04 8c 	ld.w	r8,pc[1164]
80002c2c:	91 09       	st.w	r8[0x0],r9
80002c2e:	31 08       	mov	r8,16
80002c30:	fe 69 01 60 	mov	r9,-130720
80002c34:	93 08       	st.w	r9[0x0],r8
80002c36:	e1 b9 00 00 	mfsr	r9,0x0
80002c3a:	d3 03       	ssrf	0x10
80002c3c:	fe 6a 01 f0 	mov	r10,-130576
80002c40:	95 08       	st.w	r10[0x0],r8
80002c42:	e3 b9 00 00 	mtsr	0x0,r9
80002c46:	e0 8f 02 23 	bral	8000308c <udd_interrupt+0x5bc>
80002c4a:	fe 68 01 30 	mov	r8,-130768
80002c4e:	70 08       	ld.w	r8,r8[0x0]
80002c50:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c54:	c0 b0       	breq	80002c6a <udd_interrupt+0x19a>
80002c56:	fe 68 01 c0 	mov	r8,-130624
80002c5a:	70 08       	ld.w	r8,r8[0x0]
80002c5c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002c60:	c0 50       	breq	80002c6a <udd_interrupt+0x19a>
80002c62:	f0 1f 01 1e 	mcall	800030d8 <udd_interrupt+0x608>
80002c66:	e0 8f 02 13 	bral	8000308c <udd_interrupt+0x5bc>
80002c6a:	fe 68 01 30 	mov	r8,-130768
80002c6e:	70 08       	ld.w	r8,r8[0x0]
80002c70:	e2 18 00 02 	andl	r8,0x2,COH
80002c74:	e0 80 00 a3 	breq	80002dba <udd_interrupt+0x2ea>
80002c78:	fe f8 04 3c 	ld.w	r8,pc[1084]
80002c7c:	70 08       	ld.w	r8,r8[0x0]
80002c7e:	58 18       	cp.w	r8,1
80002c80:	c1 10       	breq	80002ca2 <udd_interrupt+0x1d2>
80002c82:	58 28       	cp.w	r8,2
80002c84:	5f 09       	sreq	r9
80002c86:	58 48       	cp.w	r8,4
80002c88:	5f 08       	sreq	r8
80002c8a:	f3 e8 10 08 	or	r8,r9,r8
80002c8e:	c0 40       	breq	80002c96 <udd_interrupt+0x1c6>
80002c90:	f0 1f 01 0a 	mcall	800030b8 <udd_interrupt+0x5e8>
80002c94:	c0 38       	rjmp	80002c9a <udd_interrupt+0x1ca>
80002c96:	f0 1f 01 0b 	mcall	800030c0 <udd_interrupt+0x5f0>
80002c9a:	f0 1f 01 09 	mcall	800030bc <udd_interrupt+0x5ec>
80002c9e:	e0 8f 01 f7 	bral	8000308c <udd_interrupt+0x5bc>
80002ca2:	fe 68 01 30 	mov	r8,-130768
80002ca6:	70 0b       	ld.w	r11,r8[0x0]
80002ca8:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
80002cac:	fe f8 04 18 	ld.w	r8,pc[1048]
80002cb0:	90 69       	ld.sh	r9,r8[0xc]
80002cb2:	fe f8 04 22 	ld.w	r8,pc[1058]
80002cb6:	90 08       	ld.sh	r8,r8[0x0]
80002cb8:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80002cbc:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80002cc0:	f6 0a 00 0a 	add	r10,r11,r10
80002cc4:	14 3c       	cp.w	r12,r10
80002cc6:	c0 44       	brge	80002cce <udd_interrupt+0x1fe>
80002cc8:	10 19       	sub	r9,r8
80002cca:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
80002cce:	fe f9 03 f6 	ld.w	r9,pc[1014]
80002cd2:	72 29       	ld.w	r9,r9[0x8]
80002cd4:	58 0b       	cp.w	r11,0
80002cd6:	e0 80 01 e2 	breq	8000309a <udd_interrupt+0x5ca>
80002cda:	5c 78       	castu.h	r8
80002cdc:	10 09       	add	r9,r8
80002cde:	fc 18 e0 00 	movh	r8,0xe000
80002ce2:	11 3a       	ld.ub	r10,r8++
80002ce4:	12 ca       	st.b	r9++,r10
80002ce6:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80002cea:	f6 0a 19 00 	cp.h	r10,r11
80002cee:	cf a3       	brcs	80002ce2 <udd_interrupt+0x212>
80002cf0:	fe f9 03 e4 	ld.w	r9,pc[996]
80002cf4:	92 08       	ld.sh	r8,r9[0x0]
80002cf6:	16 08       	add	r8,r11
80002cf8:	5c 88       	casts.h	r8
80002cfa:	b2 08       	st.h	r9[0x0],r8
80002cfc:	34 09       	mov	r9,64
80002cfe:	f2 0b 19 00 	cp.h	r11,r9
80002d02:	c0 e1       	brne	80002d1e <udd_interrupt+0x24e>
80002d04:	fe f9 03 c0 	ld.w	r9,pc[960]
80002d08:	92 ba       	ld.uh	r10,r9[0x6]
80002d0a:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80002d0e:	fe f9 03 c2 	ld.w	r9,pc[962]
80002d12:	92 89       	ld.uh	r9,r9[0x0]
80002d14:	f6 09 00 09 	add	r9,r11,r9
80002d18:	12 3a       	cp.w	r10,r9
80002d1a:	e0 89 00 1a 	brgt	80002d4e <udd_interrupt+0x27e>
80002d1e:	fe f9 03 a6 	ld.w	r9,pc[934]
80002d22:	b2 68       	st.h	r9[0xc],r8
80002d24:	72 5c       	ld.w	r12,r9[0x14]
80002d26:	58 0c       	cp.w	r12,0
80002d28:	c0 b0       	breq	80002d3e <udd_interrupt+0x26e>
80002d2a:	5d 1c       	icall	r12
80002d2c:	c0 91       	brne	80002d3e <udd_interrupt+0x26e>
80002d2e:	f0 1f 00 e5 	mcall	800030c0 <udd_interrupt+0x5f0>
80002d32:	30 29       	mov	r9,2
80002d34:	fe 68 01 60 	mov	r8,-130720
80002d38:	91 09       	st.w	r8[0x0],r9
80002d3a:	e0 8f 01 a9 	bral	8000308c <udd_interrupt+0x5bc>
80002d3e:	30 29       	mov	r9,2
80002d40:	fe 68 01 60 	mov	r8,-130720
80002d44:	91 09       	st.w	r8[0x0],r9
80002d46:	f0 1f 00 e6 	mcall	800030dc <udd_interrupt+0x60c>
80002d4a:	e0 8f 01 a1 	bral	8000308c <udd_interrupt+0x5bc>
80002d4e:	fe f9 03 76 	ld.w	r9,pc[886]
80002d52:	92 69       	ld.sh	r9,r9[0xc]
80002d54:	f0 09 19 00 	cp.h	r9,r8
80002d58:	c2 21       	brne	80002d9c <udd_interrupt+0x2cc>
80002d5a:	fe f8 03 6a 	ld.w	r8,pc[874]
80002d5e:	70 5c       	ld.w	r12,r8[0x14]
80002d60:	58 0c       	cp.w	r12,0
80002d62:	c0 91       	brne	80002d74 <udd_interrupt+0x2a4>
80002d64:	f0 1f 00 d7 	mcall	800030c0 <udd_interrupt+0x5f0>
80002d68:	30 29       	mov	r9,2
80002d6a:	fe 68 01 60 	mov	r8,-130720
80002d6e:	91 09       	st.w	r8[0x0],r9
80002d70:	e0 8f 01 8e 	bral	8000308c <udd_interrupt+0x5bc>
80002d74:	5d 1c       	icall	r12
80002d76:	c0 81       	brne	80002d86 <udd_interrupt+0x2b6>
80002d78:	f0 1f 00 d2 	mcall	800030c0 <udd_interrupt+0x5f0>
80002d7c:	30 29       	mov	r9,2
80002d7e:	fe 68 01 60 	mov	r8,-130720
80002d82:	91 09       	st.w	r8[0x0],r9
80002d84:	c8 49       	rjmp	8000308c <udd_interrupt+0x5bc>
80002d86:	fe f9 03 4a 	ld.w	r9,pc[842]
80002d8a:	fe f8 03 4a 	ld.w	r8,pc[842]
80002d8e:	90 0b       	ld.sh	r11,r8[0x0]
80002d90:	92 0a       	ld.sh	r10,r9[0x0]
80002d92:	f6 0a 00 0a 	add	r10,r11,r10
80002d96:	b2 0a       	st.h	r9[0x0],r10
80002d98:	30 09       	mov	r9,0
80002d9a:	b0 09       	st.h	r8[0x0],r9
80002d9c:	fe 69 01 60 	mov	r9,-130720
80002da0:	30 28       	mov	r8,2
80002da2:	93 08       	st.w	r9[0x0],r8
80002da4:	31 08       	mov	r8,16
80002da6:	93 08       	st.w	r9[0x0],r8
80002da8:	e1 b9 00 00 	mfsr	r9,0x0
80002dac:	d3 03       	ssrf	0x10
80002dae:	fe 6a 01 f0 	mov	r10,-130576
80002db2:	95 08       	st.w	r10[0x0],r8
80002db4:	e3 b9 00 00 	mtsr	0x0,r9
80002db8:	c6 a9       	rjmp	8000308c <udd_interrupt+0x5bc>
80002dba:	fe 68 01 30 	mov	r8,-130768
80002dbe:	70 08       	ld.w	r8,r8[0x0]
80002dc0:	e2 18 00 08 	andl	r8,0x8,COH
80002dc4:	c1 80       	breq	80002df4 <udd_interrupt+0x324>
80002dc6:	30 89       	mov	r9,8
80002dc8:	fe 68 01 60 	mov	r8,-130720
80002dcc:	91 09       	st.w	r8[0x0],r9
80002dce:	fe 68 01 30 	mov	r8,-130768
80002dd2:	70 08       	ld.w	r8,r8[0x0]
80002dd4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002dd8:	e0 81 01 5a 	brne	8000308c <udd_interrupt+0x5bc>
80002ddc:	fe f8 02 d8 	ld.w	r8,pc[728]
80002de0:	70 08       	ld.w	r8,r8[0x0]
80002de2:	58 38       	cp.w	r8,3
80002de4:	e0 81 01 54 	brne	8000308c <udd_interrupt+0x5bc>
80002de8:	e8 69 00 00 	mov	r9,524288
80002dec:	fe 68 01 f0 	mov	r8,-130576
80002df0:	91 09       	st.w	r8[0x0],r9
80002df2:	c4 d9       	rjmp	8000308c <udd_interrupt+0x5bc>
80002df4:	fe 68 01 30 	mov	r8,-130768
80002df8:	70 08       	ld.w	r8,r8[0x0]
80002dfa:	e2 18 00 10 	andl	r8,0x10,COH
80002dfe:	c0 e1       	brne	80002e1a <udd_interrupt+0x34a>
80002e00:	fe f7 02 e0 	ld.w	r7,pc[736]
80002e04:	0e 9a       	mov	r10,r7
80002e06:	fe 69 01 34 	mov	r9,-130764
80002e0a:	30 0b       	mov	r11,0
80002e0c:	fe 66 00 00 	mov	r6,-131072
80002e10:	fc 14 02 00 	movh	r4,0x200
80002e14:	e0 63 10 00 	mov	r3,4096
80002e18:	c1 e8       	rjmp	80002e54 <udd_interrupt+0x384>
80002e1a:	31 09       	mov	r9,16
80002e1c:	fe 68 01 60 	mov	r8,-130720
80002e20:	91 09       	st.w	r8[0x0],r9
80002e22:	fe 68 01 30 	mov	r8,-130768
80002e26:	70 08       	ld.w	r8,r8[0x0]
80002e28:	e2 18 00 02 	andl	r8,0x2,COH
80002e2c:	e0 81 01 30 	brne	8000308c <udd_interrupt+0x5bc>
80002e30:	fe f8 02 84 	ld.w	r8,pc[644]
80002e34:	70 08       	ld.w	r8,r8[0x0]
80002e36:	58 18       	cp.w	r8,1
80002e38:	c0 41       	brne	80002e40 <udd_interrupt+0x370>
80002e3a:	f0 1f 00 a9 	mcall	800030dc <udd_interrupt+0x60c>
80002e3e:	c2 79       	rjmp	8000308c <udd_interrupt+0x5bc>
80002e40:	58 48       	cp.w	r8,4
80002e42:	e0 81 01 25 	brne	8000308c <udd_interrupt+0x5bc>
80002e46:	e8 69 00 00 	mov	r9,524288
80002e4a:	fe 68 01 f0 	mov	r8,-130576
80002e4e:	91 09       	st.w	r8[0x0],r9
80002e50:	c1 e9       	rjmp	8000308c <udd_interrupt+0x5bc>
80002e52:	10 9b       	mov	r11,r8
80002e54:	f6 c8 ff ff 	sub	r8,r11,-1
80002e58:	14 9c       	mov	r12,r10
80002e5a:	6c 45       	ld.w	r5,r6[0x10]
80002e5c:	10 9e       	mov	lr,r8
80002e5e:	e8 0b 09 4b 	lsl	r11,r4,r11
80002e62:	f7 e5 00 05 	and	r5,r11,r5
80002e66:	c4 b0       	breq	80002efc <udd_interrupt+0x42c>
80002e68:	6c 15       	ld.w	r5,r6[0x4]
80002e6a:	f7 e5 00 05 	and	r5,r11,r5
80002e6e:	c4 70       	breq	80002efc <udd_interrupt+0x42c>
80002e70:	fe 69 00 00 	mov	r9,-131072
80002e74:	93 5b       	st.w	r9[0x14],r11
80002e76:	74 09       	ld.w	r9,r10[0x0]
80002e78:	e6 19 20 00 	andh	r9,0x2000,COH
80002e7c:	c0 50       	breq	80002e86 <udd_interrupt+0x3b6>
80002e7e:	fe 69 00 00 	mov	r9,-131072
80002e82:	93 3b       	st.w	r9[0xc],r11
80002e84:	c0 a8       	rjmp	80002e98 <udd_interrupt+0x3c8>
80002e86:	f0 09 15 04 	lsl	r9,r8,0x4
80002e8a:	e0 39 fd 00 	sub	r9,130304
80002e8e:	72 39       	ld.w	r9,r9[0xc]
80002e90:	b1 89       	lsr	r9,0x10
80002e92:	74 2a       	ld.w	r10,r10[0x8]
80002e94:	12 1a       	sub	r10,r9
80002e96:	99 2a       	st.w	r12[0x8],r10
80002e98:	a3 68       	lsl	r8,0x2
80002e9a:	fe 6b 01 00 	mov	r11,-130816
80002e9e:	f0 0b 00 09 	add	r9,r8,r11
80002ea2:	72 09       	ld.w	r9,r9[0x0]
80002ea4:	e2 19 01 00 	andl	r9,0x100,COH
80002ea8:	c2 60       	breq	80002ef4 <udd_interrupt+0x424>
80002eaa:	78 09       	ld.w	r9,r12[0x0]
80002eac:	e6 19 40 00 	andh	r9,0x4000,COH
80002eb0:	c2 20       	breq	80002ef4 <udd_interrupt+0x424>
80002eb2:	fe 6a 01 60 	mov	r10,-130720
80002eb6:	f0 0a 00 09 	add	r9,r8,r10
80002eba:	30 1a       	mov	r10,1
80002ebc:	93 0a       	st.w	r9[0x0],r10
80002ebe:	fe 6b 01 30 	mov	r11,-130768
80002ec2:	f0 0b 00 09 	add	r9,r8,r11
80002ec6:	72 0a       	ld.w	r10,r9[0x0]
80002ec8:	fe 6b 01 90 	mov	r11,-130672
80002ecc:	f0 0b 00 09 	add	r9,r8,r11
80002ed0:	e6 1a 00 01 	andh	r10,0x1,COH
80002ed4:	f9 ba 01 01 	movne	r10,1
80002ed8:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80002edc:	e0 38 fe 10 	sub	r8,130576
80002ee0:	30 19       	mov	r9,1
80002ee2:	91 09       	st.w	r8[0x0],r9
80002ee4:	e0 68 10 00 	mov	r8,4096
80002ee8:	f0 0e 09 4e 	lsl	lr,r8,lr
80002eec:	fe 68 00 00 	mov	r8,-131072
80002ef0:	91 6e       	st.w	r8[0x18],lr
80002ef2:	cc d8       	rjmp	8000308c <udd_interrupt+0x5bc>
80002ef4:	30 0b       	mov	r11,0
80002ef6:	f0 1f 00 7c 	mcall	800030e4 <udd_interrupt+0x614>
80002efa:	cc 98       	rjmp	8000308c <udd_interrupt+0x5bc>
80002efc:	6c 4b       	ld.w	r11,r6[0x10]
80002efe:	e6 0e 09 4e 	lsl	lr,r3,lr
80002f02:	fd eb 00 0b 	and	r11,lr,r11
80002f06:	c4 60       	breq	80002f92 <udd_interrupt+0x4c2>
80002f08:	e0 7b fe d0 	mov	r11,130768
80002f0c:	f2 0b 00 02 	add	r2,r9,r11
80002f10:	f2 cb ff 70 	sub	r11,r9,-144
80002f14:	76 05       	ld.w	r5,r11[0x0]
80002f16:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80002f1a:	c1 50       	breq	80002f44 <udd_interrupt+0x474>
80002f1c:	72 05       	ld.w	r5,r9[0x0]
80002f1e:	eb d5 c0 01 	bfextu	r5,r5,0x0,0x1
80002f22:	c1 10       	breq	80002f44 <udd_interrupt+0x474>
80002f24:	fe 6a 02 20 	mov	r10,-130528
80002f28:	e4 0a 00 08 	add	r8,r2,r10
80002f2c:	30 19       	mov	r9,1
80002f2e:	91 09       	st.w	r8[0x0],r9
80002f30:	e0 32 fe a0 	sub	r2,130720
80002f34:	85 09       	st.w	r2[0x0],r9
80002f36:	e0 69 40 00 	mov	r9,16384
80002f3a:	91 09       	st.w	r8[0x0],r9
80002f3c:	30 0b       	mov	r11,0
80002f3e:	f0 1f 00 6a 	mcall	800030e4 <udd_interrupt+0x614>
80002f42:	ca 58       	rjmp	8000308c <udd_interrupt+0x5bc>
80002f44:	76 0b       	ld.w	r11,r11[0x0]
80002f46:	e2 1b 10 00 	andl	r11,0x1000,COH
80002f4a:	c2 40       	breq	80002f92 <udd_interrupt+0x4c2>
80002f4c:	72 0b       	ld.w	r11,r9[0x0]
80002f4e:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
80002f52:	c2 01       	brne	80002f92 <udd_interrupt+0x4c2>
80002f54:	fe 69 02 20 	mov	r9,-130528
80002f58:	e4 09 00 08 	add	r8,r2,r9
80002f5c:	e0 69 10 00 	mov	r9,4096
80002f60:	91 09       	st.w	r8[0x0],r9
80002f62:	fe 68 00 00 	mov	r8,-131072
80002f66:	91 5e       	st.w	r8[0x14],lr
80002f68:	78 08       	ld.w	r8,r12[0x0]
80002f6a:	30 09       	mov	r9,0
80002f6c:	f1 d9 d3 81 	bfins	r8,r9,0x1c,0x1
80002f70:	99 08       	st.w	r12[0x0],r8
80002f72:	fe 6b 01 00 	mov	r11,-130816
80002f76:	e4 0b 00 08 	add	r8,r2,r11
80002f7a:	70 09       	ld.w	r9,r8[0x0]
80002f7c:	a9 d9       	cbr	r9,0x9
80002f7e:	91 09       	st.w	r8[0x0],r9
80002f80:	e0 32 fe 10 	sub	r2,130576
80002f84:	e8 68 00 00 	mov	r8,524288
80002f88:	85 08       	st.w	r2[0x0],r8
80002f8a:	e4 68 00 00 	mov	r8,262144
80002f8e:	85 08       	st.w	r2[0x0],r8
80002f90:	c7 e8       	rjmp	8000308c <udd_interrupt+0x5bc>
80002f92:	2f 0a       	sub	r10,-16
80002f94:	2f c9       	sub	r9,-4
80002f96:	58 38       	cp.w	r8,3
80002f98:	fe 91 ff 5d 	brne	80002e52 <udd_interrupt+0x382>
80002f9c:	c8 38       	rjmp	800030a2 <udd_interrupt+0x5d2>
80002f9e:	30 89       	mov	r9,8
80002fa0:	fe 68 00 00 	mov	r8,-131072
80002fa4:	91 29       	st.w	r8[0x8],r9
80002fa6:	ee c6 ff d0 	sub	r6,r7,-48
80002faa:	30 15       	mov	r5,1
80002fac:	0a 9b       	mov	r11,r5
80002fae:	0e 9c       	mov	r12,r7
80002fb0:	f0 1f 00 4d 	mcall	800030e4 <udd_interrupt+0x614>
80002fb4:	2f 07       	sub	r7,-16
80002fb6:	0c 37       	cp.w	r7,r6
80002fb8:	cf a1       	brne	80002fac <udd_interrupt+0x4dc>
80002fba:	f0 1f 00 4c 	mcall	800030e8 <udd_interrupt+0x618>
80002fbe:	f0 1f 00 4c 	mcall	800030ec <udd_interrupt+0x61c>
80002fc2:	f0 1f 00 3f 	mcall	800030bc <udd_interrupt+0x5ec>
80002fc6:	c6 38       	rjmp	8000308c <udd_interrupt+0x5bc>
80002fc8:	fe 68 00 00 	mov	r8,-131072
80002fcc:	70 48       	ld.w	r8,r8[0x10]
80002fce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002fd2:	c1 b0       	breq	80003008 <udd_interrupt+0x538>
80002fd4:	fe 68 00 00 	mov	r8,-131072
80002fd8:	70 18       	ld.w	r8,r8[0x4]
80002fda:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002fde:	c1 50       	breq	80003008 <udd_interrupt+0x538>
80002fe0:	fe 68 00 00 	mov	r8,-131072
80002fe4:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002fe8:	af c9       	cbr	r9,0xe
80002fea:	f1 49 08 00 	st.w	r8[2048],r9
80002fee:	30 19       	mov	r9,1
80002ff0:	91 59       	st.w	r8[0x14],r9
80002ff2:	31 09       	mov	r9,16
80002ff4:	91 69       	st.w	r8[0x18],r9
80002ff6:	f0 f9 08 00 	ld.w	r9,r8[2048]
80002ffa:	af a9       	sbr	r9,0xe
80002ffc:	f1 49 08 00 	st.w	r8[2048],r9
80003000:	30 0c       	mov	r12,0
80003002:	f0 1f 00 3c 	mcall	800030f0 <udd_interrupt+0x620>
80003006:	c4 38       	rjmp	8000308c <udd_interrupt+0x5bc>
80003008:	fe 68 00 00 	mov	r8,-131072
8000300c:	70 48       	ld.w	r8,r8[0x10]
8000300e:	e2 18 00 10 	andl	r8,0x10,COH
80003012:	c2 10       	breq	80003054 <udd_interrupt+0x584>
80003014:	fe 68 00 00 	mov	r8,-131072
80003018:	70 18       	ld.w	r8,r8[0x4]
8000301a:	e2 18 00 10 	andl	r8,0x10,COH
8000301e:	c1 b0       	breq	80003054 <udd_interrupt+0x584>
80003020:	fe 68 00 00 	mov	r8,-131072
80003024:	f0 f9 08 00 	ld.w	r9,r8[2048]
80003028:	af c9       	cbr	r9,0xe
8000302a:	f1 49 08 00 	st.w	r8[2048],r9
8000302e:	c0 58       	rjmp	80003038 <udd_interrupt+0x568>
80003030:	70 19       	ld.w	r9,r8[0x4]
80003032:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003036:	c0 61       	brne	80003042 <udd_interrupt+0x572>
80003038:	f0 f9 08 04 	ld.w	r9,r8[2052]
8000303c:	e2 19 40 00 	andl	r9,0x4000,COH
80003040:	cf 80       	breq	80003030 <udd_interrupt+0x560>
80003042:	fe 68 00 00 	mov	r8,-131072
80003046:	31 09       	mov	r9,16
80003048:	91 59       	st.w	r8[0x14],r9
8000304a:	30 1c       	mov	r12,1
8000304c:	91 6c       	st.w	r8[0x18],r12
8000304e:	f0 1f 00 29 	mcall	800030f0 <udd_interrupt+0x620>
80003052:	c1 d8       	rjmp	8000308c <udd_interrupt+0x5bc>
80003054:	fe 68 00 00 	mov	r8,-131072
80003058:	f0 f8 08 04 	ld.w	r8,r8[2052]
8000305c:	e2 18 00 02 	andl	r8,0x2,COH
80003060:	c1 60       	breq	8000308c <udd_interrupt+0x5bc>
80003062:	fe 68 00 00 	mov	r8,-131072
80003066:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000306a:	af c9       	cbr	r9,0xe
8000306c:	f1 49 08 00 	st.w	r8[2048],r9
80003070:	30 29       	mov	r9,2
80003072:	f1 49 08 08 	st.w	r8[2056],r9
80003076:	f0 f9 08 00 	ld.w	r9,r8[2048]
8000307a:	af a9       	sbr	r9,0xe
8000307c:	f1 49 08 00 	st.w	r8[2048],r9
80003080:	f0 fc 08 04 	ld.w	r12,r8[2052]
80003084:	f9 dc c1 61 	bfextu	r12,r12,0xb,0x1
80003088:	f0 1f 00 1b 	mcall	800030f4 <udd_interrupt+0x624>
8000308c:	fe 68 00 00 	mov	r8,-131072
80003090:	f0 f8 08 18 	ld.w	r8,r8[2072]
80003094:	e3 cd 40 fc 	ldm	sp++,r2-r7,lr
80003098:	d6 03       	rete
8000309a:	48 f9       	lddpc	r9,800030d4 <udd_interrupt+0x604>
8000309c:	b2 08       	st.h	r9[0x0],r8
8000309e:	fe 9f fe 40 	bral	80002d1e <udd_interrupt+0x24e>
800030a2:	fe 68 00 00 	mov	r8,-131072
800030a6:	70 18       	ld.w	r8,r8[0x4]
800030a8:	e2 18 00 08 	andl	r8,0x8,COH
800030ac:	c8 e0       	breq	80002fc8 <udd_interrupt+0x4f8>
800030ae:	c7 8b       	rjmp	80002f9e <udd_interrupt+0x4ce>
800030b0:	80 00       	ld.sh	r0,r0[0x0]
800030b2:	37 3c       	mov	r12,115
800030b4:	00 00       	add	r0,r0
800030b6:	07 1c       	ld.sh	r12,r3++
800030b8:	80 00       	ld.sh	r0,r0[0x0]
800030ba:	23 f4       	sub	r4,63
800030bc:	80 00       	ld.sh	r0,r0[0x0]
800030be:	26 34       	sub	r4,99
800030c0:	80 00       	ld.sh	r0,r0[0x0]
800030c2:	23 dc       	sub	r12,61
800030c4:	00 00       	add	r0,r0
800030c6:	0c a4       	st.w	r6++,r4
800030c8:	80 00       	ld.sh	r0,r0[0x0]
800030ca:	39 bc       	mov	r12,-101
800030cc:	00 00       	add	r0,r0
800030ce:	07 20       	ld.uh	r0,r3++
800030d0:	00 00       	add	r0,r0
800030d2:	06 e4       	st.h	--r3,r4
800030d4:	00 00       	add	r0,r0
800030d6:	07 1a       	ld.sh	r10,r3++
800030d8:	80 00       	ld.sh	r0,r0[0x0]
800030da:	26 94       	sub	r4,105
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	26 68       	sub	r8,102
800030e0:	00 00       	add	r0,r0
800030e2:	06 e8       	st.h	--r3,r8
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	24 08       	sub	r8,64
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	39 5c       	mov	r12,-107
800030ec:	80 00       	ld.sh	r0,r0[0x0]
800030ee:	28 f2       	sub	r2,-113
800030f0:	80 00       	ld.sh	r0,r0[0x0]
800030f2:	25 c0       	sub	r0,92
800030f4:	80 00       	ld.sh	r0,r0[0x0]
800030f6:	3e bc       	mov	r12,-21

800030f8 <_stext>:
800030f8:	48 dd       	lddpc	sp,8000312c <udata_clear_loop_end+0x4>
800030fa:	fe c0 e0 fa 	sub	r0,pc,-7942
800030fe:	e3 b0 00 01 	mtsr	0x4,r0
80003102:	d5 53       	csrf	0x15
80003104:	48 b0       	lddpc	r0,80003130 <udata_clear_loop_end+0x8>
80003106:	48 c1       	lddpc	r1,80003134 <udata_clear_loop_end+0xc>
80003108:	02 30       	cp.w	r0,r1
8000310a:	c0 62       	brcc	80003116 <idata_load_loop_end>
8000310c:	48 b2       	lddpc	r2,80003138 <udata_clear_loop_end+0x10>

8000310e <idata_load_loop>:
8000310e:	a5 05       	ld.d	r4,r2++
80003110:	a1 24       	st.d	r0++,r4
80003112:	02 30       	cp.w	r0,r1
80003114:	cf d3       	brcs	8000310e <idata_load_loop>

80003116 <idata_load_loop_end>:
80003116:	48 a0       	lddpc	r0,8000313c <udata_clear_loop_end+0x14>
80003118:	48 a1       	lddpc	r1,80003140 <udata_clear_loop_end+0x18>
8000311a:	02 30       	cp.w	r0,r1
8000311c:	c0 62       	brcc	80003128 <udata_clear_loop_end>
8000311e:	30 02       	mov	r2,0
80003120:	30 03       	mov	r3,0

80003122 <udata_clear_loop>:
80003122:	a1 22       	st.d	r0++,r2
80003124:	02 30       	cp.w	r0,r1
80003126:	cf e3       	brcs	80003122 <udata_clear_loop>

80003128 <udata_clear_loop_end>:
80003128:	fe cf f0 94 	sub	pc,pc,-3948
8000312c:	00 01       	add	r1,r0
8000312e:	00 00       	add	r0,r0
80003130:	00 00       	add	r0,r0
80003132:	00 08       	add	r8,r0
80003134:	00 00       	add	r0,r0
80003136:	05 d8       	ld.ub	r8,r2[0x5]
80003138:	80 00       	ld.sh	r0,r0[0x0]
8000313a:	53 58       	stdsp	sp[0xd4],r8
8000313c:	00 00       	add	r0,r0
8000313e:	05 d8       	ld.ub	r8,r2[0x5]
80003140:	00 00       	add	r0,r0
80003142:	0c d8       	st.w	--r6,r8

80003144 <sysclk_init>:
80003144:	d4 01       	pushm	lr
80003146:	e1 b9 00 00 	mfsr	r9,0x0
8000314a:	d3 03       	ssrf	0x10
8000314c:	fe 78 0c 00 	mov	r8,-62464
80003150:	e0 6a 03 07 	mov	r10,775
80003154:	91 aa       	st.w	r8[0x28],r10
80003156:	70 0a       	ld.w	r10,r8[0x0]
80003158:	a3 aa       	sbr	r10,0x2
8000315a:	91 0a       	st.w	r8[0x0],r10
8000315c:	e3 b9 00 00 	mtsr	0x0,r9
80003160:	71 59       	ld.w	r9,r8[0x54]
80003162:	e2 19 00 80 	andl	r9,0x80,COH
80003166:	cf d0       	breq	80003160 <sysclk_init+0x1c>
80003168:	e0 6c 1b 00 	mov	r12,6912
8000316c:	ea 1c 00 b7 	orh	r12,0xb7
80003170:	f0 1f 00 0e 	mcall	800031a8 <sysclk_init+0x64>
80003174:	e1 b9 00 00 	mfsr	r9,0x0
80003178:	d3 03       	ssrf	0x10
8000317a:	fe 78 0c 00 	mov	r8,-62464
8000317e:	70 0a       	ld.w	r10,r8[0x0]
80003180:	e0 1a ff fc 	andl	r10,0xfffc
80003184:	a1 aa       	sbr	r10,0x0
80003186:	91 0a       	st.w	r8[0x0],r10
80003188:	e3 b9 00 00 	mtsr	0x0,r9
8000318c:	e0 79 00 02 	mov	r9,65538
80003190:	91 29       	st.w	r8[0x8],r9
80003192:	30 b9       	mov	r9,11
80003194:	ea 19 00 18 	orh	r9,0x18
80003198:	91 49       	st.w	r8[0x10],r9
8000319a:	30 09       	mov	r9,0
8000319c:	91 59       	st.w	r8[0x14],r9
8000319e:	e0 69 0e 03 	mov	r9,3587
800031a2:	91 39       	st.w	r8[0xc],r9
800031a4:	d8 02       	popm	pc
800031a6:	00 00       	add	r0,r0
800031a8:	80 00       	ld.sh	r0,r0[0x0]
800031aa:	20 44       	sub	r4,4

800031ac <sysclk_priv_enable_module>:
800031ac:	e1 ba 00 00 	mfsr	r10,0x0
800031b0:	d3 03       	ssrf	0x10
800031b2:	fe 78 0c 00 	mov	r8,-62464
800031b6:	71 59       	ld.w	r9,r8[0x54]
800031b8:	e2 19 00 40 	andl	r9,0x40,COH
800031bc:	cf d0       	breq	800031b6 <sysclk_priv_enable_module+0xa>
800031be:	a3 6c       	lsl	r12,0x2
800031c0:	e0 2c f3 f8 	sub	r12,62456
800031c4:	78 08       	ld.w	r8,r12[0x0]
800031c6:	30 19       	mov	r9,1
800031c8:	f2 0b 09 4b 	lsl	r11,r9,r11
800031cc:	10 4b       	or	r11,r8
800031ce:	99 0b       	st.w	r12[0x0],r11
800031d0:	e3 ba 00 00 	mtsr	0x0,r10
800031d4:	5e fc       	retal	r12
800031d6:	d7 03       	nop

800031d8 <sysclk_enable_pbb_module>:
800031d8:	eb cd 40 e0 	pushm	r5-r7,lr
800031dc:	18 96       	mov	r6,r12
800031de:	58 9c       	cp.w	r12,9
800031e0:	5f 07       	sreq	r7
800031e2:	e1 b5 00 00 	mfsr	r5,0x0
800031e6:	d3 03       	ssrf	0x10
800031e8:	48 f8       	lddpc	r8,80003224 <sysclk_enable_pbb_module+0x4c>
800031ea:	f0 07 07 09 	ld.ub	r9,r8[r7]
800031ee:	30 08       	mov	r8,0
800031f0:	f0 09 18 00 	cp.b	r9,r8
800031f4:	c0 a1       	brne	80003208 <sysclk_enable_pbb_module+0x30>
800031f6:	ee 0b 15 01 	lsl	r11,r7,0x1
800031fa:	f9 bb 01 06 	movne	r11,6
800031fe:	f9 bb 00 02 	moveq	r11,2
80003202:	30 1c       	mov	r12,1
80003204:	f0 1f 00 09 	mcall	80003228 <sysclk_enable_pbb_module+0x50>
80003208:	48 78       	lddpc	r8,80003224 <sysclk_enable_pbb_module+0x4c>
8000320a:	f0 07 07 09 	ld.ub	r9,r8[r7]
8000320e:	2f f9       	sub	r9,-1
80003210:	f0 07 0b 09 	st.b	r8[r7],r9
80003214:	e3 b5 00 00 	mtsr	0x0,r5
80003218:	0c 9b       	mov	r11,r6
8000321a:	30 3c       	mov	r12,3
8000321c:	f0 1f 00 03 	mcall	80003228 <sysclk_enable_pbb_module+0x50>
80003220:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003224:	00 00       	add	r0,r0
80003226:	07 24       	ld.uh	r4,r3++
80003228:	80 00       	ld.sh	r0,r0[0x0]
8000322a:	31 ac       	mov	r12,26

8000322c <sysclk_enable_usb>:
8000322c:	d4 01       	pushm	lr
8000322e:	30 1c       	mov	r12,1
80003230:	f0 1f 00 0f 	mcall	8000326c <sysclk_enable_usb+0x40>
80003234:	30 3b       	mov	r11,3
80003236:	30 1c       	mov	r12,1
80003238:	f0 1f 00 0e 	mcall	80003270 <sysclk_enable_usb+0x44>
8000323c:	e1 b9 00 00 	mfsr	r9,0x0
80003240:	d3 03       	ssrf	0x10
80003242:	fe 78 0c 00 	mov	r8,-62464
80003246:	e0 6a 03 07 	mov	r10,775
8000324a:	91 aa       	st.w	r8[0x28],r10
8000324c:	70 0a       	ld.w	r10,r8[0x0]
8000324e:	a3 aa       	sbr	r10,0x2
80003250:	91 0a       	st.w	r8[0x0],r10
80003252:	e3 b9 00 00 	mtsr	0x0,r9
80003256:	71 59       	ld.w	r9,r8[0x54]
80003258:	e2 19 00 80 	andl	r9,0x80,COH
8000325c:	cf d0       	breq	80003256 <sysclk_enable_usb+0x2a>
8000325e:	30 49       	mov	r9,4
80003260:	fe 78 0c 00 	mov	r8,-62464
80003264:	f1 49 00 70 	st.w	r8[112],r9
80003268:	d8 02       	popm	pc
8000326a:	00 00       	add	r0,r0
8000326c:	80 00       	ld.sh	r0,r0[0x0]
8000326e:	31 d8       	mov	r8,29
80003270:	80 00       	ld.sh	r0,r0[0x0]
80003272:	31 ac       	mov	r12,26

80003274 <udi_cdc_data_disable>:
80003274:	5e fc       	retal	r12
80003276:	d7 03       	nop

80003278 <udi_cdc_comm_setup>:
80003278:	49 e8       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
8000327a:	11 88       	ld.ub	r8,r8[0x0]
8000327c:	30 09       	mov	r9,0
8000327e:	f2 08 18 00 	cp.b	r8,r9
80003282:	c1 84       	brge	800032b2 <udi_cdc_comm_setup+0x3a>
80003284:	e2 18 00 60 	andl	r8,0x60,COH
80003288:	e0 48 00 20 	cp.w	r8,32
8000328c:	c3 11       	brne	800032ee <udi_cdc_comm_setup+0x76>
8000328e:	49 98       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
80003290:	11 99       	ld.ub	r9,r8[0x1]
80003292:	32 18       	mov	r8,33
80003294:	f0 09 18 00 	cp.b	r9,r8
80003298:	c2 b1       	brne	800032ee <udi_cdc_comm_setup+0x76>
8000329a:	49 68       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
8000329c:	90 39       	ld.sh	r9,r8[0x6]
8000329e:	30 78       	mov	r8,7
800032a0:	f0 09 19 00 	cp.h	r9,r8
800032a4:	c2 51       	brne	800032ee <udi_cdc_comm_setup+0x76>
800032a6:	49 38       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
800032a8:	49 39       	lddpc	r9,800032f4 <udi_cdc_comm_setup+0x7c>
800032aa:	91 29       	st.w	r8[0x8],r9
800032ac:	30 79       	mov	r9,7
800032ae:	b0 69       	st.h	r8[0xc],r9
800032b0:	5e ff       	retal	1
800032b2:	e2 18 00 60 	andl	r8,0x60,COH
800032b6:	e0 48 00 20 	cp.w	r8,32
800032ba:	c1 a1       	brne	800032ee <udi_cdc_comm_setup+0x76>
800032bc:	48 d8       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
800032be:	11 98       	ld.ub	r8,r8[0x1]
800032c0:	32 09       	mov	r9,32
800032c2:	f2 08 18 00 	cp.b	r8,r9
800032c6:	c0 60       	breq	800032d2 <udi_cdc_comm_setup+0x5a>
800032c8:	32 29       	mov	r9,34
800032ca:	f2 08 18 00 	cp.b	r8,r9
800032ce:	c1 01       	brne	800032ee <udi_cdc_comm_setup+0x76>
800032d0:	5e ff       	retal	1
800032d2:	48 88       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
800032d4:	90 39       	ld.sh	r9,r8[0x6]
800032d6:	30 78       	mov	r8,7
800032d8:	f0 09 19 00 	cp.h	r9,r8
800032dc:	c0 91       	brne	800032ee <udi_cdc_comm_setup+0x76>
800032de:	48 58       	lddpc	r8,800032f0 <udi_cdc_comm_setup+0x78>
800032e0:	48 69       	lddpc	r9,800032f8 <udi_cdc_comm_setup+0x80>
800032e2:	91 49       	st.w	r8[0x10],r9
800032e4:	48 49       	lddpc	r9,800032f4 <udi_cdc_comm_setup+0x7c>
800032e6:	91 29       	st.w	r8[0x8],r9
800032e8:	30 79       	mov	r9,7
800032ea:	b0 69       	st.h	r8[0xc],r9
800032ec:	5e ff       	retal	1
800032ee:	5e fd       	retal	0
800032f0:	00 00       	add	r0,r0
800032f2:	0c a4       	st.w	r6++,r4
800032f4:	00 00       	add	r0,r0
800032f6:	07 28       	ld.uh	r8,r3++
800032f8:	80 00       	ld.sh	r0,r0[0x0]
800032fa:	33 00       	mov	r0,48

800032fc <udi_cdc_data_setup>:
800032fc:	5e fd       	retal	0

800032fe <udi_cdc_getsetting>:
800032fe:	5e fd       	retal	0

80003300 <udi_cdc_line_coding_received>:
80003300:	5e fc       	retal	r12
80003302:	d7 03       	nop

80003304 <udi_cdc_is_rx_ready>:
80003304:	48 68       	lddpc	r8,8000331c <udi_cdc_is_rx_ready+0x18>
80003306:	11 8a       	ld.ub	r10,r8[0x0]
80003308:	48 68       	lddpc	r8,80003320 <udi_cdc_is_rx_ready+0x1c>
8000330a:	90 08       	ld.sh	r8,r8[0x0]
8000330c:	48 69       	lddpc	r9,80003324 <udi_cdc_is_rx_ready+0x20>
8000330e:	f2 0a 04 19 	ld.sh	r9,r9[r10<<0x1]
80003312:	f0 09 19 00 	cp.h	r9,r8
80003316:	5f bc       	srhi	r12
80003318:	5e fc       	retal	r12
8000331a:	00 00       	add	r0,r0
8000331c:	00 00       	add	r0,r0
8000331e:	09 bc       	ld.ub	r12,r4[0x3]
80003320:	00 00       	add	r0,r0
80003322:	09 b8       	ld.ub	r8,r4[0x3]
80003324:	00 00       	add	r0,r0
80003326:	09 b4       	ld.ub	r4,r4[0x3]

80003328 <udi_cdc_is_tx_ready>:
80003328:	49 68       	lddpc	r8,80003380 <udi_cdc_is_tx_ready+0x58>
8000332a:	11 89       	ld.ub	r9,r8[0x0]
8000332c:	49 68       	lddpc	r8,80003384 <udi_cdc_is_tx_ready+0x5c>
8000332e:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
80003332:	e0 68 01 40 	mov	r8,320
80003336:	f0 09 19 00 	cp.h	r9,r8
8000333a:	c0 20       	breq	8000333e <udi_cdc_is_tx_ready+0x16>
8000333c:	5e ff       	retal	1
8000333e:	49 38       	lddpc	r8,80003388 <udi_cdc_is_tx_ready+0x60>
80003340:	11 88       	ld.ub	r8,r8[0x0]
80003342:	58 08       	cp.w	r8,0
80003344:	c1 21       	brne	80003368 <udi_cdc_is_tx_ready+0x40>
80003346:	e1 b8 00 00 	mfsr	r8,0x0
8000334a:	d3 03       	ssrf	0x10
8000334c:	49 09       	lddpc	r9,8000338c <udi_cdc_is_tx_ready+0x64>
8000334e:	13 89       	ld.ub	r9,r9[0x0]
80003350:	58 09       	cp.w	r9,0
80003352:	c0 91       	brne	80003364 <udi_cdc_is_tx_ready+0x3c>
80003354:	30 1a       	mov	r10,1
80003356:	48 d9       	lddpc	r9,80003388 <udi_cdc_is_tx_ready+0x60>
80003358:	b2 8a       	st.b	r9[0x0],r10
8000335a:	48 a9       	lddpc	r9,80003380 <udi_cdc_is_tx_ready+0x58>
8000335c:	13 8a       	ld.ub	r10,r9[0x0]
8000335e:	58 0a       	cp.w	r10,0
80003360:	5f 0a       	sreq	r10
80003362:	b2 8a       	st.b	r9[0x0],r10
80003364:	e3 b8 00 00 	mtsr	0x0,r8
80003368:	48 68       	lddpc	r8,80003380 <udi_cdc_is_tx_ready+0x58>
8000336a:	11 89       	ld.ub	r9,r8[0x0]
8000336c:	48 68       	lddpc	r8,80003384 <udi_cdc_is_tx_ready+0x5c>
8000336e:	f0 09 04 19 	ld.sh	r9,r8[r9<<0x1]
80003372:	e0 68 01 40 	mov	r8,320
80003376:	f0 09 19 00 	cp.h	r9,r8
8000337a:	5f 1c       	srne	r12
8000337c:	5e fc       	retal	r12
8000337e:	00 00       	add	r0,r0
80003380:	00 00       	add	r0,r0
80003382:	07 2f       	ld.uh	pc,r3++
80003384:	00 00       	add	r0,r0
80003386:	07 30       	ld.ub	r0,r3++
80003388:	00 00       	add	r0,r0
8000338a:	0c 41       	or	r1,r6
8000338c:	00 00       	add	r0,r0
8000338e:	09 be       	ld.ub	lr,r4[0x3]

80003390 <udi_cdc_putc>:
80003390:	eb cd 40 fe 	pushm	r1-r7,lr
80003394:	18 97       	mov	r7,r12
80003396:	49 88       	lddpc	r8,800033f4 <udi_cdc_putc+0x64>
80003398:	11 e9       	ld.ub	r9,r8[0x6]
8000339a:	30 98       	mov	r8,9
8000339c:	f0 09 18 00 	cp.b	r9,r8
800033a0:	5f 04       	sreq	r4
800033a2:	49 66       	lddpc	r6,800033f8 <udi_cdc_putc+0x68>
800033a4:	49 63       	lddpc	r3,800033fc <udi_cdc_putc+0x6c>
800033a6:	49 75       	lddpc	r5,80003400 <udi_cdc_putc+0x70>
800033a8:	49 72       	lddpc	r2,80003404 <udi_cdc_putc+0x74>
800033aa:	30 01       	mov	r1,0
800033ac:	f0 1f 00 17 	mcall	80003408 <udi_cdc_putc+0x78>
800033b0:	c0 51       	brne	800033ba <udi_cdc_putc+0x2a>
800033b2:	0d 88       	ld.ub	r8,r6[0x0]
800033b4:	58 08       	cp.w	r8,0
800033b6:	cf b1       	brne	800033ac <udi_cdc_putc+0x1c>
800033b8:	c1 b8       	rjmp	800033ee <udi_cdc_putc+0x5e>
800033ba:	e1 ba 00 00 	mfsr	r10,0x0
800033be:	d3 03       	ssrf	0x10
800033c0:	07 88       	ld.ub	r8,r3[0x0]
800033c2:	ea 08 04 19 	ld.sh	r9,r5[r8<<0x1]
800033c6:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
800033ca:	f0 08 00 2b 	add	r11,r8,r8<<0x2
800033ce:	a7 6b       	lsl	r11,0x6
800033d0:	18 0b       	add	r11,r12
800033d2:	e4 0b 0b 07 	st.b	r2[r11],r7
800033d6:	2f f9       	sub	r9,-1
800033d8:	ea 08 0a 19 	st.h	r5[r8<<0x1],r9
800033dc:	e3 ba 00 00 	mtsr	0x0,r10
800033e0:	58 04       	cp.w	r4,0
800033e2:	c0 31       	brne	800033e8 <udi_cdc_putc+0x58>
800033e4:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
800033e8:	a9 47       	asr	r7,0x8
800033ea:	02 94       	mov	r4,r1
800033ec:	ce 0b       	rjmp	800033ac <udi_cdc_putc+0x1c>
800033ee:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
800033f2:	00 00       	add	r0,r0
800033f4:	00 00       	add	r0,r0
800033f6:	07 28       	ld.uh	r8,r3++
800033f8:	00 00       	add	r0,r0
800033fa:	09 bd       	ld.ub	sp,r4[0x3]
800033fc:	00 00       	add	r0,r0
800033fe:	07 2f       	ld.uh	pc,r3++
80003400:	00 00       	add	r0,r0
80003402:	07 30       	ld.ub	r0,r3++
80003404:	00 00       	add	r0,r0
80003406:	07 34       	ld.ub	r4,r3++
80003408:	80 00       	ld.sh	r0,r0[0x0]
8000340a:	33 28       	mov	r8,50

8000340c <udi_cdc_rx_start>:
8000340c:	eb cd 40 80 	pushm	r7,lr
80003410:	e1 b9 00 00 	mfsr	r9,0x0
80003414:	d3 03       	ssrf	0x10
80003416:	49 88       	lddpc	r8,80003474 <udi_cdc_rx_start+0x68>
80003418:	11 87       	ld.ub	r7,r8[0x0]
8000341a:	49 88       	lddpc	r8,80003478 <udi_cdc_rx_start+0x6c>
8000341c:	11 88       	ld.ub	r8,r8[0x0]
8000341e:	58 08       	cp.w	r8,0
80003420:	c0 a1       	brne	80003434 <udi_cdc_rx_start+0x28>
80003422:	49 78       	lddpc	r8,8000347c <udi_cdc_rx_start+0x70>
80003424:	90 08       	ld.sh	r8,r8[0x0]
80003426:	49 7a       	lddpc	r10,80003480 <udi_cdc_rx_start+0x74>
80003428:	f4 07 04 1a 	ld.sh	r10,r10[r7<<0x1]
8000342c:	f0 0a 19 00 	cp.h	r10,r8
80003430:	e0 88 00 06 	brls	8000343c <udi_cdc_rx_start+0x30>
80003434:	e3 b9 00 00 	mtsr	0x0,r9
80003438:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
8000343c:	30 0a       	mov	r10,0
8000343e:	49 08       	lddpc	r8,8000347c <udi_cdc_rx_start+0x70>
80003440:	b0 0a       	st.h	r8[0x0],r10
80003442:	58 07       	cp.w	r7,0
80003444:	5f 0a       	sreq	r10
80003446:	48 c8       	lddpc	r8,80003474 <udi_cdc_rx_start+0x68>
80003448:	b0 8a       	st.b	r8[0x0],r10
8000344a:	30 1a       	mov	r10,1
8000344c:	48 b8       	lddpc	r8,80003478 <udi_cdc_rx_start+0x6c>
8000344e:	b0 8a       	st.b	r8[0x0],r10
80003450:	e3 b9 00 00 	mtsr	0x0,r9
80003454:	f0 1f 00 0c 	mcall	80003484 <udi_cdc_rx_start+0x78>
80003458:	ee 07 00 27 	add	r7,r7,r7<<0x2
8000345c:	a7 67       	lsl	r7,0x6
8000345e:	48 b8       	lddpc	r8,80003488 <udi_cdc_rx_start+0x7c>
80003460:	e0 69 01 40 	mov	r9,320
80003464:	48 aa       	lddpc	r10,8000348c <udi_cdc_rx_start+0x80>
80003466:	0e 0a       	add	r10,r7
80003468:	30 1b       	mov	r11,1
8000346a:	30 2c       	mov	r12,2
8000346c:	f0 1f 00 09 	mcall	80003490 <udi_cdc_rx_start+0x84>
80003470:	e3 cd 80 80 	ldm	sp++,r7,pc
80003474:	00 00       	add	r0,r0
80003476:	09 bc       	ld.ub	r12,r4[0x3]
80003478:	00 00       	add	r0,r0
8000347a:	0c 40       	or	r0,r6
8000347c:	00 00       	add	r0,r0
8000347e:	09 b8       	ld.ub	r8,r4[0x3]
80003480:	00 00       	add	r0,r0
80003482:	09 b4       	ld.ub	r4,r4[0x3]
80003484:	80 00       	ld.sh	r0,r0[0x0]
80003486:	33 04       	mov	r4,48
80003488:	80 00       	ld.sh	r0,r0[0x0]
8000348a:	35 14       	mov	r4,81
8000348c:	00 00       	add	r0,r0
8000348e:	09 c0       	ld.ub	r0,r4[0x4]
80003490:	80 00       	ld.sh	r0,r0[0x0]
80003492:	24 78       	sub	r8,71

80003494 <udi_cdc_getc>:
80003494:	d4 31       	pushm	r0-r7,lr
80003496:	49 98       	lddpc	r8,800034f8 <udi_cdc_getc+0x64>
80003498:	11 e9       	ld.ub	r9,r8[0x6]
8000349a:	30 98       	mov	r8,9
8000349c:	f0 09 18 00 	cp.b	r9,r8
800034a0:	5f 02       	sreq	r2
800034a2:	30 03       	mov	r3,0
800034a4:	49 66       	lddpc	r6,800034fc <udi_cdc_getc+0x68>
800034a6:	49 77       	lddpc	r7,80003500 <udi_cdc_getc+0x6c>
800034a8:	49 75       	lddpc	r5,80003504 <udi_cdc_getc+0x70>
800034aa:	49 84       	lddpc	r4,80003508 <udi_cdc_getc+0x74>
800034ac:	49 81       	lddpc	r1,8000350c <udi_cdc_getc+0x78>
800034ae:	06 90       	mov	r0,r3
800034b0:	c0 48       	rjmp	800034b8 <udi_cdc_getc+0x24>
800034b2:	09 88       	ld.ub	r8,r4[0x0]
800034b4:	58 08       	cp.w	r8,0
800034b6:	c1 d0       	breq	800034f0 <udi_cdc_getc+0x5c>
800034b8:	0d 89       	ld.ub	r9,r6[0x0]
800034ba:	8e 08       	ld.sh	r8,r7[0x0]
800034bc:	ea 09 04 19 	ld.sh	r9,r5[r9<<0x1]
800034c0:	f0 09 19 00 	cp.h	r9,r8
800034c4:	fe 98 ff f7 	brls	800034b2 <udi_cdc_getc+0x1e>
800034c8:	0d 88       	ld.ub	r8,r6[0x0]
800034ca:	8e 09       	ld.sh	r9,r7[0x0]
800034cc:	5c 79       	castu.h	r9
800034ce:	f0 08 00 28 	add	r8,r8,r8<<0x2
800034d2:	a7 68       	lsl	r8,0x6
800034d4:	12 08       	add	r8,r9
800034d6:	e2 08 07 08 	ld.ub	r8,r1[r8]
800034da:	10 43       	or	r3,r8
800034dc:	8e 08       	ld.sh	r8,r7[0x0]
800034de:	2f f8       	sub	r8,-1
800034e0:	ae 08       	st.h	r7[0x0],r8
800034e2:	f0 1f 00 0c 	mcall	80003510 <udi_cdc_getc+0x7c>
800034e6:	58 02       	cp.w	r2,0
800034e8:	c0 50       	breq	800034f2 <udi_cdc_getc+0x5e>
800034ea:	a9 63       	lsl	r3,0x8
800034ec:	00 92       	mov	r2,r0
800034ee:	ce 5b       	rjmp	800034b8 <udi_cdc_getc+0x24>
800034f0:	30 03       	mov	r3,0
800034f2:	06 9c       	mov	r12,r3
800034f4:	d8 32       	popm	r0-r7,pc
800034f6:	00 00       	add	r0,r0
800034f8:	00 00       	add	r0,r0
800034fa:	07 28       	ld.uh	r8,r3++
800034fc:	00 00       	add	r0,r0
800034fe:	09 bc       	ld.ub	r12,r4[0x3]
80003500:	00 00       	add	r0,r0
80003502:	09 b8       	ld.ub	r8,r4[0x3]
80003504:	00 00       	add	r0,r0
80003506:	09 b4       	ld.ub	r4,r4[0x3]
80003508:	00 00       	add	r0,r0
8000350a:	09 bd       	ld.ub	sp,r4[0x3]
8000350c:	00 00       	add	r0,r0
8000350e:	09 c0       	ld.ub	r0,r4[0x4]
80003510:	80 00       	ld.sh	r0,r0[0x0]
80003512:	34 0c       	mov	r12,64

80003514 <udi_cdc_data_recevied>:
80003514:	d4 01       	pushm	lr
80003516:	58 0c       	cp.w	r12,0
80003518:	c1 01       	brne	80003538 <udi_cdc_data_recevied+0x24>
8000351a:	48 98       	lddpc	r8,8000353c <udi_cdc_data_recevied+0x28>
8000351c:	11 88       	ld.ub	r8,r8[0x0]
8000351e:	58 08       	cp.w	r8,0
80003520:	f9 b8 01 00 	movne	r8,0
80003524:	f9 b8 00 02 	moveq	r8,2
80003528:	48 69       	lddpc	r9,80003540 <udi_cdc_data_recevied+0x2c>
8000352a:	f2 08 0a 0b 	st.h	r9[r8],r11
8000352e:	30 09       	mov	r9,0
80003530:	48 58       	lddpc	r8,80003544 <udi_cdc_data_recevied+0x30>
80003532:	b0 89       	st.b	r8[0x0],r9
80003534:	f0 1f 00 05 	mcall	80003548 <udi_cdc_data_recevied+0x34>
80003538:	d8 02       	popm	pc
8000353a:	00 00       	add	r0,r0
8000353c:	00 00       	add	r0,r0
8000353e:	09 bc       	ld.ub	r12,r4[0x3]
80003540:	00 00       	add	r0,r0
80003542:	09 b4       	ld.ub	r4,r4[0x3]
80003544:	00 00       	add	r0,r0
80003546:	0c 40       	or	r0,r6
80003548:	80 00       	ld.sh	r0,r0[0x0]
8000354a:	34 0c       	mov	r12,64

8000354c <udi_cdc_tx_send>:
8000354c:	eb cd 40 e0 	pushm	r5-r7,lr
80003550:	4a c8       	lddpc	r8,80003600 <udi_cdc_tx_send+0xb4>
80003552:	11 88       	ld.ub	r8,r8[0x0]
80003554:	58 08       	cp.w	r8,0
80003556:	c5 21       	brne	800035fa <udi_cdc_tx_send+0xae>
80003558:	f0 1f 00 2b 	mcall	80003604 <udi_cdc_tx_send+0xb8>
8000355c:	c0 a0       	breq	80003570 <udi_cdc_tx_send+0x24>
8000355e:	f0 1f 00 2b 	mcall	80003608 <udi_cdc_tx_send+0xbc>
80003562:	4a b8       	lddpc	r8,8000360c <udi_cdc_tx_send+0xc0>
80003564:	90 08       	ld.sh	r8,r8[0x0]
80003566:	f8 08 19 00 	cp.h	r8,r12
8000356a:	c0 a1       	brne	8000357e <udi_cdc_tx_send+0x32>
8000356c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003570:	f0 1f 00 28 	mcall	80003610 <udi_cdc_tx_send+0xc4>
80003574:	4a 68       	lddpc	r8,8000360c <udi_cdc_tx_send+0xc0>
80003576:	90 08       	ld.sh	r8,r8[0x0]
80003578:	f8 08 19 00 	cp.h	r8,r12
8000357c:	c3 f0       	breq	800035fa <udi_cdc_tx_send+0xae>
8000357e:	e1 b8 00 00 	mfsr	r8,0x0
80003582:	d3 03       	ssrf	0x10
80003584:	4a 49       	lddpc	r9,80003614 <udi_cdc_tx_send+0xc8>
80003586:	13 87       	ld.ub	r7,r9[0x0]
80003588:	4a 49       	lddpc	r9,80003618 <udi_cdc_tx_send+0xcc>
8000358a:	13 89       	ld.ub	r9,r9[0x0]
8000358c:	58 09       	cp.w	r9,0
8000358e:	c0 61       	brne	8000359a <udi_cdc_tx_send+0x4e>
80003590:	58 07       	cp.w	r7,0
80003592:	5f 0a       	sreq	r10
80003594:	4a 09       	lddpc	r9,80003614 <udi_cdc_tx_send+0xc8>
80003596:	b2 8a       	st.b	r9[0x0],r10
80003598:	c0 38       	rjmp	8000359e <udi_cdc_tx_send+0x52>
8000359a:	58 07       	cp.w	r7,0
8000359c:	5f 07       	sreq	r7
8000359e:	30 1a       	mov	r10,1
800035a0:	49 89       	lddpc	r9,80003600 <udi_cdc_tx_send+0xb4>
800035a2:	b2 8a       	st.b	r9[0x0],r10
800035a4:	e3 b8 00 00 	mtsr	0x0,r8
800035a8:	0e 95       	mov	r5,r7
800035aa:	49 d8       	lddpc	r8,8000361c <udi_cdc_tx_send+0xd0>
800035ac:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
800035b0:	e0 68 01 40 	mov	r8,320
800035b4:	f0 09 19 00 	cp.h	r9,r8
800035b8:	5f 16       	srne	r6
800035ba:	58 06       	cp.w	r6,0
800035bc:	c0 e0       	breq	800035d8 <udi_cdc_tx_send+0x8c>
800035be:	f0 1f 00 12 	mcall	80003604 <udi_cdc_tx_send+0xb8>
800035c2:	c0 60       	breq	800035ce <udi_cdc_tx_send+0x82>
800035c4:	f0 1f 00 11 	mcall	80003608 <udi_cdc_tx_send+0xbc>
800035c8:	49 18       	lddpc	r8,8000360c <udi_cdc_tx_send+0xc0>
800035ca:	b0 0c       	st.h	r8[0x0],r12
800035cc:	c0 98       	rjmp	800035de <udi_cdc_tx_send+0x92>
800035ce:	f0 1f 00 11 	mcall	80003610 <udi_cdc_tx_send+0xc4>
800035d2:	48 f8       	lddpc	r8,8000360c <udi_cdc_tx_send+0xc0>
800035d4:	b0 0c       	st.h	r8[0x0],r12
800035d6:	c0 48       	rjmp	800035de <udi_cdc_tx_send+0x92>
800035d8:	30 09       	mov	r9,0
800035da:	48 d8       	lddpc	r8,8000360c <udi_cdc_tx_send+0xc0>
800035dc:	b0 09       	st.h	r8[0x0],r9
800035de:	ee 07 00 27 	add	r7,r7,r7<<0x2
800035e2:	a7 67       	lsl	r7,0x6
800035e4:	48 f8       	lddpc	r8,80003620 <udi_cdc_tx_send+0xd4>
800035e6:	48 e9       	lddpc	r9,8000361c <udi_cdc_tx_send+0xd0>
800035e8:	f2 05 05 19 	ld.uh	r9,r9[r5<<0x1]
800035ec:	48 ea       	lddpc	r10,80003624 <udi_cdc_tx_send+0xd8>
800035ee:	0e 0a       	add	r10,r7
800035f0:	0c 9b       	mov	r11,r6
800035f2:	e0 6c 00 81 	mov	r12,129
800035f6:	f0 1f 00 0d 	mcall	80003628 <udi_cdc_tx_send+0xdc>
800035fa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800035fe:	00 00       	add	r0,r0
80003600:	00 00       	add	r0,r0
80003602:	09 be       	ld.ub	lr,r4[0x3]
80003604:	80 00       	ld.sh	r0,r0[0x0]
80003606:	22 82       	sub	r2,40
80003608:	80 00       	ld.sh	r0,r0[0x0]
8000360a:	22 be       	sub	lr,43
8000360c:	00 00       	add	r0,r0
8000360e:	09 ba       	ld.ub	r10,r4[0x3]
80003610:	80 00       	ld.sh	r0,r0[0x0]
80003612:	22 b2       	sub	r2,43
80003614:	00 00       	add	r0,r0
80003616:	07 2f       	ld.uh	pc,r3++
80003618:	00 00       	add	r0,r0
8000361a:	0c 41       	or	r1,r6
8000361c:	00 00       	add	r0,r0
8000361e:	07 30       	ld.ub	r0,r3++
80003620:	80 00       	ld.sh	r0,r0[0x0]
80003622:	36 2c       	mov	r12,98
80003624:	00 00       	add	r0,r0
80003626:	07 34       	ld.ub	r4,r3++
80003628:	80 00       	ld.sh	r0,r0[0x0]
8000362a:	24 78       	sub	r8,71

8000362c <udi_cdc_data_sent>:
8000362c:	d4 01       	pushm	lr
8000362e:	58 0c       	cp.w	r12,0
80003630:	c1 21       	brne	80003654 <udi_cdc_data_sent+0x28>
80003632:	48 a8       	lddpc	r8,80003658 <udi_cdc_data_sent+0x2c>
80003634:	11 88       	ld.ub	r8,r8[0x0]
80003636:	58 08       	cp.w	r8,0
80003638:	f9 b9 01 00 	movne	r9,0
8000363c:	f9 b9 00 02 	moveq	r9,2
80003640:	30 08       	mov	r8,0
80003642:	48 7a       	lddpc	r10,8000365c <udi_cdc_data_sent+0x30>
80003644:	f4 09 0a 08 	st.h	r10[r9],r8
80003648:	48 69       	lddpc	r9,80003660 <udi_cdc_data_sent+0x34>
8000364a:	b2 88       	st.b	r9[0x0],r8
8000364c:	48 69       	lddpc	r9,80003664 <udi_cdc_data_sent+0x38>
8000364e:	b2 88       	st.b	r9[0x0],r8
80003650:	f0 1f 00 06 	mcall	80003668 <udi_cdc_data_sent+0x3c>
80003654:	d8 02       	popm	pc
80003656:	00 00       	add	r0,r0
80003658:	00 00       	add	r0,r0
8000365a:	07 2f       	ld.uh	pc,r3++
8000365c:	00 00       	add	r0,r0
8000365e:	07 30       	ld.ub	r0,r3++
80003660:	00 00       	add	r0,r0
80003662:	0c 41       	or	r1,r6
80003664:	00 00       	add	r0,r0
80003666:	09 be       	ld.ub	lr,r4[0x3]
80003668:	80 00       	ld.sh	r0,r0[0x0]
8000366a:	35 4c       	mov	r12,84

8000366c <udi_cdc_data_sof_notify>:
8000366c:	d4 01       	pushm	lr
8000366e:	f0 1f 00 02 	mcall	80003674 <udi_cdc_data_sof_notify+0x8>
80003672:	d8 02       	popm	pc
80003674:	80 00       	ld.sh	r0,r0[0x0]
80003676:	35 4c       	mov	r12,84

80003678 <udi_cdc_data_enable>:
80003678:	eb cd 40 c0 	pushm	r6-r7,lr
8000367c:	30 06       	mov	r6,0
8000367e:	48 f8       	lddpc	r8,800036b8 <udi_cdc_data_enable+0x40>
80003680:	b0 86       	st.b	r8[0x0],r6
80003682:	48 f8       	lddpc	r8,800036bc <udi_cdc_data_enable+0x44>
80003684:	b0 86       	st.b	r8[0x0],r6
80003686:	48 f8       	lddpc	r8,800036c0 <udi_cdc_data_enable+0x48>
80003688:	b0 86       	st.b	r8[0x0],r6
8000368a:	48 f8       	lddpc	r8,800036c4 <udi_cdc_data_enable+0x4c>
8000368c:	30 07       	mov	r7,0
8000368e:	b0 07       	st.h	r8[0x0],r7
80003690:	b0 17       	st.h	r8[0x2],r7
80003692:	48 e8       	lddpc	r8,800036c8 <udi_cdc_data_enable+0x50>
80003694:	b0 07       	st.h	r8[0x0],r7
80003696:	f0 1f 00 0e 	mcall	800036cc <udi_cdc_data_enable+0x54>
8000369a:	48 e8       	lddpc	r8,800036d0 <udi_cdc_data_enable+0x58>
8000369c:	b0 86       	st.b	r8[0x0],r6
8000369e:	48 e8       	lddpc	r8,800036d4 <udi_cdc_data_enable+0x5c>
800036a0:	b0 86       	st.b	r8[0x0],r6
800036a2:	48 e8       	lddpc	r8,800036d8 <udi_cdc_data_enable+0x60>
800036a4:	b0 07       	st.h	r8[0x0],r7
800036a6:	48 e8       	lddpc	r8,800036dc <udi_cdc_data_enable+0x64>
800036a8:	b0 07       	st.h	r8[0x0],r7
800036aa:	f0 1f 00 0e 	mcall	800036e0 <udi_cdc_data_enable+0x68>
800036ae:	48 e8       	lddpc	r8,800036e4 <udi_cdc_data_enable+0x6c>
800036b0:	b0 8c       	st.b	r8[0x0],r12
800036b2:	11 8c       	ld.ub	r12,r8[0x0]
800036b4:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800036b8:	00 00       	add	r0,r0
800036ba:	09 be       	ld.ub	lr,r4[0x3]
800036bc:	00 00       	add	r0,r0
800036be:	0c 41       	or	r1,r6
800036c0:	00 00       	add	r0,r0
800036c2:	07 2f       	ld.uh	pc,r3++
800036c4:	00 00       	add	r0,r0
800036c6:	07 30       	ld.ub	r0,r3++
800036c8:	00 00       	add	r0,r0
800036ca:	09 ba       	ld.ub	r10,r4[0x3]
800036cc:	80 00       	ld.sh	r0,r0[0x0]
800036ce:	35 4c       	mov	r12,84
800036d0:	00 00       	add	r0,r0
800036d2:	0c 40       	or	r0,r6
800036d4:	00 00       	add	r0,r0
800036d6:	09 bc       	ld.ub	r12,r4[0x3]
800036d8:	00 00       	add	r0,r0
800036da:	09 b4       	ld.ub	r4,r4[0x3]
800036dc:	00 00       	add	r0,r0
800036de:	09 b8       	ld.ub	r8,r4[0x3]
800036e0:	80 00       	ld.sh	r0,r0[0x0]
800036e2:	34 0c       	mov	r12,64
800036e4:	00 00       	add	r0,r0
800036e6:	09 bd       	ld.ub	sp,r4[0x3]

800036e8 <udi_cdc_comm_disable>:
800036e8:	d4 01       	pushm	lr
800036ea:	30 09       	mov	r9,0
800036ec:	48 38       	lddpc	r8,800036f8 <udi_cdc_comm_disable+0x10>
800036ee:	b0 89       	st.b	r8[0x0],r9
800036f0:	f0 1f 00 03 	mcall	800036fc <udi_cdc_comm_disable+0x14>
800036f4:	d8 02       	popm	pc
800036f6:	00 00       	add	r0,r0
800036f8:	00 00       	add	r0,r0
800036fa:	09 bd       	ld.ub	sp,r4[0x3]
800036fc:	80 00       	ld.sh	r0,r0[0x0]
800036fe:	3e b0       	mov	r0,-21

80003700 <udi_cdc_comm_enable>:
80003700:	d4 01       	pushm	lr
80003702:	30 0a       	mov	r10,0
80003704:	48 a8       	lddpc	r8,8000372c <udi_cdc_comm_enable+0x2c>
80003706:	b0 0a       	st.h	r8[0x0],r10
80003708:	48 a8       	lddpc	r8,80003730 <udi_cdc_comm_enable+0x30>
8000370a:	b0 4a       	st.h	r8[0x8],r10
8000370c:	48 a8       	lddpc	r8,80003734 <udi_cdc_comm_enable+0x34>
8000370e:	30 09       	mov	r9,0
80003710:	b0 8a       	st.b	r8[0x0],r10
80003712:	3c 2a       	mov	r10,-62
80003714:	b0 9a       	st.b	r8[0x1],r10
80003716:	30 1a       	mov	r10,1
80003718:	b0 aa       	st.b	r8[0x2],r10
8000371a:	b0 b9       	st.b	r8[0x3],r9
8000371c:	b0 c9       	st.b	r8[0x4],r9
8000371e:	b0 d9       	st.b	r8[0x5],r9
80003720:	30 89       	mov	r9,8
80003722:	b0 e9       	st.b	r8[0x6],r9
80003724:	f0 1f 00 05 	mcall	80003738 <udi_cdc_comm_enable+0x38>
80003728:	d8 02       	popm	pc
8000372a:	00 00       	add	r0,r0
8000372c:	00 00       	add	r0,r0
8000372e:	0c 42       	or	r2,r6
80003730:	00 00       	add	r0,r0
80003732:	00 30       	cp.w	r0,r0
80003734:	00 00       	add	r0,r0
80003736:	07 28       	ld.uh	r8,r3++
80003738:	80 00       	ld.sh	r0,r0[0x0]
8000373a:	3e a4       	mov	r4,-22

8000373c <udc_sof_notify>:
8000373c:	eb cd 40 c0 	pushm	r6-r7,lr
80003740:	49 18       	lddpc	r8,80003784 <udc_sof_notify+0x48>
80003742:	11 89       	ld.ub	r9,r8[0x0]
80003744:	30 08       	mov	r8,0
80003746:	f0 09 18 00 	cp.b	r9,r8
8000374a:	c1 b0       	breq	80003780 <udc_sof_notify+0x44>
8000374c:	48 f8       	lddpc	r8,80003788 <udc_sof_notify+0x4c>
8000374e:	70 08       	ld.w	r8,r8[0x0]
80003750:	70 09       	ld.w	r9,r8[0x0]
80003752:	13 ca       	ld.ub	r10,r9[0x4]
80003754:	30 09       	mov	r9,0
80003756:	f2 0a 18 00 	cp.b	r10,r9
8000375a:	c1 30       	breq	80003780 <udc_sof_notify+0x44>
8000375c:	30 07       	mov	r7,0
8000375e:	48 b6       	lddpc	r6,80003788 <udc_sof_notify+0x4c>
80003760:	70 18       	ld.w	r8,r8[0x4]
80003762:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003766:	70 48       	ld.w	r8,r8[0x10]
80003768:	58 08       	cp.w	r8,0
8000376a:	c0 20       	breq	8000376e <udc_sof_notify+0x32>
8000376c:	5d 18       	icall	r8
8000376e:	2f f7       	sub	r7,-1
80003770:	5c 57       	castu.b	r7
80003772:	6c 08       	ld.w	r8,r6[0x0]
80003774:	70 09       	ld.w	r9,r8[0x0]
80003776:	13 c9       	ld.ub	r9,r9[0x4]
80003778:	ee 09 18 00 	cp.b	r9,r7
8000377c:	fe 9b ff f2 	brhi	80003760 <udc_sof_notify+0x24>
80003780:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003784:	00 00       	add	r0,r0
80003786:	0c 4e       	or	lr,r6
80003788:	00 00       	add	r0,r0
8000378a:	0c 48       	or	r8,r6

8000378c <udc_get_eof_conf>:
8000378c:	48 78       	lddpc	r8,800037a8 <udc_get_eof_conf+0x1c>
8000378e:	70 08       	ld.w	r8,r8[0x0]
80003790:	70 08       	ld.w	r8,r8[0x0]
80003792:	11 aa       	ld.ub	r10,r8[0x2]
80003794:	11 b9       	ld.ub	r9,r8[0x3]
80003796:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000379a:	5c c9       	swap.bh	r9
8000379c:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
800037a0:	f0 0c 00 0c 	add	r12,r8,r12
800037a4:	5e fc       	retal	r12
800037a6:	00 00       	add	r0,r0
800037a8:	00 00       	add	r0,r0
800037aa:	0c 48       	or	r8,r6

800037ac <udc_update_iface_desc>:
800037ac:	eb cd 40 e0 	pushm	r5-r7,lr
800037b0:	18 97       	mov	r7,r12
800037b2:	16 96       	mov	r6,r11
800037b4:	49 b8       	lddpc	r8,80003820 <udc_update_iface_desc+0x74>
800037b6:	11 89       	ld.ub	r9,r8[0x0]
800037b8:	30 08       	mov	r8,0
800037ba:	f0 09 18 00 	cp.b	r9,r8
800037be:	c2 f0       	breq	8000381c <udc_update_iface_desc+0x70>
800037c0:	49 98       	lddpc	r8,80003824 <udc_update_iface_desc+0x78>
800037c2:	70 08       	ld.w	r8,r8[0x0]
800037c4:	70 08       	ld.w	r8,r8[0x0]
800037c6:	11 c9       	ld.ub	r9,r8[0x4]
800037c8:	18 9e       	mov	lr,r12
800037ca:	f8 09 18 00 	cp.b	r9,r12
800037ce:	e0 88 00 27 	brls	8000381c <udc_update_iface_desc+0x70>
800037d2:	49 65       	lddpc	r5,80003828 <udc_update_iface_desc+0x7c>
800037d4:	8b 08       	st.w	r5[0x0],r8
800037d6:	f0 1f 00 16 	mcall	8000382c <udc_update_iface_desc+0x80>
800037da:	6a 08       	ld.w	r8,r5[0x0]
800037dc:	10 3c       	cp.w	r12,r8
800037de:	e0 88 00 1f 	brls	8000381c <udc_update_iface_desc+0x70>
800037e2:	30 4b       	mov	r11,4
800037e4:	10 99       	mov	r9,r8
800037e6:	11 9a       	ld.ub	r10,r8[0x1]
800037e8:	f6 0a 18 00 	cp.b	r10,r11
800037ec:	c0 a1       	brne	80003800 <udc_update_iface_desc+0x54>
800037ee:	11 aa       	ld.ub	r10,r8[0x2]
800037f0:	0e 9e       	mov	lr,r7
800037f2:	ee 0a 18 00 	cp.b	r10,r7
800037f6:	c0 51       	brne	80003800 <udc_update_iface_desc+0x54>
800037f8:	11 ba       	ld.ub	r10,r8[0x3]
800037fa:	ec 0a 18 00 	cp.b	r10,r6
800037fe:	c0 b0       	breq	80003814 <udc_update_iface_desc+0x68>
80003800:	13 88       	ld.ub	r8,r9[0x0]
80003802:	f2 08 00 08 	add	r8,r9,r8
80003806:	10 3c       	cp.w	r12,r8
80003808:	fe 9b ff ee 	brhi	800037e4 <udc_update_iface_desc+0x38>
8000380c:	48 79       	lddpc	r9,80003828 <udc_update_iface_desc+0x7c>
8000380e:	93 08       	st.w	r9[0x0],r8
80003810:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003814:	48 59       	lddpc	r9,80003828 <udc_update_iface_desc+0x7c>
80003816:	93 08       	st.w	r9[0x0],r8
80003818:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
8000381c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003820:	00 00       	add	r0,r0
80003822:	0c 4e       	or	lr,r6
80003824:	00 00       	add	r0,r0
80003826:	0c 48       	or	r8,r6
80003828:	00 00       	add	r0,r0
8000382a:	0c 54       	eor	r4,r6
8000382c:	80 00       	ld.sh	r0,r0[0x0]
8000382e:	37 8c       	mov	r12,120

80003830 <udc_next_desc_in_iface>:
80003830:	eb cd 40 c0 	pushm	r6-r7,lr
80003834:	18 96       	mov	r6,r12
80003836:	16 97       	mov	r7,r11
80003838:	f0 1f 00 11 	mcall	8000387c <udc_next_desc_in_iface+0x4c>
8000383c:	0d 88       	ld.ub	r8,r6[0x0]
8000383e:	10 06       	add	r6,r8
80003840:	0c 3c       	cp.w	r12,r6
80003842:	e0 88 00 19 	brls	80003874 <udc_next_desc_in_iface+0x44>
80003846:	0d 98       	ld.ub	r8,r6[0x1]
80003848:	30 49       	mov	r9,4
8000384a:	f2 08 18 00 	cp.b	r8,r9
8000384e:	c1 30       	breq	80003874 <udc_next_desc_in_iface+0x44>
80003850:	ee 08 18 00 	cp.b	r8,r7
80003854:	c0 a1       	brne	80003868 <udc_next_desc_in_iface+0x38>
80003856:	c1 08       	rjmp	80003876 <udc_next_desc_in_iface+0x46>
80003858:	0d 98       	ld.ub	r8,r6[0x1]
8000385a:	f2 08 18 00 	cp.b	r8,r9
8000385e:	c0 b0       	breq	80003874 <udc_next_desc_in_iface+0x44>
80003860:	ee 08 18 00 	cp.b	r8,r7
80003864:	c0 31       	brne	8000386a <udc_next_desc_in_iface+0x3a>
80003866:	c0 88       	rjmp	80003876 <udc_next_desc_in_iface+0x46>
80003868:	30 49       	mov	r9,4
8000386a:	0d 88       	ld.ub	r8,r6[0x0]
8000386c:	10 06       	add	r6,r8
8000386e:	0c 3c       	cp.w	r12,r6
80003870:	fe 9b ff f4 	brhi	80003858 <udc_next_desc_in_iface+0x28>
80003874:	30 06       	mov	r6,0
80003876:	0c 9c       	mov	r12,r6
80003878:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000387c:	80 00       	ld.sh	r0,r0[0x0]
8000387e:	37 8c       	mov	r12,120

80003880 <udc_valid_address>:
80003880:	d4 01       	pushm	lr
80003882:	48 48       	lddpc	r8,80003890 <udc_valid_address+0x10>
80003884:	11 bc       	ld.ub	r12,r8[0x3]
80003886:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
8000388a:	f0 1f 00 03 	mcall	80003894 <udc_valid_address+0x14>
8000388e:	d8 02       	popm	pc
80003890:	00 00       	add	r0,r0
80003892:	0c a4       	st.w	r6++,r4
80003894:	80 00       	ld.sh	r0,r0[0x0]
80003896:	22 84       	sub	r4,40

80003898 <udc_iface_enable>:
80003898:	eb cd 40 e0 	pushm	r5-r7,lr
8000389c:	18 95       	mov	r5,r12
8000389e:	f0 1f 00 12 	mcall	800038e4 <udc_iface_enable+0x4c>
800038a2:	c1 f0       	breq	800038e0 <udc_iface_enable+0x48>
800038a4:	49 18       	lddpc	r8,800038e8 <udc_iface_enable+0x50>
800038a6:	70 07       	ld.w	r7,r8[0x0]
800038a8:	30 56       	mov	r6,5
800038aa:	0c 9b       	mov	r11,r6
800038ac:	0e 9c       	mov	r12,r7
800038ae:	f0 1f 00 10 	mcall	800038ec <udc_iface_enable+0x54>
800038b2:	18 97       	mov	r7,r12
800038b4:	c0 d0       	breq	800038ce <udc_iface_enable+0x36>
800038b6:	19 ca       	ld.ub	r10,r12[0x4]
800038b8:	19 d8       	ld.ub	r8,r12[0x5]
800038ba:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
800038be:	5c ca       	swap.bh	r10
800038c0:	5c 7a       	castu.h	r10
800038c2:	19 bb       	ld.ub	r11,r12[0x3]
800038c4:	19 ac       	ld.ub	r12,r12[0x2]
800038c6:	f0 1f 00 0b 	mcall	800038f0 <udc_iface_enable+0x58>
800038ca:	cf 01       	brne	800038aa <udc_iface_enable+0x12>
800038cc:	c0 a8       	rjmp	800038e0 <udc_iface_enable+0x48>
800038ce:	48 a8       	lddpc	r8,800038f4 <udc_iface_enable+0x5c>
800038d0:	70 08       	ld.w	r8,r8[0x0]
800038d2:	70 18       	ld.w	r8,r8[0x4]
800038d4:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
800038d8:	70 0c       	ld.w	r12,r8[0x0]
800038da:	5d 1c       	icall	r12
800038dc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800038e0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	37 ac       	mov	r12,122
800038e8:	00 00       	add	r0,r0
800038ea:	0c 54       	eor	r4,r6
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	38 30       	mov	r0,-125
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	27 d0       	sub	r0,125
800038f4:	00 00       	add	r0,r0
800038f6:	0c 48       	or	r8,r6

800038f8 <udc_iface_disable>:
800038f8:	eb cd 40 e0 	pushm	r5-r7,lr
800038fc:	18 96       	mov	r6,r12
800038fe:	18 97       	mov	r7,r12
80003900:	30 0b       	mov	r11,0
80003902:	f0 1f 00 12 	mcall	80003948 <udc_iface_disable+0x50>
80003906:	c1 e0       	breq	80003942 <udc_iface_disable+0x4a>
80003908:	49 18       	lddpc	r8,8000394c <udc_iface_disable+0x54>
8000390a:	70 08       	ld.w	r8,r8[0x0]
8000390c:	70 18       	ld.w	r8,r8[0x4]
8000390e:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]
80003912:	6a 3c       	ld.w	r12,r5[0xc]
80003914:	5d 1c       	icall	r12
80003916:	18 9b       	mov	r11,r12
80003918:	0c 9c       	mov	r12,r6
8000391a:	f0 1f 00 0c 	mcall	80003948 <udc_iface_disable+0x50>
8000391e:	c1 20       	breq	80003942 <udc_iface_disable+0x4a>
80003920:	48 c8       	lddpc	r8,80003950 <udc_iface_disable+0x58>
80003922:	70 07       	ld.w	r7,r8[0x0]
80003924:	30 56       	mov	r6,5
80003926:	0c 9b       	mov	r11,r6
80003928:	0e 9c       	mov	r12,r7
8000392a:	f0 1f 00 0b 	mcall	80003954 <udc_iface_disable+0x5c>
8000392e:	18 97       	mov	r7,r12
80003930:	c0 50       	breq	8000393a <udc_iface_disable+0x42>
80003932:	19 ac       	ld.ub	r12,r12[0x2]
80003934:	f0 1f 00 09 	mcall	80003958 <udc_iface_disable+0x60>
80003938:	cf 7b       	rjmp	80003926 <udc_iface_disable+0x2e>
8000393a:	6a 18       	ld.w	r8,r5[0x4]
8000393c:	5d 18       	icall	r8
8000393e:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003942:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003946:	00 00       	add	r0,r0
80003948:	80 00       	ld.sh	r0,r0[0x0]
8000394a:	37 ac       	mov	r12,122
8000394c:	00 00       	add	r0,r0
8000394e:	0c 48       	or	r8,r6
80003950:	00 00       	add	r0,r0
80003952:	0c 54       	eor	r4,r6
80003954:	80 00       	ld.sh	r0,r0[0x0]
80003956:	38 30       	mov	r0,-125
80003958:	80 00       	ld.sh	r0,r0[0x0]
8000395a:	24 48       	sub	r8,68

8000395c <udc_reset>:
8000395c:	eb cd 40 c0 	pushm	r6-r7,lr
80003960:	49 38       	lddpc	r8,800039ac <udc_reset+0x50>
80003962:	11 89       	ld.ub	r9,r8[0x0]
80003964:	30 08       	mov	r8,0
80003966:	f0 09 18 00 	cp.b	r9,r8
8000396a:	c1 70       	breq	80003998 <udc_reset+0x3c>
8000396c:	49 18       	lddpc	r8,800039b0 <udc_reset+0x54>
8000396e:	70 08       	ld.w	r8,r8[0x0]
80003970:	70 08       	ld.w	r8,r8[0x0]
80003972:	11 c9       	ld.ub	r9,r8[0x4]
80003974:	30 08       	mov	r8,0
80003976:	f0 09 18 00 	cp.b	r9,r8
8000397a:	c0 f0       	breq	80003998 <udc_reset+0x3c>
8000397c:	30 07       	mov	r7,0
8000397e:	48 d6       	lddpc	r6,800039b0 <udc_reset+0x54>
80003980:	0e 9c       	mov	r12,r7
80003982:	f0 1f 00 0d 	mcall	800039b4 <udc_reset+0x58>
80003986:	2f f7       	sub	r7,-1
80003988:	5c 57       	castu.b	r7
8000398a:	6c 08       	ld.w	r8,r6[0x0]
8000398c:	70 08       	ld.w	r8,r8[0x0]
8000398e:	11 c8       	ld.ub	r8,r8[0x4]
80003990:	ee 08 18 00 	cp.b	r8,r7
80003994:	fe 9b ff f6 	brhi	80003980 <udc_reset+0x24>
80003998:	30 09       	mov	r9,0
8000399a:	48 58       	lddpc	r8,800039ac <udc_reset+0x50>
8000399c:	b0 89       	st.b	r8[0x0],r9
8000399e:	e0 69 01 00 	mov	r9,256
800039a2:	48 68       	lddpc	r8,800039b8 <udc_reset+0x5c>
800039a4:	b0 09       	st.h	r8[0x0],r9
800039a6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800039aa:	00 00       	add	r0,r0
800039ac:	00 00       	add	r0,r0
800039ae:	0c 4e       	or	lr,r6
800039b0:	00 00       	add	r0,r0
800039b2:	0c 48       	or	r8,r6
800039b4:	80 00       	ld.sh	r0,r0[0x0]
800039b6:	38 f8       	mov	r8,-113
800039b8:	00 00       	add	r0,r0
800039ba:	0c 4c       	or	r12,r6

800039bc <udc_process_setup>:
800039bc:	eb cd 40 e0 	pushm	r5-r7,lr
800039c0:	fe f8 04 3c 	ld.w	r8,pc[1084]
800039c4:	30 09       	mov	r9,0
800039c6:	b0 69       	st.h	r8[0xc],r9
800039c8:	30 0a       	mov	r10,0
800039ca:	91 4a       	st.w	r8[0x10],r10
800039cc:	91 5a       	st.w	r8[0x14],r10
800039ce:	11 88       	ld.ub	r8,r8[0x0]
800039d0:	10 9a       	mov	r10,r8
800039d2:	f2 08 18 00 	cp.b	r8,r9
800039d6:	c0 94       	brge	800039e8 <udc_process_setup+0x2c>
800039d8:	fe f9 04 24 	ld.w	r9,pc[1060]
800039dc:	92 3b       	ld.sh	r11,r9[0x6]
800039de:	30 09       	mov	r9,0
800039e0:	f2 0b 19 00 	cp.h	r11,r9
800039e4:	e0 80 02 0a 	breq	80003df8 <udc_process_setup+0x43c>
800039e8:	10 99       	mov	r9,r8
800039ea:	e2 19 00 60 	andl	r9,0x60,COH
800039ee:	e0 81 01 d9 	brne	80003da0 <udc_process_setup+0x3e4>
800039f2:	f2 0a 18 00 	cp.b	r10,r9
800039f6:	e0 84 01 01 	brge	80003bf8 <udc_process_setup+0x23c>
800039fa:	fe f9 04 02 	ld.w	r9,pc[1026]
800039fe:	92 39       	ld.sh	r9,r9[0x6]
80003a00:	58 09       	cp.w	r9,0
80003a02:	e0 80 01 cf 	breq	80003da0 <udc_process_setup+0x3e4>
80003a06:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80003a0a:	e0 81 00 9e 	brne	80003b46 <udc_process_setup+0x18a>
80003a0e:	fe fa 03 ee 	ld.w	r10,pc[1006]
80003a12:	15 9a       	ld.ub	r10,r10[0x1]
80003a14:	30 6b       	mov	r11,6
80003a16:	f6 0a 18 00 	cp.b	r10,r11
80003a1a:	c1 a0       	breq	80003a4e <udc_process_setup+0x92>
80003a1c:	30 8b       	mov	r11,8
80003a1e:	f6 0a 18 00 	cp.b	r10,r11
80003a22:	e0 80 00 85 	breq	80003b2c <udc_process_setup+0x170>
80003a26:	30 0b       	mov	r11,0
80003a28:	f6 0a 18 00 	cp.b	r10,r11
80003a2c:	e0 81 00 8d 	brne	80003b46 <udc_process_setup+0x18a>
80003a30:	30 28       	mov	r8,2
80003a32:	f0 09 19 00 	cp.h	r9,r8
80003a36:	c0 40       	breq	80003a3e <udc_process_setup+0x82>
80003a38:	30 0c       	mov	r12,0
80003a3a:	e0 8f 01 af 	bral	80003d98 <udc_process_setup+0x3dc>
80003a3e:	30 2b       	mov	r11,2
80003a40:	fe fc 03 c0 	ld.w	r12,pc[960]
80003a44:	f0 1f 00 f0 	mcall	80003e04 <udc_process_setup+0x448>
80003a48:	30 1c       	mov	r12,1
80003a4a:	e0 8f 01 a7 	bral	80003d98 <udc_process_setup+0x3dc>
80003a4e:	fe f8 03 ae 	ld.w	r8,pc[942]
80003a52:	90 19       	ld.sh	r9,r8[0x2]
80003a54:	f2 08 16 08 	lsr	r8,r9,0x8
80003a58:	30 2a       	mov	r10,2
80003a5a:	f4 08 18 00 	cp.b	r8,r10
80003a5e:	c1 00       	breq	80003a7e <udc_process_setup+0xc2>
80003a60:	30 3a       	mov	r10,3
80003a62:	f4 08 18 00 	cp.b	r8,r10
80003a66:	c2 a0       	breq	80003aba <udc_process_setup+0xfe>
80003a68:	30 19       	mov	r9,1
80003a6a:	f2 08 18 00 	cp.b	r8,r9
80003a6e:	c5 d1       	brne	80003b28 <udc_process_setup+0x16c>
80003a70:	fe f8 03 98 	ld.w	r8,pc[920]
80003a74:	70 0c       	ld.w	r12,r8[0x0]
80003a76:	19 8b       	ld.ub	r11,r12[0x0]
80003a78:	f0 1f 00 e3 	mcall	80003e04 <udc_process_setup+0x448>
80003a7c:	c4 78       	rjmp	80003b0a <udc_process_setup+0x14e>
80003a7e:	5c 59       	castu.b	r9
80003a80:	fe f8 03 88 	ld.w	r8,pc[904]
80003a84:	70 08       	ld.w	r8,r8[0x0]
80003a86:	f1 38 00 11 	ld.ub	r8,r8[17]
80003a8a:	f2 08 18 00 	cp.b	r8,r9
80003a8e:	e0 88 00 4d 	brls	80003b28 <udc_process_setup+0x16c>
80003a92:	fe f8 03 76 	ld.w	r8,pc[886]
80003a96:	70 18       	ld.w	r8,r8[0x4]
80003a98:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
80003a9c:	19 a9       	ld.ub	r9,r12[0x2]
80003a9e:	19 b8       	ld.ub	r8,r12[0x3]
80003aa0:	f1 e9 10 88 	or	r8,r8,r9<<0x8
80003aa4:	5c c8       	swap.bh	r8
80003aa6:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80003aaa:	f0 1f 00 d7 	mcall	80003e04 <udc_process_setup+0x448>
80003aae:	fe f8 03 4e 	ld.w	r8,pc[846]
80003ab2:	70 28       	ld.w	r8,r8[0x8]
80003ab4:	30 29       	mov	r9,2
80003ab6:	b0 99       	st.b	r8[0x1],r9
80003ab8:	c2 98       	rjmp	80003b0a <udc_process_setup+0x14e>
80003aba:	5c 59       	castu.b	r9
80003abc:	58 19       	cp.w	r9,1
80003abe:	c1 00       	breq	80003ade <udc_process_setup+0x122>
80003ac0:	58 29       	cp.w	r9,2
80003ac2:	c0 40       	breq	80003aca <udc_process_setup+0x10e>
80003ac4:	58 09       	cp.w	r9,0
80003ac6:	c0 60       	breq	80003ad2 <udc_process_setup+0x116>
80003ac8:	c3 08       	rjmp	80003b28 <udc_process_setup+0x16c>
80003aca:	fe fc 03 42 	ld.w	r12,pc[834]
80003ace:	30 3b       	mov	r11,3
80003ad0:	c0 a8       	rjmp	80003ae4 <udc_process_setup+0x128>
80003ad2:	30 4b       	mov	r11,4
80003ad4:	fe fc 03 3c 	ld.w	r12,pc[828]
80003ad8:	f0 1f 00 cb 	mcall	80003e04 <udc_process_setup+0x448>
80003adc:	c1 78       	rjmp	80003b0a <udc_process_setup+0x14e>
80003ade:	fe fc 03 36 	ld.w	r12,pc[822]
80003ae2:	30 9b       	mov	r11,9
80003ae4:	fe fa 03 34 	ld.w	r10,pc[820]
80003ae8:	2f ea       	sub	r10,-2
80003aea:	18 98       	mov	r8,r12
80003aec:	11 39       	ld.ub	r9,r8++
80003aee:	5c c9       	swap.bh	r9
80003af0:	14 b9       	st.h	r10++,r9
80003af2:	f0 0c 01 09 	sub	r9,r8,r12
80003af6:	f6 09 18 00 	cp.b	r9,r11
80003afa:	cf 93       	brcs	80003aec <udc_process_setup+0x130>
80003afc:	a1 7b       	lsl	r11,0x1
80003afe:	2f eb       	sub	r11,-2
80003b00:	fe fc 03 18 	ld.w	r12,pc[792]
80003b04:	b8 8b       	st.b	r12[0x0],r11
80003b06:	f0 1f 00 c0 	mcall	80003e04 <udc_process_setup+0x448>
80003b0a:	fe f8 02 f2 	ld.w	r8,pc[754]
80003b0e:	90 39       	ld.sh	r9,r8[0x6]
80003b10:	90 68       	ld.sh	r8,r8[0xc]
80003b12:	f2 08 19 00 	cp.h	r8,r9
80003b16:	e0 8b 00 04 	brhi	80003b1e <udc_process_setup+0x162>
80003b1a:	30 1c       	mov	r12,1
80003b1c:	c3 e9       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003b1e:	fe f8 02 de 	ld.w	r8,pc[734]
80003b22:	b0 69       	st.h	r8[0xc],r9
80003b24:	30 1c       	mov	r12,1
80003b26:	c3 99       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003b28:	30 0c       	mov	r12,0
80003b2a:	c3 79       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003b2c:	30 18       	mov	r8,1
80003b2e:	f0 09 19 00 	cp.h	r9,r8
80003b32:	c0 30       	breq	80003b38 <udc_process_setup+0x17c>
80003b34:	30 0c       	mov	r12,0
80003b36:	c3 19       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003b38:	30 1b       	mov	r11,1
80003b3a:	fe fc 02 e2 	ld.w	r12,pc[738]
80003b3e:	f0 1f 00 b2 	mcall	80003e04 <udc_process_setup+0x448>
80003b42:	30 1c       	mov	r12,1
80003b44:	c2 a9       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003b46:	58 18       	cp.w	r8,1
80003b48:	c3 61       	brne	80003bb4 <udc_process_setup+0x1f8>
80003b4a:	fe fa 02 b2 	ld.w	r10,pc[690]
80003b4e:	15 9b       	ld.ub	r11,r10[0x1]
80003b50:	30 aa       	mov	r10,10
80003b52:	f4 0b 18 00 	cp.b	r11,r10
80003b56:	c2 f1       	brne	80003bb4 <udc_process_setup+0x1f8>
80003b58:	f0 09 19 00 	cp.h	r9,r8
80003b5c:	c2 a1       	brne	80003bb0 <udc_process_setup+0x1f4>
80003b5e:	fe f8 02 be 	ld.w	r8,pc[702]
80003b62:	11 89       	ld.ub	r9,r8[0x0]
80003b64:	30 08       	mov	r8,0
80003b66:	f0 09 18 00 	cp.b	r9,r8
80003b6a:	c2 30       	breq	80003bb0 <udc_process_setup+0x1f4>
80003b6c:	fe f8 02 90 	ld.w	r8,pc[656]
80003b70:	11 d7       	ld.ub	r7,r8[0x5]
80003b72:	fe f8 02 ae 	ld.w	r8,pc[686]
80003b76:	70 08       	ld.w	r8,r8[0x0]
80003b78:	70 08       	ld.w	r8,r8[0x0]
80003b7a:	11 c8       	ld.ub	r8,r8[0x4]
80003b7c:	ee 08 18 00 	cp.b	r8,r7
80003b80:	e0 88 00 18 	brls	80003bb0 <udc_process_setup+0x1f4>
80003b84:	30 0b       	mov	r11,0
80003b86:	0e 9c       	mov	r12,r7
80003b88:	f0 1f 00 a7 	mcall	80003e24 <udc_process_setup+0x468>
80003b8c:	c1 20       	breq	80003bb0 <udc_process_setup+0x1f4>
80003b8e:	fe f8 02 92 	ld.w	r8,pc[658]
80003b92:	70 08       	ld.w	r8,r8[0x0]
80003b94:	70 18       	ld.w	r8,r8[0x4]
80003b96:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80003b9a:	70 3c       	ld.w	r12,r8[0xc]
80003b9c:	5d 1c       	icall	r12
80003b9e:	fe f8 02 8a 	ld.w	r8,pc[650]
80003ba2:	b0 8c       	st.b	r8[0x0],r12
80003ba4:	30 1b       	mov	r11,1
80003ba6:	10 9c       	mov	r12,r8
80003ba8:	f0 1f 00 97 	mcall	80003e04 <udc_process_setup+0x448>
80003bac:	30 1c       	mov	r12,1
80003bae:	cf 58       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003bb0:	30 0c       	mov	r12,0
80003bb2:	cf 38       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003bb4:	58 28       	cp.w	r8,2
80003bb6:	e0 81 00 f5 	brne	80003da0 <udc_process_setup+0x3e4>
80003bba:	fe f8 02 42 	ld.w	r8,pc[578]
80003bbe:	11 9a       	ld.ub	r10,r8[0x1]
80003bc0:	30 08       	mov	r8,0
80003bc2:	f0 0a 18 00 	cp.b	r10,r8
80003bc6:	e0 81 00 e8 	brne	80003d96 <udc_process_setup+0x3da>
80003bca:	30 28       	mov	r8,2
80003bcc:	f0 09 19 00 	cp.h	r9,r8
80003bd0:	c0 30       	breq	80003bd6 <udc_process_setup+0x21a>
80003bd2:	30 0c       	mov	r12,0
80003bd4:	ce 28       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003bd6:	fe f8 02 26 	ld.w	r8,pc[550]
80003bda:	11 dc       	ld.ub	r12,r8[0x5]
80003bdc:	f0 1f 00 94 	mcall	80003e2c <udc_process_setup+0x470>
80003be0:	e0 68 01 00 	mov	r8,256
80003be4:	f9 b8 00 00 	moveq	r8,0
80003be8:	fe fc 02 48 	ld.w	r12,pc[584]
80003bec:	b8 08       	st.h	r12[0x0],r8
80003bee:	30 2b       	mov	r11,2
80003bf0:	f0 1f 00 85 	mcall	80003e04 <udc_process_setup+0x448>
80003bf4:	30 1c       	mov	r12,1
80003bf6:	cd 18       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003bf8:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80003bfc:	c7 71       	brne	80003cea <udc_process_setup+0x32e>
80003bfe:	fe f9 01 fe 	ld.w	r9,pc[510]
80003c02:	13 99       	ld.ub	r9,r9[0x1]
80003c04:	30 3a       	mov	r10,3
80003c06:	f4 09 18 00 	cp.b	r9,r10
80003c0a:	e0 80 00 c6 	breq	80003d96 <udc_process_setup+0x3da>
80003c0e:	e0 8b 00 07 	brhi	80003c1c <udc_process_setup+0x260>
80003c12:	30 1a       	mov	r10,1
80003c14:	f4 09 18 00 	cp.b	r9,r10
80003c18:	c6 91       	brne	80003cea <udc_process_setup+0x32e>
80003c1a:	c1 78       	rjmp	80003c48 <udc_process_setup+0x28c>
80003c1c:	30 5a       	mov	r10,5
80003c1e:	f4 09 18 00 	cp.b	r9,r10
80003c22:	c0 60       	breq	80003c2e <udc_process_setup+0x272>
80003c24:	30 9a       	mov	r10,9
80003c26:	f4 09 18 00 	cp.b	r9,r10
80003c2a:	c6 01       	brne	80003cea <udc_process_setup+0x32e>
80003c2c:	c2 28       	rjmp	80003c70 <udc_process_setup+0x2b4>
80003c2e:	4f 48       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c30:	90 39       	ld.sh	r9,r8[0x6]
80003c32:	30 08       	mov	r8,0
80003c34:	f0 09 19 00 	cp.h	r9,r8
80003c38:	c0 30       	breq	80003c3e <udc_process_setup+0x282>
80003c3a:	30 0c       	mov	r12,0
80003c3c:	ca e8       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003c3e:	4f e9       	lddpc	r9,80003e34 <udc_process_setup+0x478>
80003c40:	4e f8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c42:	91 49       	st.w	r8[0x10],r9
80003c44:	30 1c       	mov	r12,1
80003c46:	ca 98       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003c48:	4e d8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c4a:	90 39       	ld.sh	r9,r8[0x6]
80003c4c:	30 08       	mov	r8,0
80003c4e:	f0 09 19 00 	cp.h	r9,r8
80003c52:	c0 d1       	brne	80003c6c <udc_process_setup+0x2b0>
80003c54:	4e a8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c56:	90 19       	ld.sh	r9,r8[0x2]
80003c58:	30 18       	mov	r8,1
80003c5a:	f0 09 19 00 	cp.h	r9,r8
80003c5e:	c0 71       	brne	80003c6c <udc_process_setup+0x2b0>
80003c60:	4e 88       	lddpc	r8,80003e00 <udc_process_setup+0x444>
80003c62:	90 09       	ld.sh	r9,r8[0x0]
80003c64:	a9 d9       	cbr	r9,0x9
80003c66:	b0 09       	st.h	r8[0x0],r9
80003c68:	30 1c       	mov	r12,1
80003c6a:	c9 78       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003c6c:	30 0c       	mov	r12,0
80003c6e:	c9 58       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003c70:	4e 38       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c72:	90 39       	ld.sh	r9,r8[0x6]
80003c74:	30 08       	mov	r8,0
80003c76:	f0 09 19 00 	cp.h	r9,r8
80003c7a:	c3 41       	brne	80003ce2 <udc_process_setup+0x326>
80003c7c:	f0 1f 00 6f 	mcall	80003e38 <udc_process_setup+0x47c>
80003c80:	c3 10       	breq	80003ce2 <udc_process_setup+0x326>
80003c82:	4d f8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c84:	11 b9       	ld.ub	r9,r8[0x3]
80003c86:	4e 18       	lddpc	r8,80003e08 <udc_process_setup+0x44c>
80003c88:	70 08       	ld.w	r8,r8[0x0]
80003c8a:	f1 38 00 11 	ld.ub	r8,r8[17]
80003c8e:	10 39       	cp.w	r9,r8
80003c90:	e0 89 00 29 	brgt	80003ce2 <udc_process_setup+0x326>
80003c94:	f0 1f 00 6a 	mcall	80003e3c <udc_process_setup+0x480>
80003c98:	4d 98       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003c9a:	11 b8       	ld.ub	r8,r8[0x3]
80003c9c:	4e 09       	lddpc	r9,80003e1c <udc_process_setup+0x460>
80003c9e:	b2 88       	st.b	r9[0x0],r8
80003ca0:	58 08       	cp.w	r8,0
80003ca2:	c2 20       	breq	80003ce6 <udc_process_setup+0x32a>
80003ca4:	20 18       	sub	r8,1
80003ca6:	4d 99       	lddpc	r9,80003e08 <udc_process_setup+0x44c>
80003ca8:	72 19       	ld.w	r9,r9[0x4]
80003caa:	f2 08 00 38 	add	r8,r9,r8<<0x3
80003cae:	4d d9       	lddpc	r9,80003e20 <udc_process_setup+0x464>
80003cb0:	93 08       	st.w	r9[0x0],r8
80003cb2:	70 08       	ld.w	r8,r8[0x0]
80003cb4:	11 c9       	ld.ub	r9,r8[0x4]
80003cb6:	30 08       	mov	r8,0
80003cb8:	f0 09 18 00 	cp.b	r9,r8
80003cbc:	c1 50       	breq	80003ce6 <udc_process_setup+0x32a>
80003cbe:	30 07       	mov	r7,0
80003cc0:	0e 95       	mov	r5,r7
80003cc2:	4d 86       	lddpc	r6,80003e20 <udc_process_setup+0x464>
80003cc4:	0a 9b       	mov	r11,r5
80003cc6:	0e 9c       	mov	r12,r7
80003cc8:	f0 1f 00 5e 	mcall	80003e40 <udc_process_setup+0x484>
80003ccc:	c0 b0       	breq	80003ce2 <udc_process_setup+0x326>
80003cce:	2f f7       	sub	r7,-1
80003cd0:	5c 57       	castu.b	r7
80003cd2:	6c 08       	ld.w	r8,r6[0x0]
80003cd4:	70 08       	ld.w	r8,r8[0x0]
80003cd6:	11 c8       	ld.ub	r8,r8[0x4]
80003cd8:	ee 08 18 00 	cp.b	r8,r7
80003cdc:	fe 9b ff f4 	brhi	80003cc4 <udc_process_setup+0x308>
80003ce0:	c0 38       	rjmp	80003ce6 <udc_process_setup+0x32a>
80003ce2:	30 0c       	mov	r12,0
80003ce4:	c5 a8       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003ce6:	30 1c       	mov	r12,1
80003ce8:	c5 88       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003cea:	58 18       	cp.w	r8,1
80003cec:	c2 21       	brne	80003d30 <udc_process_setup+0x374>
80003cee:	4c 49       	lddpc	r9,80003dfc <udc_process_setup+0x440>
80003cf0:	13 9a       	ld.ub	r10,r9[0x1]
80003cf2:	30 b9       	mov	r9,11
80003cf4:	f2 0a 18 00 	cp.b	r10,r9
80003cf8:	c1 c1       	brne	80003d30 <udc_process_setup+0x374>
80003cfa:	4c 18       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003cfc:	90 39       	ld.sh	r9,r8[0x6]
80003cfe:	30 08       	mov	r8,0
80003d00:	f0 09 19 00 	cp.h	r9,r8
80003d04:	c1 41       	brne	80003d2c <udc_process_setup+0x370>
80003d06:	4c 68       	lddpc	r8,80003e1c <udc_process_setup+0x460>
80003d08:	11 89       	ld.ub	r9,r8[0x0]
80003d0a:	30 08       	mov	r8,0
80003d0c:	f0 09 18 00 	cp.b	r9,r8
80003d10:	c0 e0       	breq	80003d2c <udc_process_setup+0x370>
80003d12:	4b b8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d14:	90 16       	ld.sh	r6,r8[0x2]
80003d16:	11 d7       	ld.ub	r7,r8[0x5]
80003d18:	0e 9c       	mov	r12,r7
80003d1a:	f0 1f 00 4b 	mcall	80003e44 <udc_process_setup+0x488>
80003d1e:	c0 70       	breq	80003d2c <udc_process_setup+0x370>
80003d20:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
80003d24:	0e 9c       	mov	r12,r7
80003d26:	f0 1f 00 47 	mcall	80003e40 <udc_process_setup+0x484>
80003d2a:	c3 78       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d2c:	30 0c       	mov	r12,0
80003d2e:	c3 58       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d30:	58 28       	cp.w	r8,2
80003d32:	c3 71       	brne	80003da0 <udc_process_setup+0x3e4>
80003d34:	4b 28       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d36:	11 98       	ld.ub	r8,r8[0x1]
80003d38:	30 19       	mov	r9,1
80003d3a:	f2 08 18 00 	cp.b	r8,r9
80003d3e:	c0 60       	breq	80003d4a <udc_process_setup+0x38e>
80003d40:	30 39       	mov	r9,3
80003d42:	f2 08 18 00 	cp.b	r8,r9
80003d46:	c2 81       	brne	80003d96 <udc_process_setup+0x3da>
80003d48:	c1 48       	rjmp	80003d70 <udc_process_setup+0x3b4>
80003d4a:	4a d8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d4c:	90 39       	ld.sh	r9,r8[0x6]
80003d4e:	30 08       	mov	r8,0
80003d50:	f0 09 19 00 	cp.h	r9,r8
80003d54:	c0 c1       	brne	80003d6c <udc_process_setup+0x3b0>
80003d56:	4a a8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d58:	90 19       	ld.sh	r9,r8[0x2]
80003d5a:	30 08       	mov	r8,0
80003d5c:	f0 09 19 00 	cp.h	r9,r8
80003d60:	c0 61       	brne	80003d6c <udc_process_setup+0x3b0>
80003d62:	4a 78       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d64:	11 dc       	ld.ub	r12,r8[0x5]
80003d66:	f0 1f 00 39 	mcall	80003e48 <udc_process_setup+0x48c>
80003d6a:	c1 78       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d6c:	30 0c       	mov	r12,0
80003d6e:	c1 58       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d70:	4a 38       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d72:	90 39       	ld.sh	r9,r8[0x6]
80003d74:	30 08       	mov	r8,0
80003d76:	f0 09 19 00 	cp.h	r9,r8
80003d7a:	c0 c1       	brne	80003d92 <udc_process_setup+0x3d6>
80003d7c:	4a 08       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d7e:	90 19       	ld.sh	r9,r8[0x2]
80003d80:	30 08       	mov	r8,0
80003d82:	f0 09 19 00 	cp.h	r9,r8
80003d86:	c0 61       	brne	80003d92 <udc_process_setup+0x3d6>
80003d88:	49 d8       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003d8a:	11 dc       	ld.ub	r12,r8[0x5]
80003d8c:	f0 1f 00 30 	mcall	80003e4c <udc_process_setup+0x490>
80003d90:	c0 48       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d92:	30 0c       	mov	r12,0
80003d94:	c0 28       	rjmp	80003d98 <udc_process_setup+0x3dc>
80003d96:	30 0c       	mov	r12,0
80003d98:	58 0c       	cp.w	r12,0
80003d9a:	c0 30       	breq	80003da0 <udc_process_setup+0x3e4>
80003d9c:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003da0:	49 78       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003da2:	11 88       	ld.ub	r8,r8[0x0]
80003da4:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80003da8:	58 18       	cp.w	r8,1
80003daa:	c2 71       	brne	80003df8 <udc_process_setup+0x43c>
80003dac:	49 c8       	lddpc	r8,80003e1c <udc_process_setup+0x460>
80003dae:	11 89       	ld.ub	r9,r8[0x0]
80003db0:	30 08       	mov	r8,0
80003db2:	f0 09 18 00 	cp.b	r9,r8
80003db6:	c2 10       	breq	80003df8 <udc_process_setup+0x43c>
80003db8:	49 18       	lddpc	r8,80003dfc <udc_process_setup+0x440>
80003dba:	11 d7       	ld.ub	r7,r8[0x5]
80003dbc:	49 98       	lddpc	r8,80003e20 <udc_process_setup+0x464>
80003dbe:	70 08       	ld.w	r8,r8[0x0]
80003dc0:	70 08       	ld.w	r8,r8[0x0]
80003dc2:	11 c8       	ld.ub	r8,r8[0x4]
80003dc4:	ee 08 18 00 	cp.b	r8,r7
80003dc8:	e0 88 00 18 	brls	80003df8 <udc_process_setup+0x43c>
80003dcc:	0e 96       	mov	r6,r7
80003dce:	30 0b       	mov	r11,0
80003dd0:	0e 9c       	mov	r12,r7
80003dd2:	f0 1f 00 15 	mcall	80003e24 <udc_process_setup+0x468>
80003dd6:	c1 10       	breq	80003df8 <udc_process_setup+0x43c>
80003dd8:	49 28       	lddpc	r8,80003e20 <udc_process_setup+0x464>
80003dda:	70 08       	ld.w	r8,r8[0x0]
80003ddc:	70 18       	ld.w	r8,r8[0x4]
80003dde:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
80003de2:	6e 3c       	ld.w	r12,r7[0xc]
80003de4:	5d 1c       	icall	r12
80003de6:	18 9b       	mov	r11,r12
80003de8:	0c 9c       	mov	r12,r6
80003dea:	f0 1f 00 0f 	mcall	80003e24 <udc_process_setup+0x468>
80003dee:	c0 50       	breq	80003df8 <udc_process_setup+0x43c>
80003df0:	6e 2c       	ld.w	r12,r7[0x8]
80003df2:	5d 1c       	icall	r12
80003df4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80003df8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80003dfc:	00 00       	add	r0,r0
80003dfe:	0c a4       	st.w	r6++,r4
80003e00:	00 00       	add	r0,r0
80003e02:	0c 4c       	or	r12,r6
80003e04:	80 00       	ld.sh	r0,r0[0x0]
80003e06:	22 cc       	sub	r12,44
80003e08:	00 00       	add	r0,r0
80003e0a:	00 90       	mov	r0,r0
80003e0c:	00 00       	add	r0,r0
80003e0e:	00 ac       	st.w	r0++,r12
80003e10:	00 00       	add	r0,r0
80003e12:	00 d0       	st.w	--r0,r0
80003e14:	00 00       	add	r0,r0
80003e16:	00 b0       	st.h	r0++,r0
80003e18:	00 00       	add	r0,r0
80003e1a:	00 bc       	st.h	r0++,r12
80003e1c:	00 00       	add	r0,r0
80003e1e:	0c 4e       	or	lr,r6
80003e20:	00 00       	add	r0,r0
80003e22:	0c 48       	or	r8,r6
80003e24:	80 00       	ld.sh	r0,r0[0x0]
80003e26:	37 ac       	mov	r12,122
80003e28:	00 00       	add	r0,r0
80003e2a:	0c 44       	or	r4,r6
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	22 d8       	sub	r8,45
80003e30:	00 00       	add	r0,r0
80003e32:	0c 50       	eor	r0,r6
80003e34:	80 00       	ld.sh	r0,r0[0x0]
80003e36:	38 80       	mov	r0,-120
80003e38:	80 00       	ld.sh	r0,r0[0x0]
80003e3a:	22 a6       	sub	r6,42
80003e3c:	80 00       	ld.sh	r0,r0[0x0]
80003e3e:	39 5c       	mov	r12,-107
80003e40:	80 00       	ld.sh	r0,r0[0x0]
80003e42:	38 98       	mov	r8,-119
80003e44:	80 00       	ld.sh	r0,r0[0x0]
80003e46:	38 f8       	mov	r8,-113
80003e48:	80 00       	ld.sh	r0,r0[0x0]
80003e4a:	23 68       	sub	r8,54
80003e4c:	80 00       	ld.sh	r0,r0[0x0]
80003e4e:	22 ec       	sub	r12,46

80003e50 <_read>:
80003e50:	eb cd 40 fc 	pushm	r2-r7,lr
80003e54:	20 1d       	sub	sp,4
80003e56:	16 94       	mov	r4,r11
80003e58:	14 95       	mov	r5,r10
80003e5a:	58 0c       	cp.w	r12,0
80003e5c:	c0 30       	breq	80003e62 <_read+0x12>
80003e5e:	3f f7       	mov	r7,-1
80003e60:	c1 98       	rjmp	80003e92 <_read+0x42>
80003e62:	58 0a       	cp.w	r10,0
80003e64:	e0 89 00 04 	brgt	80003e6c <_read+0x1c>
80003e68:	30 07       	mov	r7,0
80003e6a:	c1 48       	rjmp	80003e92 <_read+0x42>
80003e6c:	30 07       	mov	r7,0
80003e6e:	48 c3       	lddpc	r3,80003e9c <_read+0x4c>
80003e70:	48 c6       	lddpc	r6,80003ea0 <_read+0x50>
80003e72:	1a 92       	mov	r2,sp
80003e74:	66 0c       	ld.w	r12,r3[0x0]
80003e76:	6c 08       	ld.w	r8,r6[0x0]
80003e78:	1a 9b       	mov	r11,sp
80003e7a:	5d 18       	icall	r8
80003e7c:	40 08       	lddsp	r8,sp[0x0]
80003e7e:	58 08       	cp.w	r8,0
80003e80:	c0 95       	brlt	80003e92 <_read+0x42>
80003e82:	e8 07 0b 08 	st.b	r4[r7],r8
80003e86:	2f f7       	sub	r7,-1
80003e88:	ea 07 01 08 	sub	r8,r5,r7
80003e8c:	58 08       	cp.w	r8,0
80003e8e:	fe 99 ff f3 	brgt	80003e74 <_read+0x24>
80003e92:	0e 9c       	mov	r12,r7
80003e94:	2f fd       	sub	sp,-4
80003e96:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80003e9a:	00 00       	add	r0,r0
80003e9c:	00 00       	add	r0,r0
80003e9e:	0c cc       	st.b	r6++,r12
80003ea0:	00 00       	add	r0,r0
80003ea2:	0c c4       	st.b	r6++,r4

80003ea4 <stdio_usb_enable>:
80003ea4:	30 19       	mov	r9,1
80003ea6:	48 28       	lddpc	r8,80003eac <stdio_usb_enable+0x8>
80003ea8:	b0 89       	st.b	r8[0x0],r9
80003eaa:	5e ff       	retal	1
80003eac:	00 00       	add	r0,r0
80003eae:	0c 58       	eor	r8,r6

80003eb0 <stdio_usb_disable>:
80003eb0:	30 09       	mov	r9,0
80003eb2:	48 28       	lddpc	r8,80003eb8 <stdio_usb_disable+0x8>
80003eb4:	b0 89       	st.b	r8[0x0],r9
80003eb6:	5e fc       	retal	r12
80003eb8:	00 00       	add	r0,r0
80003eba:	0c 58       	eor	r8,r6

80003ebc <stdio_usb_vbus_event>:
80003ebc:	d4 01       	pushm	lr
80003ebe:	58 0c       	cp.w	r12,0
80003ec0:	c0 40       	breq	80003ec8 <stdio_usb_vbus_event+0xc>
80003ec2:	f0 1f 00 04 	mcall	80003ed0 <stdio_usb_vbus_event+0x14>
80003ec6:	d8 02       	popm	pc
80003ec8:	f0 1f 00 03 	mcall	80003ed4 <stdio_usb_vbus_event+0x18>
80003ecc:	d8 02       	popm	pc
80003ece:	00 00       	add	r0,r0
80003ed0:	80 00       	ld.sh	r0,r0[0x0]
80003ed2:	29 60       	sub	r0,-106
80003ed4:	80 00       	ld.sh	r0,r0[0x0]
80003ed6:	26 10       	sub	r0,97

80003ed8 <stdio_usb_init>:
80003ed8:	d4 01       	pushm	lr
80003eda:	48 98       	lddpc	r8,80003efc <stdio_usb_init+0x24>
80003edc:	91 0c       	st.w	r8[0x0],r12
80003ede:	48 99       	lddpc	r9,80003f00 <stdio_usb_init+0x28>
80003ee0:	48 98       	lddpc	r8,80003f04 <stdio_usb_init+0x2c>
80003ee2:	91 09       	st.w	r8[0x0],r9
80003ee4:	48 99       	lddpc	r9,80003f08 <stdio_usb_init+0x30>
80003ee6:	48 a8       	lddpc	r8,80003f0c <stdio_usb_init+0x34>
80003ee8:	91 09       	st.w	r8[0x0],r9
80003eea:	f0 1f 00 0a 	mcall	80003f10 <stdio_usb_init+0x38>
80003eee:	f0 1f 00 0a 	mcall	80003f14 <stdio_usb_init+0x3c>
80003ef2:	c0 41       	brne	80003efa <stdio_usb_init+0x22>
80003ef4:	30 1c       	mov	r12,1
80003ef6:	f0 1f 00 09 	mcall	80003f18 <stdio_usb_init+0x40>
80003efa:	d8 02       	popm	pc
80003efc:	00 00       	add	r0,r0
80003efe:	0c cc       	st.b	r6++,r12
80003f00:	80 00       	ld.sh	r0,r0[0x0]
80003f02:	3f 48       	mov	r8,-12
80003f04:	00 00       	add	r0,r0
80003f06:	0c c8       	st.b	r6++,r8
80003f08:	80 00       	ld.sh	r0,r0[0x0]
80003f0a:	3f 1c       	mov	r12,-15
80003f0c:	00 00       	add	r0,r0
80003f0e:	0c c4       	st.b	r6++,r4
80003f10:	80 00       	ld.sh	r0,r0[0x0]
80003f12:	29 d0       	sub	r0,-99
80003f14:	80 00       	ld.sh	r0,r0[0x0]
80003f16:	22 80       	sub	r0,40
80003f18:	80 00       	ld.sh	r0,r0[0x0]
80003f1a:	3e bc       	mov	r12,-21

80003f1c <stdio_usb_getchar>:
80003f1c:	eb cd 40 80 	pushm	r7,lr
80003f20:	16 97       	mov	r7,r11
80003f22:	48 88       	lddpc	r8,80003f40 <stdio_usb_getchar+0x24>
80003f24:	11 89       	ld.ub	r9,r8[0x0]
80003f26:	30 08       	mov	r8,0
80003f28:	f0 09 18 00 	cp.b	r9,r8
80003f2c:	c0 51       	brne	80003f36 <stdio_usb_getchar+0x1a>
80003f2e:	30 08       	mov	r8,0
80003f30:	97 08       	st.w	r11[0x0],r8
80003f32:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f36:	f0 1f 00 04 	mcall	80003f44 <stdio_usb_getchar+0x28>
80003f3a:	8f 0c       	st.w	r7[0x0],r12
80003f3c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f40:	00 00       	add	r0,r0
80003f42:	0c 58       	eor	r8,r6
80003f44:	80 00       	ld.sh	r0,r0[0x0]
80003f46:	34 94       	mov	r4,73

80003f48 <stdio_usb_putchar>:
80003f48:	d4 01       	pushm	lr
80003f4a:	48 78       	lddpc	r8,80003f64 <stdio_usb_putchar+0x1c>
80003f4c:	11 89       	ld.ub	r9,r8[0x0]
80003f4e:	30 08       	mov	r8,0
80003f50:	f0 09 18 00 	cp.b	r9,r8
80003f54:	c0 60       	breq	80003f60 <stdio_usb_putchar+0x18>
80003f56:	16 9c       	mov	r12,r11
80003f58:	f0 1f 00 04 	mcall	80003f68 <stdio_usb_putchar+0x20>
80003f5c:	c0 21       	brne	80003f60 <stdio_usb_putchar+0x18>
80003f5e:	dc 0a       	popm	pc,r12=-1
80003f60:	d8 0a       	popm	pc,r12=0
80003f62:	00 00       	add	r0,r0
80003f64:	00 00       	add	r0,r0
80003f66:	0c 58       	eor	r8,r6
80003f68:	80 00       	ld.sh	r0,r0[0x0]
80003f6a:	33 90       	mov	r0,57

80003f6c <_write>:
80003f6c:	eb cd 40 f8 	pushm	r3-r7,lr
80003f70:	16 94       	mov	r4,r11
80003f72:	14 95       	mov	r5,r10
80003f74:	20 1c       	sub	r12,1
80003f76:	58 2c       	cp.w	r12,2
80003f78:	e0 8b 00 13 	brhi	80003f9e <_write+0x32>
80003f7c:	58 0a       	cp.w	r10,0
80003f7e:	c0 31       	brne	80003f84 <_write+0x18>
80003f80:	30 07       	mov	r7,0
80003f82:	c0 f8       	rjmp	80003fa0 <_write+0x34>
80003f84:	30 07       	mov	r7,0
80003f86:	48 93       	lddpc	r3,80003fa8 <_write+0x3c>
80003f88:	48 96       	lddpc	r6,80003fac <_write+0x40>
80003f8a:	66 0c       	ld.w	r12,r3[0x0]
80003f8c:	6c 08       	ld.w	r8,r6[0x0]
80003f8e:	e8 07 07 0b 	ld.ub	r11,r4[r7]
80003f92:	5d 18       	icall	r8
80003f94:	c0 55       	brlt	80003f9e <_write+0x32>
80003f96:	2f f7       	sub	r7,-1
80003f98:	0e 35       	cp.w	r5,r7
80003f9a:	cf 81       	brne	80003f8a <_write+0x1e>
80003f9c:	c0 28       	rjmp	80003fa0 <_write+0x34>
80003f9e:	3f f7       	mov	r7,-1
80003fa0:	0e 9c       	mov	r12,r7
80003fa2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003fa6:	00 00       	add	r0,r0
80003fa8:	00 00       	add	r0,r0
80003faa:	0c cc       	st.b	r6++,r12
80003fac:	00 00       	add	r0,r0
80003fae:	0c c8       	st.b	r6++,r8

80003fb0 <busy_delay_init>:
80003fb0:	48 28       	lddpc	r8,80003fb8 <busy_delay_init+0x8>
80003fb2:	91 0c       	st.w	r8[0x0],r12
80003fb4:	5e fc       	retal	r12
80003fb6:	00 00       	add	r0,r0
80003fb8:	00 00       	add	r0,r0
80003fba:	0c 5c       	eor	r12,r6

80003fbc <init>:
// declare interrupts
__attribute__((__interrupt__)) 
static void interrupt_J3(void);

void init()
{
80003fbc:	eb cd 40 80 	pushm	r7,lr
	// board init
	sysclk_init();
80003fc0:	f0 1f 00 29 	mcall	80004064 <init+0xa8>
	board_init();
80003fc4:	f0 1f 00 29 	mcall	80004068 <init+0xac>
	busy_delay_init(BOARD_OSC0_HZ);
80003fc8:	e0 6c 1b 00 	mov	r12,6912
80003fcc:	ea 1c 00 b7 	orh	r12,0xb7
80003fd0:	f0 1f 00 27 	mcall	8000406c <init+0xb0>
	
	// interrupts init
	cpu_irq_disable();
80003fd4:	d3 03       	ssrf	0x10
    INTC_init_interrupts();
80003fd6:	f0 1f 00 27 	mcall	80004070 <init+0xb4>
	INTC_register_interrupt(&interrupt_J3,   AVR32_GPIO_IRQ_3, AVR32_INTC_INT1);
80003fda:	30 1a       	mov	r10,1
80003fdc:	34 3b       	mov	r11,67
80003fde:	4a 6c       	lddpc	r12,80004074 <init+0xb8>
80003fe0:	f0 1f 00 26 	mcall	80004078 <init+0xbc>
	cpu_irq_enable();
80003fe4:	d5 03       	csrf	0x10

	//  stdio init
	stdio_usb_init(&CONFIG_USART_IF);
80003fe6:	fe 7c 1c 00 	mov	r12,-58368
80003fea:	f0 1f 00 25 	mcall	8000407c <init+0xc0>

	// Specify that stdout and stdin should not be buffered.

#if defined(__GNUC__) && defined(__AVR32__)
	setbuf(stdout, NULL);
80003fee:	4a 57       	lddpc	r7,80004080 <init+0xc4>
80003ff0:	6e 08       	ld.w	r8,r7[0x0]
80003ff2:	30 0b       	mov	r11,0
80003ff4:	70 1c       	ld.w	r12,r8[0x4]
80003ff6:	f0 1f 00 24 	mcall	80004084 <init+0xc8>
	setbuf(stdin,  NULL);
80003ffa:	6e 08       	ld.w	r8,r7[0x0]
80003ffc:	30 0b       	mov	r11,0
80003ffe:	70 0c       	ld.w	r12,r8[0x0]
80004000:	f0 1f 00 21 	mcall	80004084 <init+0xc8>
#endif
	// GPIO configuration
	gpio_configure_pin(TEST_A, GPIO_DIR_INPUT);
80004004:	30 0b       	mov	r11,0
80004006:	31 fc       	mov	r12,31
80004008:	f0 1f 00 20 	mcall	80004088 <init+0xcc>
	gpio_configure_pin(RESPONSE_A, GPIO_DIR_OUTPUT);
8000400c:	30 1b       	mov	r11,1
8000400e:	31 ec       	mov	r12,30
80004010:	f0 1f 00 1e 	mcall	80004088 <init+0xcc>
	gpio_set_pin_high(RESPONSE_A);
80004014:	31 ec       	mov	r12,30
80004016:	f0 1f 00 1e 	mcall	8000408c <init+0xd0>
	gpio_configure_pin(TEST_B, GPIO_DIR_INPUT);
8000401a:	30 0b       	mov	r11,0
8000401c:	31 dc       	mov	r12,29
8000401e:	f0 1f 00 1b 	mcall	80004088 <init+0xcc>
	gpio_configure_pin(RESPONSE_B, GPIO_DIR_OUTPUT);
80004022:	30 1b       	mov	r11,1
80004024:	31 cc       	mov	r12,28
80004026:	f0 1f 00 19 	mcall	80004088 <init+0xcc>
	gpio_set_pin_high(RESPONSE_B);
8000402a:	31 cc       	mov	r12,28
8000402c:	f0 1f 00 18 	mcall	8000408c <init+0xd0>
	gpio_configure_pin(TEST_C, GPIO_DIR_INPUT);
80004030:	30 0b       	mov	r11,0
80004032:	31 bc       	mov	r12,27
80004034:	f0 1f 00 15 	mcall	80004088 <init+0xcc>
	gpio_configure_pin(RESPONSE_C, GPIO_DIR_OUTPUT);
80004038:	30 1b       	mov	r11,1
8000403a:	32 0c       	mov	r12,32
8000403c:	f0 1f 00 13 	mcall	80004088 <init+0xcc>
	gpio_set_pin_high(RESPONSE_C);
80004040:	32 0c       	mov	r12,32
80004042:	f0 1f 00 13 	mcall	8000408c <init+0xd0>
	gpio_enable_pin_interrupt(TEST_A,GPIO_FALLING_EDGE);
80004046:	30 2b       	mov	r11,2
80004048:	31 fc       	mov	r12,31
8000404a:	f0 1f 00 12 	mcall	80004090 <init+0xd4>
	gpio_enable_pin_interrupt(TEST_B,GPIO_FALLING_EDGE);
8000404e:	30 2b       	mov	r11,2
80004050:	31 dc       	mov	r12,29
80004052:	f0 1f 00 10 	mcall	80004090 <init+0xd4>
	gpio_enable_pin_interrupt(TEST_C,GPIO_FALLING_EDGE);
80004056:	30 2b       	mov	r11,2
80004058:	31 bc       	mov	r12,27
8000405a:	f0 1f 00 0e 	mcall	80004090 <init+0xd4>
}
8000405e:	e3 cd 80 80 	ldm	sp++,r7,pc
80004062:	00 00       	add	r0,r0
80004064:	80 00       	ld.sh	r0,r0[0x0]
80004066:	31 44       	mov	r4,20
80004068:	80 00       	ld.sh	r0,r0[0x0]
8000406a:	20 04       	sub	r4,0
8000406c:	80 00       	ld.sh	r0,r0[0x0]
8000406e:	3f b0       	mov	r0,-5
80004070:	80 00       	ld.sh	r0,r0[0x0]
80004072:	21 f4       	sub	r4,31
80004074:	80 00       	ld.sh	r0,r0[0x0]
80004076:	41 84       	lddsp	r4,sp[0x60]
80004078:	80 00       	ld.sh	r0,r0[0x0]
8000407a:	21 c4       	sub	r4,28
8000407c:	80 00       	ld.sh	r0,r0[0x0]
8000407e:	3e d8       	mov	r8,-19
80004080:	00 00       	add	r0,r0
80004082:	01 c4       	ld.ub	r4,r0[0x4]
80004084:	80 00       	ld.sh	r0,r0[0x0]
80004086:	41 dc       	lddsp	r12,sp[0x74]
80004088:	80 00       	ld.sh	r0,r0[0x0]
8000408a:	20 68       	sub	r8,6
8000408c:	80 00       	ld.sh	r0,r0[0x0]
8000408e:	21 20       	sub	r0,18
80004090:	80 00       	ld.sh	r0,r0[0x0]
80004092:	21 4c       	sub	r12,20

80004094 <main>:

/*********************************************************************
Functions
*********************************************************************/
int main (void)
{
80004094:	eb cd 40 fe 	pushm	r1-r7,lr
	// initialize
	init();
80004098:	f0 1f 00 35 	mcall	8000416c <main+0xd8>

	// start code from here
	while(1)
	{
	if(bigWhileA) {
8000409c:	4b 56       	lddpc	r6,80004170 <main+0xdc>
		gpio_set_pin_low(RESPONSE_A);
8000409e:	31 e3       	mov	r3,30
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_A);
		bigWhileA = 0;
800040a0:	30 07       	mov	r7,0
	}
	if(bigWhileB) {
800040a2:	4b 55       	lddpc	r5,80004174 <main+0xe0>
		gpio_set_pin_low(RESPONSE_B);
800040a4:	31 c2       	mov	r2,28
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_B);
		bigWhileB = 0;
	}
	if(bigWhileC) {
800040a6:	4b 54       	lddpc	r4,80004178 <main+0xe4>
		gpio_set_pin_low(RESPONSE_C);
800040a8:	32 01       	mov	r1,32
	init();

	// start code from here
	while(1)
	{
	if(bigWhileA) {
800040aa:	6c 08       	ld.w	r8,r6[0x0]
800040ac:	58 08       	cp.w	r8,0
800040ae:	c1 90       	breq	800040e0 <main+0x4c>
		gpio_set_pin_low(RESPONSE_A);
800040b0:	06 9c       	mov	r12,r3
800040b2:	f0 1f 00 33 	mcall	8000417c <main+0xe8>
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800040b6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800040ba:	f0 ca ff c4 	sub	r10,r8,-60
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800040be:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occured.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800040c2:	14 38       	cp.w	r8,r10
800040c4:	e0 88 00 08 	brls	800040d4 <main+0x40>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800040c8:	12 38       	cp.w	r8,r9
800040ca:	fe 98 ff fa 	brls	800040be <main+0x2a>
800040ce:	12 3a       	cp.w	r10,r9
800040d0:	c3 e3       	brcs	8000414c <main+0xb8>
800040d2:	cf 6b       	rjmp	800040be <main+0x2a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800040d4:	12 38       	cp.w	r8,r9
800040d6:	e0 8b 00 3b 	brhi	8000414c <main+0xb8>
800040da:	12 3a       	cp.w	r10,r9
800040dc:	c3 83       	brcs	8000414c <main+0xb8>
800040de:	cf 0b       	rjmp	800040be <main+0x2a>
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_A);
		bigWhileA = 0;
	}
	if(bigWhileB) {
800040e0:	6a 08       	ld.w	r8,r5[0x0]
800040e2:	58 08       	cp.w	r8,0
800040e4:	c1 90       	breq	80004116 <main+0x82>
		gpio_set_pin_low(RESPONSE_B);
800040e6:	04 9c       	mov	r12,r2
800040e8:	f0 1f 00 25 	mcall	8000417c <main+0xe8>
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800040ec:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800040f0:	f0 ca ff c4 	sub	r10,r8,-60
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800040f4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occured.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800040f8:	14 38       	cp.w	r8,r10
800040fa:	e0 88 00 08 	brls	8000410a <main+0x76>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800040fe:	12 38       	cp.w	r8,r9
80004100:	fe 98 ff fa 	brls	800040f4 <main+0x60>
80004104:	12 3a       	cp.w	r10,r9
80004106:	c2 83       	brcs	80004156 <main+0xc2>
80004108:	cf 6b       	rjmp	800040f4 <main+0x60>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000410a:	12 38       	cp.w	r8,r9
8000410c:	e0 8b 00 25 	brhi	80004156 <main+0xc2>
80004110:	12 3a       	cp.w	r10,r9
80004112:	c2 23       	brcs	80004156 <main+0xc2>
80004114:	cf 0b       	rjmp	800040f4 <main+0x60>
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_B);
		bigWhileB = 0;
	}
	if(bigWhileC) {
80004116:	68 08       	ld.w	r8,r4[0x0]
80004118:	58 08       	cp.w	r8,0
8000411a:	cc 80       	breq	800040aa <main+0x16>
		gpio_set_pin_low(RESPONSE_C);
8000411c:	02 9c       	mov	r12,r1
8000411e:	f0 1f 00 18 	mcall	8000417c <main+0xe8>
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004122:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004126:	f0 ca ff c4 	sub	r10,r8,-60
#if (defined __GNUC__)
__attribute__((__always_inline__))
#endif
static inline unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000412a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occured.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000412e:	14 38       	cp.w	r8,r10
80004130:	e0 88 00 08 	brls	80004140 <main+0xac>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004134:	12 38       	cp.w	r8,r9
80004136:	fe 98 ff fa 	brls	8000412a <main+0x96>
8000413a:	12 3a       	cp.w	r10,r9
8000413c:	c1 23       	brcs	80004160 <main+0xcc>
8000413e:	cf 6b       	rjmp	8000412a <main+0x96>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004140:	12 38       	cp.w	r8,r9
80004142:	e0 8b 00 0f 	brhi	80004160 <main+0xcc>
80004146:	12 3a       	cp.w	r10,r9
80004148:	c0 c3       	brcs	80004160 <main+0xcc>
8000414a:	cf 0b       	rjmp	8000412a <main+0x96>
	{
	if(bigWhileA) {
		gpio_set_pin_low(RESPONSE_A);
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_A);
8000414c:	06 9c       	mov	r12,r3
8000414e:	f0 1f 00 0d 	mcall	80004180 <main+0xec>
		bigWhileA = 0;
80004152:	8d 07       	st.w	r6[0x0],r7
80004154:	cc 6b       	rjmp	800040e0 <main+0x4c>
	}
	if(bigWhileB) {
		gpio_set_pin_low(RESPONSE_B);
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_B);
80004156:	04 9c       	mov	r12,r2
80004158:	f0 1f 00 0a 	mcall	80004180 <main+0xec>
		bigWhileB = 0;
8000415c:	8b 07       	st.w	r5[0x0],r7
8000415e:	cd cb       	rjmp	80004116 <main+0x82>
	}
	if(bigWhileC) {
		gpio_set_pin_low(RESPONSE_C);
		//busy_delay_us(5);
		cpu_delay_us(5, BOARD_OSC0_HZ);
		gpio_set_pin_high(RESPONSE_C);
80004160:	02 9c       	mov	r12,r1
80004162:	f0 1f 00 08 	mcall	80004180 <main+0xec>
		bigWhileC = 0;
80004166:	89 07       	st.w	r4[0x0],r7
80004168:	ca 1b       	rjmp	800040aa <main+0x16>
8000416a:	00 00       	add	r0,r0
8000416c:	80 00       	ld.sh	r0,r0[0x0]
8000416e:	3f bc       	mov	r12,-5
80004170:	00 00       	add	r0,r0
80004172:	0c 60       	and	r0,r6
80004174:	00 00       	add	r0,r0
80004176:	0c 64       	and	r4,r6
80004178:	00 00       	add	r0,r0
8000417a:	0c 68       	and	r8,r6
8000417c:	80 00       	ld.sh	r0,r0[0x0]
8000417e:	21 36       	sub	r6,19
80004180:	80 00       	ld.sh	r0,r0[0x0]
80004182:	21 20       	sub	r0,18

80004184 <interrupt_J3>:
volatile int bigWhileA = 0;
volatile int bigWhileB = 0;
volatile int bigWhileC = 0;
__attribute__((__interrupt__)) 
static void interrupt_J3(void) 
{ 
80004184:	d4 01       	pushm	lr
	if(gpio_get_pin_interrupt_flag(TEST_A)) {
80004186:	31 fc       	mov	r12,31
80004188:	f0 1f 00 10 	mcall	800041c8 <interrupt_J3+0x44>
8000418c:	c0 70       	breq	8000419a <interrupt_J3+0x16>
		bigWhileA = 1;
8000418e:	30 19       	mov	r9,1
80004190:	48 f8       	lddpc	r8,800041cc <interrupt_J3+0x48>
80004192:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(TEST_A);
80004194:	31 fc       	mov	r12,31
80004196:	f0 1f 00 0f 	mcall	800041d0 <interrupt_J3+0x4c>
	} 
	if(gpio_get_pin_interrupt_flag(TEST_B)) {
8000419a:	31 dc       	mov	r12,29
8000419c:	f0 1f 00 0b 	mcall	800041c8 <interrupt_J3+0x44>
800041a0:	c0 70       	breq	800041ae <interrupt_J3+0x2a>
		bigWhileB = 1;
800041a2:	30 19       	mov	r9,1
800041a4:	48 c8       	lddpc	r8,800041d4 <interrupt_J3+0x50>
800041a6:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(TEST_B);
800041a8:	31 dc       	mov	r12,29
800041aa:	f0 1f 00 0a 	mcall	800041d0 <interrupt_J3+0x4c>
	} 
	if(gpio_get_pin_interrupt_flag(TEST_C)) {
800041ae:	31 bc       	mov	r12,27
800041b0:	f0 1f 00 06 	mcall	800041c8 <interrupt_J3+0x44>
800041b4:	c0 70       	breq	800041c2 <interrupt_J3+0x3e>
		bigWhileC = 1;
800041b6:	30 19       	mov	r9,1
800041b8:	48 88       	lddpc	r8,800041d8 <interrupt_J3+0x54>
800041ba:	91 09       	st.w	r8[0x0],r9
		gpio_clear_pin_interrupt_flag(TEST_C);
800041bc:	31 bc       	mov	r12,27
800041be:	f0 1f 00 05 	mcall	800041d0 <interrupt_J3+0x4c>
	}
	
}
800041c2:	d4 02       	popm	lr
800041c4:	d6 03       	rete
800041c6:	00 00       	add	r0,r0
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	21 92       	sub	r2,25
800041cc:	00 00       	add	r0,r0
800041ce:	0c 60       	and	r0,r6
800041d0:	80 00       	ld.sh	r0,r0[0x0]
800041d2:	21 aa       	sub	r10,26
800041d4:	00 00       	add	r0,r0
800041d6:	0c 64       	and	r4,r6
800041d8:	00 00       	add	r0,r0
800041da:	0c 68       	and	r8,r6

800041dc <setbuf>:
800041dc:	d4 01       	pushm	lr
800041de:	e0 69 04 00 	mov	r9,1024
800041e2:	58 0b       	cp.w	r11,0
800041e4:	f9 ba 00 02 	moveq	r10,2
800041e8:	f9 ba 01 00 	movne	r10,0
800041ec:	c0 2c       	rcall	800041f0 <setvbuf>
800041ee:	d8 02       	popm	pc

800041f0 <setvbuf>:
800041f0:	d4 31       	pushm	r0-r7,lr
800041f2:	4b e8       	lddpc	r8,800042e8 <setvbuf+0xf8>
800041f4:	18 97       	mov	r7,r12
800041f6:	16 96       	mov	r6,r11
800041f8:	14 95       	mov	r5,r10
800041fa:	12 94       	mov	r4,r9
800041fc:	70 0c       	ld.w	r12,r8[0x0]
800041fe:	58 0c       	cp.w	r12,0
80004200:	c0 50       	breq	8000420a <setvbuf+0x1a>
80004202:	78 68       	ld.w	r8,r12[0x18]
80004204:	58 08       	cp.w	r8,0
80004206:	c0 21       	brne	8000420a <setvbuf+0x1a>
80004208:	c5 4d       	rcall	800044b0 <__sinit>
8000420a:	4b 98       	lddpc	r8,800042ec <setvbuf+0xfc>
8000420c:	10 37       	cp.w	r7,r8
8000420e:	c0 51       	brne	80004218 <setvbuf+0x28>
80004210:	4b 68       	lddpc	r8,800042e8 <setvbuf+0xf8>
80004212:	70 08       	ld.w	r8,r8[0x0]
80004214:	70 07       	ld.w	r7,r8[0x0]
80004216:	c0 e8       	rjmp	80004232 <setvbuf+0x42>
80004218:	4b 68       	lddpc	r8,800042f0 <setvbuf+0x100>
8000421a:	10 37       	cp.w	r7,r8
8000421c:	c0 51       	brne	80004226 <setvbuf+0x36>
8000421e:	4b 38       	lddpc	r8,800042e8 <setvbuf+0xf8>
80004220:	70 08       	ld.w	r8,r8[0x0]
80004222:	70 17       	ld.w	r7,r8[0x4]
80004224:	c0 78       	rjmp	80004232 <setvbuf+0x42>
80004226:	4b 48       	lddpc	r8,800042f4 <setvbuf+0x104>
80004228:	10 37       	cp.w	r7,r8
8000422a:	c0 41       	brne	80004232 <setvbuf+0x42>
8000422c:	4a f8       	lddpc	r8,800042e8 <setvbuf+0xf8>
8000422e:	70 08       	ld.w	r8,r8[0x0]
80004230:	70 27       	ld.w	r7,r8[0x8]
80004232:	58 25       	cp.w	r5,2
80004234:	5f b8       	srhi	r8
80004236:	f1 e4 13 f8 	or	r8,r8,r4>>0x1f
8000423a:	c0 20       	breq	8000423e <setvbuf+0x4e>
8000423c:	dc 3a       	popm	r0-r7,pc,r12=-1
8000423e:	4a b3       	lddpc	r3,800042e8 <setvbuf+0xf8>
80004240:	0e 9b       	mov	r11,r7
80004242:	66 0c       	ld.w	r12,r3[0x0]
80004244:	c5 ac       	rcall	800042f8 <_fflush_r>
80004246:	30 08       	mov	r8,0
80004248:	8f 68       	st.w	r7[0x18],r8
8000424a:	8f 18       	st.w	r7[0x4],r8
8000424c:	8e 68       	ld.sh	r8,r7[0xc]
8000424e:	ed b8 00 07 	bld	r8,0x7
80004252:	c0 41       	brne	8000425a <setvbuf+0x6a>
80004254:	66 0c       	ld.w	r12,r3[0x0]
80004256:	6e 4b       	ld.w	r11,r7[0x10]
80004258:	cc 8d       	rcall	800045e8 <_free_r>
8000425a:	8e 68       	ld.sh	r8,r7[0xc]
8000425c:	e0 18 ff 7c 	andl	r8,0xff7c
80004260:	ae 68       	st.h	r7[0xc],r8
80004262:	58 25       	cp.w	r5,2
80004264:	c0 31       	brne	8000426a <setvbuf+0x7a>
80004266:	30 0c       	mov	r12,0
80004268:	c1 38       	rjmp	8000428e <setvbuf+0x9e>
8000426a:	58 06       	cp.w	r6,0
8000426c:	c2 11       	brne	800042ae <setvbuf+0xbe>
8000426e:	e0 63 04 00 	mov	r3,1024
80004272:	58 04       	cp.w	r4,0
80004274:	e6 04 17 00 	moveq	r4,r3
80004278:	08 9c       	mov	r12,r4
8000427a:	e0 a0 02 a3 	rcall	800047c0 <malloc>
8000427e:	18 96       	mov	r6,r12
80004280:	c1 41       	brne	800042a8 <setvbuf+0xb8>
80004282:	06 9c       	mov	r12,r3
80004284:	e0 a0 02 9e 	rcall	800047c0 <malloc>
80004288:	18 96       	mov	r6,r12
8000428a:	c0 e1       	brne	800042a6 <setvbuf+0xb6>
8000428c:	3f fc       	mov	r12,-1
8000428e:	8e 68       	ld.sh	r8,r7[0xc]
80004290:	a1 b8       	sbr	r8,0x1
80004292:	ae 68       	st.h	r7[0xc],r8
80004294:	ee c8 ff b9 	sub	r8,r7,-71
80004298:	8f 48       	st.w	r7[0x10],r8
8000429a:	8f 08       	st.w	r7[0x0],r8
8000429c:	30 08       	mov	r8,0
8000429e:	8f 28       	st.w	r7[0x8],r8
800042a0:	30 18       	mov	r8,1
800042a2:	8f 58       	st.w	r7[0x14],r8
800042a4:	d8 32       	popm	r0-r7,pc
800042a6:	06 94       	mov	r4,r3
800042a8:	8e 68       	ld.sh	r8,r7[0xc]
800042aa:	a7 b8       	sbr	r8,0x7
800042ac:	ae 68       	st.h	r7[0xc],r8
800042ae:	58 15       	cp.w	r5,1
800042b0:	c0 71       	brne	800042be <setvbuf+0xce>
800042b2:	8e 68       	ld.sh	r8,r7[0xc]
800042b4:	a1 a8       	sbr	r8,0x0
800042b6:	ae 68       	st.h	r7[0xc],r8
800042b8:	e8 08 11 00 	rsub	r8,r4,0
800042bc:	8f 68       	st.w	r7[0x18],r8
800042be:	48 b8       	lddpc	r8,800042e8 <setvbuf+0xf8>
800042c0:	fe c9 fe b4 	sub	r9,pc,-332
800042c4:	70 08       	ld.w	r8,r8[0x0]
800042c6:	8f 46       	st.w	r7[0x10],r6
800042c8:	91 a9       	st.w	r8[0x28],r9
800042ca:	8f 06       	st.w	r7[0x0],r6
800042cc:	8f 54       	st.w	r7[0x14],r4
800042ce:	8e 68       	ld.sh	r8,r7[0xc]
800042d0:	10 9c       	mov	r12,r8
800042d2:	e2 1c 00 08 	andl	r12,0x8,COH
800042d6:	c0 70       	breq	800042e4 <setvbuf+0xf4>
800042d8:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800042dc:	30 0c       	mov	r12,0
800042de:	f9 b4 01 00 	movne	r4,0
800042e2:	8f 24       	st.w	r7[0x8],r4
800042e4:	d8 32       	popm	r0-r7,pc
800042e6:	d7 03       	nop
800042e8:	00 00       	add	r0,r0
800042ea:	01 c4       	ld.ub	r4,r0[0x4]
800042ec:	80 00       	ld.sh	r0,r0[0x0]
800042ee:	52 f8       	stdsp	sp[0xbc],r8
800042f0:	80 00       	ld.sh	r0,r0[0x0]
800042f2:	53 18       	stdsp	sp[0xc4],r8
800042f4:	80 00       	ld.sh	r0,r0[0x0]
800042f6:	53 38       	stdsp	sp[0xcc],r8

800042f8 <_fflush_r>:
800042f8:	d4 21       	pushm	r4-r7,lr
800042fa:	16 97       	mov	r7,r11
800042fc:	18 96       	mov	r6,r12
800042fe:	76 48       	ld.w	r8,r11[0x10]
80004300:	58 08       	cp.w	r8,0
80004302:	c7 c0       	breq	800043fa <_fflush_r+0x102>
80004304:	58 0c       	cp.w	r12,0
80004306:	c0 50       	breq	80004310 <_fflush_r+0x18>
80004308:	78 68       	ld.w	r8,r12[0x18]
8000430a:	58 08       	cp.w	r8,0
8000430c:	c0 21       	brne	80004310 <_fflush_r+0x18>
8000430e:	cd 1c       	rcall	800044b0 <__sinit>
80004310:	4b b8       	lddpc	r8,800043fc <_fflush_r+0x104>
80004312:	10 37       	cp.w	r7,r8
80004314:	c0 31       	brne	8000431a <_fflush_r+0x22>
80004316:	6c 07       	ld.w	r7,r6[0x0]
80004318:	c0 a8       	rjmp	8000432c <_fflush_r+0x34>
8000431a:	4b a8       	lddpc	r8,80004400 <_fflush_r+0x108>
8000431c:	10 37       	cp.w	r7,r8
8000431e:	c0 31       	brne	80004324 <_fflush_r+0x2c>
80004320:	6c 17       	ld.w	r7,r6[0x4]
80004322:	c0 58       	rjmp	8000432c <_fflush_r+0x34>
80004324:	4b 88       	lddpc	r8,80004404 <_fflush_r+0x10c>
80004326:	10 37       	cp.w	r7,r8
80004328:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000432c:	8e 6a       	ld.sh	r10,r7[0xc]
8000432e:	14 98       	mov	r8,r10
80004330:	ed ba 00 03 	bld	r10,0x3
80004334:	c4 20       	breq	800043b8 <_fflush_r+0xc0>
80004336:	ab ba       	sbr	r10,0xb
80004338:	ae 6a       	st.h	r7[0xc],r10
8000433a:	6e 18       	ld.w	r8,r7[0x4]
8000433c:	58 08       	cp.w	r8,0
8000433e:	e0 89 00 06 	brgt	8000434a <_fflush_r+0x52>
80004342:	6f 08       	ld.w	r8,r7[0x40]
80004344:	58 08       	cp.w	r8,0
80004346:	e0 8a 00 5a 	brle	800043fa <_fflush_r+0x102>
8000434a:	6e b8       	ld.w	r8,r7[0x2c]
8000434c:	58 08       	cp.w	r8,0
8000434e:	c5 60       	breq	800043fa <_fflush_r+0x102>
80004350:	e2 1a 10 00 	andl	r10,0x1000,COH
80004354:	c0 30       	breq	8000435a <_fflush_r+0x62>
80004356:	6f 55       	ld.w	r5,r7[0x54]
80004358:	c0 f8       	rjmp	80004376 <_fflush_r+0x7e>
8000435a:	30 19       	mov	r9,1
8000435c:	6e 8b       	ld.w	r11,r7[0x20]
8000435e:	0c 9c       	mov	r12,r6
80004360:	5d 18       	icall	r8
80004362:	18 95       	mov	r5,r12
80004364:	5b fc       	cp.w	r12,-1
80004366:	c0 81       	brne	80004376 <_fflush_r+0x7e>
80004368:	6c 38       	ld.w	r8,r6[0xc]
8000436a:	59 d8       	cp.w	r8,29
8000436c:	c4 70       	breq	800043fa <_fflush_r+0x102>
8000436e:	8e 68       	ld.sh	r8,r7[0xc]
80004370:	a7 a8       	sbr	r8,0x6
80004372:	ae 68       	st.h	r7[0xc],r8
80004374:	d8 22       	popm	r4-r7,pc
80004376:	8e 68       	ld.sh	r8,r7[0xc]
80004378:	ed b8 00 02 	bld	r8,0x2
8000437c:	c0 91       	brne	8000438e <_fflush_r+0x96>
8000437e:	6e 18       	ld.w	r8,r7[0x4]
80004380:	10 15       	sub	r5,r8
80004382:	6e d8       	ld.w	r8,r7[0x34]
80004384:	58 08       	cp.w	r8,0
80004386:	ef f8 10 10 	ld.wne	r8,r7[0x40]
8000438a:	eb d8 e1 15 	subne	r5,r5,r8
8000438e:	6e b8       	ld.w	r8,r7[0x2c]
80004390:	0c 9c       	mov	r12,r6
80004392:	30 09       	mov	r9,0
80004394:	0a 9a       	mov	r10,r5
80004396:	6e 8b       	ld.w	r11,r7[0x20]
80004398:	5d 18       	icall	r8
8000439a:	8e 68       	ld.sh	r8,r7[0xc]
8000439c:	0a 3c       	cp.w	r12,r5
8000439e:	c2 61       	brne	800043ea <_fflush_r+0xf2>
800043a0:	ab d8       	cbr	r8,0xb
800043a2:	30 0c       	mov	r12,0
800043a4:	6e 49       	ld.w	r9,r7[0x10]
800043a6:	ae 68       	st.h	r7[0xc],r8
800043a8:	8f 1c       	st.w	r7[0x4],r12
800043aa:	8f 09       	st.w	r7[0x0],r9
800043ac:	ed b8 00 0c 	bld	r8,0xc
800043b0:	c2 51       	brne	800043fa <_fflush_r+0x102>
800043b2:	ef 45 00 54 	st.w	r7[84],r5
800043b6:	d8 22       	popm	r4-r7,pc
800043b8:	6e 45       	ld.w	r5,r7[0x10]
800043ba:	58 05       	cp.w	r5,0
800043bc:	c1 f0       	breq	800043fa <_fflush_r+0x102>
800043be:	6e 04       	ld.w	r4,r7[0x0]
800043c0:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
800043c4:	8f 05       	st.w	r7[0x0],r5
800043c6:	f9 b8 01 00 	movne	r8,0
800043ca:	ef f8 00 05 	ld.weq	r8,r7[0x14]
800043ce:	0a 14       	sub	r4,r5
800043d0:	8f 28       	st.w	r7[0x8],r8
800043d2:	c1 18       	rjmp	800043f4 <_fflush_r+0xfc>
800043d4:	08 99       	mov	r9,r4
800043d6:	0a 9a       	mov	r10,r5
800043d8:	6e a8       	ld.w	r8,r7[0x28]
800043da:	6e 8b       	ld.w	r11,r7[0x20]
800043dc:	0c 9c       	mov	r12,r6
800043de:	5d 18       	icall	r8
800043e0:	18 14       	sub	r4,r12
800043e2:	58 0c       	cp.w	r12,0
800043e4:	e0 89 00 07 	brgt	800043f2 <_fflush_r+0xfa>
800043e8:	8e 68       	ld.sh	r8,r7[0xc]
800043ea:	a7 a8       	sbr	r8,0x6
800043ec:	3f fc       	mov	r12,-1
800043ee:	ae 68       	st.h	r7[0xc],r8
800043f0:	d8 22       	popm	r4-r7,pc
800043f2:	18 05       	add	r5,r12
800043f4:	58 04       	cp.w	r4,0
800043f6:	fe 99 ff ef 	brgt	800043d4 <_fflush_r+0xdc>
800043fa:	d8 2a       	popm	r4-r7,pc,r12=0
800043fc:	80 00       	ld.sh	r0,r0[0x0]
800043fe:	52 f8       	stdsp	sp[0xbc],r8
80004400:	80 00       	ld.sh	r0,r0[0x0]
80004402:	53 18       	stdsp	sp[0xc4],r8
80004404:	80 00       	ld.sh	r0,r0[0x0]
80004406:	53 38       	stdsp	sp[0xcc],r8

80004408 <__sfp_lock_acquire>:
80004408:	5e fc       	retal	r12

8000440a <__sfp_lock_release>:
8000440a:	5e fc       	retal	r12

8000440c <_cleanup_r>:
8000440c:	d4 01       	pushm	lr
8000440e:	fe cb f5 f6 	sub	r11,pc,-2570
80004412:	cb 3d       	rcall	80004778 <_fwalk>
80004414:	d8 02       	popm	pc
80004416:	d7 03       	nop

80004418 <__sfmoreglue>:
80004418:	d4 21       	pushm	r4-r7,lr
8000441a:	16 95       	mov	r5,r11
8000441c:	f6 06 10 5c 	mul	r6,r11,92
80004420:	ec cb ff f4 	sub	r11,r6,-12
80004424:	cd 6d       	rcall	800047d0 <_malloc_r>
80004426:	18 97       	mov	r7,r12
80004428:	c0 90       	breq	8000443a <__sfmoreglue+0x22>
8000442a:	99 15       	st.w	r12[0x4],r5
8000442c:	30 0b       	mov	r11,0
8000442e:	2f 4c       	sub	r12,-12
80004430:	0c 9a       	mov	r10,r6
80004432:	8f 2c       	st.w	r7[0x8],r12
80004434:	8f 0b       	st.w	r7[0x0],r11
80004436:	e0 a0 03 e1 	rcall	80004bf8 <memset>
8000443a:	0e 9c       	mov	r12,r7
8000443c:	d8 22       	popm	r4-r7,pc
8000443e:	d7 03       	nop

80004440 <__sfp>:
80004440:	d4 21       	pushm	r4-r7,lr
80004442:	49 b8       	lddpc	r8,800044ac <__sfp+0x6c>
80004444:	18 96       	mov	r6,r12
80004446:	70 07       	ld.w	r7,r8[0x0]
80004448:	6e 68       	ld.w	r8,r7[0x18]
8000444a:	58 08       	cp.w	r8,0
8000444c:	c0 31       	brne	80004452 <__sfp+0x12>
8000444e:	0e 9c       	mov	r12,r7
80004450:	c3 0c       	rcall	800044b0 <__sinit>
80004452:	ee c7 ff 28 	sub	r7,r7,-216
80004456:	30 05       	mov	r5,0
80004458:	6e 2c       	ld.w	r12,r7[0x8]
8000445a:	6e 18       	ld.w	r8,r7[0x4]
8000445c:	c0 68       	rjmp	80004468 <__sfp+0x28>
8000445e:	98 69       	ld.sh	r9,r12[0xc]
80004460:	ea 09 19 00 	cp.h	r9,r5
80004464:	c1 10       	breq	80004486 <__sfp+0x46>
80004466:	2a 4c       	sub	r12,-92
80004468:	20 18       	sub	r8,1
8000446a:	cf a7       	brpl	8000445e <__sfp+0x1e>
8000446c:	6e 08       	ld.w	r8,r7[0x0]
8000446e:	58 08       	cp.w	r8,0
80004470:	c0 61       	brne	8000447c <__sfp+0x3c>
80004472:	30 4b       	mov	r11,4
80004474:	0c 9c       	mov	r12,r6
80004476:	cd 1f       	rcall	80004418 <__sfmoreglue>
80004478:	8f 0c       	st.w	r7[0x0],r12
8000447a:	c0 30       	breq	80004480 <__sfp+0x40>
8000447c:	6e 07       	ld.w	r7,r7[0x0]
8000447e:	ce db       	rjmp	80004458 <__sfp+0x18>
80004480:	30 c8       	mov	r8,12
80004482:	8d 38       	st.w	r6[0xc],r8
80004484:	d8 22       	popm	r4-r7,pc
80004486:	30 08       	mov	r8,0
80004488:	f9 48 00 4c 	st.w	r12[76],r8
8000448c:	99 08       	st.w	r12[0x0],r8
8000448e:	99 28       	st.w	r12[0x8],r8
80004490:	99 18       	st.w	r12[0x4],r8
80004492:	99 48       	st.w	r12[0x10],r8
80004494:	99 58       	st.w	r12[0x14],r8
80004496:	99 68       	st.w	r12[0x18],r8
80004498:	99 d8       	st.w	r12[0x34],r8
8000449a:	99 e8       	st.w	r12[0x38],r8
8000449c:	f9 48 00 48 	st.w	r12[72],r8
800044a0:	3f f8       	mov	r8,-1
800044a2:	b8 78       	st.h	r12[0xe],r8
800044a4:	30 18       	mov	r8,1
800044a6:	b8 68       	st.h	r12[0xc],r8
800044a8:	d8 22       	popm	r4-r7,pc
800044aa:	d7 03       	nop
800044ac:	80 00       	ld.sh	r0,r0[0x0]
800044ae:	52 f4       	stdsp	sp[0xbc],r4

800044b0 <__sinit>:
800044b0:	d4 21       	pushm	r4-r7,lr
800044b2:	18 96       	mov	r6,r12
800044b4:	78 67       	ld.w	r7,r12[0x18]
800044b6:	58 07       	cp.w	r7,0
800044b8:	c4 91       	brne	8000454a <__sinit+0x9a>
800044ba:	fe c8 00 ae 	sub	r8,pc,174
800044be:	30 15       	mov	r5,1
800044c0:	99 a8       	st.w	r12[0x28],r8
800044c2:	f9 47 00 d8 	st.w	r12[216],r7
800044c6:	f9 47 00 dc 	st.w	r12[220],r7
800044ca:	f9 47 00 e0 	st.w	r12[224],r7
800044ce:	99 65       	st.w	r12[0x18],r5
800044d0:	cb 8f       	rcall	80004440 <__sfp>
800044d2:	8d 0c       	st.w	r6[0x0],r12
800044d4:	0c 9c       	mov	r12,r6
800044d6:	cb 5f       	rcall	80004440 <__sfp>
800044d8:	8d 1c       	st.w	r6[0x4],r12
800044da:	0c 9c       	mov	r12,r6
800044dc:	cb 2f       	rcall	80004440 <__sfp>
800044de:	6c 09       	ld.w	r9,r6[0x0]
800044e0:	30 48       	mov	r8,4
800044e2:	93 07       	st.w	r9[0x0],r7
800044e4:	b2 68       	st.h	r9[0xc],r8
800044e6:	93 17       	st.w	r9[0x4],r7
800044e8:	93 27       	st.w	r9[0x8],r7
800044ea:	6c 18       	ld.w	r8,r6[0x4]
800044ec:	b2 77       	st.h	r9[0xe],r7
800044ee:	93 47       	st.w	r9[0x10],r7
800044f0:	93 57       	st.w	r9[0x14],r7
800044f2:	93 67       	st.w	r9[0x18],r7
800044f4:	93 89       	st.w	r9[0x20],r9
800044f6:	91 07       	st.w	r8[0x0],r7
800044f8:	91 17       	st.w	r8[0x4],r7
800044fa:	91 27       	st.w	r8[0x8],r7
800044fc:	fe ce f8 7c 	sub	lr,pc,-1924
80004500:	fe cb f8 ac 	sub	r11,pc,-1876
80004504:	93 9e       	st.w	r9[0x24],lr
80004506:	93 ab       	st.w	r9[0x28],r11
80004508:	fe ca f8 d4 	sub	r10,pc,-1836
8000450c:	fe c4 f8 e0 	sub	r4,pc,-1824
80004510:	93 ba       	st.w	r9[0x2c],r10
80004512:	93 c4       	st.w	r9[0x30],r4
80004514:	30 99       	mov	r9,9
80004516:	b0 69       	st.h	r8[0xc],r9
80004518:	b0 75       	st.h	r8[0xe],r5
8000451a:	91 c4       	st.w	r8[0x30],r4
8000451c:	91 47       	st.w	r8[0x10],r7
8000451e:	91 57       	st.w	r8[0x14],r7
80004520:	91 67       	st.w	r8[0x18],r7
80004522:	91 88       	st.w	r8[0x20],r8
80004524:	91 9e       	st.w	r8[0x24],lr
80004526:	91 ab       	st.w	r8[0x28],r11
80004528:	91 ba       	st.w	r8[0x2c],r10
8000452a:	8d 2c       	st.w	r6[0x8],r12
8000452c:	31 28       	mov	r8,18
8000452e:	99 07       	st.w	r12[0x0],r7
80004530:	b8 68       	st.h	r12[0xc],r8
80004532:	99 17       	st.w	r12[0x4],r7
80004534:	99 27       	st.w	r12[0x8],r7
80004536:	30 28       	mov	r8,2
80004538:	b8 78       	st.h	r12[0xe],r8
8000453a:	99 c4       	st.w	r12[0x30],r4
8000453c:	99 67       	st.w	r12[0x18],r7
8000453e:	99 9e       	st.w	r12[0x24],lr
80004540:	99 ab       	st.w	r12[0x28],r11
80004542:	99 ba       	st.w	r12[0x2c],r10
80004544:	99 47       	st.w	r12[0x10],r7
80004546:	99 57       	st.w	r12[0x14],r7
80004548:	99 8c       	st.w	r12[0x20],r12
8000454a:	d8 22       	popm	r4-r7,pc

8000454c <_malloc_trim_r>:
8000454c:	d4 21       	pushm	r4-r7,lr
8000454e:	16 95       	mov	r5,r11
80004550:	18 97       	mov	r7,r12
80004552:	e0 a0 03 5a 	rcall	80004c06 <__malloc_lock>
80004556:	4a 24       	lddpc	r4,800045dc <_malloc_trim_r+0x90>
80004558:	68 28       	ld.w	r8,r4[0x8]
8000455a:	70 16       	ld.w	r6,r8[0x4]
8000455c:	e0 16 ff fc 	andl	r6,0xfffc
80004560:	ec c8 ff 91 	sub	r8,r6,-111
80004564:	f0 05 01 05 	sub	r5,r8,r5
80004568:	e0 15 ff 80 	andl	r5,0xff80
8000456c:	ea c5 00 80 	sub	r5,r5,128
80004570:	e0 45 00 7f 	cp.w	r5,127
80004574:	e0 8a 00 23 	brle	800045ba <_malloc_trim_r+0x6e>
80004578:	30 0b       	mov	r11,0
8000457a:	0e 9c       	mov	r12,r7
8000457c:	e0 a0 03 48 	rcall	80004c0c <_sbrk_r>
80004580:	68 28       	ld.w	r8,r4[0x8]
80004582:	0c 08       	add	r8,r6
80004584:	10 3c       	cp.w	r12,r8
80004586:	c1 a1       	brne	800045ba <_malloc_trim_r+0x6e>
80004588:	ea 0b 11 00 	rsub	r11,r5,0
8000458c:	0e 9c       	mov	r12,r7
8000458e:	e0 a0 03 3f 	rcall	80004c0c <_sbrk_r>
80004592:	5b fc       	cp.w	r12,-1
80004594:	c1 71       	brne	800045c2 <_malloc_trim_r+0x76>
80004596:	30 0b       	mov	r11,0
80004598:	0e 9c       	mov	r12,r7
8000459a:	e0 a0 03 39 	rcall	80004c0c <_sbrk_r>
8000459e:	68 28       	ld.w	r8,r4[0x8]
800045a0:	f8 08 01 09 	sub	r9,r12,r8
800045a4:	58 f9       	cp.w	r9,15
800045a6:	e0 8a 00 0a 	brle	800045ba <_malloc_trim_r+0x6e>
800045aa:	a1 a9       	sbr	r9,0x0
800045ac:	91 19       	st.w	r8[0x4],r9
800045ae:	48 d8       	lddpc	r8,800045e0 <_malloc_trim_r+0x94>
800045b0:	70 09       	ld.w	r9,r8[0x0]
800045b2:	48 d8       	lddpc	r8,800045e4 <_malloc_trim_r+0x98>
800045b4:	f8 09 01 09 	sub	r9,r12,r9
800045b8:	91 09       	st.w	r8[0x0],r9
800045ba:	0e 9c       	mov	r12,r7
800045bc:	e0 a0 03 26 	rcall	80004c08 <__malloc_unlock>
800045c0:	d8 2a       	popm	r4-r7,pc,r12=0
800045c2:	68 28       	ld.w	r8,r4[0x8]
800045c4:	0a 16       	sub	r6,r5
800045c6:	a1 a6       	sbr	r6,0x0
800045c8:	91 16       	st.w	r8[0x4],r6
800045ca:	48 78       	lddpc	r8,800045e4 <_malloc_trim_r+0x98>
800045cc:	70 09       	ld.w	r9,r8[0x0]
800045ce:	0a 19       	sub	r9,r5
800045d0:	0e 9c       	mov	r12,r7
800045d2:	91 09       	st.w	r8[0x0],r9
800045d4:	e0 a0 03 1a 	rcall	80004c08 <__malloc_unlock>
800045d8:	da 2a       	popm	r4-r7,pc,r12=1
800045da:	d7 03       	nop
800045dc:	00 00       	add	r0,r0
800045de:	01 c8       	ld.ub	r8,r0[0x4]
800045e0:	00 00       	add	r0,r0
800045e2:	05 d4       	ld.ub	r4,r2[0x5]
800045e4:	00 00       	add	r0,r0
800045e6:	0c 78       	tst	r8,r6

800045e8 <_free_r>:
800045e8:	d4 21       	pushm	r4-r7,lr
800045ea:	16 96       	mov	r6,r11
800045ec:	18 97       	mov	r7,r12
800045ee:	58 0b       	cp.w	r11,0
800045f0:	e0 80 00 c2 	breq	80004774 <_free_r+0x18c>
800045f4:	e0 a0 03 09 	rcall	80004c06 <__malloc_lock>
800045f8:	20 86       	sub	r6,8
800045fa:	4c ba       	lddpc	r10,80004724 <_free_r+0x13c>
800045fc:	6c 18       	ld.w	r8,r6[0x4]
800045fe:	74 2e       	ld.w	lr,r10[0x8]
80004600:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80004604:	a1 c8       	cbr	r8,0x0
80004606:	ec 08 00 09 	add	r9,r6,r8
8000460a:	72 1b       	ld.w	r11,r9[0x4]
8000460c:	e0 1b ff fc 	andl	r11,0xfffc
80004610:	1c 39       	cp.w	r9,lr
80004612:	c1 c1       	brne	8000464a <_free_r+0x62>
80004614:	f6 08 00 08 	add	r8,r11,r8
80004618:	58 0c       	cp.w	r12,0
8000461a:	c0 81       	brne	8000462a <_free_r+0x42>
8000461c:	6c 09       	ld.w	r9,r6[0x0]
8000461e:	12 16       	sub	r6,r9
80004620:	12 08       	add	r8,r9
80004622:	6c 3b       	ld.w	r11,r6[0xc]
80004624:	6c 29       	ld.w	r9,r6[0x8]
80004626:	97 29       	st.w	r11[0x8],r9
80004628:	93 3b       	st.w	r9[0xc],r11
8000462a:	10 99       	mov	r9,r8
8000462c:	95 26       	st.w	r10[0x8],r6
8000462e:	a1 a9       	sbr	r9,0x0
80004630:	8d 19       	st.w	r6[0x4],r9
80004632:	4b e9       	lddpc	r9,80004728 <_free_r+0x140>
80004634:	72 09       	ld.w	r9,r9[0x0]
80004636:	12 38       	cp.w	r8,r9
80004638:	c0 53       	brcs	80004642 <_free_r+0x5a>
8000463a:	4b d8       	lddpc	r8,8000472c <_free_r+0x144>
8000463c:	0e 9c       	mov	r12,r7
8000463e:	70 0b       	ld.w	r11,r8[0x0]
80004640:	c8 6f       	rcall	8000454c <_malloc_trim_r>
80004642:	0e 9c       	mov	r12,r7
80004644:	e0 a0 02 e2 	rcall	80004c08 <__malloc_unlock>
80004648:	d8 22       	popm	r4-r7,pc
8000464a:	93 1b       	st.w	r9[0x4],r11
8000464c:	58 0c       	cp.w	r12,0
8000464e:	c0 30       	breq	80004654 <_free_r+0x6c>
80004650:	30 0c       	mov	r12,0
80004652:	c1 08       	rjmp	80004672 <_free_r+0x8a>
80004654:	6c 0e       	ld.w	lr,r6[0x0]
80004656:	f4 c5 ff f8 	sub	r5,r10,-8
8000465a:	1c 16       	sub	r6,lr
8000465c:	1c 08       	add	r8,lr
8000465e:	6c 2e       	ld.w	lr,r6[0x8]
80004660:	0a 3e       	cp.w	lr,r5
80004662:	f9 bc 00 01 	moveq	r12,1
80004666:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000466a:	eb fe 1a 02 	st.wne	r5[0x8],lr
8000466e:	fd f5 1a 03 	st.wne	lr[0xc],r5
80004672:	f2 0b 00 0e 	add	lr,r9,r11
80004676:	7c 1e       	ld.w	lr,lr[0x4]
80004678:	ed be 00 00 	bld	lr,0x0
8000467c:	c1 30       	breq	800046a2 <_free_r+0xba>
8000467e:	16 08       	add	r8,r11
80004680:	58 0c       	cp.w	r12,0
80004682:	c0 c1       	brne	8000469a <_free_r+0xb2>
80004684:	4a 8e       	lddpc	lr,80004724 <_free_r+0x13c>
80004686:	72 2b       	ld.w	r11,r9[0x8]
80004688:	2f 8e       	sub	lr,-8
8000468a:	1c 3b       	cp.w	r11,lr
8000468c:	c0 71       	brne	8000469a <_free_r+0xb2>
8000468e:	97 36       	st.w	r11[0xc],r6
80004690:	97 26       	st.w	r11[0x8],r6
80004692:	8d 2b       	st.w	r6[0x8],r11
80004694:	8d 3b       	st.w	r6[0xc],r11
80004696:	30 1c       	mov	r12,1
80004698:	c0 58       	rjmp	800046a2 <_free_r+0xba>
8000469a:	72 2b       	ld.w	r11,r9[0x8]
8000469c:	72 39       	ld.w	r9,r9[0xc]
8000469e:	93 2b       	st.w	r9[0x8],r11
800046a0:	97 39       	st.w	r11[0xc],r9
800046a2:	10 99       	mov	r9,r8
800046a4:	ec 08 09 08 	st.w	r6[r8],r8
800046a8:	a1 a9       	sbr	r9,0x0
800046aa:	8d 19       	st.w	r6[0x4],r9
800046ac:	58 0c       	cp.w	r12,0
800046ae:	c6 01       	brne	8000476e <_free_r+0x186>
800046b0:	e0 48 01 ff 	cp.w	r8,511
800046b4:	e0 8b 00 13 	brhi	800046da <_free_r+0xf2>
800046b8:	a3 98       	lsr	r8,0x3
800046ba:	f4 08 00 39 	add	r9,r10,r8<<0x3
800046be:	72 2b       	ld.w	r11,r9[0x8]
800046c0:	8d 39       	st.w	r6[0xc],r9
800046c2:	8d 2b       	st.w	r6[0x8],r11
800046c4:	97 36       	st.w	r11[0xc],r6
800046c6:	93 26       	st.w	r9[0x8],r6
800046c8:	a3 48       	asr	r8,0x2
800046ca:	74 19       	ld.w	r9,r10[0x4]
800046cc:	30 1b       	mov	r11,1
800046ce:	f6 08 09 48 	lsl	r8,r11,r8
800046d2:	f3 e8 10 08 	or	r8,r9,r8
800046d6:	95 18       	st.w	r10[0x4],r8
800046d8:	c4 b8       	rjmp	8000476e <_free_r+0x186>
800046da:	f0 0b 16 09 	lsr	r11,r8,0x9
800046de:	58 4b       	cp.w	r11,4
800046e0:	e0 8b 00 06 	brhi	800046ec <_free_r+0x104>
800046e4:	f0 0b 16 06 	lsr	r11,r8,0x6
800046e8:	2c 8b       	sub	r11,-56
800046ea:	c2 68       	rjmp	80004736 <_free_r+0x14e>
800046ec:	59 4b       	cp.w	r11,20
800046ee:	e0 8b 00 04 	brhi	800046f6 <_free_r+0x10e>
800046f2:	2a 5b       	sub	r11,-91
800046f4:	c2 18       	rjmp	80004736 <_free_r+0x14e>
800046f6:	e0 4b 00 54 	cp.w	r11,84
800046fa:	e0 8b 00 06 	brhi	80004706 <_free_r+0x11e>
800046fe:	f0 0b 16 0c 	lsr	r11,r8,0xc
80004702:	29 2b       	sub	r11,-110
80004704:	c1 98       	rjmp	80004736 <_free_r+0x14e>
80004706:	e0 4b 01 54 	cp.w	r11,340
8000470a:	e0 8b 00 06 	brhi	80004716 <_free_r+0x12e>
8000470e:	f0 0b 16 0f 	lsr	r11,r8,0xf
80004712:	28 9b       	sub	r11,-119
80004714:	c1 18       	rjmp	80004736 <_free_r+0x14e>
80004716:	e0 4b 05 54 	cp.w	r11,1364
8000471a:	e0 88 00 0b 	brls	80004730 <_free_r+0x148>
8000471e:	37 eb       	mov	r11,126
80004720:	c0 b8       	rjmp	80004736 <_free_r+0x14e>
80004722:	d7 03       	nop
80004724:	00 00       	add	r0,r0
80004726:	01 c8       	ld.ub	r8,r0[0x4]
80004728:	00 00       	add	r0,r0
8000472a:	05 d0       	ld.ub	r0,r2[0x5]
8000472c:	00 00       	add	r0,r0
8000472e:	0c 74       	tst	r4,r6
80004730:	f0 0b 16 12 	lsr	r11,r8,0x12
80004734:	28 4b       	sub	r11,-124
80004736:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
8000473a:	78 29       	ld.w	r9,r12[0x8]
8000473c:	18 39       	cp.w	r9,r12
8000473e:	c0 e1       	brne	8000475a <_free_r+0x172>
80004740:	74 18       	ld.w	r8,r10[0x4]
80004742:	a3 4b       	asr	r11,0x2
80004744:	30 1c       	mov	r12,1
80004746:	f8 0b 09 4b 	lsl	r11,r12,r11
8000474a:	f1 eb 10 0b 	or	r11,r8,r11
8000474e:	12 98       	mov	r8,r9
80004750:	95 1b       	st.w	r10[0x4],r11
80004752:	c0 a8       	rjmp	80004766 <_free_r+0x17e>
80004754:	72 29       	ld.w	r9,r9[0x8]
80004756:	18 39       	cp.w	r9,r12
80004758:	c0 60       	breq	80004764 <_free_r+0x17c>
8000475a:	72 1a       	ld.w	r10,r9[0x4]
8000475c:	e0 1a ff fc 	andl	r10,0xfffc
80004760:	14 38       	cp.w	r8,r10
80004762:	cf 93       	brcs	80004754 <_free_r+0x16c>
80004764:	72 38       	ld.w	r8,r9[0xc]
80004766:	8d 38       	st.w	r6[0xc],r8
80004768:	8d 29       	st.w	r6[0x8],r9
8000476a:	93 36       	st.w	r9[0xc],r6
8000476c:	91 26       	st.w	r8[0x8],r6
8000476e:	0e 9c       	mov	r12,r7
80004770:	e0 a0 02 4c 	rcall	80004c08 <__malloc_unlock>
80004774:	d8 22       	popm	r4-r7,pc
80004776:	d7 03       	nop

80004778 <_fwalk>:
80004778:	d4 31       	pushm	r0-r7,lr
8000477a:	30 05       	mov	r5,0
8000477c:	16 91       	mov	r1,r11
8000477e:	f8 c7 ff 28 	sub	r7,r12,-216
80004782:	0a 92       	mov	r2,r5
80004784:	c4 2e       	rcall	80004408 <__sfp_lock_acquire>
80004786:	3f f3       	mov	r3,-1
80004788:	c1 68       	rjmp	800047b4 <_fwalk+0x3c>
8000478a:	6e 26       	ld.w	r6,r7[0x8]
8000478c:	6e 14       	ld.w	r4,r7[0x4]
8000478e:	2f 46       	sub	r6,-12
80004790:	c0 c8       	rjmp	800047a8 <_fwalk+0x30>
80004792:	8c 08       	ld.sh	r8,r6[0x0]
80004794:	e4 08 19 00 	cp.h	r8,r2
80004798:	c0 70       	breq	800047a6 <_fwalk+0x2e>
8000479a:	8c 18       	ld.sh	r8,r6[0x2]
8000479c:	e6 08 19 00 	cp.h	r8,r3
800047a0:	c0 30       	breq	800047a6 <_fwalk+0x2e>
800047a2:	5d 11       	icall	r1
800047a4:	18 45       	or	r5,r12
800047a6:	2a 46       	sub	r6,-92
800047a8:	20 14       	sub	r4,1
800047aa:	ec cc 00 0c 	sub	r12,r6,12
800047ae:	58 04       	cp.w	r4,0
800047b0:	cf 14       	brge	80004792 <_fwalk+0x1a>
800047b2:	6e 07       	ld.w	r7,r7[0x0]
800047b4:	58 07       	cp.w	r7,0
800047b6:	ce a1       	brne	8000478a <_fwalk+0x12>
800047b8:	c2 9e       	rcall	8000440a <__sfp_lock_release>
800047ba:	0a 9c       	mov	r12,r5
800047bc:	d8 32       	popm	r0-r7,pc
800047be:	d7 03       	nop

800047c0 <malloc>:
800047c0:	d4 01       	pushm	lr
800047c2:	48 38       	lddpc	r8,800047cc <malloc+0xc>
800047c4:	18 9b       	mov	r11,r12
800047c6:	70 0c       	ld.w	r12,r8[0x0]
800047c8:	c0 4c       	rcall	800047d0 <_malloc_r>
800047ca:	d8 02       	popm	pc
800047cc:	00 00       	add	r0,r0
800047ce:	01 c4       	ld.ub	r4,r0[0x4]

800047d0 <_malloc_r>:
800047d0:	d4 31       	pushm	r0-r7,lr
800047d2:	f6 c8 ff f5 	sub	r8,r11,-11
800047d6:	18 95       	mov	r5,r12
800047d8:	10 97       	mov	r7,r8
800047da:	e0 17 ff f8 	andl	r7,0xfff8
800047de:	59 68       	cp.w	r8,22
800047e0:	f9 b7 08 10 	movls	r7,16
800047e4:	16 37       	cp.w	r7,r11
800047e6:	5f 38       	srlo	r8
800047e8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800047ec:	c0 50       	breq	800047f6 <_malloc_r+0x26>
800047ee:	30 c8       	mov	r8,12
800047f0:	99 38       	st.w	r12[0xc],r8
800047f2:	e0 8f 01 ea 	bral	80004bc6 <_malloc_r+0x3f6>
800047f6:	e0 a0 02 08 	rcall	80004c06 <__malloc_lock>
800047fa:	e0 47 01 f7 	cp.w	r7,503
800047fe:	e0 8b 00 1c 	brhi	80004836 <_malloc_r+0x66>
80004802:	ee 03 16 03 	lsr	r3,r7,0x3
80004806:	4c c8       	lddpc	r8,80004934 <_malloc_r+0x164>
80004808:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000480c:	70 36       	ld.w	r6,r8[0xc]
8000480e:	10 36       	cp.w	r6,r8
80004810:	c0 61       	brne	8000481c <_malloc_r+0x4c>
80004812:	ec c8 ff f8 	sub	r8,r6,-8
80004816:	70 36       	ld.w	r6,r8[0xc]
80004818:	10 36       	cp.w	r6,r8
8000481a:	c0 c0       	breq	80004832 <_malloc_r+0x62>
8000481c:	6c 18       	ld.w	r8,r6[0x4]
8000481e:	e0 18 ff fc 	andl	r8,0xfffc
80004822:	6c 3a       	ld.w	r10,r6[0xc]
80004824:	ec 08 00 09 	add	r9,r6,r8
80004828:	0a 9c       	mov	r12,r5
8000482a:	6c 28       	ld.w	r8,r6[0x8]
8000482c:	95 28       	st.w	r10[0x8],r8
8000482e:	91 3a       	st.w	r8[0xc],r10
80004830:	c4 68       	rjmp	800048bc <_malloc_r+0xec>
80004832:	2f e3       	sub	r3,-2
80004834:	c4 c8       	rjmp	800048cc <_malloc_r+0xfc>
80004836:	ee 03 16 09 	lsr	r3,r7,0x9
8000483a:	c0 41       	brne	80004842 <_malloc_r+0x72>
8000483c:	ee 03 16 03 	lsr	r3,r7,0x3
80004840:	c2 68       	rjmp	8000488c <_malloc_r+0xbc>
80004842:	58 43       	cp.w	r3,4
80004844:	e0 8b 00 06 	brhi	80004850 <_malloc_r+0x80>
80004848:	ee 03 16 06 	lsr	r3,r7,0x6
8000484c:	2c 83       	sub	r3,-56
8000484e:	c1 f8       	rjmp	8000488c <_malloc_r+0xbc>
80004850:	59 43       	cp.w	r3,20
80004852:	e0 8b 00 04 	brhi	8000485a <_malloc_r+0x8a>
80004856:	2a 53       	sub	r3,-91
80004858:	c1 a8       	rjmp	8000488c <_malloc_r+0xbc>
8000485a:	e0 43 00 54 	cp.w	r3,84
8000485e:	e0 8b 00 06 	brhi	8000486a <_malloc_r+0x9a>
80004862:	ee 03 16 0c 	lsr	r3,r7,0xc
80004866:	29 23       	sub	r3,-110
80004868:	c1 28       	rjmp	8000488c <_malloc_r+0xbc>
8000486a:	e0 43 01 54 	cp.w	r3,340
8000486e:	e0 8b 00 06 	brhi	8000487a <_malloc_r+0xaa>
80004872:	ee 03 16 0f 	lsr	r3,r7,0xf
80004876:	28 93       	sub	r3,-119
80004878:	c0 a8       	rjmp	8000488c <_malloc_r+0xbc>
8000487a:	e0 43 05 54 	cp.w	r3,1364
8000487e:	e0 88 00 04 	brls	80004886 <_malloc_r+0xb6>
80004882:	37 e3       	mov	r3,126
80004884:	c0 48       	rjmp	8000488c <_malloc_r+0xbc>
80004886:	ee 03 16 12 	lsr	r3,r7,0x12
8000488a:	28 43       	sub	r3,-124
8000488c:	4a aa       	lddpc	r10,80004934 <_malloc_r+0x164>
8000488e:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80004892:	74 36       	ld.w	r6,r10[0xc]
80004894:	c1 98       	rjmp	800048c6 <_malloc_r+0xf6>
80004896:	6c 19       	ld.w	r9,r6[0x4]
80004898:	e0 19 ff fc 	andl	r9,0xfffc
8000489c:	f2 07 01 0b 	sub	r11,r9,r7
800048a0:	58 fb       	cp.w	r11,15
800048a2:	e0 8a 00 04 	brle	800048aa <_malloc_r+0xda>
800048a6:	20 13       	sub	r3,1
800048a8:	c1 18       	rjmp	800048ca <_malloc_r+0xfa>
800048aa:	6c 38       	ld.w	r8,r6[0xc]
800048ac:	58 0b       	cp.w	r11,0
800048ae:	c0 b5       	brlt	800048c4 <_malloc_r+0xf4>
800048b0:	6c 2a       	ld.w	r10,r6[0x8]
800048b2:	ec 09 00 09 	add	r9,r6,r9
800048b6:	0a 9c       	mov	r12,r5
800048b8:	91 2a       	st.w	r8[0x8],r10
800048ba:	95 38       	st.w	r10[0xc],r8
800048bc:	72 18       	ld.w	r8,r9[0x4]
800048be:	a1 a8       	sbr	r8,0x0
800048c0:	93 18       	st.w	r9[0x4],r8
800048c2:	cb a8       	rjmp	80004a36 <_malloc_r+0x266>
800048c4:	10 96       	mov	r6,r8
800048c6:	14 36       	cp.w	r6,r10
800048c8:	ce 71       	brne	80004896 <_malloc_r+0xc6>
800048ca:	2f f3       	sub	r3,-1
800048cc:	49 aa       	lddpc	r10,80004934 <_malloc_r+0x164>
800048ce:	f4 cc ff f8 	sub	r12,r10,-8
800048d2:	78 26       	ld.w	r6,r12[0x8]
800048d4:	18 36       	cp.w	r6,r12
800048d6:	c6 c0       	breq	800049ae <_malloc_r+0x1de>
800048d8:	6c 19       	ld.w	r9,r6[0x4]
800048da:	e0 19 ff fc 	andl	r9,0xfffc
800048de:	f2 07 01 08 	sub	r8,r9,r7
800048e2:	58 f8       	cp.w	r8,15
800048e4:	e0 89 00 8e 	brgt	80004a00 <_malloc_r+0x230>
800048e8:	99 3c       	st.w	r12[0xc],r12
800048ea:	99 2c       	st.w	r12[0x8],r12
800048ec:	58 08       	cp.w	r8,0
800048ee:	c0 55       	brlt	800048f8 <_malloc_r+0x128>
800048f0:	ec 09 00 09 	add	r9,r6,r9
800048f4:	0a 9c       	mov	r12,r5
800048f6:	ce 3b       	rjmp	800048bc <_malloc_r+0xec>
800048f8:	e0 49 01 ff 	cp.w	r9,511
800048fc:	e0 8b 00 13 	brhi	80004922 <_malloc_r+0x152>
80004900:	a3 99       	lsr	r9,0x3
80004902:	f4 09 00 38 	add	r8,r10,r9<<0x3
80004906:	70 2b       	ld.w	r11,r8[0x8]
80004908:	8d 38       	st.w	r6[0xc],r8
8000490a:	8d 2b       	st.w	r6[0x8],r11
8000490c:	97 36       	st.w	r11[0xc],r6
8000490e:	91 26       	st.w	r8[0x8],r6
80004910:	a3 49       	asr	r9,0x2
80004912:	74 18       	ld.w	r8,r10[0x4]
80004914:	30 1b       	mov	r11,1
80004916:	f6 09 09 49 	lsl	r9,r11,r9
8000491a:	f1 e9 10 09 	or	r9,r8,r9
8000491e:	95 19       	st.w	r10[0x4],r9
80004920:	c4 78       	rjmp	800049ae <_malloc_r+0x1de>
80004922:	f2 0a 16 09 	lsr	r10,r9,0x9
80004926:	58 4a       	cp.w	r10,4
80004928:	e0 8b 00 08 	brhi	80004938 <_malloc_r+0x168>
8000492c:	f2 0a 16 06 	lsr	r10,r9,0x6
80004930:	2c 8a       	sub	r10,-56
80004932:	c2 18       	rjmp	80004974 <_malloc_r+0x1a4>
80004934:	00 00       	add	r0,r0
80004936:	01 c8       	ld.ub	r8,r0[0x4]
80004938:	59 4a       	cp.w	r10,20
8000493a:	e0 8b 00 04 	brhi	80004942 <_malloc_r+0x172>
8000493e:	2a 5a       	sub	r10,-91
80004940:	c1 a8       	rjmp	80004974 <_malloc_r+0x1a4>
80004942:	e0 4a 00 54 	cp.w	r10,84
80004946:	e0 8b 00 06 	brhi	80004952 <_malloc_r+0x182>
8000494a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000494e:	29 2a       	sub	r10,-110
80004950:	c1 28       	rjmp	80004974 <_malloc_r+0x1a4>
80004952:	e0 4a 01 54 	cp.w	r10,340
80004956:	e0 8b 00 06 	brhi	80004962 <_malloc_r+0x192>
8000495a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000495e:	28 9a       	sub	r10,-119
80004960:	c0 a8       	rjmp	80004974 <_malloc_r+0x1a4>
80004962:	e0 4a 05 54 	cp.w	r10,1364
80004966:	e0 88 00 04 	brls	8000496e <_malloc_r+0x19e>
8000496a:	37 ea       	mov	r10,126
8000496c:	c0 48       	rjmp	80004974 <_malloc_r+0x1a4>
8000496e:	f2 0a 16 12 	lsr	r10,r9,0x12
80004972:	28 4a       	sub	r10,-124
80004974:	4c 7b       	lddpc	r11,80004a90 <_malloc_r+0x2c0>
80004976:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000497a:	68 28       	ld.w	r8,r4[0x8]
8000497c:	08 38       	cp.w	r8,r4
8000497e:	c0 e1       	brne	8000499a <_malloc_r+0x1ca>
80004980:	76 19       	ld.w	r9,r11[0x4]
80004982:	a3 4a       	asr	r10,0x2
80004984:	30 1e       	mov	lr,1
80004986:	fc 0a 09 4a 	lsl	r10,lr,r10
8000498a:	f3 ea 10 0a 	or	r10,r9,r10
8000498e:	10 99       	mov	r9,r8
80004990:	97 1a       	st.w	r11[0x4],r10
80004992:	c0 a8       	rjmp	800049a6 <_malloc_r+0x1d6>
80004994:	70 28       	ld.w	r8,r8[0x8]
80004996:	08 38       	cp.w	r8,r4
80004998:	c0 60       	breq	800049a4 <_malloc_r+0x1d4>
8000499a:	70 1a       	ld.w	r10,r8[0x4]
8000499c:	e0 1a ff fc 	andl	r10,0xfffc
800049a0:	14 39       	cp.w	r9,r10
800049a2:	cf 93       	brcs	80004994 <_malloc_r+0x1c4>
800049a4:	70 39       	ld.w	r9,r8[0xc]
800049a6:	8d 39       	st.w	r6[0xc],r9
800049a8:	8d 28       	st.w	r6[0x8],r8
800049aa:	91 36       	st.w	r8[0xc],r6
800049ac:	93 26       	st.w	r9[0x8],r6
800049ae:	e6 08 14 02 	asr	r8,r3,0x2
800049b2:	30 1b       	mov	r11,1
800049b4:	4b 74       	lddpc	r4,80004a90 <_malloc_r+0x2c0>
800049b6:	f6 08 09 4b 	lsl	r11,r11,r8
800049ba:	68 18       	ld.w	r8,r4[0x4]
800049bc:	10 3b       	cp.w	r11,r8
800049be:	e0 8b 00 6b 	brhi	80004a94 <_malloc_r+0x2c4>
800049c2:	f7 e8 00 09 	and	r9,r11,r8
800049c6:	c0 b1       	brne	800049dc <_malloc_r+0x20c>
800049c8:	e0 13 ff fc 	andl	r3,0xfffc
800049cc:	a1 7b       	lsl	r11,0x1
800049ce:	2f c3       	sub	r3,-4
800049d0:	c0 38       	rjmp	800049d6 <_malloc_r+0x206>
800049d2:	2f c3       	sub	r3,-4
800049d4:	a1 7b       	lsl	r11,0x1
800049d6:	f7 e8 00 09 	and	r9,r11,r8
800049da:	cf c0       	breq	800049d2 <_malloc_r+0x202>
800049dc:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800049e0:	06 92       	mov	r2,r3
800049e2:	1c 91       	mov	r1,lr
800049e4:	62 36       	ld.w	r6,r1[0xc]
800049e6:	c2 d8       	rjmp	80004a40 <_malloc_r+0x270>
800049e8:	6c 1a       	ld.w	r10,r6[0x4]
800049ea:	e0 1a ff fc 	andl	r10,0xfffc
800049ee:	f4 07 01 08 	sub	r8,r10,r7
800049f2:	58 f8       	cp.w	r8,15
800049f4:	e0 8a 00 15 	brle	80004a1e <_malloc_r+0x24e>
800049f8:	6c 3a       	ld.w	r10,r6[0xc]
800049fa:	6c 29       	ld.w	r9,r6[0x8]
800049fc:	95 29       	st.w	r10[0x8],r9
800049fe:	93 3a       	st.w	r9[0xc],r10
80004a00:	0e 99       	mov	r9,r7
80004a02:	ec 07 00 07 	add	r7,r6,r7
80004a06:	a1 a9       	sbr	r9,0x0
80004a08:	99 37       	st.w	r12[0xc],r7
80004a0a:	99 27       	st.w	r12[0x8],r7
80004a0c:	8d 19       	st.w	r6[0x4],r9
80004a0e:	ee 08 09 08 	st.w	r7[r8],r8
80004a12:	8f 2c       	st.w	r7[0x8],r12
80004a14:	8f 3c       	st.w	r7[0xc],r12
80004a16:	a1 a8       	sbr	r8,0x0
80004a18:	0a 9c       	mov	r12,r5
80004a1a:	8f 18       	st.w	r7[0x4],r8
80004a1c:	c0 d8       	rjmp	80004a36 <_malloc_r+0x266>
80004a1e:	6c 39       	ld.w	r9,r6[0xc]
80004a20:	58 08       	cp.w	r8,0
80004a22:	c0 e5       	brlt	80004a3e <_malloc_r+0x26e>
80004a24:	ec 0a 00 0a 	add	r10,r6,r10
80004a28:	74 18       	ld.w	r8,r10[0x4]
80004a2a:	a1 a8       	sbr	r8,0x0
80004a2c:	0a 9c       	mov	r12,r5
80004a2e:	95 18       	st.w	r10[0x4],r8
80004a30:	6c 28       	ld.w	r8,r6[0x8]
80004a32:	93 28       	st.w	r9[0x8],r8
80004a34:	91 39       	st.w	r8[0xc],r9
80004a36:	ce 9c       	rcall	80004c08 <__malloc_unlock>
80004a38:	ec cc ff f8 	sub	r12,r6,-8
80004a3c:	d8 32       	popm	r0-r7,pc
80004a3e:	12 96       	mov	r6,r9
80004a40:	02 36       	cp.w	r6,r1
80004a42:	cd 31       	brne	800049e8 <_malloc_r+0x218>
80004a44:	2f f2       	sub	r2,-1
80004a46:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80004a4a:	c0 30       	breq	80004a50 <_malloc_r+0x280>
80004a4c:	2f 81       	sub	r1,-8
80004a4e:	cc bb       	rjmp	800049e4 <_malloc_r+0x214>
80004a50:	1c 98       	mov	r8,lr
80004a52:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
80004a56:	c0 81       	brne	80004a66 <_malloc_r+0x296>
80004a58:	68 19       	ld.w	r9,r4[0x4]
80004a5a:	f6 08 11 ff 	rsub	r8,r11,-1
80004a5e:	f3 e8 00 08 	and	r8,r9,r8
80004a62:	89 18       	st.w	r4[0x4],r8
80004a64:	c0 78       	rjmp	80004a72 <_malloc_r+0x2a2>
80004a66:	f0 c9 00 08 	sub	r9,r8,8
80004a6a:	20 13       	sub	r3,1
80004a6c:	70 08       	ld.w	r8,r8[0x0]
80004a6e:	12 38       	cp.w	r8,r9
80004a70:	cf 10       	breq	80004a52 <_malloc_r+0x282>
80004a72:	a1 7b       	lsl	r11,0x1
80004a74:	68 18       	ld.w	r8,r4[0x4]
80004a76:	10 3b       	cp.w	r11,r8
80004a78:	e0 8b 00 0e 	brhi	80004a94 <_malloc_r+0x2c4>
80004a7c:	58 0b       	cp.w	r11,0
80004a7e:	c0 b0       	breq	80004a94 <_malloc_r+0x2c4>
80004a80:	04 93       	mov	r3,r2
80004a82:	c0 38       	rjmp	80004a88 <_malloc_r+0x2b8>
80004a84:	2f c3       	sub	r3,-4
80004a86:	a1 7b       	lsl	r11,0x1
80004a88:	f7 e8 00 09 	and	r9,r11,r8
80004a8c:	ca 81       	brne	800049dc <_malloc_r+0x20c>
80004a8e:	cf bb       	rjmp	80004a84 <_malloc_r+0x2b4>
80004a90:	00 00       	add	r0,r0
80004a92:	01 c8       	ld.ub	r8,r0[0x4]
80004a94:	68 23       	ld.w	r3,r4[0x8]
80004a96:	66 12       	ld.w	r2,r3[0x4]
80004a98:	e0 12 ff fc 	andl	r2,0xfffc
80004a9c:	0e 32       	cp.w	r2,r7
80004a9e:	5f 39       	srlo	r9
80004aa0:	e4 07 01 08 	sub	r8,r2,r7
80004aa4:	58 f8       	cp.w	r8,15
80004aa6:	5f aa       	srle	r10
80004aa8:	f5 e9 10 09 	or	r9,r10,r9
80004aac:	e0 80 00 98 	breq	80004bdc <_malloc_r+0x40c>
80004ab0:	4c 68       	lddpc	r8,80004bc8 <_malloc_r+0x3f8>
80004ab2:	70 01       	ld.w	r1,r8[0x0]
80004ab4:	4c 68       	lddpc	r8,80004bcc <_malloc_r+0x3fc>
80004ab6:	2f 01       	sub	r1,-16
80004ab8:	70 08       	ld.w	r8,r8[0x0]
80004aba:	0e 01       	add	r1,r7
80004abc:	5b f8       	cp.w	r8,-1
80004abe:	c0 40       	breq	80004ac6 <_malloc_r+0x2f6>
80004ac0:	28 11       	sub	r1,-127
80004ac2:	e0 11 ff 80 	andl	r1,0xff80
80004ac6:	02 9b       	mov	r11,r1
80004ac8:	0a 9c       	mov	r12,r5
80004aca:	ca 1c       	rcall	80004c0c <_sbrk_r>
80004acc:	18 96       	mov	r6,r12
80004ace:	5b fc       	cp.w	r12,-1
80004ad0:	c6 d0       	breq	80004baa <_malloc_r+0x3da>
80004ad2:	e6 02 00 08 	add	r8,r3,r2
80004ad6:	10 3c       	cp.w	r12,r8
80004ad8:	c0 32       	brcc	80004ade <_malloc_r+0x30e>
80004ada:	08 33       	cp.w	r3,r4
80004adc:	c6 71       	brne	80004baa <_malloc_r+0x3da>
80004ade:	4b da       	lddpc	r10,80004bd0 <_malloc_r+0x400>
80004ae0:	74 09       	ld.w	r9,r10[0x0]
80004ae2:	e2 09 00 09 	add	r9,r1,r9
80004ae6:	95 09       	st.w	r10[0x0],r9
80004ae8:	10 36       	cp.w	r6,r8
80004aea:	c0 a1       	brne	80004afe <_malloc_r+0x32e>
80004aec:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80004af0:	c0 71       	brne	80004afe <_malloc_r+0x32e>
80004af2:	e2 02 00 02 	add	r2,r1,r2
80004af6:	68 28       	ld.w	r8,r4[0x8]
80004af8:	a1 a2       	sbr	r2,0x0
80004afa:	91 12       	st.w	r8[0x4],r2
80004afc:	c4 b8       	rjmp	80004b92 <_malloc_r+0x3c2>
80004afe:	4b 4a       	lddpc	r10,80004bcc <_malloc_r+0x3fc>
80004b00:	74 0b       	ld.w	r11,r10[0x0]
80004b02:	5b fb       	cp.w	r11,-1
80004b04:	c0 31       	brne	80004b0a <_malloc_r+0x33a>
80004b06:	95 06       	st.w	r10[0x0],r6
80004b08:	c0 68       	rjmp	80004b14 <_malloc_r+0x344>
80004b0a:	ec 09 00 09 	add	r9,r6,r9
80004b0e:	4b 1a       	lddpc	r10,80004bd0 <_malloc_r+0x400>
80004b10:	10 19       	sub	r9,r8
80004b12:	95 09       	st.w	r10[0x0],r9
80004b14:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80004b18:	f0 09 11 08 	rsub	r9,r8,8
80004b1c:	58 08       	cp.w	r8,0
80004b1e:	f2 08 17 10 	movne	r8,r9
80004b22:	ed d8 e1 06 	addne	r6,r6,r8
80004b26:	28 08       	sub	r8,-128
80004b28:	ec 01 00 01 	add	r1,r6,r1
80004b2c:	0a 9c       	mov	r12,r5
80004b2e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80004b32:	f0 01 01 01 	sub	r1,r8,r1
80004b36:	02 9b       	mov	r11,r1
80004b38:	c6 ac       	rcall	80004c0c <_sbrk_r>
80004b3a:	4a 68       	lddpc	r8,80004bd0 <_malloc_r+0x400>
80004b3c:	5b fc       	cp.w	r12,-1
80004b3e:	ec 0c 17 00 	moveq	r12,r6
80004b42:	f9 b1 00 00 	moveq	r1,0
80004b46:	70 09       	ld.w	r9,r8[0x0]
80004b48:	0c 1c       	sub	r12,r6
80004b4a:	89 26       	st.w	r4[0x8],r6
80004b4c:	02 0c       	add	r12,r1
80004b4e:	12 01       	add	r1,r9
80004b50:	a1 ac       	sbr	r12,0x0
80004b52:	91 01       	st.w	r8[0x0],r1
80004b54:	8d 1c       	st.w	r6[0x4],r12
80004b56:	08 33       	cp.w	r3,r4
80004b58:	c1 d0       	breq	80004b92 <_malloc_r+0x3c2>
80004b5a:	58 f2       	cp.w	r2,15
80004b5c:	e0 8b 00 05 	brhi	80004b66 <_malloc_r+0x396>
80004b60:	30 18       	mov	r8,1
80004b62:	8d 18       	st.w	r6[0x4],r8
80004b64:	c2 38       	rjmp	80004baa <_malloc_r+0x3da>
80004b66:	30 59       	mov	r9,5
80004b68:	20 c2       	sub	r2,12
80004b6a:	e0 12 ff f8 	andl	r2,0xfff8
80004b6e:	e6 02 00 08 	add	r8,r3,r2
80004b72:	91 29       	st.w	r8[0x8],r9
80004b74:	91 19       	st.w	r8[0x4],r9
80004b76:	66 18       	ld.w	r8,r3[0x4]
80004b78:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004b7c:	e5 e8 10 08 	or	r8,r2,r8
80004b80:	87 18       	st.w	r3[0x4],r8
80004b82:	58 f2       	cp.w	r2,15
80004b84:	e0 88 00 07 	brls	80004b92 <_malloc_r+0x3c2>
80004b88:	e6 cb ff f8 	sub	r11,r3,-8
80004b8c:	0a 9c       	mov	r12,r5
80004b8e:	fe b0 fd 2d 	rcall	800045e8 <_free_r>
80004b92:	49 19       	lddpc	r9,80004bd4 <_malloc_r+0x404>
80004b94:	72 0a       	ld.w	r10,r9[0x0]
80004b96:	48 f8       	lddpc	r8,80004bd0 <_malloc_r+0x400>
80004b98:	70 08       	ld.w	r8,r8[0x0]
80004b9a:	14 38       	cp.w	r8,r10
80004b9c:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004ba0:	48 e9       	lddpc	r9,80004bd8 <_malloc_r+0x408>
80004ba2:	72 0a       	ld.w	r10,r9[0x0]
80004ba4:	14 38       	cp.w	r8,r10
80004ba6:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80004baa:	68 28       	ld.w	r8,r4[0x8]
80004bac:	70 18       	ld.w	r8,r8[0x4]
80004bae:	e0 18 ff fc 	andl	r8,0xfffc
80004bb2:	0e 38       	cp.w	r8,r7
80004bb4:	5f 39       	srlo	r9
80004bb6:	0e 18       	sub	r8,r7
80004bb8:	58 f8       	cp.w	r8,15
80004bba:	5f aa       	srle	r10
80004bbc:	f5 e9 10 09 	or	r9,r10,r9
80004bc0:	c0 e0       	breq	80004bdc <_malloc_r+0x40c>
80004bc2:	0a 9c       	mov	r12,r5
80004bc4:	c2 2c       	rcall	80004c08 <__malloc_unlock>
80004bc6:	d8 3a       	popm	r0-r7,pc,r12=0
80004bc8:	00 00       	add	r0,r0
80004bca:	0c 74       	tst	r4,r6
80004bcc:	00 00       	add	r0,r0
80004bce:	05 d4       	ld.ub	r4,r2[0x5]
80004bd0:	00 00       	add	r0,r0
80004bd2:	0c 78       	tst	r8,r6
80004bd4:	00 00       	add	r0,r0
80004bd6:	0c 70       	tst	r0,r6
80004bd8:	00 00       	add	r0,r0
80004bda:	0c 6c       	and	r12,r6
80004bdc:	68 26       	ld.w	r6,r4[0x8]
80004bde:	a1 a8       	sbr	r8,0x0
80004be0:	0e 99       	mov	r9,r7
80004be2:	a1 a9       	sbr	r9,0x0
80004be4:	8d 19       	st.w	r6[0x4],r9
80004be6:	ec 07 00 07 	add	r7,r6,r7
80004bea:	0a 9c       	mov	r12,r5
80004bec:	89 27       	st.w	r4[0x8],r7
80004bee:	8f 18       	st.w	r7[0x4],r8
80004bf0:	c0 cc       	rcall	80004c08 <__malloc_unlock>
80004bf2:	ec cc ff f8 	sub	r12,r6,-8
80004bf6:	d8 32       	popm	r0-r7,pc

80004bf8 <memset>:
80004bf8:	18 98       	mov	r8,r12
80004bfa:	c0 38       	rjmp	80004c00 <memset+0x8>
80004bfc:	10 cb       	st.b	r8++,r11
80004bfe:	20 1a       	sub	r10,1
80004c00:	58 0a       	cp.w	r10,0
80004c02:	cf d1       	brne	80004bfc <memset+0x4>
80004c04:	5e fc       	retal	r12

80004c06 <__malloc_lock>:
80004c06:	5e fc       	retal	r12

80004c08 <__malloc_unlock>:
80004c08:	5e fc       	retal	r12
80004c0a:	d7 03       	nop

80004c0c <_sbrk_r>:
80004c0c:	d4 21       	pushm	r4-r7,lr
80004c0e:	30 08       	mov	r8,0
80004c10:	18 97       	mov	r7,r12
80004c12:	48 66       	lddpc	r6,80004c28 <_sbrk_r+0x1c>
80004c14:	16 9c       	mov	r12,r11
80004c16:	8d 08       	st.w	r6[0x0],r8
80004c18:	c5 ac       	rcall	80004ccc <_sbrk>
80004c1a:	5b fc       	cp.w	r12,-1
80004c1c:	c0 51       	brne	80004c26 <_sbrk_r+0x1a>
80004c1e:	6c 08       	ld.w	r8,r6[0x0]
80004c20:	58 08       	cp.w	r8,0
80004c22:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004c26:	d8 22       	popm	r4-r7,pc
80004c28:	00 00       	add	r0,r0
80004c2a:	0c d0       	st.w	--r6,r0

80004c2c <__sclose>:
80004c2c:	d4 01       	pushm	lr
80004c2e:	96 7b       	ld.sh	r11,r11[0xe]
80004c30:	c8 0c       	rcall	80004d30 <_close_r>
80004c32:	d8 02       	popm	pc

80004c34 <__sseek>:
80004c34:	d4 21       	pushm	r4-r7,lr
80004c36:	16 97       	mov	r7,r11
80004c38:	96 7b       	ld.sh	r11,r11[0xe]
80004c3a:	cf 7c       	rcall	80004e28 <_lseek_r>
80004c3c:	8e 68       	ld.sh	r8,r7[0xc]
80004c3e:	10 99       	mov	r9,r8
80004c40:	ad c8       	cbr	r8,0xc
80004c42:	ad a9       	sbr	r9,0xc
80004c44:	5b fc       	cp.w	r12,-1
80004c46:	ef f8 0c 06 	st.heq	r7[0xc],r8
80004c4a:	ef f9 1c 06 	st.hne	r7[0xc],r9
80004c4e:	ef fc 1a 15 	st.wne	r7[0x54],r12
80004c52:	d8 22       	popm	r4-r7,pc

80004c54 <__swrite>:
80004c54:	d4 21       	pushm	r4-r7,lr
80004c56:	96 68       	ld.sh	r8,r11[0xc]
80004c58:	16 97       	mov	r7,r11
80004c5a:	14 95       	mov	r5,r10
80004c5c:	12 94       	mov	r4,r9
80004c5e:	e2 18 01 00 	andl	r8,0x100,COH
80004c62:	18 96       	mov	r6,r12
80004c64:	c0 50       	breq	80004c6e <__swrite+0x1a>
80004c66:	30 29       	mov	r9,2
80004c68:	30 0a       	mov	r10,0
80004c6a:	96 7b       	ld.sh	r11,r11[0xe]
80004c6c:	cd ec       	rcall	80004e28 <_lseek_r>
80004c6e:	8e 68       	ld.sh	r8,r7[0xc]
80004c70:	ad c8       	cbr	r8,0xc
80004c72:	08 99       	mov	r9,r4
80004c74:	0a 9a       	mov	r10,r5
80004c76:	8e 7b       	ld.sh	r11,r7[0xe]
80004c78:	0c 9c       	mov	r12,r6
80004c7a:	ae 68       	st.h	r7[0xc],r8
80004c7c:	c4 6c       	rcall	80004d08 <_write_r>
80004c7e:	d8 22       	popm	r4-r7,pc

80004c80 <__sread>:
80004c80:	d4 21       	pushm	r4-r7,lr
80004c82:	16 97       	mov	r7,r11
80004c84:	96 7b       	ld.sh	r11,r11[0xe]
80004c86:	ce 5c       	rcall	80004e50 <_read_r>
80004c88:	c0 65       	brlt	80004c94 <__sread+0x14>
80004c8a:	6f 58       	ld.w	r8,r7[0x54]
80004c8c:	18 08       	add	r8,r12
80004c8e:	ef 48 00 54 	st.w	r7[84],r8
80004c92:	d8 22       	popm	r4-r7,pc
80004c94:	8e 68       	ld.sh	r8,r7[0xc]
80004c96:	ad c8       	cbr	r8,0xc
80004c98:	ae 68       	st.h	r7[0xc],r8
80004c9a:	d8 22       	popm	r4-r7,pc

80004c9c <_close>:
80004c9c:	30 28       	mov	r8,2
80004c9e:	d6 73       	breakpoint
80004ca0:	3f fc       	mov	r12,-1
80004ca2:	35 8b       	mov	r11,88
80004ca4:	58 0c       	cp.w	r12,0
80004ca6:	5e 4c       	retge	r12
80004ca8:	48 2a       	lddpc	r10,80004cb0 <_close+0x14>
80004caa:	95 0b       	st.w	r10[0x0],r11
80004cac:	5e fc       	retal	r12
80004cae:	d7 03       	nop
80004cb0:	00 00       	add	r0,r0
80004cb2:	0c d0       	st.w	--r6,r0

80004cb4 <_lseek>:
80004cb4:	30 58       	mov	r8,5
80004cb6:	d6 73       	breakpoint
80004cb8:	3f fc       	mov	r12,-1
80004cba:	35 8b       	mov	r11,88
80004cbc:	58 0c       	cp.w	r12,0
80004cbe:	5e 4c       	retge	r12
80004cc0:	48 2a       	lddpc	r10,80004cc8 <_lseek+0x14>
80004cc2:	95 0b       	st.w	r10[0x0],r11
80004cc4:	5e fc       	retal	r12
80004cc6:	d7 03       	nop
80004cc8:	00 00       	add	r0,r0
80004cca:	0c d0       	st.w	--r6,r0

80004ccc <_sbrk>:
80004ccc:	d4 01       	pushm	lr
80004cce:	48 c8       	lddpc	r8,80004cfc <_sbrk+0x30>
80004cd0:	70 09       	ld.w	r9,r8[0x0]
80004cd2:	58 09       	cp.w	r9,0
80004cd4:	c0 31       	brne	80004cda <_sbrk+0xe>
80004cd6:	48 b9       	lddpc	r9,80004d00 <_sbrk+0x34>
80004cd8:	91 09       	st.w	r8[0x0],r9
80004cda:	48 99       	lddpc	r9,80004cfc <_sbrk+0x30>
80004cdc:	48 aa       	lddpc	r10,80004d04 <_sbrk+0x38>
80004cde:	72 08       	ld.w	r8,r9[0x0]
80004ce0:	f0 0c 00 0c 	add	r12,r8,r12
80004ce4:	14 3c       	cp.w	r12,r10
80004ce6:	e0 8b 00 04 	brhi	80004cee <_sbrk+0x22>
80004cea:	93 0c       	st.w	r9[0x0],r12
80004cec:	c0 58       	rjmp	80004cf6 <_sbrk+0x2a>
80004cee:	c3 1c       	rcall	80004d50 <__errno>
80004cf0:	30 c8       	mov	r8,12
80004cf2:	99 08       	st.w	r12[0x0],r8
80004cf4:	3f f8       	mov	r8,-1
80004cf6:	10 9c       	mov	r12,r8
80004cf8:	d8 02       	popm	pc
80004cfa:	d7 03       	nop
80004cfc:	00 00       	add	r0,r0
80004cfe:	0c a0       	st.w	r6++,r0
80004d00:	00 00       	add	r0,r0
80004d02:	0c d8       	st.w	--r6,r8
80004d04:	00 00       	add	r0,r0
80004d06:	f0 00       	*unknown*

80004d08 <_write_r>:
80004d08:	d4 21       	pushm	r4-r7,lr
80004d0a:	16 98       	mov	r8,r11
80004d0c:	18 97       	mov	r7,r12
80004d0e:	10 9c       	mov	r12,r8
80004d10:	30 08       	mov	r8,0
80004d12:	14 9b       	mov	r11,r10
80004d14:	48 66       	lddpc	r6,80004d2c <_write_r+0x24>
80004d16:	12 9a       	mov	r10,r9
80004d18:	8d 08       	st.w	r6[0x0],r8
80004d1a:	fe b0 f9 29 	rcall	80003f6c <_write>
80004d1e:	5b fc       	cp.w	r12,-1
80004d20:	c0 51       	brne	80004d2a <_write_r+0x22>
80004d22:	6c 08       	ld.w	r8,r6[0x0]
80004d24:	58 08       	cp.w	r8,0
80004d26:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004d2a:	d8 22       	popm	r4-r7,pc
80004d2c:	00 00       	add	r0,r0
80004d2e:	0c d0       	st.w	--r6,r0

80004d30 <_close_r>:
80004d30:	d4 21       	pushm	r4-r7,lr
80004d32:	30 08       	mov	r8,0
80004d34:	18 97       	mov	r7,r12
80004d36:	48 66       	lddpc	r6,80004d4c <_close_r+0x1c>
80004d38:	16 9c       	mov	r12,r11
80004d3a:	8d 08       	st.w	r6[0x0],r8
80004d3c:	cb 0f       	rcall	80004c9c <_close>
80004d3e:	5b fc       	cp.w	r12,-1
80004d40:	c0 51       	brne	80004d4a <_close_r+0x1a>
80004d42:	6c 08       	ld.w	r8,r6[0x0]
80004d44:	58 08       	cp.w	r8,0
80004d46:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004d4a:	d8 22       	popm	r4-r7,pc
80004d4c:	00 00       	add	r0,r0
80004d4e:	0c d0       	st.w	--r6,r0

80004d50 <__errno>:
80004d50:	48 28       	lddpc	r8,80004d58 <__errno+0x8>
80004d52:	70 0c       	ld.w	r12,r8[0x0]
80004d54:	2f 4c       	sub	r12,-12
80004d56:	5e fc       	retal	r12
80004d58:	00 00       	add	r0,r0
80004d5a:	01 c4       	ld.ub	r4,r0[0x4]

80004d5c <_fclose_r>:
80004d5c:	d4 21       	pushm	r4-r7,lr
80004d5e:	18 96       	mov	r6,r12
80004d60:	16 97       	mov	r7,r11
80004d62:	58 0b       	cp.w	r11,0
80004d64:	c0 31       	brne	80004d6a <_fclose_r+0xe>
80004d66:	16 95       	mov	r5,r11
80004d68:	c5 08       	rjmp	80004e08 <_fclose_r+0xac>
80004d6a:	fe b0 fb 4f 	rcall	80004408 <__sfp_lock_acquire>
80004d6e:	58 06       	cp.w	r6,0
80004d70:	c0 70       	breq	80004d7e <_fclose_r+0x22>
80004d72:	6c 68       	ld.w	r8,r6[0x18]
80004d74:	58 08       	cp.w	r8,0
80004d76:	c0 41       	brne	80004d7e <_fclose_r+0x22>
80004d78:	0c 9c       	mov	r12,r6
80004d7a:	fe b0 fb 9b 	rcall	800044b0 <__sinit>
80004d7e:	4a 48       	lddpc	r8,80004e0c <_fclose_r+0xb0>
80004d80:	10 37       	cp.w	r7,r8
80004d82:	c0 31       	brne	80004d88 <_fclose_r+0x2c>
80004d84:	6c 07       	ld.w	r7,r6[0x0]
80004d86:	c0 a8       	rjmp	80004d9a <_fclose_r+0x3e>
80004d88:	4a 28       	lddpc	r8,80004e10 <_fclose_r+0xb4>
80004d8a:	10 37       	cp.w	r7,r8
80004d8c:	c0 31       	brne	80004d92 <_fclose_r+0x36>
80004d8e:	6c 17       	ld.w	r7,r6[0x4]
80004d90:	c0 58       	rjmp	80004d9a <_fclose_r+0x3e>
80004d92:	4a 18       	lddpc	r8,80004e14 <_fclose_r+0xb8>
80004d94:	10 37       	cp.w	r7,r8
80004d96:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80004d9a:	8e 69       	ld.sh	r9,r7[0xc]
80004d9c:	30 08       	mov	r8,0
80004d9e:	f0 09 19 00 	cp.h	r9,r8
80004da2:	c0 51       	brne	80004dac <_fclose_r+0x50>
80004da4:	fe b0 fb 33 	rcall	8000440a <__sfp_lock_release>
80004da8:	30 05       	mov	r5,0
80004daa:	c2 f8       	rjmp	80004e08 <_fclose_r+0xac>
80004dac:	0e 9b       	mov	r11,r7
80004dae:	0c 9c       	mov	r12,r6
80004db0:	fe b0 fa a4 	rcall	800042f8 <_fflush_r>
80004db4:	6e c8       	ld.w	r8,r7[0x30]
80004db6:	18 95       	mov	r5,r12
80004db8:	58 08       	cp.w	r8,0
80004dba:	c0 60       	breq	80004dc6 <_fclose_r+0x6a>
80004dbc:	6e 8b       	ld.w	r11,r7[0x20]
80004dbe:	0c 9c       	mov	r12,r6
80004dc0:	5d 18       	icall	r8
80004dc2:	f9 b5 05 ff 	movlt	r5,-1
80004dc6:	8e 68       	ld.sh	r8,r7[0xc]
80004dc8:	ed b8 00 07 	bld	r8,0x7
80004dcc:	c0 51       	brne	80004dd6 <_fclose_r+0x7a>
80004dce:	6e 4b       	ld.w	r11,r7[0x10]
80004dd0:	0c 9c       	mov	r12,r6
80004dd2:	fe b0 fc 0b 	rcall	800045e8 <_free_r>
80004dd6:	6e db       	ld.w	r11,r7[0x34]
80004dd8:	58 0b       	cp.w	r11,0
80004dda:	c0 a0       	breq	80004dee <_fclose_r+0x92>
80004ddc:	ee c8 ff bc 	sub	r8,r7,-68
80004de0:	10 3b       	cp.w	r11,r8
80004de2:	c0 40       	breq	80004dea <_fclose_r+0x8e>
80004de4:	0c 9c       	mov	r12,r6
80004de6:	fe b0 fc 01 	rcall	800045e8 <_free_r>
80004dea:	30 08       	mov	r8,0
80004dec:	8f d8       	st.w	r7[0x34],r8
80004dee:	6f 2b       	ld.w	r11,r7[0x48]
80004df0:	58 0b       	cp.w	r11,0
80004df2:	c0 70       	breq	80004e00 <_fclose_r+0xa4>
80004df4:	0c 9c       	mov	r12,r6
80004df6:	fe b0 fb f9 	rcall	800045e8 <_free_r>
80004dfa:	30 08       	mov	r8,0
80004dfc:	ef 48 00 48 	st.w	r7[72],r8
80004e00:	30 08       	mov	r8,0
80004e02:	ae 68       	st.h	r7[0xc],r8
80004e04:	fe b0 fb 03 	rcall	8000440a <__sfp_lock_release>
80004e08:	0a 9c       	mov	r12,r5
80004e0a:	d8 22       	popm	r4-r7,pc
80004e0c:	80 00       	ld.sh	r0,r0[0x0]
80004e0e:	52 f8       	stdsp	sp[0xbc],r8
80004e10:	80 00       	ld.sh	r0,r0[0x0]
80004e12:	53 18       	stdsp	sp[0xc4],r8
80004e14:	80 00       	ld.sh	r0,r0[0x0]
80004e16:	53 38       	stdsp	sp[0xcc],r8

80004e18 <fclose>:
80004e18:	d4 01       	pushm	lr
80004e1a:	48 38       	lddpc	r8,80004e24 <fclose+0xc>
80004e1c:	18 9b       	mov	r11,r12
80004e1e:	70 0c       	ld.w	r12,r8[0x0]
80004e20:	c9 ef       	rcall	80004d5c <_fclose_r>
80004e22:	d8 02       	popm	pc
80004e24:	00 00       	add	r0,r0
80004e26:	01 c4       	ld.ub	r4,r0[0x4]

80004e28 <_lseek_r>:
80004e28:	d4 21       	pushm	r4-r7,lr
80004e2a:	16 98       	mov	r8,r11
80004e2c:	18 97       	mov	r7,r12
80004e2e:	10 9c       	mov	r12,r8
80004e30:	30 08       	mov	r8,0
80004e32:	14 9b       	mov	r11,r10
80004e34:	48 66       	lddpc	r6,80004e4c <_lseek_r+0x24>
80004e36:	12 9a       	mov	r10,r9
80004e38:	8d 08       	st.w	r6[0x0],r8
80004e3a:	c3 df       	rcall	80004cb4 <_lseek>
80004e3c:	5b fc       	cp.w	r12,-1
80004e3e:	c0 51       	brne	80004e48 <_lseek_r+0x20>
80004e40:	6c 08       	ld.w	r8,r6[0x0]
80004e42:	58 08       	cp.w	r8,0
80004e44:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004e48:	d8 22       	popm	r4-r7,pc
80004e4a:	d7 03       	nop
80004e4c:	00 00       	add	r0,r0
80004e4e:	0c d0       	st.w	--r6,r0

80004e50 <_read_r>:
80004e50:	d4 21       	pushm	r4-r7,lr
80004e52:	16 98       	mov	r8,r11
80004e54:	18 97       	mov	r7,r12
80004e56:	10 9c       	mov	r12,r8
80004e58:	30 08       	mov	r8,0
80004e5a:	14 9b       	mov	r11,r10
80004e5c:	48 66       	lddpc	r6,80004e74 <_read_r+0x24>
80004e5e:	12 9a       	mov	r10,r9
80004e60:	8d 08       	st.w	r6[0x0],r8
80004e62:	fe b0 f7 f7 	rcall	80003e50 <_read>
80004e66:	5b fc       	cp.w	r12,-1
80004e68:	c0 51       	brne	80004e72 <_read_r+0x22>
80004e6a:	6c 08       	ld.w	r8,r6[0x0]
80004e6c:	58 08       	cp.w	r8,0
80004e6e:	ef f8 1a 03 	st.wne	r7[0xc],r8
80004e72:	d8 22       	popm	r4-r7,pc
80004e74:	00 00       	add	r0,r0
80004e76:	0c d0       	st.w	--r6,r0

Disassembly of section .exception:

80005000 <_evba>:
80005000:	c0 08       	rjmp	80005000 <_evba>
	...

80005004 <_handle_TLB_Multiple_Hit>:
80005004:	c0 08       	rjmp	80005004 <_handle_TLB_Multiple_Hit>
	...

80005008 <_handle_Bus_Error_Data_Fetch>:
80005008:	c0 08       	rjmp	80005008 <_handle_Bus_Error_Data_Fetch>
	...

8000500c <_handle_Bus_Error_Instruction_Fetch>:
8000500c:	c0 08       	rjmp	8000500c <_handle_Bus_Error_Instruction_Fetch>
	...

80005010 <_handle_NMI>:
80005010:	c0 08       	rjmp	80005010 <_handle_NMI>
	...

80005014 <_handle_Instruction_Address>:
80005014:	c0 08       	rjmp	80005014 <_handle_Instruction_Address>
	...

80005018 <_handle_ITLB_Protection>:
80005018:	c0 08       	rjmp	80005018 <_handle_ITLB_Protection>
	...

8000501c <_handle_Breakpoint>:
8000501c:	c0 08       	rjmp	8000501c <_handle_Breakpoint>
	...

80005020 <_handle_Illegal_Opcode>:
80005020:	c0 08       	rjmp	80005020 <_handle_Illegal_Opcode>
	...

80005024 <_handle_Unimplemented_Instruction>:
80005024:	c0 08       	rjmp	80005024 <_handle_Unimplemented_Instruction>
	...

80005028 <_handle_Privilege_Violation>:
80005028:	c0 08       	rjmp	80005028 <_handle_Privilege_Violation>
	...

8000502c <_handle_Floating_Point>:
8000502c:	c0 08       	rjmp	8000502c <_handle_Floating_Point>
	...

80005030 <_handle_Coprocessor_Absent>:
80005030:	c0 08       	rjmp	80005030 <_handle_Coprocessor_Absent>
	...

80005034 <_handle_Data_Address_Read>:
80005034:	c0 08       	rjmp	80005034 <_handle_Data_Address_Read>
	...

80005038 <_handle_Data_Address_Write>:
80005038:	c0 08       	rjmp	80005038 <_handle_Data_Address_Write>
	...

8000503c <_handle_DTLB_Protection_Read>:
8000503c:	c0 08       	rjmp	8000503c <_handle_DTLB_Protection_Read>
	...

80005040 <_handle_DTLB_Protection_Write>:
80005040:	c0 08       	rjmp	80005040 <_handle_DTLB_Protection_Write>
	...

80005044 <_handle_DTLB_Modified>:
80005044:	c0 08       	rjmp	80005044 <_handle_DTLB_Modified>
	...

80005050 <_handle_ITLB_Miss>:
80005050:	c0 08       	rjmp	80005050 <_handle_ITLB_Miss>
	...

80005060 <_handle_DTLB_Miss_Read>:
80005060:	c0 08       	rjmp	80005060 <_handle_DTLB_Miss_Read>
	...

80005070 <_handle_DTLB_Miss_Write>:
80005070:	c0 08       	rjmp	80005070 <_handle_DTLB_Miss_Write>
	...

80005100 <_handle_Supervisor_Call>:
80005100:	c0 08       	rjmp	80005100 <_handle_Supervisor_Call>
80005102:	d7 03       	nop

80005104 <_int0>:
80005104:	30 0c       	mov	r12,0
80005106:	fe b0 e8 a1 	rcall	80002248 <_get_interrupt_handler>
8000510a:	58 0c       	cp.w	r12,0
8000510c:	f8 0f 17 10 	movne	pc,r12
80005110:	d6 03       	rete

80005112 <_int1>:
80005112:	30 1c       	mov	r12,1
80005114:	fe b0 e8 9a 	rcall	80002248 <_get_interrupt_handler>
80005118:	58 0c       	cp.w	r12,0
8000511a:	f8 0f 17 10 	movne	pc,r12
8000511e:	d6 03       	rete

80005120 <_int2>:
80005120:	30 2c       	mov	r12,2
80005122:	fe b0 e8 93 	rcall	80002248 <_get_interrupt_handler>
80005126:	58 0c       	cp.w	r12,0
80005128:	f8 0f 17 10 	movne	pc,r12
8000512c:	d6 03       	rete

8000512e <_int3>:
8000512e:	30 3c       	mov	r12,3
80005130:	fe b0 e8 8c 	rcall	80002248 <_get_interrupt_handler>
80005134:	58 0c       	cp.w	r12,0
80005136:	f8 0f 17 10 	movne	pc,r12
8000513a:	d6 03       	rete

8000513c <ipr_val>:
8000513c:	00 00 01 04 40 00 01 12 80 00 01 20 c0 00 01 2e     ....@...... ....
8000514c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000515c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000516c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000517c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000518c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
8000519c:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051ac:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051bc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051cc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051dc:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051ec:	d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03 d7 03     ................
800051fc:	d7 03 d7 03                                         ....
