// Seed: 1317936568
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2
);
  id_4(
      .id_0(id_1), .id_1(!id_2)
  );
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output logic id_2,
    input supply1 id_3,
    inout uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    output uwire id_10,
    input supply1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_4
  );
  final begin : LABEL_0
    id_2 <= 1;
  end
  wire id_14;
endmodule
