; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -ocnn_1\stm32f7xx_hal_rcc.o --depend=cnn_1\stm32f7xx_hal_rcc.d --cpu=Cortex-M7.fp.sp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Middlewares/Third_Party/FatFs/src/drivers -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Middlewares/Third_Party/FatFs/src -I../Drivers/CMSIS/Include -I..\..\..\..\STM32_Project -I..\..\..\STM32F7_Project -I..\..\..\..\LKML_C\Src -I..\..\..\..\LKML_C -I.\RTE\_CNN_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F7xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include -D__MICROLIB -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F746xx -DUSE_HAL_DRIVER -DSTM32F746xx --omf_browse=cnn_1\stm32f7xx_hal_rcc.crf ../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.HAL_RCC_CSSCallback||, CODE, READONLY, ALIGN=1

HAL_RCC_CSSCallback PROC
        BX       lr
        ENDP


        AREA ||i.HAL_RCC_ClockConfig||, CODE, READONLY, ALIGN=2

HAL_RCC_ClockConfig PROC
        PUSH     {r4-r6,lr}
        MOV      r4,r0
        MOV      r5,r1
        MOVS     r6,#0
        LDR      r0,|L2.420|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf
        CMP      r0,r5
        BCS      |L2.50|
        LDR      r0,|L2.420|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf
        ORRS     r0,r0,r5
        LDR      r1,|L2.420|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf
        CMP      r0,r5
        BEQ      |L2.50|
        MOVS     r0,#1
|L2.48|
        POP      {r4-r6,pc}
|L2.50|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#2
        CMP      r0,#2
        BNE      |L2.76|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf0
        LDR      r1,[r4,#8]
        ORRS     r0,r0,r1
        LDR      r1,|L2.424|
        STR      r0,[r1,#0]
|L2.76|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#1
        CMP      r0,#0
        BEQ      |L2.280|
        LDR      r0,[r4,#4]
        CMP      r0,#1
        BNE      |L2.108|
        LDR      r0,|L2.424|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#17,#1
        CBNZ     r0,|L2.146|
        MOVS     r0,#1
        B        |L2.48|
|L2.108|
        LDR      r0,[r4,#4]
        CMP      r0,#2
        BNE      |L2.130|
        LDR      r0,|L2.424|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#25,#1
        CBNZ     r0,|L2.146|
        MOVS     r0,#1
        B        |L2.48|
|L2.130|
        LDR      r0,|L2.424|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CBNZ     r0,|L2.146|
        MOVS     r0,#1
        B        |L2.48|
|L2.146|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#3
        LDR      r1,[r4,#4]
        ORRS     r0,r0,r1
        LDR      r1,|L2.424|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        LDR      r0,[r4,#4]
        CMP      r0,#1
        BNE      |L2.208|
        B        |L2.194|
|L2.176|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L2.194|
        MOVS     r0,#3
        B        |L2.48|
|L2.194|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#4
        BNE      |L2.176|
        B        |L2.280|
|L2.208|
        LDR      r0,[r4,#4]
        CMP      r0,#2
        BNE      |L2.248|
        B        |L2.234|
|L2.216|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L2.234|
        MOVS     r0,#3
        B        |L2.48|
|L2.234|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#8
        BNE      |L2.216|
        B        |L2.280|
|L2.248|
        B        |L2.268|
|L2.250|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L2.268|
        MOVS     r0,#3
        B        |L2.48|
|L2.268|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#0
        BNE      |L2.250|
|L2.280|
        LDR      r0,|L2.420|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf
        CMP      r0,r5
        BLS      |L2.322|
        LDR      r0,|L2.420|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf
        ORRS     r0,r0,r5
        LDR      r1,|L2.420|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf
        CMP      r0,r5
        BEQ      |L2.322|
        MOVS     r0,#1
        B        |L2.48|
|L2.322|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#4
        CMP      r0,#4
        BNE      |L2.348|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1c00
        LDR      r1,[r4,#0xc]
        ORRS     r0,r0,r1
        LDR      r1,|L2.424|
        STR      r0,[r1,#0]
|L2.348|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#8
        CMP      r0,#8
        BNE      |L2.376|
        LDR      r0,|L2.424|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xe000
        LDR      r1,[r4,#0x10]
        ORR      r0,r0,r1,LSL #3
        LDR      r1,|L2.424|
        STR      r0,[r1,#0]
|L2.376|
        BL       HAL_RCC_GetSysClockFreq
        LDR      r1,|L2.424|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0xf0
        MOVS     r2,#0xf0
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        LDR      r2,|L2.428|
        LDRB     r1,[r2,r1]
        LSRS     r0,r0,r1
        LDR      r1,|L2.432|
        STR      r0,[r1,#0]  ; SystemCoreClock
        MOVS     r0,#0
        BL       HAL_InitTick
        MOVS     r0,#0
        B        |L2.48|
        ENDP

|L2.420|
        DCD      0x40023c00
|L2.424|
        DCD      0x40023808
|L2.428|
        DCD      AHBPrescTable
|L2.432|
        DCD      SystemCoreClock

        AREA ||i.HAL_RCC_DeInit||, CODE, READONLY, ALIGN=2

HAL_RCC_DeInit PROC
        LDR      r0,|L3.104|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x81
        LDR      r1,|L3.104|
        STR      r0,[r1,#0]
        MOVS     r0,#0
        LDR      r1,|L3.104|
        ADDS     r1,r1,#8
        STR      r0,[r1,#0]
        LDR      r0,|L3.104|
        LDR      r0,[r0,#0]
        LDR      r1,|L3.108|
        ANDS     r0,r0,r1
        LDR      r1,|L3.104|
        STR      r0,[r1,#0]
        MOVS     r0,#0
        ADDS     r1,r1,#4
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,|L3.112|
        ORRS     r0,r0,r1
        LDR      r1,|L3.104|
        ADDS     r1,r1,#4
        STR      r0,[r1,#0]
        MOVS     r0,#0
        LDR      r1,|L3.104|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,|L3.116|
        ORRS     r0,r0,r1
        LDR      r1,|L3.104|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        LDR      r0,|L3.104|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x40000
        LDR      r1,|L3.104|
        STR      r0,[r1,#0]
        MOVS     r0,#0
        LDR      r1,|L3.104|
        ADDS     r1,r1,#0xc
        STR      r0,[r1,#0]
        LDR      r0,|L3.120|
        LDR      r1,|L3.124|
        STR      r0,[r1,#0]  ; SystemCoreClock
        BX       lr
        ENDP

        DCW      0x0000
|L3.104|
        DCD      0x40023800
|L3.108|
        DCD      0xfaf6ffff
|L3.112|
        DCD      0x24003010
|L3.116|
        DCD      0x20003000
|L3.120|
        DCD      0x00f42400
|L3.124|
        DCD      SystemCoreClock

        AREA ||i.HAL_RCC_DisableCSS||, CODE, READONLY, ALIGN=2

HAL_RCC_DisableCSS PROC
        LDR      r0,|L4.16|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x80000
        LDR      r1,|L4.16|
        STR      r0,[r1,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L4.16|
        DCD      0x40023800

        AREA ||i.HAL_RCC_EnableCSS||, CODE, READONLY, ALIGN=2

HAL_RCC_EnableCSS PROC
        LDR      r0,|L5.16|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x80000
        LDR      r1,|L5.16|
        STR      r0,[r1,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L5.16|
        DCD      0x40023800

        AREA ||i.HAL_RCC_GetClockConfig||, CODE, READONLY, ALIGN=2

HAL_RCC_GetClockConfig PROC
        MOVS     r2,#0xf
        STR      r2,[r0,#0]
        LDR      r2,|L6.60|
        LDR      r2,[r2,#0]
        AND      r2,r2,#3
        STR      r2,[r0,#4]
        LDR      r2,|L6.60|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xf0
        STR      r2,[r0,#8]
        LDR      r2,|L6.60|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x1c00
        STR      r2,[r0,#0xc]
        LDR      r2,|L6.60|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xe000
        LSRS     r2,r2,#3
        STR      r2,[r0,#0x10]
        LDR      r2,|L6.64|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xf
        STR      r2,[r1,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L6.60|
        DCD      0x40023808
|L6.64|
        DCD      0x40023c00

        AREA ||i.HAL_RCC_GetHCLKFreq||, CODE, READONLY, ALIGN=2

HAL_RCC_GetHCLKFreq PROC
        LDR      r0,|L7.8|
        LDR      r0,[r0,#0]  ; SystemCoreClock
        BX       lr
        ENDP

        DCW      0x0000
|L7.8|
        DCD      SystemCoreClock

        AREA ||i.HAL_RCC_GetOscConfig||, CODE, READONLY, ALIGN=2

HAL_RCC_GetOscConfig PROC
        MOVS     r1,#0xf
        STR      r1,[r0,#0]
        LDR      r1,|L8.292|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0x40000
        CMP      r1,#0x40000
        BNE      |L8.26|
        MOV      r1,#0x50000
        STR      r1,[r0,#4]
        B        |L8.52|
|L8.26|
        LDR      r1,|L8.292|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0x10000
        CMP      r1,#0x10000
        BNE      |L8.48|
        MOV      r1,#0x10000
        STR      r1,[r0,#4]
        B        |L8.52|
|L8.48|
        MOVS     r1,#0
        STR      r1,[r0,#4]
|L8.52|
        LDR      r1,|L8.292|
        LDR      r1,[r1,#0]
        AND      r1,r1,#1
        CBZ      r1,|L8.68|
        MOVS     r1,#1
        STR      r1,[r0,#0xc]
        B        |L8.72|
|L8.68|
        MOVS     r1,#0
        STR      r1,[r0,#0xc]
|L8.72|
        LDR      r1,|L8.292|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0xf8
        MOVS     r2,#0xf8
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        STR      r1,[r0,#0x10]
        LDR      r1,|L8.292|
        ADDS     r1,r1,#0x70
        LDR      r1,[r1,#0]
        AND      r1,r1,#4
        CMP      r1,#4
        BNE      |L8.114|
        MOVS     r1,#5
        STR      r1,[r0,#8]
        B        |L8.136|
|L8.114|
        LDR      r1,|L8.292|
        ADDS     r1,r1,#0x70
        LDR      r1,[r1,#0]
        AND      r1,r1,#1
        CBZ      r1,|L8.132|
        MOVS     r1,#1
        STR      r1,[r0,#8]
        B        |L8.136|
|L8.132|
        MOVS     r1,#0
        STR      r1,[r0,#8]
|L8.136|
        LDR      r1,|L8.292|
        ADDS     r1,r1,#0x74
        LDR      r1,[r1,#0]
        AND      r1,r1,#1
        CBZ      r1,|L8.154|
        MOVS     r1,#1
        STR      r1,[r0,#0x14]
        B        |L8.158|
|L8.154|
        MOVS     r1,#0
        STR      r1,[r0,#0x14]
|L8.158|
        LDR      r1,|L8.292|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0x1000000
        CMP      r1,#0x1000000
        BNE      |L8.178|
        MOVS     r1,#2
        STR      r1,[r0,#0x18]
        B        |L8.182|
|L8.178|
        MOVS     r1,#1
        STR      r1,[r0,#0x18]
|L8.182|
        LDR      r1,|L8.292|
        ADDS     r1,r1,#4
        LDR      r1,[r1,#0]
        AND      r2,r1,#0x400000
        STR      r2,[r0,#0x1c]
        LDR      r1,|L8.292|
        ADDS     r1,r1,#4
        LDR      r1,[r1,#0]
        AND      r2,r1,#0x3f
        STR      r2,[r0,#0x20]
        LDR      r1,|L8.292|
        ADDS     r1,r1,#4
        LDR      r1,[r1,#0]
        MOV      r2,#0x7fc0
        ANDS     r1,r1,r2
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        STR      r1,[r0,#0x24]
        LDR      r1,|L8.292|
        ADDS     r1,r1,#4
        LDR      r1,[r1,#0]
        AND      r1,r1,#0x30000
        ADD      r1,r1,#0x10000
        LSLS     r1,r1,#1
        MOV      r2,#0x30000
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        STR      r1,[r0,#0x28]
        LDR      r1,|L8.292|
        ADDS     r1,r1,#4
        LDR      r1,[r1,#0]
        AND      r1,r1,#0xf000000
        MOV      r2,#0xf000000
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        STR      r1,[r0,#0x2c]
        BX       lr
        ENDP

        DCW      0x0000
|L8.292|
        DCD      0x40023800

        AREA ||i.HAL_RCC_GetPCLK1Freq||, CODE, READONLY, ALIGN=2

HAL_RCC_GetPCLK1Freq PROC
        PUSH     {lr}
        BL       HAL_RCC_GetHCLKFreq
        LDR      r1,|L9.36|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0x1c00
        MOV      r2,#0x1c00
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        LDR      r2,|L9.40|
        LDRB     r1,[r2,r1]
        LSRS     r0,r0,r1
        POP      {pc}
        ENDP

|L9.36|
        DCD      0x40023808
|L9.40|
        DCD      APBPrescTable

        AREA ||i.HAL_RCC_GetPCLK2Freq||, CODE, READONLY, ALIGN=2

HAL_RCC_GetPCLK2Freq PROC
        PUSH     {lr}
        BL       HAL_RCC_GetHCLKFreq
        LDR      r1,|L10.36|
        LDR      r1,[r1,#0]
        AND      r1,r1,#0xe000
        MOV      r2,#0xe000
        RBIT     r2,r2
        CLZ      r2,r2
        LSRS     r1,r1,r2
        LDR      r2,|L10.40|
        LDRB     r1,[r2,r1]
        LSRS     r0,r0,r1
        POP      {pc}
        ENDP

|L10.36|
        DCD      0x40023808
|L10.40|
        DCD      APBPrescTable

        AREA ||i.HAL_RCC_GetSysClockFreq||, CODE, READONLY, ALIGN=2

HAL_RCC_GetSysClockFreq PROC
        PUSH     {r4-r6,lr}
        MOVS     r1,#0
        MOVS     r2,#0
        MOVS     r3,#0
        MOVS     r0,#0
        LDR      r4,|L11.168|
        LDR      r4,[r4,#0]
        AND      r4,r4,#0xc
        CBZ      r4,|L11.30|
        CMP      r4,#4
        BEQ      |L11.34|
        CMP      r4,#8
        BNE      |L11.160|
        B        |L11.38|
|L11.30|
        LDR      r0,|L11.172|
        B        |L11.164|
|L11.34|
        LDR      r0,|L11.176|
        B        |L11.164|
|L11.38|
        LDR      r4,|L11.168|
        SUBS     r4,r4,#4
        LDR      r4,[r4,#0]
        AND      r1,r4,#0x3f
        LDR      r4,|L11.168|
        SUBS     r4,r4,#4
        LDR      r4,[r4,#0]
        AND      r4,r4,#0x400000
        CBZ      r4,|L11.94|
        LDR      r4,|L11.176|
        UDIV     r5,r4,r1
        LDR      r4,|L11.168|
        SUBS     r4,r4,#4
        LDR      r4,[r4,#0]
        MOV      r6,#0x7fc0
        ANDS     r4,r4,r6
        RBIT     r6,r6
        CLZ      r6,r6
        LSRS     r4,r4,r6
        MUL      r2,r5,r4
        B        |L11.126|
|L11.94|
        LDR      r4,|L11.172|
        UDIV     r5,r4,r1
        LDR      r4,|L11.168|
        SUBS     r4,r4,#4
        LDR      r4,[r4,#0]
        MOV      r6,#0x7fc0
        ANDS     r4,r4,r6
        RBIT     r6,r6
        CLZ      r6,r6
        LSRS     r4,r4,r6
        MUL      r2,r5,r4
|L11.126|
        LDR      r4,|L11.168|
        SUBS     r4,r4,#4
        LDR      r4,[r4,#0]
        AND      r4,r4,#0x30000
        MOV      r5,#0x30000
        RBIT     r5,r5
        CLZ      r5,r5
        LSRS     r4,r4,r5
        ADDS     r4,r4,#1
        LSLS     r3,r4,#1
        UDIV     r0,r2,r3
        B        |L11.164|
|L11.160|
        LDR      r0,|L11.172|
        NOP      
|L11.164|
        NOP      
        POP      {r4-r6,pc}
        ENDP

|L11.168|
        DCD      0x40023808
|L11.172|
        DCD      0x00f42400
|L11.176|
        DCD      0x017d7840

        AREA ||i.HAL_RCC_MCOConfig||, CODE, READONLY, ALIGN=2

HAL_RCC_MCOConfig PROC
        PUSH     {r4-r6,lr}
        SUB      sp,sp,#0x18
        MOV      r6,r0
        MOV      r4,r1
        MOV      r5,r2
        CBNZ     r6,|L12.90|
        NOP      
        LDR      r0,|L12.172|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        LDR      r1,|L12.172|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#1
        STR      r0,[sp,#0]
        NOP      
        NOP      
        ASRS     r0,r1,#22
        STR      r0,[sp,#4]
        MOVS     r0,#2
        STR      r0,[sp,#8]
        MOVS     r0,#3
        STR      r0,[sp,#0x10]
        MOVS     r0,#0
        STR      r0,[sp,#0xc]
        STR      r0,[sp,#0x14]
        ADD      r1,sp,#4
        LDR      r0,|L12.176|
        BL       HAL_GPIO_Init
        LDR      r0,|L12.172|
        SUBS     r0,r0,#0x28
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x7600000
        ORR      r1,r4,r5
        ORRS     r0,r0,r1
        LDR      r1,|L12.172|
        SUBS     r1,r1,#0x28
        STR      r0,[r1,#0]
        B        |L12.166|
|L12.90|
        NOP      
        LDR      r0,|L12.172|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#4
        LDR      r1,|L12.172|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#4
        STR      r0,[sp,#0]
        NOP      
        NOP      
        ASRS     r0,r1,#21
        STR      r0,[sp,#4]
        MOVS     r0,#2
        STR      r0,[sp,#8]
        MOVS     r0,#3
        STR      r0,[sp,#0x10]
        MOVS     r0,#0
        STR      r0,[sp,#0xc]
        STR      r0,[sp,#0x14]
        ADD      r1,sp,#4
        LDR      r0,|L12.180|
        BL       HAL_GPIO_Init
        LDR      r0,|L12.172|
        SUBS     r0,r0,#0x28
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf8000000
        ORR      r1,r4,r5,LSL #3
        ORRS     r0,r0,r1
        LDR      r1,|L12.172|
        SUBS     r1,r1,#0x28
        STR      r0,[r1,#0]
|L12.166|
        ADD      sp,sp,#0x18
        POP      {r4-r6,pc}
        ENDP

        DCW      0x0000
|L12.172|
        DCD      0x40023830
|L12.176|
        DCD      0x40020000
|L12.180|
        DCD      0x40020800

        AREA ||i.HAL_RCC_NMI_IRQHandler||, CODE, READONLY, ALIGN=2

HAL_RCC_NMI_IRQHandler PROC
        PUSH     {r4,lr}
        LDR      r0,|L13.28|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x80
        CMP      r0,#0x80
        BNE      |L13.26|
        BL       HAL_RCC_CSSCallback
        MOVS     r0,#0x80
        LDR      r1,|L13.28|
        ADDS     r1,r1,#2
        STRB     r0,[r1,#0]
|L13.26|
        POP      {r4,pc}
        ENDP

|L13.28|
        DCD      0x4002380c

        AREA ||i.HAL_RCC_OscConfig||, CODE, READONLY, ALIGN=2

HAL_RCC_OscConfig PROC
        PUSH     {r3-r7,lr}
        MOV      r4,r0
        MOVS     r5,#0
        MOVS     r6,#0
        LDRB     r0,[r4,#0]
        AND      r0,r0,#1
        CMP      r0,#0
        BEQ      |L14.246|
        LDR      r0,|L14.1032|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#4
        BEQ      |L14.58|
        LDR      r0,|L14.1032|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#8
        BNE      |L14.82|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#4
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x400000
        CMP      r0,#0x400000
        BNE      |L14.82|
|L14.58|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#17,#1
        CMP      r0,#0
        BEQ      |L14.284|
        LDR      r0,[r4,#4]
        CMP      r0,#0
        BNE      |L14.284|
        MOVS     r0,#1
|L14.80|
        POP      {r3-r7,pc}
|L14.82|
        NOP      
        LDR      r0,[r4,#4]
        CMP      r0,#0x10000
        BNE      |L14.110|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        B        |L14.204|
|L14.110|
        LDR      r0,[r4,#4]
        CBNZ     r0,|L14.142|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x40000
        STR      r0,[r1,#0]
        B        |L14.204|
|L14.142|
        LDR      r0,[r4,#4]
        CMP      r0,#0x50000
        BNE      |L14.178|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x40000
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000
        STR      r0,[r1,#0]
        B        |L14.204|
|L14.178|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x40000
        STR      r0,[r1,#0]
|L14.204|
        NOP      
        LDR      r0,[r4,#4]
        CBZ      r0,|L14.248|
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.232|
|L14.218|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#0x64
        BLS      |L14.232|
        MOVS     r0,#3
        B        |L14.80|
|L14.232|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#17,#1
        CMP      r0,#0
        BEQ      |L14.218|
|L14.246|
        B        |L14.284|
|L14.248|
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.270|
|L14.256|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#0x64
        BLS      |L14.270|
        MOVS     r0,#3
        B        |L14.80|
|L14.270|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#17,#1
        CMP      r0,#0
        BNE      |L14.256|
|L14.284|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#2
        CMP      r0,#2
        BNE      |L14.526|
        LDR      r0,|L14.1032|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CBZ      r0,|L14.328|
        LDR      r0,|L14.1032|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#8
        BNE      |L14.384|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#4
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x400000
        CBNZ     r0,|L14.384|
|L14.328|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CBZ      r0,|L14.350|
        LDR      r0,[r4,#0xc]
        CMP      r0,#1
        BEQ      |L14.350|
        MOVS     r0,#1
        B        |L14.80|
|L14.350|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf8
        MOVS     r2,#0xf8
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x10]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        B        |L14.526|
|L14.384|
        LDR      r0,[r4,#0xc]
        CBZ      r0,|L14.474|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.426|
|L14.412|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.426|
        MOVS     r0,#3
        B        |L14.80|
|L14.426|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BEQ      |L14.412|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xf8
        MOVS     r2,#0xf8
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x10]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        B        |L14.526|
|L14.474|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#1
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.512|
|L14.498|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.512|
        MOVS     r0,#3
        B        |L14.80|
|L14.512|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BNE      |L14.498|
|L14.526|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#8
        CMP      r0,#8
        BNE      |L14.646|
        LDR      r0,[r4,#0x14]
        CBZ      r0,|L14.594|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x6c
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x6c
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.578|
|L14.564|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.578|
        MOVS     r0,#3
        B        |L14.80|
|L14.578|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x6c
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BEQ      |L14.564|
        B        |L14.646|
|L14.594|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x6c
        LDR      r0,[r0,#0]
        BIC      r0,r0,#1
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x6c
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.632|
|L14.618|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.632|
        MOVS     r0,#3
        B        |L14.80|
|L14.632|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x6c
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BNE      |L14.618|
|L14.646|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#4
        CMP      r0,#4
        BNE      |L14.890|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x38
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x10000000
        CBNZ     r0,|L14.702|
        NOP      
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x38
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000000
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x38
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x10000000
        STR      r0,[sp,#0]
        NOP      
        NOP      
        MOVS     r6,#1
|L14.702|
        LDR      r0,|L14.1036|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x100
        CBNZ     r0,|L14.758|
        LDR      r0,|L14.1036|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x100
        LDR      r1,|L14.1036|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.746|
|L14.732|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#0x64
        BLS      |L14.746|
        MOVS     r0,#3
        B        |L14.80|
|L14.746|
        LDR      r0,|L14.1036|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x100
        CMP      r0,#0
        BEQ      |L14.732|
|L14.758|
        NOP      
        LDR      r0,[r4,#8]
        CMP      r0,#1
        BNE      |L14.784|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        B        |L14.876|
|L14.784|
        LDR      r0,[r4,#8]
        CBNZ     r0,|L14.816|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        BIC      r0,r0,#1
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#4
        STR      r0,[r1,#0]
        B        |L14.876|
|L14.816|
        LDR      r0,[r4,#8]
        CMP      r0,#5
        BNE      |L14.850|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        ORR      r0,r0,#4
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        ORR      r0,r0,#1
        STR      r0,[r1,#0]
        B        |L14.876|
|L14.850|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        BIC      r0,r0,#1
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#4
        STR      r0,[r1,#0]
|L14.876|
        NOP      
        LDR      r0,[r4,#8]
        CBZ      r0,|L14.926|
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.910|
|L14.890|
        B        |L14.986|
|L14.892|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L14.910|
        MOVS     r0,#3
        B        |L14.80|
|L14.910|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BEQ      |L14.892|
        B        |L14.966|
|L14.926|
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.952|
|L14.934|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L14.952|
        MOVS     r0,#3
        B        |L14.80|
|L14.952|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BNE      |L14.934|
|L14.966|
        CMP      r6,#1
        BNE      |L14.986|
        LDR      r0,|L14.1032|
        ADDS     r0,r0,#0x38
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000000
        LDR      r1,|L14.1032|
        ADDS     r1,r1,#0x38
        STR      r0,[r1,#0]
|L14.986|
        LDR      r0,[r4,#0x18]
        CBZ      r0,|L14.1116|
        LDR      r0,|L14.1032|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xc
        CMP      r0,#8
        BEQ      |L14.1244|
        LDR      r0,[r4,#0x18]
        CMP      r0,#2
        BNE      |L14.1194|
        LDR      r0,|L14.1032|
        SUBS     r0,r0,#8
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1000000
        LDR      r1,|L14.1032|
        SUBS     r1,r1,#8
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.1054|
|L14.1032|
        DCD      0x40023808
|L14.1036|
        DCD      0x40007000
|L14.1040|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.1054|
        MOVS     r0,#3
        B        |L14.80|
|L14.1054|
        LDR      r0,|L14.1252|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#25,#1
        CMP      r0,#0
        BNE      |L14.1040|
        LDR      r0,[r4,#0x1c]
        ORR      r0,r0,#0x20000000
        LDR      r1,[r4,#0x20]
        ORRS     r0,r0,r1
        MOV      r2,#0x7fc0
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x24]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOVS     r2,#1
        LDR      r1,[r4,#0x28]
        RSB      r1,r2,r1,LSR #1
        MOV      r2,#0x30000
        RBIT     r2,r2
        CLZ      r2,r2
        B        |L14.1118|
|L14.1116|
        B        |L14.1248|
|L14.1118|
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r2,#0xf000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x2c]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L14.1252|
        ADDS     r1,r1,#4
        STR      r0,[r1,#0]
        SUBS     r0,r1,#4
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x1000000
        SUBS     r1,r1,#4
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.1180|
|L14.1166|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.1180|
        MOVS     r0,#3
        B        |L14.80|
|L14.1180|
        LDR      r0,|L14.1252|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#25,#1
        CMP      r0,#0
        BEQ      |L14.1166|
        B        |L14.1248|
|L14.1194|
        LDR      r0,|L14.1252|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1000000
        LDR      r1,|L14.1252|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r5,r0
        B        |L14.1230|
|L14.1214|
        BL       HAL_GetTick
        SUBS     r0,r0,r5
        CMP      r0,#2
        BLS      |L14.1230|
        MOVS     r0,#3
        B        |L14.80|
        B        |L14.1244|
|L14.1230|
        LDR      r0,|L14.1252|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#25,#1
        CMP      r0,#0
        BNE      |L14.1214|
        B        |L14.1248|
|L14.1244|
        MOVS     r0,#1
        B        |L14.80|
|L14.1248|
        MOVS     r0,#0
        B        |L14.80|
        ENDP

|L14.1252|
        DCD      0x40023800

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____REV16|
#line 388 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____REVSH|
#line 402
|__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____RRX|
#line 587
|__asm___19_stm32f7xx_hal_rcc_c_b7071a4b____RRX| PROC
#line 588

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT HAL_RCC_CSSCallback [CODE,WEAK]
        EXPORT HAL_RCC_ClockConfig [CODE]
        EXPORT HAL_RCC_DeInit [CODE]
        EXPORT HAL_RCC_DisableCSS [CODE]
        EXPORT HAL_RCC_EnableCSS [CODE]
        EXPORT HAL_RCC_GetClockConfig [CODE]
        EXPORT HAL_RCC_GetHCLKFreq [CODE]
        EXPORT HAL_RCC_GetOscConfig [CODE]
        EXPORT HAL_RCC_GetPCLK1Freq [CODE]
        EXPORT HAL_RCC_GetPCLK2Freq [CODE]
        EXPORT HAL_RCC_GetSysClockFreq [CODE]
        EXPORT HAL_RCC_MCOConfig [CODE]
        EXPORT HAL_RCC_NMI_IRQHandler [CODE]
        EXPORT HAL_RCC_OscConfig [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT SystemCoreClock [DATA]
        IMPORT HAL_GetTick [CODE]
        IMPORT HAL_InitTick [CODE]
        IMPORT AHBPrescTable [DATA]
        IMPORT HAL_GPIO_Init [CODE]
        IMPORT APBPrescTable [DATA]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
