Rom_A.v,verilog,xil_defaultlib,../../../../Test_7_Fetch_inst.srcs/sources_1/ip/Rom_A/sim/Rom_A.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
