
../repos/coreutils/src/[:     file format elf32-littlearm


Disassembly of section .init:

00010be4 <.init>:
   10be4:	push	{r3, lr}
   10be8:	bl	11070 <__lxstat64@plt+0x214>
   10bec:	pop	{r3, pc}

Disassembly of section .plt:

00010bf0 <calloc@plt-0x14>:
   10bf0:	push	{lr}		; (str lr, [sp, #-4]!)
   10bf4:	ldr	lr, [pc, #4]	; 10c00 <calloc@plt-0x4>
   10bf8:	add	lr, pc, lr
   10bfc:	ldr	pc, [lr, #8]!
   10c00:	andeq	sl, r1, r0, lsl #8

00010c04 <calloc@plt>:
   10c04:	add	ip, pc, #0, 12
   10c08:	add	ip, ip, #106496	; 0x1a000
   10c0c:	ldr	pc, [ip, #1024]!	; 0x400

00010c10 <fputs_unlocked@plt>:
   10c10:	add	ip, pc, #0, 12
   10c14:	add	ip, ip, #106496	; 0x1a000
   10c18:	ldr	pc, [ip, #1016]!	; 0x3f8

00010c1c <raise@plt>:
   10c1c:	add	ip, pc, #0, 12
   10c20:	add	ip, ip, #106496	; 0x1a000
   10c24:	ldr	pc, [ip, #1008]!	; 0x3f0

00010c28 <strcmp@plt>:
   10c28:	add	ip, pc, #0, 12
   10c2c:	add	ip, ip, #106496	; 0x1a000
   10c30:	ldr	pc, [ip, #1000]!	; 0x3e8

00010c34 <strtol@plt>:
   10c34:	add	ip, pc, #0, 12
   10c38:	add	ip, ip, #106496	; 0x1a000
   10c3c:	ldr	pc, [ip, #992]!	; 0x3e0

00010c40 <fflush@plt>:
   10c40:	add	ip, pc, #0, 12
   10c44:	add	ip, ip, #106496	; 0x1a000
   10c48:	ldr	pc, [ip, #984]!	; 0x3d8

00010c4c <free@plt>:
   10c4c:	add	ip, pc, #0, 12
   10c50:	add	ip, ip, #106496	; 0x1a000
   10c54:	ldr	pc, [ip, #976]!	; 0x3d0

00010c58 <_exit@plt>:
   10c58:	add	ip, pc, #0, 12
   10c5c:	add	ip, ip, #106496	; 0x1a000
   10c60:	ldr	pc, [ip, #968]!	; 0x3c8

00010c64 <memcpy@plt>:
   10c64:	add	ip, pc, #0, 12
   10c68:	add	ip, ip, #106496	; 0x1a000
   10c6c:	ldr	pc, [ip, #960]!	; 0x3c0

00010c70 <mbsinit@plt>:
   10c70:	add	ip, pc, #0, 12
   10c74:	add	ip, ip, #106496	; 0x1a000
   10c78:	ldr	pc, [ip, #952]!	; 0x3b8

00010c7c <memcmp@plt>:
   10c7c:	add	ip, pc, #0, 12
   10c80:	add	ip, ip, #106496	; 0x1a000
   10c84:	ldr	pc, [ip, #944]!	; 0x3b0

00010c88 <fputc_unlocked@plt>:
   10c88:	add	ip, pc, #0, 12
   10c8c:	add	ip, ip, #106496	; 0x1a000
   10c90:	ldr	pc, [ip, #936]!	; 0x3a8

00010c94 <dcgettext@plt>:
   10c94:	add	ip, pc, #0, 12
   10c98:	add	ip, ip, #106496	; 0x1a000
   10c9c:	ldr	pc, [ip, #928]!	; 0x3a0

00010ca0 <realloc@plt>:
   10ca0:	add	ip, pc, #0, 12
   10ca4:	add	ip, ip, #106496	; 0x1a000
   10ca8:	ldr	pc, [ip, #920]!	; 0x398

00010cac <textdomain@plt>:
   10cac:	add	ip, pc, #0, 12
   10cb0:	add	ip, ip, #106496	; 0x1a000
   10cb4:	ldr	pc, [ip, #912]!	; 0x390

00010cb8 <geteuid@plt>:
   10cb8:	add	ip, pc, #0, 12
   10cbc:	add	ip, ip, #106496	; 0x1a000
   10cc0:	ldr	pc, [ip, #904]!	; 0x388

00010cc4 <iswprint@plt>:
   10cc4:	add	ip, pc, #0, 12
   10cc8:	add	ip, ip, #106496	; 0x1a000
   10ccc:	ldr	pc, [ip, #896]!	; 0x380

00010cd0 <getegid@plt>:
   10cd0:	add	ip, pc, #0, 12
   10cd4:	add	ip, ip, #106496	; 0x1a000
   10cd8:	ldr	pc, [ip, #888]!	; 0x378

00010cdc <fwrite@plt>:
   10cdc:	add	ip, pc, #0, 12
   10ce0:	add	ip, ip, #106496	; 0x1a000
   10ce4:	ldr	pc, [ip, #880]!	; 0x370

00010ce8 <lseek64@plt>:
   10ce8:	add	ip, pc, #0, 12
   10cec:	add	ip, ip, #106496	; 0x1a000
   10cf0:	ldr	pc, [ip, #872]!	; 0x368

00010cf4 <__ctype_get_mb_cur_max@plt>:
   10cf4:	add	ip, pc, #0, 12
   10cf8:	add	ip, ip, #106496	; 0x1a000
   10cfc:	ldr	pc, [ip, #864]!	; 0x360

00010d00 <__fpending@plt>:
   10d00:	add	ip, pc, #0, 12
   10d04:	add	ip, ip, #106496	; 0x1a000
   10d08:	ldr	pc, [ip, #856]!	; 0x358

00010d0c <mbrtowc@plt>:
   10d0c:	add	ip, pc, #0, 12
   10d10:	add	ip, ip, #106496	; 0x1a000
   10d14:	ldr	pc, [ip, #848]!	; 0x350

00010d18 <error@plt>:
   10d18:	add	ip, pc, #0, 12
   10d1c:	add	ip, ip, #106496	; 0x1a000
   10d20:	ldr	pc, [ip, #840]!	; 0x348

00010d24 <malloc@plt>:
   10d24:	add	ip, pc, #0, 12
   10d28:	add	ip, ip, #106496	; 0x1a000
   10d2c:	ldr	pc, [ip, #832]!	; 0x340

00010d30 <error_at_line@plt>:
   10d30:	add	ip, pc, #0, 12
   10d34:	add	ip, ip, #106496	; 0x1a000
   10d38:	ldr	pc, [ip, #824]!	; 0x338

00010d3c <__libc_start_main@plt>:
   10d3c:	add	ip, pc, #0, 12
   10d40:	add	ip, ip, #106496	; 0x1a000
   10d44:	ldr	pc, [ip, #816]!	; 0x330

00010d48 <__freading@plt>:
   10d48:	add	ip, pc, #0, 12
   10d4c:	add	ip, ip, #106496	; 0x1a000
   10d50:	ldr	pc, [ip, #808]!	; 0x328

00010d54 <__gmon_start__@plt>:
   10d54:	add	ip, pc, #0, 12
   10d58:	add	ip, ip, #106496	; 0x1a000
   10d5c:	ldr	pc, [ip, #800]!	; 0x320

00010d60 <__ctype_b_loc@plt>:
   10d60:	add	ip, pc, #0, 12
   10d64:	add	ip, ip, #106496	; 0x1a000
   10d68:	ldr	pc, [ip, #792]!	; 0x318

00010d6c <exit@plt>:
   10d6c:	add	ip, pc, #0, 12
   10d70:	add	ip, ip, #106496	; 0x1a000
   10d74:	ldr	pc, [ip, #784]!	; 0x310

00010d78 <strlen@plt>:
   10d78:	add	ip, pc, #0, 12
   10d7c:	add	ip, ip, #106496	; 0x1a000
   10d80:	ldr	pc, [ip, #776]!	; 0x308

00010d84 <__errno_location@plt>:
   10d84:	add	ip, pc, #0, 12
   10d88:	add	ip, ip, #106496	; 0x1a000
   10d8c:	ldr	pc, [ip, #768]!	; 0x300

00010d90 <__cxa_atexit@plt>:
   10d90:	add	ip, pc, #0, 12
   10d94:	add	ip, ip, #106496	; 0x1a000
   10d98:	ldr	pc, [ip, #760]!	; 0x2f8

00010d9c <__vasprintf_chk@plt>:
   10d9c:	add	ip, pc, #0, 12
   10da0:	add	ip, ip, #106496	; 0x1a000
   10da4:	ldr	pc, [ip, #752]!	; 0x2f0

00010da8 <memset@plt>:
   10da8:	add	ip, pc, #0, 12
   10dac:	add	ip, ip, #106496	; 0x1a000
   10db0:	ldr	pc, [ip, #744]!	; 0x2e8

00010db4 <__printf_chk@plt>:
   10db4:	add	ip, pc, #0, 12
   10db8:	add	ip, ip, #106496	; 0x1a000
   10dbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010dc0 <fileno@plt>:
   10dc0:	add	ip, pc, #0, 12
   10dc4:	add	ip, ip, #106496	; 0x1a000
   10dc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010dcc <__fprintf_chk@plt>:
   10dcc:	add	ip, pc, #0, 12
   10dd0:	add	ip, ip, #106496	; 0x1a000
   10dd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010dd8 <fclose@plt>:
   10dd8:	add	ip, pc, #0, 12
   10ddc:	add	ip, ip, #106496	; 0x1a000
   10de0:	ldr	pc, [ip, #712]!	; 0x2c8

00010de4 <fseeko64@plt>:
   10de4:	add	ip, pc, #0, 12
   10de8:	add	ip, ip, #106496	; 0x1a000
   10dec:	ldr	pc, [ip, #704]!	; 0x2c0

00010df0 <setlocale@plt>:
   10df0:	add	ip, pc, #0, 12
   10df4:	add	ip, ip, #106496	; 0x1a000
   10df8:	ldr	pc, [ip, #696]!	; 0x2b8

00010dfc <strrchr@plt>:
   10dfc:	add	ip, pc, #0, 12
   10e00:	add	ip, ip, #106496	; 0x1a000
   10e04:	ldr	pc, [ip, #688]!	; 0x2b0

00010e08 <nl_langinfo@plt>:
   10e08:	add	ip, pc, #0, 12
   10e0c:	add	ip, ip, #106496	; 0x1a000
   10e10:	ldr	pc, [ip, #680]!	; 0x2a8

00010e14 <euidaccess@plt>:
   10e14:	add	ip, pc, #0, 12
   10e18:	add	ip, ip, #106496	; 0x1a000
   10e1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010e20 <bindtextdomain@plt>:
   10e20:	add	ip, pc, #0, 12
   10e24:	add	ip, ip, #106496	; 0x1a000
   10e28:	ldr	pc, [ip, #664]!	; 0x298

00010e2c <__xstat64@plt>:
   10e2c:	add	ip, pc, #0, 12
   10e30:	add	ip, ip, #106496	; 0x1a000
   10e34:	ldr	pc, [ip, #656]!	; 0x290

00010e38 <isatty@plt>:
   10e38:	add	ip, pc, #0, 12
   10e3c:	add	ip, ip, #106496	; 0x1a000
   10e40:	ldr	pc, [ip, #648]!	; 0x288

00010e44 <strncmp@plt>:
   10e44:	add	ip, pc, #0, 12
   10e48:	add	ip, ip, #106496	; 0x1a000
   10e4c:	ldr	pc, [ip, #640]!	; 0x280

00010e50 <abort@plt>:
   10e50:	add	ip, pc, #0, 12
   10e54:	add	ip, ip, #106496	; 0x1a000
   10e58:	ldr	pc, [ip, #632]!	; 0x278

00010e5c <__lxstat64@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #106496	; 0x1a000
   10e64:	ldr	pc, [ip, #624]!	; 0x270

Disassembly of section .text:

00010e68 <.text>:
   10e68:	push	{r4, r5, r6, lr}
   10e6c:	mov	r4, r0
   10e70:	sub	sp, sp, #16
   10e74:	ldr	r0, [r1]
   10e78:	mov	r6, r1
   10e7c:	bl	12e58 <__lxstat64@plt+0x1ffc>
   10e80:	ldr	r1, [pc, #360]	; 10ff0 <__lxstat64@plt+0x194>
   10e84:	mov	r0, #6
   10e88:	bl	10df0 <setlocale@plt>
   10e8c:	ldr	r1, [pc, #352]	; 10ff4 <__lxstat64@plt+0x198>
   10e90:	ldr	r0, [pc, #352]	; 10ff8 <__lxstat64@plt+0x19c>
   10e94:	bl	10e20 <bindtextdomain@plt>
   10e98:	ldr	r0, [pc, #344]	; 10ff8 <__lxstat64@plt+0x19c>
   10e9c:	bl	10cac <textdomain@plt>
   10ea0:	ldr	r3, [pc, #340]	; 10ffc <__lxstat64@plt+0x1a0>
   10ea4:	ldr	r5, [pc, #340]	; 11000 <__lxstat64@plt+0x1a4>
   10ea8:	mov	r2, #2
   10eac:	ldr	r0, [pc, #336]	; 11004 <__lxstat64@plt+0x1a8>
   10eb0:	str	r2, [r3]
   10eb4:	bl	18f7c <__lxstat64@plt+0x8120>
   10eb8:	cmp	r4, #2
   10ebc:	str	r6, [r5]
   10ec0:	beq	10f18 <__lxstat64@plt+0xbc>
   10ec4:	cmp	r4, #1
   10ec8:	ble	10f64 <__lxstat64@plt+0x108>
   10ecc:	sub	r3, r4, #-1073741823	; 0xc0000001
   10ed0:	ldr	r1, [pc, #304]	; 11008 <__lxstat64@plt+0x1ac>
   10ed4:	ldr	r0, [r6, r3, lsl #2]
   10ed8:	bl	10c28 <strcmp@plt>
   10edc:	subs	r6, r0, #0
   10ee0:	bne	10f64 <__lxstat64@plt+0x108>
   10ee4:	sub	r2, r4, #1
   10ee8:	mov	r3, #1
   10eec:	sub	r0, r4, #2
   10ef0:	stmib	r5, {r2, r3}
   10ef4:	bl	1206c <__lxstat64@plt+0x1210>
   10ef8:	ldmib	r5, {r3, r4}
   10efc:	cmp	r4, r3
   10f00:	eoreq	r0, r0, #1
   10f04:	uxtbeq	r4, r0
   10f08:	bne	10fc0 <__lxstat64@plt+0x164>
   10f0c:	mov	r0, r4
   10f10:	add	sp, sp, #16
   10f14:	pop	{r4, r5, r6, pc}
   10f18:	ldr	r6, [r6, #4]
   10f1c:	ldr	r1, [pc, #232]	; 1100c <__lxstat64@plt+0x1b0>
   10f20:	mov	r0, r6
   10f24:	bl	10c28 <strcmp@plt>
   10f28:	cmp	r0, #0
   10f2c:	beq	10fec <__lxstat64@plt+0x190>
   10f30:	ldr	r1, [pc, #216]	; 11010 <__lxstat64@plt+0x1b4>
   10f34:	mov	r0, r6
   10f38:	bl	10c28 <strcmp@plt>
   10f3c:	subs	r4, r0, #0
   10f40:	beq	10f8c <__lxstat64@plt+0x130>
   10f44:	mov	r0, r6
   10f48:	ldr	r1, [pc, #184]	; 11008 <__lxstat64@plt+0x1ac>
   10f4c:	bl	10c28 <strcmp@plt>
   10f50:	cmp	r0, #0
   10f54:	moveq	r4, #1
   10f58:	streq	r4, [r5, #4]
   10f5c:	streq	r4, [r5, #8]
   10f60:	beq	10f0c <__lxstat64@plt+0xb0>
   10f64:	ldr	r1, [pc, #168]	; 11014 <__lxstat64@plt+0x1b8>
   10f68:	mov	r2, #5
   10f6c:	mov	r0, #0
   10f70:	bl	10c94 <dcgettext@plt>
   10f74:	mov	r4, r0
   10f78:	ldr	r0, [pc, #136]	; 11008 <__lxstat64@plt+0x1ac>
   10f7c:	bl	16d24 <__lxstat64@plt+0x5ec8>
   10f80:	mov	r1, r0
   10f84:	mov	r0, r4
   10f88:	bl	1128c <__lxstat64@plt+0x430>
   10f8c:	ldr	r3, [pc, #132]	; 11018 <__lxstat64@plt+0x1bc>
   10f90:	ldr	r0, [pc, #132]	; 1101c <__lxstat64@plt+0x1c0>
   10f94:	ldr	r1, [pc, #132]	; 11020 <__lxstat64@plt+0x1c4>
   10f98:	ldr	r2, [pc, #132]	; 11024 <__lxstat64@plt+0x1c8>
   10f9c:	str	r4, [sp, #8]
   10fa0:	ldr	r3, [r3]
   10fa4:	ldr	r0, [r0]
   10fa8:	str	r1, [sp, #4]
   10fac:	str	r2, [sp]
   10fb0:	ldr	r1, [pc, #112]	; 11028 <__lxstat64@plt+0x1cc>
   10fb4:	ldr	r2, [pc, #112]	; 1102c <__lxstat64@plt+0x1d0>
   10fb8:	bl	17a74 <__lxstat64@plt+0x6c18>
   10fbc:	b	10f0c <__lxstat64@plt+0xb0>
   10fc0:	ldr	r1, [pc, #104]	; 11030 <__lxstat64@plt+0x1d4>
   10fc4:	mov	r0, r6
   10fc8:	mov	r2, #5
   10fcc:	bl	10c94 <dcgettext@plt>
   10fd0:	ldr	r3, [r5]
   10fd4:	mov	r6, r0
   10fd8:	ldr	r0, [r3, r4, lsl #2]
   10fdc:	bl	16d24 <__lxstat64@plt+0x5ec8>
   10fe0:	mov	r1, r0
   10fe4:	mov	r0, r6
   10fe8:	bl	1128c <__lxstat64@plt+0x430>
   10fec:	bl	128a4 <__lxstat64@plt+0x1a48>
   10ff0:	andeq	r9, r1, r0, asr #3
   10ff4:	andeq	r9, r1, r0, asr #29
   10ff8:	andeq	r9, r1, r8, lsl lr
   10ffc:	andeq	fp, r2, r8, ror #1
   11000:	andeq	fp, r2, r4, asr #2
   11004:	andeq	r2, r1, ip, lsl #26
   11008:	andeq	r9, r1, r4, lsl pc
   1100c:	ldrdeq	r9, [r1], -r8
   11010:	andeq	r9, r1, r0, ror #29
   11014:	andeq	r9, r1, r8, lsl pc
   11018:	andeq	fp, r2, r4, ror #1
   1101c:	andeq	fp, r2, ip, lsr r1
   11020:	andeq	r9, r1, ip, ror #29
   11024:	andeq	r9, r1, r0, lsl #30
   11028:	ldrdeq	r9, [r1], -r0
   1102c:	andeq	r9, r1, r4, lsl lr
   11030:	andeq	r9, r1, r4, lsr #30
   11034:	mov	fp, #0
   11038:	mov	lr, #0
   1103c:	pop	{r1}		; (ldr r1, [sp], #4)
   11040:	mov	r2, sp
   11044:	push	{r2}		; (str r2, [sp, #-4]!)
   11048:	push	{r0}		; (str r0, [sp, #-4]!)
   1104c:	ldr	ip, [pc, #16]	; 11064 <__lxstat64@plt+0x208>
   11050:	push	{ip}		; (str ip, [sp, #-4]!)
   11054:	ldr	r0, [pc, #12]	; 11068 <__lxstat64@plt+0x20c>
   11058:	ldr	r3, [pc, #12]	; 1106c <__lxstat64@plt+0x210>
   1105c:	bl	10d3c <__libc_start_main@plt>
   11060:	bl	10e50 <abort@plt>
   11064:	andeq	r8, r1, r8, ror pc
   11068:	andeq	r0, r1, r8, ror #28
   1106c:	andeq	r8, r1, r8, lsl pc
   11070:	ldr	r3, [pc, #20]	; 1108c <__lxstat64@plt+0x230>
   11074:	ldr	r2, [pc, #20]	; 11090 <__lxstat64@plt+0x234>
   11078:	add	r3, pc, r3
   1107c:	ldr	r2, [r3, r2]
   11080:	cmp	r2, #0
   11084:	bxeq	lr
   11088:	b	10d54 <__gmon_start__@plt>
   1108c:	andeq	r9, r1, r0, lsl #31
   11090:	ldrdeq	r0, [r0], -r8
   11094:	ldr	r3, [pc, #28]	; 110b8 <__lxstat64@plt+0x25c>
   11098:	ldr	r0, [pc, #28]	; 110bc <__lxstat64@plt+0x260>
   1109c:	sub	r3, r3, r0
   110a0:	cmp	r3, #6
   110a4:	bxls	lr
   110a8:	ldr	r3, [pc, #16]	; 110c0 <__lxstat64@plt+0x264>
   110ac:	cmp	r3, #0
   110b0:	bxeq	lr
   110b4:	bx	r3
   110b8:	andeq	fp, r2, pc, lsr #2
   110bc:	andeq	fp, r2, ip, lsr #2
   110c0:	andeq	r0, r0, r0
   110c4:	ldr	r1, [pc, #36]	; 110f0 <__lxstat64@plt+0x294>
   110c8:	ldr	r0, [pc, #36]	; 110f4 <__lxstat64@plt+0x298>
   110cc:	sub	r1, r1, r0
   110d0:	asr	r1, r1, #2
   110d4:	add	r1, r1, r1, lsr #31
   110d8:	asrs	r1, r1, #1
   110dc:	bxeq	lr
   110e0:	ldr	r3, [pc, #16]	; 110f8 <__lxstat64@plt+0x29c>
   110e4:	cmp	r3, #0
   110e8:	bxeq	lr
   110ec:	bx	r3
   110f0:	andeq	fp, r2, ip, lsr #2
   110f4:	andeq	fp, r2, ip, lsr #2
   110f8:	andeq	r0, r0, r0
   110fc:	push	{r4, lr}
   11100:	ldr	r4, [pc, #24]	; 11120 <__lxstat64@plt+0x2c4>
   11104:	ldrb	r3, [r4]
   11108:	cmp	r3, #0
   1110c:	popne	{r4, pc}
   11110:	bl	11094 <__lxstat64@plt+0x238>
   11114:	mov	r3, #1
   11118:	strb	r3, [r4]
   1111c:	pop	{r4, pc}
   11120:	andeq	fp, r2, r0, asr #2
   11124:	ldr	r0, [pc, #40]	; 11154 <__lxstat64@plt+0x2f8>
   11128:	ldr	r3, [r0]
   1112c:	cmp	r3, #0
   11130:	bne	11138 <__lxstat64@plt+0x2dc>
   11134:	b	110c4 <__lxstat64@plt+0x268>
   11138:	ldr	r3, [pc, #24]	; 11158 <__lxstat64@plt+0x2fc>
   1113c:	cmp	r3, #0
   11140:	beq	11134 <__lxstat64@plt+0x2d8>
   11144:	push	{r4, lr}
   11148:	blx	r3
   1114c:	pop	{r4, lr}
   11150:	b	110c4 <__lxstat64@plt+0x268>
   11154:	andeq	sl, r2, r4, lsl pc
   11158:	andeq	r0, r0, r0
   1115c:	push	{r4, lr}
   11160:	mov	r4, r0
   11164:	ldr	r1, [pc, #240]	; 1125c <__lxstat64@plt+0x400>
   11168:	bl	10c28 <strcmp@plt>
   1116c:	cmp	r0, #0
   11170:	beq	11254 <__lxstat64@plt+0x3f8>
   11174:	ldr	r1, [pc, #228]	; 11260 <__lxstat64@plt+0x404>
   11178:	mov	r0, r4
   1117c:	bl	10c28 <strcmp@plt>
   11180:	cmp	r0, #0
   11184:	beq	11254 <__lxstat64@plt+0x3f8>
   11188:	ldr	r1, [pc, #212]	; 11264 <__lxstat64@plt+0x408>
   1118c:	mov	r0, r4
   11190:	bl	10c28 <strcmp@plt>
   11194:	cmp	r0, #0
   11198:	beq	11254 <__lxstat64@plt+0x3f8>
   1119c:	ldr	r1, [pc, #196]	; 11268 <__lxstat64@plt+0x40c>
   111a0:	mov	r0, r4
   111a4:	bl	10c28 <strcmp@plt>
   111a8:	cmp	r0, #0
   111ac:	beq	11254 <__lxstat64@plt+0x3f8>
   111b0:	ldr	r1, [pc, #180]	; 1126c <__lxstat64@plt+0x410>
   111b4:	mov	r0, r4
   111b8:	bl	10c28 <strcmp@plt>
   111bc:	cmp	r0, #0
   111c0:	beq	11254 <__lxstat64@plt+0x3f8>
   111c4:	ldr	r1, [pc, #164]	; 11270 <__lxstat64@plt+0x414>
   111c8:	mov	r0, r4
   111cc:	bl	10c28 <strcmp@plt>
   111d0:	cmp	r0, #0
   111d4:	beq	11254 <__lxstat64@plt+0x3f8>
   111d8:	ldr	r1, [pc, #148]	; 11274 <__lxstat64@plt+0x418>
   111dc:	mov	r0, r4
   111e0:	bl	10c28 <strcmp@plt>
   111e4:	cmp	r0, #0
   111e8:	beq	11254 <__lxstat64@plt+0x3f8>
   111ec:	ldr	r1, [pc, #132]	; 11278 <__lxstat64@plt+0x41c>
   111f0:	mov	r0, r4
   111f4:	bl	10c28 <strcmp@plt>
   111f8:	cmp	r0, #0
   111fc:	beq	11254 <__lxstat64@plt+0x3f8>
   11200:	ldr	r1, [pc, #116]	; 1127c <__lxstat64@plt+0x420>
   11204:	mov	r0, r4
   11208:	bl	10c28 <strcmp@plt>
   1120c:	cmp	r0, #0
   11210:	beq	11254 <__lxstat64@plt+0x3f8>
   11214:	ldr	r1, [pc, #100]	; 11280 <__lxstat64@plt+0x424>
   11218:	mov	r0, r4
   1121c:	bl	10c28 <strcmp@plt>
   11220:	cmp	r0, #0
   11224:	beq	11254 <__lxstat64@plt+0x3f8>
   11228:	ldr	r1, [pc, #84]	; 11284 <__lxstat64@plt+0x428>
   1122c:	mov	r0, r4
   11230:	bl	10c28 <strcmp@plt>
   11234:	cmp	r0, #0
   11238:	beq	11254 <__lxstat64@plt+0x3f8>
   1123c:	mov	r0, r4
   11240:	ldr	r1, [pc, #64]	; 11288 <__lxstat64@plt+0x42c>
   11244:	bl	10c28 <strcmp@plt>
   11248:	clz	r0, r0
   1124c:	lsr	r0, r0, #5
   11250:	pop	{r4, pc}
   11254:	mov	r0, #1
   11258:	pop	{r4, pc}
   1125c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11260:	ldrdeq	r8, [r1], -ip
   11264:	andeq	r8, r1, r0, ror #31
   11268:	andeq	r8, r1, r4, ror #31
   1126c:	andeq	r8, r1, r8, ror #31
   11270:	andeq	r8, r1, ip, ror #31
   11274:	strdeq	r8, [r1], -r0
   11278:	strdeq	r8, [r1], -r4
   1127c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   11280:	strdeq	r8, [r1], -ip
   11284:	andeq	r9, r1, r0
   11288:	andeq	r9, r1, r4
   1128c:	push	{r0, r1, r2, r3}
   11290:	mov	r1, #0
   11294:	push	{lr}		; (str lr, [sp, #-4]!)
   11298:	sub	sp, sp, #12
   1129c:	add	ip, sp, #20
   112a0:	mov	r0, r1
   112a4:	mov	r3, ip
   112a8:	ldr	r2, [sp, #16]
   112ac:	str	ip, [sp, #4]
   112b0:	bl	170f0 <__lxstat64@plt+0x6294>
   112b4:	mov	r0, #2
   112b8:	bl	10d6c <exit@plt>
   112bc:	push	{r4, r5, r6, lr}
   112c0:	mov	r4, r0
   112c4:	bl	10d60 <__ctype_b_loc@plt>
   112c8:	mov	r3, r4
   112cc:	ldr	ip, [r0]
   112d0:	ldrb	r2, [r3]
   112d4:	mov	r0, r3
   112d8:	add	r3, r3, #1
   112dc:	lsl	r1, r2, #1
   112e0:	ldrh	r1, [ip, r1]
   112e4:	tst	r1, #1
   112e8:	bne	112d0 <__lxstat64@plt+0x474>
   112ec:	cmp	r2, #43	; 0x2b
   112f0:	moveq	r0, r3
   112f4:	beq	11304 <__lxstat64@plt+0x4a8>
   112f8:	cmp	r2, #45	; 0x2d
   112fc:	movne	r3, r0
   11300:	addeq	r3, r0, #1
   11304:	ldrb	r1, [r3]
   11308:	add	r2, r3, #1
   1130c:	sub	r1, r1, #48	; 0x30
   11310:	cmp	r1, #9
   11314:	bhi	11364 <__lxstat64@plt+0x508>
   11318:	ldrb	r3, [r3, #1]
   1131c:	sub	r1, r3, #48	; 0x30
   11320:	cmp	r1, #9
   11324:	bhi	1134c <__lxstat64@plt+0x4f0>
   11328:	ldrb	r3, [r2, #1]!
   1132c:	sub	r1, r3, #48	; 0x30
   11330:	cmp	r1, #9
   11334:	bls	11328 <__lxstat64@plt+0x4cc>
   11338:	lsl	r1, r3, #1
   1133c:	ldrh	r1, [ip, r1]
   11340:	tst	r1, #1
   11344:	beq	1135c <__lxstat64@plt+0x500>
   11348:	ldrb	r3, [r2, #1]!
   1134c:	lsl	r1, r3, #1
   11350:	ldrh	r1, [ip, r1]
   11354:	tst	r1, #1
   11358:	bne	11348 <__lxstat64@plt+0x4ec>
   1135c:	cmp	r3, #0
   11360:	popeq	{r4, r5, r6, pc}
   11364:	ldr	r1, [pc, #32]	; 1138c <__lxstat64@plt+0x530>
   11368:	mov	r2, #5
   1136c:	mov	r0, #0
   11370:	bl	10c94 <dcgettext@plt>
   11374:	mov	r5, r0
   11378:	mov	r0, r4
   1137c:	bl	16d24 <__lxstat64@plt+0x5ec8>
   11380:	mov	r1, r0
   11384:	mov	r0, r5
   11388:	bl	1128c <__lxstat64@plt+0x430>
   1138c:	andeq	r9, r1, r8
   11390:	push	{r4, lr}
   11394:	mov	r2, #5
   11398:	ldr	r1, [pc, #40]	; 113c8 <__lxstat64@plt+0x56c>
   1139c:	mov	r0, #0
   113a0:	bl	10c94 <dcgettext@plt>
   113a4:	ldr	r2, [pc, #32]	; 113cc <__lxstat64@plt+0x570>
   113a8:	ldm	r2, {r2, r3}
   113ac:	sub	r3, r3, #-1073741823	; 0xc0000001
   113b0:	mov	r4, r0
   113b4:	ldr	r0, [r2, r3, lsl #2]
   113b8:	bl	16d24 <__lxstat64@plt+0x5ec8>
   113bc:	mov	r1, r0
   113c0:	mov	r0, r4
   113c4:	bl	1128c <__lxstat64@plt+0x430>
   113c8:	andeq	r9, r1, ip, lsl r0
   113cc:	andeq	fp, r2, r4, asr #2
   113d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   113d4:	subs	r8, r0, #0
   113d8:	ldr	r6, [pc, #1180]	; 1187c <__lxstat64@plt+0xa20>
   113dc:	sub	sp, sp, #208	; 0xd0
   113e0:	ldr	r4, [r6, #8]
   113e4:	ldr	r3, [r6, #4]
   113e8:	addne	r4, r4, #1
   113ec:	add	r5, r4, #1
   113f0:	sub	r3, r3, #2
   113f4:	strne	r4, [r6, #8]
   113f8:	cmp	r5, r3
   113fc:	ldr	sl, [r6]
   11400:	bge	1141c <__lxstat64@plt+0x5c0>
   11404:	add	r3, r5, #1
   11408:	ldr	r1, [pc, #1136]	; 11880 <__lxstat64@plt+0xa24>
   1140c:	ldr	r0, [sl, r3, lsl #2]
   11410:	bl	10c28 <strcmp@plt>
   11414:	cmp	r0, #0
   11418:	beq	1147c <__lxstat64@plt+0x620>
   1141c:	mov	r7, #0
   11420:	ldr	r0, [sl, r5, lsl #2]
   11424:	lsl	r5, r5, #2
   11428:	add	r9, sl, r5
   1142c:	ldrb	r3, [r0]
   11430:	cmp	r3, #45	; 0x2d
   11434:	beq	1148c <__lxstat64@plt+0x630>
   11438:	cmp	r3, #61	; 0x3d
   1143c:	beq	11598 <__lxstat64@plt+0x73c>
   11440:	ldr	r1, [pc, #1084]	; 11884 <__lxstat64@plt+0xa28>
   11444:	bl	10c28 <strcmp@plt>
   11448:	cmp	r0, #0
   1144c:	bne	11848 <__lxstat64@plt+0x9ec>
   11450:	add	r3, sl, r4, lsl #2
   11454:	ldr	r0, [sl, r4, lsl #2]
   11458:	ldr	r1, [r3, #8]
   1145c:	bl	10c28 <strcmp@plt>
   11460:	add	r4, r4, #3
   11464:	str	r4, [r6, #8]
   11468:	adds	r7, r0, #0
   1146c:	movne	r7, #1
   11470:	mov	r0, r7
   11474:	add	sp, sp, #208	; 0xd0
   11478:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1147c:	str	r5, [r6, #8]
   11480:	mov	r4, r5
   11484:	mov	r7, #1
   11488:	b	11420 <__lxstat64@plt+0x5c4>
   1148c:	ldrb	r3, [r0, #1]
   11490:	cmp	r3, #103	; 0x67
   11494:	cmpne	r3, #108	; 0x6c
   11498:	bne	1154c <__lxstat64@plt+0x6f0>
   1149c:	ldrb	r2, [r0, #2]
   114a0:	cmp	r2, #116	; 0x74
   114a4:	cmpne	r2, #101	; 0x65
   114a8:	bne	1154c <__lxstat64@plt+0x6f0>
   114ac:	ldrb	r1, [r0, #3]
   114b0:	cmp	r1, #0
   114b4:	bne	117c8 <__lxstat64@plt+0x96c>
   114b8:	cmp	r8, #0
   114bc:	ldr	r0, [r9, #-4]
   114c0:	bne	117e4 <__lxstat64@plt+0x988>
   114c4:	bl	112bc <__lxstat64@plt+0x460>
   114c8:	mov	r4, r0
   114cc:	ldr	r3, [r6]
   114d0:	cmp	r7, #0
   114d4:	add	r3, r3, r5
   114d8:	beq	11814 <__lxstat64@plt+0x9b8>
   114dc:	ldr	r0, [r3, #8]
   114e0:	bl	10d78 <strlen@plt>
   114e4:	mov	r1, #0
   114e8:	add	r2, sp, #104	; 0x68
   114ec:	bl	12df0 <__lxstat64@plt+0x1f94>
   114f0:	mov	r1, r0
   114f4:	mov	r0, r4
   114f8:	bl	16ea4 <__lxstat64@plt+0x6048>
   114fc:	ldr	r2, [r6]
   11500:	ldr	r3, [r6, #8]
   11504:	ldr	r2, [r2, r5]
   11508:	add	r3, r3, #3
   1150c:	str	r3, [r6, #8]
   11510:	ldrb	r3, [r2, #1]
   11514:	ldrb	r5, [r2, #2]
   11518:	cmp	r3, #108	; 0x6c
   1151c:	sub	r5, r5, #101	; 0x65
   11520:	clz	r5, r5
   11524:	lsr	r5, r5, #5
   11528:	beq	11824 <__lxstat64@plt+0x9c8>
   1152c:	cmp	r3, #103	; 0x67
   11530:	beq	11834 <__lxstat64@plt+0x9d8>
   11534:	adds	r0, r0, #0
   11538:	movne	r0, #1
   1153c:	sub	r7, r0, r5
   11540:	clz	r7, r7
   11544:	lsr	r7, r7, #5
   11548:	b	11470 <__lxstat64@plt+0x614>
   1154c:	cmp	r3, #101	; 0x65
   11550:	beq	115dc <__lxstat64@plt+0x780>
   11554:	cmp	r3, #110	; 0x6e
   11558:	beq	11710 <__lxstat64@plt+0x8b4>
   1155c:	cmp	r3, #111	; 0x6f
   11560:	beq	1166c <__lxstat64@plt+0x810>
   11564:	cmp	r3, #101	; 0x65
   11568:	ldrbeq	r3, [r0, #2]
   1156c:	beq	115e8 <__lxstat64@plt+0x78c>
   11570:	ldr	r1, [pc, #784]	; 11888 <__lxstat64@plt+0xa2c>
   11574:	mov	r2, #5
   11578:	mov	r0, #0
   1157c:	bl	10c94 <dcgettext@plt>
   11580:	mov	r4, r0
   11584:	ldr	r0, [r9]
   11588:	bl	16d24 <__lxstat64@plt+0x5ec8>
   1158c:	mov	r1, r0
   11590:	mov	r0, r4
   11594:	bl	1128c <__lxstat64@plt+0x430>
   11598:	ldrb	r3, [r0, #1]
   1159c:	cmp	r3, #0
   115a0:	beq	115b8 <__lxstat64@plt+0x75c>
   115a4:	cmp	r3, #61	; 0x3d
   115a8:	bne	11440 <__lxstat64@plt+0x5e4>
   115ac:	ldrb	r3, [r0, #2]
   115b0:	cmp	r3, #0
   115b4:	bne	11440 <__lxstat64@plt+0x5e4>
   115b8:	add	r3, sl, r4, lsl #2
   115bc:	ldr	r0, [sl, r4, lsl #2]
   115c0:	ldr	r1, [r3, #8]
   115c4:	bl	10c28 <strcmp@plt>
   115c8:	add	r4, r4, #3
   115cc:	str	r4, [r6, #8]
   115d0:	clz	r7, r0
   115d4:	lsr	r7, r7, #5
   115d8:	b	11470 <__lxstat64@plt+0x614>
   115dc:	ldrb	r3, [r0, #2]
   115e0:	cmp	r3, #113	; 0x71
   115e4:	beq	117fc <__lxstat64@plt+0x9a0>
   115e8:	cmp	r3, #102	; 0x66
   115ec:	bne	11570 <__lxstat64@plt+0x714>
   115f0:	ldrb	r0, [r0, #3]
   115f4:	cmp	r0, #0
   115f8:	bne	11570 <__lxstat64@plt+0x714>
   115fc:	add	r4, r4, #3
   11600:	orrs	r7, r7, r8
   11604:	str	r4, [r6, #8]
   11608:	bne	1184c <__lxstat64@plt+0x9f0>
   1160c:	mov	r2, sp
   11610:	ldr	r1, [r9, #-4]
   11614:	mov	r0, #3
   11618:	bl	10e2c <__xstat64@plt>
   1161c:	cmp	r0, #0
   11620:	bne	11470 <__lxstat64@plt+0x614>
   11624:	ldr	r1, [r9, #4]
   11628:	add	r2, sp, #104	; 0x68
   1162c:	mov	r0, #3
   11630:	bl	10e2c <__xstat64@plt>
   11634:	cmp	r0, #0
   11638:	bne	11470 <__lxstat64@plt+0x614>
   1163c:	ldrd	r0, [sp]
   11640:	ldrd	r2, [sp, #104]	; 0x68
   11644:	cmp	r1, r3
   11648:	cmpeq	r0, r2
   1164c:	bne	11470 <__lxstat64@plt+0x614>
   11650:	ldrd	r0, [sp, #96]	; 0x60
   11654:	ldrd	r2, [sp, #200]	; 0xc8
   11658:	cmp	r1, r3
   1165c:	cmpeq	r0, r2
   11660:	moveq	r7, #1
   11664:	movne	r7, #0
   11668:	b	11470 <__lxstat64@plt+0x614>
   1166c:	ldrb	r3, [r0, #2]
   11670:	cmp	r3, #116	; 0x74
   11674:	bne	11570 <__lxstat64@plt+0x714>
   11678:	ldrb	r0, [r0, #3]
   1167c:	cmp	r0, #0
   11680:	bne	11570 <__lxstat64@plt+0x714>
   11684:	add	r4, r4, #3
   11688:	orrs	r7, r7, r8
   1168c:	str	r4, [r6, #8]
   11690:	bne	1186c <__lxstat64@plt+0xa10>
   11694:	add	r2, sp, #104	; 0x68
   11698:	ldr	r1, [r9, #-4]
   1169c:	mov	r0, #3
   116a0:	bl	10e2c <__xstat64@plt>
   116a4:	add	r2, sp, #104	; 0x68
   116a8:	ldr	r1, [r9, #4]
   116ac:	cmp	r0, #0
   116b0:	mov	r0, #3
   116b4:	bne	117d4 <__lxstat64@plt+0x978>
   116b8:	ldr	r6, [sp, #184]	; 0xb8
   116bc:	ldr	r4, [sp, #188]	; 0xbc
   116c0:	bl	10e2c <__xstat64@plt>
   116c4:	cmp	r0, #0
   116c8:	bne	11470 <__lxstat64@plt+0x614>
   116cc:	ldr	r5, [sp, #184]	; 0xb8
   116d0:	ldr	r2, [sp, #188]	; 0xbc
   116d4:	cmp	r6, r5
   116d8:	movge	r3, #0
   116dc:	movlt	r3, #1
   116e0:	cmp	r6, r5
   116e4:	rsble	r3, r3, #0
   116e8:	rsbgt	r3, r3, #1
   116ec:	cmp	r4, r2
   116f0:	movge	r5, #0
   116f4:	movlt	r5, #1
   116f8:	cmp	r4, r2
   116fc:	rsble	r5, r5, #0
   11700:	rsbgt	r5, r5, #1
   11704:	add	r5, r5, r3, lsl #1
   11708:	lsr	r7, r5, #31
   1170c:	b	11470 <__lxstat64@plt+0x614>
   11710:	ldrb	r2, [r0, #2]
   11714:	cmp	r2, #101	; 0x65
   11718:	beq	117fc <__lxstat64@plt+0x9a0>
   1171c:	cmp	r2, #116	; 0x74
   11720:	bne	11570 <__lxstat64@plt+0x714>
   11724:	ldrb	r0, [r0, #3]
   11728:	cmp	r0, #0
   1172c:	bne	11570 <__lxstat64@plt+0x714>
   11730:	add	r4, r4, #3
   11734:	orrs	r7, r7, r8
   11738:	str	r4, [r6, #8]
   1173c:	bne	1185c <__lxstat64@plt+0xa00>
   11740:	add	r2, sp, #104	; 0x68
   11744:	ldr	r1, [r9, #-4]
   11748:	mov	r0, #3
   1174c:	bl	10e2c <__xstat64@plt>
   11750:	add	r2, sp, #104	; 0x68
   11754:	ldr	r1, [r9, #4]
   11758:	cmp	r0, #0
   1175c:	mov	r0, #3
   11760:	bne	1180c <__lxstat64@plt+0x9b0>
   11764:	ldr	r5, [sp, #184]	; 0xb8
   11768:	ldr	r4, [sp, #188]	; 0xbc
   1176c:	bl	10e2c <__xstat64@plt>
   11770:	cmp	r0, #0
   11774:	movne	r7, #1
   11778:	bne	11470 <__lxstat64@plt+0x614>
   1177c:	ldr	r1, [sp, #184]	; 0xb8
   11780:	ldr	r2, [sp, #188]	; 0xbc
   11784:	cmp	r5, r1
   11788:	movge	r3, #0
   1178c:	movlt	r3, #1
   11790:	cmp	r5, r1
   11794:	rsble	r3, r3, #0
   11798:	rsbgt	r3, r3, #1
   1179c:	cmp	r4, r2
   117a0:	movge	r5, #0
   117a4:	movlt	r5, #1
   117a8:	cmp	r4, r2
   117ac:	rsble	r5, r5, #0
   117b0:	rsbgt	r5, r5, #1
   117b4:	add	r5, r5, r3, lsl #1
   117b8:	cmp	r5, #0
   117bc:	movle	r7, #0
   117c0:	movgt	r7, #1
   117c4:	b	11470 <__lxstat64@plt+0x614>
   117c8:	cmp	r3, #110	; 0x6e
   117cc:	bne	1155c <__lxstat64@plt+0x700>
   117d0:	b	1171c <__lxstat64@plt+0x8c0>
   117d4:	bl	10e2c <__xstat64@plt>
   117d8:	cmp	r0, #0
   117dc:	moveq	r7, #1
   117e0:	b	11470 <__lxstat64@plt+0x614>
   117e4:	bl	10d78 <strlen@plt>
   117e8:	mov	r2, sp
   117ec:	mov	r1, #0
   117f0:	bl	12df0 <__lxstat64@plt+0x1f94>
   117f4:	mov	r4, r0
   117f8:	b	114cc <__lxstat64@plt+0x670>
   117fc:	ldrb	r3, [r0, #3]
   11800:	cmp	r3, #0
   11804:	beq	114b8 <__lxstat64@plt+0x65c>
   11808:	b	11570 <__lxstat64@plt+0x714>
   1180c:	bl	10e2c <__xstat64@plt>
   11810:	b	11470 <__lxstat64@plt+0x614>
   11814:	ldr	r0, [r3, #4]
   11818:	bl	112bc <__lxstat64@plt+0x460>
   1181c:	mov	r1, r0
   11820:	b	114f4 <__lxstat64@plt+0x698>
   11824:	cmp	r0, r5
   11828:	movge	r7, #0
   1182c:	movlt	r7, #1
   11830:	b	11470 <__lxstat64@plt+0x614>
   11834:	rsb	r5, r5, #0
   11838:	cmp	r0, r5
   1183c:	movle	r7, #0
   11840:	movgt	r7, #1
   11844:	b	11470 <__lxstat64@plt+0x614>
   11848:	bl	10e50 <abort@plt>
   1184c:	mov	r2, #5
   11850:	ldr	r1, [pc, #52]	; 1188c <__lxstat64@plt+0xa30>
   11854:	bl	10c94 <dcgettext@plt>
   11858:	bl	1128c <__lxstat64@plt+0x430>
   1185c:	mov	r2, #5
   11860:	ldr	r1, [pc, #40]	; 11890 <__lxstat64@plt+0xa34>
   11864:	bl	10c94 <dcgettext@plt>
   11868:	bl	1128c <__lxstat64@plt+0x430>
   1186c:	mov	r2, #5
   11870:	ldr	r1, [pc, #28]	; 11894 <__lxstat64@plt+0xa38>
   11874:	bl	10c94 <dcgettext@plt>
   11878:	bl	1128c <__lxstat64@plt+0x430>
   1187c:	andeq	fp, r2, r4, asr #2
   11880:	andeq	r9, r1, r4, rrx
   11884:	ldrdeq	r8, [r1], -ip
   11888:	andeq	r9, r1, r0, lsl #1
   1188c:	andeq	r9, r1, r0, asr r0
   11890:	andeq	r9, r1, r8, lsr r0
   11894:	andeq	r9, r1, r8, rrx
   11898:	ldr	r3, [pc, #1988]	; 12064 <__lxstat64@plt+0x1208>
   1189c:	push	{r4, r5, r6, lr}
   118a0:	sub	sp, sp, #104	; 0x68
   118a4:	ldr	r5, [r3]
   118a8:	ldr	r4, [r3, #8]
   118ac:	ldr	r2, [r5, r4, lsl #2]
   118b0:	ldrb	r2, [r2, #1]
   118b4:	sub	r2, r2, #71	; 0x47
   118b8:	cmp	r2, #51	; 0x33
   118bc:	ldrls	pc, [pc, r2, lsl #2]
   118c0:	b	11fec <__lxstat64@plt+0x1190>
   118c4:	andeq	r1, r1, r8, lsl #31
   118c8:	andeq	r1, r1, ip, ror #31
   118cc:	andeq	r1, r1, ip, ror #31
   118d0:	andeq	r1, r1, ip, ror #31
   118d4:	andeq	r1, r1, ip, ror #31
   118d8:	andeq	r1, r1, r8, lsr pc
   118dc:	andeq	r1, r1, ip, ror #31
   118e0:	andeq	r1, r1, ip, lsr #29
   118e4:	andeq	r1, r1, r4, ror #28
   118e8:	andeq	r1, r1, ip, ror #31
   118ec:	andeq	r1, r1, ip, ror #31
   118f0:	andeq	r1, r1, ip, ror #31
   118f4:	andeq	r1, r1, r4, lsl lr
   118f8:	andeq	r1, r1, ip, ror #31
   118fc:	andeq	r1, r1, ip, ror #31
   11900:	andeq	r1, r1, ip, ror #31
   11904:	andeq	r1, r1, ip, ror #31
   11908:	andeq	r1, r1, ip, ror #31
   1190c:	andeq	r1, r1, ip, ror #31
   11910:	andeq	r1, r1, ip, ror #31
   11914:	andeq	r1, r1, ip, ror #31
   11918:	andeq	r1, r1, ip, ror #31
   1191c:	andeq	r1, r1, ip, ror #31
   11920:	andeq	r1, r1, ip, ror #31
   11924:	andeq	r1, r1, ip, ror #31
   11928:	andeq	r1, r1, ip, ror #31
   1192c:	andeq	r1, r1, ip, ror #31
   11930:	andeq	r1, r1, r4, asr #27
   11934:	andeq	r1, r1, r4, ror sp
   11938:	andeq	r1, r1, r4, lsr #26
   1193c:	andeq	r1, r1, r8, ror #25
   11940:	muleq	r1, r8, ip
   11944:	andeq	r1, r1, r0, asr ip
   11948:	andeq	r1, r1, r8, lsr pc
   1194c:	andeq	r1, r1, ip, ror #31
   11950:	andeq	r1, r1, ip, ror #31
   11954:	andeq	r1, r1, r8, lsl #24
   11958:	andeq	r1, r1, ip, ror #31
   1195c:	andeq	r1, r1, ip, ror #31
   11960:	ldrdeq	r1, [r1], -r4
   11964:	andeq	r1, r1, ip, ror #31
   11968:	andeq	r1, r1, r4, lsl #23
   1196c:	andeq	r1, r1, ip, ror #31
   11970:	andeq	r1, r1, ip, asr #22
   11974:	strdeq	r1, [r1], -ip
   11978:	andeq	r1, r1, r0, asr sl
   1197c:	andeq	r1, r1, r8, lsl #20
   11980:	andeq	r1, r1, ip, ror #31
   11984:	andeq	r1, r1, r4, asr #21
   11988:	ldrdeq	r1, [r1], -r0
   1198c:	andeq	r1, r1, ip, ror #31
   11990:	muleq	r1, r4, r9
   11994:	ldr	r1, [r3, #4]
   11998:	add	r2, r4, #1
   1199c:	cmp	r2, r1
   119a0:	str	r2, [r3, #8]
   119a4:	bge	12060 <__lxstat64@plt+0x1204>
   119a8:	add	r2, r4, #1073741825	; 0x40000001
   119ac:	add	r4, r4, #2
   119b0:	ldr	r2, [r5, r2, lsl #2]
   119b4:	str	r4, [r3, #8]
   119b8:	ldrb	r3, [r2]
   119bc:	clz	r3, r3
   119c0:	lsr	r3, r3, #5
   119c4:	mov	r0, r3
   119c8:	add	sp, sp, #104	; 0x68
   119cc:	pop	{r4, r5, r6, pc}
   119d0:	ldr	r1, [r3, #4]
   119d4:	add	r2, r4, #1
   119d8:	cmp	r2, r1
   119dc:	str	r2, [r3, #8]
   119e0:	bge	12060 <__lxstat64@plt+0x1204>
   119e4:	add	r2, r4, #1073741825	; 0x40000001
   119e8:	mov	r1, #1
   119ec:	add	r4, r4, #2
   119f0:	ldr	r0, [r5, r2, lsl #2]
   119f4:	str	r4, [r3, #8]
   119f8:	bl	10e14 <euidaccess@plt>
   119fc:	clz	r3, r0
   11a00:	lsr	r3, r3, #5
   11a04:	b	119c4 <__lxstat64@plt+0xb68>
   11a08:	ldr	r1, [r3, #4]
   11a0c:	add	r2, r4, #1
   11a10:	cmp	r2, r1
   11a14:	str	r2, [r3, #8]
   11a18:	bge	12060 <__lxstat64@plt+0x1204>
   11a1c:	add	r2, r4, #1073741825	; 0x40000001
   11a20:	mov	r0, #3
   11a24:	ldr	r1, [r5, r2, lsl #2]
   11a28:	add	r4, r4, #2
   11a2c:	mov	r2, sp
   11a30:	str	r4, [r3, #8]
   11a34:	bl	10e2c <__xstat64@plt>
   11a38:	cmp	r0, #0
   11a3c:	bne	11e9c <__lxstat64@plt+0x1040>
   11a40:	ldr	r3, [sp, #16]
   11a44:	lsr	r3, r3, #11
   11a48:	and	r3, r3, #1
   11a4c:	b	119c4 <__lxstat64@plt+0xb68>
   11a50:	ldr	r1, [r3, #4]
   11a54:	add	r2, r4, #1
   11a58:	cmp	r2, r1
   11a5c:	str	r2, [r3, #8]
   11a60:	bge	12060 <__lxstat64@plt+0x1204>
   11a64:	add	r2, r4, #1073741825	; 0x40000001
   11a68:	add	r4, r4, #2
   11a6c:	ldr	r0, [r5, r2, lsl #2]
   11a70:	str	r4, [r3, #8]
   11a74:	bl	112bc <__lxstat64@plt+0x460>
   11a78:	mov	r5, r0
   11a7c:	bl	10d84 <__errno_location@plt>
   11a80:	mov	r1, #0
   11a84:	mov	r2, #10
   11a88:	mov	r4, r0
   11a8c:	mov	r0, r5
   11a90:	str	r1, [r4]
   11a94:	bl	10c34 <strtol@plt>
   11a98:	ldr	r3, [r4]
   11a9c:	subs	r3, r3, #34	; 0x22
   11aa0:	movne	r3, #1
   11aa4:	cmp	r0, #0
   11aa8:	movlt	r3, #0
   11aac:	cmp	r3, #0
   11ab0:	beq	119c4 <__lxstat64@plt+0xb68>
   11ab4:	bl	10e38 <isatty@plt>
   11ab8:	adds	r3, r0, #0
   11abc:	movne	r3, #1
   11ac0:	b	119c4 <__lxstat64@plt+0xb68>
   11ac4:	ldr	r1, [r3, #4]
   11ac8:	add	r2, r4, #1
   11acc:	cmp	r2, r1
   11ad0:	str	r2, [r3, #8]
   11ad4:	bge	12060 <__lxstat64@plt+0x1204>
   11ad8:	add	r2, r4, #1073741825	; 0x40000001
   11adc:	mov	r1, #2
   11ae0:	add	r4, r4, #2
   11ae4:	ldr	r0, [r5, r2, lsl #2]
   11ae8:	str	r4, [r3, #8]
   11aec:	bl	10e14 <euidaccess@plt>
   11af0:	clz	r3, r0
   11af4:	lsr	r3, r3, #5
   11af8:	b	119c4 <__lxstat64@plt+0xb68>
   11afc:	ldr	r1, [r3, #4]
   11b00:	add	r2, r4, #1
   11b04:	cmp	r2, r1
   11b08:	str	r2, [r3, #8]
   11b0c:	bge	12060 <__lxstat64@plt+0x1204>
   11b10:	add	r2, r4, #1073741825	; 0x40000001
   11b14:	mov	r0, #3
   11b18:	ldr	r1, [r5, r2, lsl #2]
   11b1c:	add	r4, r4, #2
   11b20:	mov	r2, sp
   11b24:	str	r4, [r3, #8]
   11b28:	bl	10e2c <__xstat64@plt>
   11b2c:	cmp	r0, #0
   11b30:	bne	11e9c <__lxstat64@plt+0x1040>
   11b34:	ldrd	r2, [sp, #48]	; 0x30
   11b38:	cmp	r2, #1
   11b3c:	sbcs	r3, r3, #0
   11b40:	movge	r3, #1
   11b44:	movlt	r3, #0
   11b48:	b	119c4 <__lxstat64@plt+0xb68>
   11b4c:	ldr	r1, [r3, #4]
   11b50:	add	r2, r4, #1
   11b54:	cmp	r2, r1
   11b58:	str	r2, [r3, #8]
   11b5c:	bge	12060 <__lxstat64@plt+0x1204>
   11b60:	add	r2, r4, #1073741825	; 0x40000001
   11b64:	mov	r1, #4
   11b68:	add	r4, r4, #2
   11b6c:	ldr	r0, [r5, r2, lsl #2]
   11b70:	str	r4, [r3, #8]
   11b74:	bl	10e14 <euidaccess@plt>
   11b78:	clz	r3, r0
   11b7c:	lsr	r3, r3, #5
   11b80:	b	119c4 <__lxstat64@plt+0xb68>
   11b84:	ldr	r1, [r3, #4]
   11b88:	add	r2, r4, #1
   11b8c:	cmp	r2, r1
   11b90:	str	r2, [r3, #8]
   11b94:	bge	12060 <__lxstat64@plt+0x1204>
   11b98:	add	r2, r4, #1073741825	; 0x40000001
   11b9c:	mov	r0, #3
   11ba0:	ldr	r1, [r5, r2, lsl #2]
   11ba4:	add	r4, r4, #2
   11ba8:	mov	r2, sp
   11bac:	str	r4, [r3, #8]
   11bb0:	bl	10e2c <__xstat64@plt>
   11bb4:	cmp	r0, #0
   11bb8:	bne	11e9c <__lxstat64@plt+0x1040>
   11bbc:	ldr	r3, [sp, #16]
   11bc0:	and	r3, r3, #61440	; 0xf000
   11bc4:	sub	r3, r3, #4096	; 0x1000
   11bc8:	clz	r3, r3
   11bcc:	lsr	r3, r3, #5
   11bd0:	b	119c4 <__lxstat64@plt+0xb68>
   11bd4:	ldr	r1, [r3, #4]
   11bd8:	add	r2, r4, #1
   11bdc:	cmp	r2, r1
   11be0:	str	r2, [r3, #8]
   11be4:	bge	12060 <__lxstat64@plt+0x1204>
   11be8:	add	r2, r4, #1073741825	; 0x40000001
   11bec:	add	r4, r4, #2
   11bf0:	ldr	r2, [r5, r2, lsl #2]
   11bf4:	str	r4, [r3, #8]
   11bf8:	ldrb	r3, [r2]
   11bfc:	adds	r3, r3, #0
   11c00:	movne	r3, #1
   11c04:	b	119c4 <__lxstat64@plt+0xb68>
   11c08:	ldr	r1, [r3, #4]
   11c0c:	add	r2, r4, #1
   11c10:	cmp	r2, r1
   11c14:	str	r2, [r3, #8]
   11c18:	bge	12060 <__lxstat64@plt+0x1204>
   11c1c:	add	r2, r4, #1073741825	; 0x40000001
   11c20:	mov	r0, #3
   11c24:	ldr	r1, [r5, r2, lsl #2]
   11c28:	add	r4, r4, #2
   11c2c:	mov	r2, sp
   11c30:	str	r4, [r3, #8]
   11c34:	bl	10e2c <__xstat64@plt>
   11c38:	cmp	r0, #0
   11c3c:	bne	11e9c <__lxstat64@plt+0x1040>
   11c40:	ldr	r3, [sp, #16]
   11c44:	lsr	r3, r3, #9
   11c48:	and	r3, r3, #1
   11c4c:	b	119c4 <__lxstat64@plt+0xb68>
   11c50:	ldr	r1, [r3, #4]
   11c54:	add	r2, r4, #1
   11c58:	cmp	r2, r1
   11c5c:	str	r2, [r3, #8]
   11c60:	bge	12060 <__lxstat64@plt+0x1204>
   11c64:	add	r2, r4, #1073741825	; 0x40000001
   11c68:	mov	r0, #3
   11c6c:	ldr	r1, [r5, r2, lsl #2]
   11c70:	add	r4, r4, #2
   11c74:	mov	r2, sp
   11c78:	str	r4, [r3, #8]
   11c7c:	bl	10e2c <__xstat64@plt>
   11c80:	cmp	r0, #0
   11c84:	bne	11e9c <__lxstat64@plt+0x1040>
   11c88:	ldr	r3, [sp, #16]
   11c8c:	lsr	r3, r3, #10
   11c90:	and	r3, r3, #1
   11c94:	b	119c4 <__lxstat64@plt+0xb68>
   11c98:	ldr	r1, [r3, #4]
   11c9c:	add	r2, r4, #1
   11ca0:	cmp	r2, r1
   11ca4:	str	r2, [r3, #8]
   11ca8:	bge	12060 <__lxstat64@plt+0x1204>
   11cac:	add	r2, r4, #1073741825	; 0x40000001
   11cb0:	mov	r0, #3
   11cb4:	ldr	r1, [r5, r2, lsl #2]
   11cb8:	add	r4, r4, #2
   11cbc:	mov	r2, sp
   11cc0:	str	r4, [r3, #8]
   11cc4:	bl	10e2c <__xstat64@plt>
   11cc8:	cmp	r0, #0
   11ccc:	bne	11e9c <__lxstat64@plt+0x1040>
   11cd0:	ldr	r3, [sp, #16]
   11cd4:	and	r3, r3, #61440	; 0xf000
   11cd8:	sub	r3, r3, #32768	; 0x8000
   11cdc:	clz	r3, r3
   11ce0:	lsr	r3, r3, #5
   11ce4:	b	119c4 <__lxstat64@plt+0xb68>
   11ce8:	ldr	r1, [r3, #4]
   11cec:	add	r2, r4, #1
   11cf0:	cmp	r2, r1
   11cf4:	str	r2, [r3, #8]
   11cf8:	bge	12060 <__lxstat64@plt+0x1204>
   11cfc:	add	r2, r4, #1073741825	; 0x40000001
   11d00:	mov	r0, #3
   11d04:	ldr	r1, [r5, r2, lsl #2]
   11d08:	add	r4, r4, #2
   11d0c:	mov	r2, sp
   11d10:	str	r4, [r3, #8]
   11d14:	bl	10e2c <__xstat64@plt>
   11d18:	clz	r3, r0
   11d1c:	lsr	r3, r3, #5
   11d20:	b	119c4 <__lxstat64@plt+0xb68>
   11d24:	ldr	r1, [r3, #4]
   11d28:	add	r2, r4, #1
   11d2c:	cmp	r2, r1
   11d30:	str	r2, [r3, #8]
   11d34:	bge	12060 <__lxstat64@plt+0x1204>
   11d38:	add	r2, r4, #1073741825	; 0x40000001
   11d3c:	mov	r0, #3
   11d40:	ldr	r1, [r5, r2, lsl #2]
   11d44:	add	r4, r4, #2
   11d48:	mov	r2, sp
   11d4c:	str	r4, [r3, #8]
   11d50:	bl	10e2c <__xstat64@plt>
   11d54:	cmp	r0, #0
   11d58:	bne	11e9c <__lxstat64@plt+0x1040>
   11d5c:	ldr	r3, [sp, #16]
   11d60:	and	r3, r3, #61440	; 0xf000
   11d64:	sub	r3, r3, #16384	; 0x4000
   11d68:	clz	r3, r3
   11d6c:	lsr	r3, r3, #5
   11d70:	b	119c4 <__lxstat64@plt+0xb68>
   11d74:	ldr	r1, [r3, #4]
   11d78:	add	r2, r4, #1
   11d7c:	cmp	r2, r1
   11d80:	str	r2, [r3, #8]
   11d84:	bge	12060 <__lxstat64@plt+0x1204>
   11d88:	add	r2, r4, #1073741825	; 0x40000001
   11d8c:	mov	r0, #3
   11d90:	ldr	r1, [r5, r2, lsl #2]
   11d94:	add	r4, r4, #2
   11d98:	mov	r2, sp
   11d9c:	str	r4, [r3, #8]
   11da0:	bl	10e2c <__xstat64@plt>
   11da4:	cmp	r0, #0
   11da8:	bne	11e9c <__lxstat64@plt+0x1040>
   11dac:	ldr	r3, [sp, #16]
   11db0:	and	r3, r3, #61440	; 0xf000
   11db4:	sub	r3, r3, #8192	; 0x2000
   11db8:	clz	r3, r3
   11dbc:	lsr	r3, r3, #5
   11dc0:	b	119c4 <__lxstat64@plt+0xb68>
   11dc4:	ldr	r1, [r3, #4]
   11dc8:	add	r2, r4, #1
   11dcc:	cmp	r2, r1
   11dd0:	str	r2, [r3, #8]
   11dd4:	bge	12060 <__lxstat64@plt+0x1204>
   11dd8:	add	r2, r4, #1073741825	; 0x40000001
   11ddc:	mov	r0, #3
   11de0:	ldr	r1, [r5, r2, lsl #2]
   11de4:	add	r4, r4, #2
   11de8:	mov	r2, sp
   11dec:	str	r4, [r3, #8]
   11df0:	bl	10e2c <__xstat64@plt>
   11df4:	cmp	r0, #0
   11df8:	bne	11e9c <__lxstat64@plt+0x1040>
   11dfc:	ldr	r3, [sp, #16]
   11e00:	and	r3, r3, #61440	; 0xf000
   11e04:	sub	r3, r3, #24576	; 0x6000
   11e08:	clz	r3, r3
   11e0c:	lsr	r3, r3, #5
   11e10:	b	119c4 <__lxstat64@plt+0xb68>
   11e14:	ldr	r1, [r3, #4]
   11e18:	add	r2, r4, #1
   11e1c:	cmp	r2, r1
   11e20:	str	r2, [r3, #8]
   11e24:	bge	12060 <__lxstat64@plt+0x1204>
   11e28:	add	r2, r4, #1073741825	; 0x40000001
   11e2c:	mov	r0, #3
   11e30:	ldr	r1, [r5, r2, lsl #2]
   11e34:	add	r4, r4, #2
   11e38:	mov	r2, sp
   11e3c:	str	r4, [r3, #8]
   11e40:	bl	10e2c <__xstat64@plt>
   11e44:	cmp	r0, #0
   11e48:	bne	11e9c <__lxstat64@plt+0x1040>
   11e4c:	ldr	r3, [sp, #16]
   11e50:	and	r3, r3, #61440	; 0xf000
   11e54:	sub	r3, r3, #49152	; 0xc000
   11e58:	clz	r3, r3
   11e5c:	lsr	r3, r3, #5
   11e60:	b	119c4 <__lxstat64@plt+0xb68>
   11e64:	ldr	r1, [r3, #4]
   11e68:	add	r2, r4, #1
   11e6c:	cmp	r2, r1
   11e70:	str	r2, [r3, #8]
   11e74:	bge	12060 <__lxstat64@plt+0x1204>
   11e78:	add	r2, r4, #1073741825	; 0x40000001
   11e7c:	mov	r0, #3
   11e80:	add	r4, r4, #2
   11e84:	ldr	r1, [r5, r2, lsl #2]
   11e88:	mov	r2, sp
   11e8c:	str	r4, [r3, #8]
   11e90:	bl	10e2c <__xstat64@plt>
   11e94:	subs	r4, r0, #0
   11e98:	beq	12014 <__lxstat64@plt+0x11b8>
   11e9c:	mov	r3, #0
   11ea0:	mov	r0, r3
   11ea4:	add	sp, sp, #104	; 0x68
   11ea8:	pop	{r4, r5, r6, pc}
   11eac:	ldr	r1, [r3, #4]
   11eb0:	add	r2, r4, #1
   11eb4:	cmp	r2, r1
   11eb8:	str	r2, [r3, #8]
   11ebc:	bge	12060 <__lxstat64@plt+0x1204>
   11ec0:	add	r2, r4, #1073741825	; 0x40000001
   11ec4:	mov	r0, #3
   11ec8:	ldr	r1, [r5, r2, lsl #2]
   11ecc:	add	r4, r4, #2
   11ed0:	mov	r2, sp
   11ed4:	str	r4, [r3, #8]
   11ed8:	bl	10e2c <__xstat64@plt>
   11edc:	cmp	r0, #0
   11ee0:	bne	11e9c <__lxstat64@plt+0x1040>
   11ee4:	ldr	r3, [sp, #80]	; 0x50
   11ee8:	ldr	ip, [sp, #72]	; 0x48
   11eec:	ldr	r0, [sp, #76]	; 0x4c
   11ef0:	cmp	ip, r3
   11ef4:	ldr	r1, [sp, #84]	; 0x54
   11ef8:	movle	r2, #0
   11efc:	movgt	r2, #1
   11f00:	cmp	ip, r3
   11f04:	rsbge	r2, r2, #0
   11f08:	rsblt	r2, r2, #1
   11f0c:	cmp	r0, r1
   11f10:	movle	r3, #0
   11f14:	movgt	r3, #1
   11f18:	cmp	r0, r1
   11f1c:	rsbge	r3, r3, #0
   11f20:	rsblt	r3, r3, #1
   11f24:	add	r3, r3, r2, lsl #1
   11f28:	cmp	r3, #0
   11f2c:	movle	r3, #0
   11f30:	movgt	r3, #1
   11f34:	b	119c4 <__lxstat64@plt+0xb68>
   11f38:	ldr	r1, [r3, #4]
   11f3c:	add	r2, r4, #1
   11f40:	cmp	r2, r1
   11f44:	str	r2, [r3, #8]
   11f48:	bge	12060 <__lxstat64@plt+0x1204>
   11f4c:	add	r2, r4, #1073741825	; 0x40000001
   11f50:	mov	r0, #3
   11f54:	ldr	r1, [r5, r2, lsl #2]
   11f58:	add	r4, r4, #2
   11f5c:	mov	r2, sp
   11f60:	str	r4, [r3, #8]
   11f64:	bl	10e5c <__lxstat64@plt>
   11f68:	cmp	r0, #0
   11f6c:	bne	11e9c <__lxstat64@plt+0x1040>
   11f70:	ldr	r3, [sp, #16]
   11f74:	and	r3, r3, #61440	; 0xf000
   11f78:	sub	r3, r3, #40960	; 0xa000
   11f7c:	clz	r3, r3
   11f80:	lsr	r3, r3, #5
   11f84:	b	119c4 <__lxstat64@plt+0xb68>
   11f88:	ldr	r1, [r3, #4]
   11f8c:	add	r2, r4, #1
   11f90:	cmp	r2, r1
   11f94:	str	r2, [r3, #8]
   11f98:	bge	12060 <__lxstat64@plt+0x1204>
   11f9c:	add	r2, r4, #1073741825	; 0x40000001
   11fa0:	mov	r0, #3
   11fa4:	add	r4, r4, #2
   11fa8:	ldr	r1, [r5, r2, lsl #2]
   11fac:	mov	r2, sp
   11fb0:	str	r4, [r3, #8]
   11fb4:	bl	10e2c <__xstat64@plt>
   11fb8:	subs	r4, r0, #0
   11fbc:	bne	11e9c <__lxstat64@plt+0x1040>
   11fc0:	bl	10d84 <__errno_location@plt>
   11fc4:	str	r4, [r0]
   11fc8:	mov	r5, r0
   11fcc:	bl	10cd0 <getegid@plt>
   11fd0:	cmn	r0, #1
   11fd4:	beq	12040 <__lxstat64@plt+0x11e4>
   11fd8:	ldr	r3, [sp, #28]
   11fdc:	sub	r3, r3, r0
   11fe0:	clz	r3, r3
   11fe4:	lsr	r3, r3, #5
   11fe8:	b	119c4 <__lxstat64@plt+0xb68>
   11fec:	ldr	r1, [pc, #116]	; 12068 <__lxstat64@plt+0x120c>
   11ff0:	mov	r2, #5
   11ff4:	mov	r0, #0
   11ff8:	bl	10c94 <dcgettext@plt>
   11ffc:	mov	r6, r0
   12000:	ldr	r0, [r5, r4, lsl #2]
   12004:	bl	16d24 <__lxstat64@plt+0x5ec8>
   12008:	mov	r1, r0
   1200c:	mov	r0, r6
   12010:	bl	1128c <__lxstat64@plt+0x430>
   12014:	bl	10d84 <__errno_location@plt>
   12018:	str	r4, [r0]
   1201c:	mov	r5, r0
   12020:	bl	10cb8 <geteuid@plt>
   12024:	cmn	r0, #1
   12028:	beq	12050 <__lxstat64@plt+0x11f4>
   1202c:	ldr	r3, [sp, #24]
   12030:	sub	r3, r3, r0
   12034:	clz	r3, r3
   12038:	lsr	r3, r3, #5
   1203c:	b	119c4 <__lxstat64@plt+0xb68>
   12040:	ldr	r3, [r5]
   12044:	cmp	r3, #0
   12048:	bne	11e9c <__lxstat64@plt+0x1040>
   1204c:	b	11fd8 <__lxstat64@plt+0x117c>
   12050:	ldr	r3, [r5]
   12054:	cmp	r3, #0
   12058:	bne	11e9c <__lxstat64@plt+0x1040>
   1205c:	b	1202c <__lxstat64@plt+0x11d0>
   12060:	bl	11390 <__lxstat64@plt+0x534>
   12064:	andeq	fp, r2, r4, asr #2
   12068:	muleq	r1, ip, r0
   1206c:	sub	r3, r0, #1
   12070:	push	{r4, r5, r6, r7, r8, lr}
   12074:	cmp	r3, #3
   12078:	ldrls	pc, [pc, r3, lsl #2]
   1207c:	b	12160 <__lxstat64@plt+0x1304>
   12080:	andeq	r2, r1, r8, lsr r1
   12084:	andeq	r2, r1, r4, ror #1
   12088:	ldrdeq	r2, [r1], -ip
   1208c:	muleq	r1, r0, r0
   12090:	ldr	r7, [pc, #432]	; 12248 <__lxstat64@plt+0x13ec>
   12094:	ldr	r1, [pc, #432]	; 1224c <__lxstat64@plt+0x13f0>
   12098:	ldr	r4, [r7, #8]
   1209c:	ldr	r5, [r7]
   120a0:	lsl	r8, r4, #2
   120a4:	ldr	r6, [r5, r4, lsl #2]
   120a8:	mov	r0, r6
   120ac:	bl	10c28 <strcmp@plt>
   120b0:	cmp	r0, #0
   120b4:	bne	12184 <__lxstat64@plt+0x1328>
   120b8:	ldr	r3, [r7, #4]
   120bc:	add	r4, r4, #1
   120c0:	cmp	r4, r3
   120c4:	str	r4, [r7, #8]
   120c8:	bge	12244 <__lxstat64@plt+0x13e8>
   120cc:	bl	12600 <__lxstat64@plt+0x17a4>
   120d0:	eor	r0, r0, #1
   120d4:	uxtb	r0, r0
   120d8:	pop	{r4, r5, r6, r7, r8, pc}
   120dc:	pop	{r4, r5, r6, r7, r8, lr}
   120e0:	b	12600 <__lxstat64@plt+0x17a4>
   120e4:	ldr	r6, [pc, #348]	; 12248 <__lxstat64@plt+0x13ec>
   120e8:	ldr	r1, [pc, #348]	; 1224c <__lxstat64@plt+0x13f0>
   120ec:	ldr	r4, [r6, #8]
   120f0:	ldr	r7, [r6]
   120f4:	lsl	r8, r4, #2
   120f8:	ldr	r5, [r7, r4, lsl #2]
   120fc:	mov	r0, r5
   12100:	bl	10c28 <strcmp@plt>
   12104:	cmp	r0, #0
   12108:	beq	12208 <__lxstat64@plt+0x13ac>
   1210c:	ldrb	r3, [r5]
   12110:	cmp	r3, #45	; 0x2d
   12114:	bne	12244 <__lxstat64@plt+0x13e8>
   12118:	ldrb	r3, [r5, #1]
   1211c:	cmp	r3, #0
   12120:	beq	12244 <__lxstat64@plt+0x13e8>
   12124:	ldrb	r3, [r5, #2]
   12128:	cmp	r3, #0
   1212c:	bne	12244 <__lxstat64@plt+0x13e8>
   12130:	pop	{r4, r5, r6, r7, r8, lr}
   12134:	b	11898 <__lxstat64@plt+0xa3c>
   12138:	ldr	r3, [pc, #264]	; 12248 <__lxstat64@plt+0x13ec>
   1213c:	ldr	r2, [r3, #8]
   12140:	ldr	r1, [r3]
   12144:	add	r0, r2, #1
   12148:	str	r0, [r3, #8]
   1214c:	ldr	r3, [r1, r2, lsl #2]
   12150:	ldrb	r0, [r3]
   12154:	adds	r0, r0, #0
   12158:	movne	r0, #1
   1215c:	pop	{r4, r5, r6, r7, r8, pc}
   12160:	cmp	r0, #0
   12164:	ble	12228 <__lxstat64@plt+0x13cc>
   12168:	ldr	r7, [pc, #216]	; 12248 <__lxstat64@plt+0x13ec>
   1216c:	ldr	r4, [r7, #8]
   12170:	ldr	r3, [r7, #4]
   12174:	cmp	r3, r4
   12178:	ble	12244 <__lxstat64@plt+0x13e8>
   1217c:	pop	{r4, r5, r6, r7, r8, lr}
   12180:	b	12258 <__lxstat64@plt+0x13fc>
   12184:	mov	r0, r6
   12188:	ldr	r1, [pc, #192]	; 12250 <__lxstat64@plt+0x13f4>
   1218c:	bl	10c28 <strcmp@plt>
   12190:	cmp	r0, #0
   12194:	bne	12170 <__lxstat64@plt+0x1314>
   12198:	add	r5, r5, r8
   1219c:	ldr	r1, [pc, #176]	; 12254 <__lxstat64@plt+0x13f8>
   121a0:	ldr	r0, [r5, #12]
   121a4:	bl	10c28 <strcmp@plt>
   121a8:	cmp	r0, #0
   121ac:	bne	12170 <__lxstat64@plt+0x1314>
   121b0:	ldr	r6, [r5, #4]
   121b4:	add	r3, r4, #1
   121b8:	mov	r0, r6
   121bc:	ldr	r1, [pc, #136]	; 1224c <__lxstat64@plt+0x13f0>
   121c0:	str	r3, [r7, #8]
   121c4:	bl	10c28 <strcmp@plt>
   121c8:	cmp	r0, #0
   121cc:	beq	1222c <__lxstat64@plt+0x13d0>
   121d0:	ldrb	r3, [r6]
   121d4:	cmp	r3, #45	; 0x2d
   121d8:	bne	12244 <__lxstat64@plt+0x13e8>
   121dc:	ldrb	r3, [r6, #1]
   121e0:	cmp	r3, #0
   121e4:	beq	12244 <__lxstat64@plt+0x13e8>
   121e8:	ldrb	r3, [r6, #2]
   121ec:	cmp	r3, #0
   121f0:	bne	12244 <__lxstat64@plt+0x13e8>
   121f4:	bl	11898 <__lxstat64@plt+0xa3c>
   121f8:	ldr	r3, [r7, #8]
   121fc:	add	r3, r3, #1
   12200:	str	r3, [r7, #8]
   12204:	pop	{r4, r5, r6, r7, r8, pc}
   12208:	add	r7, r7, r8
   1220c:	add	r4, r4, #2
   12210:	ldr	r3, [r7, #4]
   12214:	str	r4, [r6, #8]
   12218:	ldrb	r0, [r3]
   1221c:	clz	r0, r0
   12220:	lsr	r0, r0, #5
   12224:	pop	{r4, r5, r6, r7, r8, pc}
   12228:	bl	10e50 <abort@plt>
   1222c:	ldr	r2, [r5, #8]
   12230:	add	r3, r4, #3
   12234:	ldrb	r0, [r2]
   12238:	clz	r0, r0
   1223c:	lsr	r0, r0, #5
   12240:	b	121fc <__lxstat64@plt+0x13a0>
   12244:	bl	11390 <__lxstat64@plt+0x534>
   12248:	andeq	fp, r2, r4, asr #2
   1224c:	strheq	r9, [r1], -r8
   12250:	strheq	r9, [r1], -ip
   12254:	andeq	r9, r1, r0, asr #1
   12258:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1225c:	mov	r8, #1
   12260:	ldr	fp, [pc, #892]	; 125e4 <__lxstat64@plt+0x1788>
   12264:	sub	sp, sp, #12
   12268:	mov	r3, #0
   1226c:	ldr	r4, [fp, #8]
   12270:	ldr	r7, [fp, #4]
   12274:	str	r3, [sp, #4]
   12278:	cmp	r4, r7
   1227c:	str	r8, [sp]
   12280:	bge	123ac <__lxstat64@plt+0x1550>
   12284:	ldr	sl, [fp]
   12288:	add	r3, sl, r4, lsl #2
   1228c:	ldr	r5, [sl, r4, lsl #2]
   12290:	ldrb	r6, [r5]
   12294:	cmp	r6, #33	; 0x21
   12298:	bne	12578 <__lxstat64@plt+0x171c>
   1229c:	ldrb	r0, [r5, #1]
   122a0:	cmp	r0, #0
   122a4:	bne	12580 <__lxstat64@plt+0x1724>
   122a8:	add	r4, r4, #1
   122ac:	cmp	r4, r7
   122b0:	str	r4, [fp, #8]
   122b4:	bge	123ac <__lxstat64@plt+0x1550>
   122b8:	mov	r9, r8
   122bc:	b	122e0 <__lxstat64@plt+0x1484>
   122c0:	ldrb	r2, [r5, #1]
   122c4:	cmp	r2, #0
   122c8:	bne	123e0 <__lxstat64@plt+0x1584>
   122cc:	add	r4, r4, #1
   122d0:	cmp	r4, r7
   122d4:	beq	125a8 <__lxstat64@plt+0x174c>
   122d8:	eor	r9, r9, #1
   122dc:	mov	r0, r8
   122e0:	ldr	r5, [r3, #4]!
   122e4:	ldrb	r1, [r5]
   122e8:	cmp	r1, #33	; 0x21
   122ec:	beq	122c0 <__lxstat64@plt+0x1464>
   122f0:	mov	r6, r1
   122f4:	cmp	r0, #0
   122f8:	strne	r4, [fp, #8]
   122fc:	cmp	r6, #40	; 0x28
   12300:	beq	123ec <__lxstat64@plt+0x1590>
   12304:	sub	r7, r7, r4
   12308:	cmp	r7, #3
   1230c:	ble	123b0 <__lxstat64@plt+0x1554>
   12310:	ldr	r1, [pc, #720]	; 125e8 <__lxstat64@plt+0x178c>
   12314:	mov	r0, r5
   12318:	bl	10c28 <strcmp@plt>
   1231c:	cmp	r0, #0
   12320:	bne	12338 <__lxstat64@plt+0x14dc>
   12324:	add	r3, r4, #2
   12328:	ldr	r0, [sl, r3, lsl #2]
   1232c:	bl	1115c <__lxstat64@plt+0x300>
   12330:	cmp	r0, #0
   12334:	bne	12568 <__lxstat64@plt+0x170c>
   12338:	add	r3, r4, #1
   1233c:	ldr	r0, [sl, r3, lsl #2]
   12340:	bl	1115c <__lxstat64@plt+0x300>
   12344:	cmp	r0, #0
   12348:	bne	1250c <__lxstat64@plt+0x16b0>
   1234c:	cmp	r6, #45	; 0x2d
   12350:	beq	123bc <__lxstat64@plt+0x1560>
   12354:	adds	r0, r6, #0
   12358:	movne	r0, #1
   1235c:	add	r4, r4, #1
   12360:	str	r4, [fp, #8]
   12364:	ldr	r3, [sp]
   12368:	ldr	r7, [fp, #4]
   1236c:	eor	r2, r0, r9
   12370:	and	r3, r3, r2
   12374:	cmp	r7, r4
   12378:	str	r3, [sp]
   1237c:	ble	1254c <__lxstat64@plt+0x16f0>
   12380:	ldr	r3, [fp]
   12384:	ldr	r1, [pc, #608]	; 125ec <__lxstat64@plt+0x1790>
   12388:	ldr	r5, [r3, r4, lsl #2]
   1238c:	mov	r0, r5
   12390:	bl	10c28 <strcmp@plt>
   12394:	cmp	r0, #0
   12398:	bne	1251c <__lxstat64@plt+0x16c0>
   1239c:	add	r4, r4, #1
   123a0:	cmp	r4, r7
   123a4:	str	r4, [fp, #8]
   123a8:	blt	12284 <__lxstat64@plt+0x1428>
   123ac:	bl	11390 <__lxstat64@plt+0x534>
   123b0:	beq	12338 <__lxstat64@plt+0x14dc>
   123b4:	cmp	r6, #45	; 0x2d
   123b8:	bne	12354 <__lxstat64@plt+0x14f8>
   123bc:	ldrb	r3, [r5, #1]
   123c0:	cmp	r3, #0
   123c4:	beq	12354 <__lxstat64@plt+0x14f8>
   123c8:	ldrb	r3, [r5, #2]
   123cc:	cmp	r3, #0
   123d0:	bne	12354 <__lxstat64@plt+0x14f8>
   123d4:	bl	11898 <__lxstat64@plt+0xa3c>
   123d8:	ldr	r4, [fp, #8]
   123dc:	b	12364 <__lxstat64@plt+0x1508>
   123e0:	cmp	r0, #0
   123e4:	strne	r4, [fp, #8]
   123e8:	b	12304 <__lxstat64@plt+0x14a8>
   123ec:	ldrb	r3, [r5, #1]
   123f0:	cmp	r3, #0
   123f4:	bne	12304 <__lxstat64@plt+0x14a8>
   123f8:	add	r5, r4, #1
   123fc:	cmp	r5, r7
   12400:	str	r5, [fp, #8]
   12404:	bge	123ac <__lxstat64@plt+0x1550>
   12408:	add	r3, r4, #2
   1240c:	cmp	r3, r7
   12410:	bge	12590 <__lxstat64@plt+0x1734>
   12414:	ldr	r1, [pc, #468]	; 125f0 <__lxstat64@plt+0x1794>
   12418:	ldr	r0, [sl, r3, lsl #2]
   1241c:	lsl	r6, r3, #2
   12420:	bl	10c28 <strcmp@plt>
   12424:	cmp	r0, #0
   12428:	beq	12590 <__lxstat64@plt+0x1734>
   1242c:	add	r3, r4, #3
   12430:	cmp	r3, r7
   12434:	bge	12588 <__lxstat64@plt+0x172c>
   12438:	add	sl, sl, r6
   1243c:	ldr	r1, [pc, #428]	; 125f0 <__lxstat64@plt+0x1794>
   12440:	ldr	r0, [sl, #4]
   12444:	bl	10c28 <strcmp@plt>
   12448:	cmp	r0, #0
   1244c:	beq	12588 <__lxstat64@plt+0x172c>
   12450:	add	r3, r4, #4
   12454:	cmp	r3, r7
   12458:	bge	125a0 <__lxstat64@plt+0x1744>
   1245c:	ldr	r1, [pc, #396]	; 125f0 <__lxstat64@plt+0x1794>
   12460:	ldr	r0, [sl, #8]
   12464:	bl	10c28 <strcmp@plt>
   12468:	cmp	r0, #0
   1246c:	beq	125a0 <__lxstat64@plt+0x1744>
   12470:	add	r4, r4, #5
   12474:	cmp	r4, r7
   12478:	bge	12598 <__lxstat64@plt+0x173c>
   1247c:	ldr	r0, [sl, #12]
   12480:	ldr	r1, [pc, #360]	; 125f0 <__lxstat64@plt+0x1794>
   12484:	bl	10c28 <strcmp@plt>
   12488:	cmp	r0, #0
   1248c:	subne	r0, r7, r5
   12490:	beq	12598 <__lxstat64@plt+0x173c>
   12494:	bl	1206c <__lxstat64@plt+0x1210>
   12498:	ldr	r4, [fp, #8]
   1249c:	ldr	r3, [fp]
   124a0:	ldr	r3, [r3, r4, lsl #2]
   124a4:	cmp	r3, #0
   124a8:	beq	125bc <__lxstat64@plt+0x1760>
   124ac:	ldrb	r1, [r3]
   124b0:	cmp	r1, #41	; 0x29
   124b4:	bne	124c4 <__lxstat64@plt+0x1668>
   124b8:	ldrb	r3, [r3, #1]
   124bc:	cmp	r3, #0
   124c0:	beq	1235c <__lxstat64@plt+0x1500>
   124c4:	mov	r2, #5
   124c8:	ldr	r1, [pc, #292]	; 125f4 <__lxstat64@plt+0x1798>
   124cc:	mov	r0, #0
   124d0:	bl	10c94 <dcgettext@plt>
   124d4:	ldr	r1, [pc, #276]	; 125f0 <__lxstat64@plt+0x1794>
   124d8:	mov	r4, r0
   124dc:	mov	r0, #0
   124e0:	bl	16b70 <__lxstat64@plt+0x5d14>
   124e4:	ldr	r2, [fp, #8]
   124e8:	ldr	r3, [fp]
   124ec:	ldr	r1, [r3, r2, lsl #2]
   124f0:	mov	r5, r0
   124f4:	mov	r0, #1
   124f8:	bl	16b70 <__lxstat64@plt+0x5d14>
   124fc:	mov	r1, r5
   12500:	mov	r2, r0
   12504:	mov	r0, r4
   12508:	bl	1128c <__lxstat64@plt+0x430>
   1250c:	mov	r0, #0
   12510:	bl	113d0 <__lxstat64@plt+0x574>
   12514:	ldr	r4, [fp, #8]
   12518:	b	12364 <__lxstat64@plt+0x1508>
   1251c:	mov	r0, r5
   12520:	ldr	r1, [pc, #208]	; 125f8 <__lxstat64@plt+0x179c>
   12524:	bl	10c28 <strcmp@plt>
   12528:	ldr	r9, [sp]
   1252c:	ldr	r3, [sp, #4]
   12530:	orr	r3, r3, r9
   12534:	str	r3, [sp, #4]
   12538:	cmp	r0, #0
   1253c:	bne	125b0 <__lxstat64@plt+0x1754>
   12540:	add	r4, r4, #1
   12544:	str	r4, [fp, #8]
   12548:	b	12278 <__lxstat64@plt+0x141c>
   1254c:	mov	r9, r3
   12550:	ldr	r3, [sp, #4]
   12554:	orr	r3, r3, r9
   12558:	mov	r0, r3
   1255c:	str	r3, [sp, #4]
   12560:	add	sp, sp, #12
   12564:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12568:	mov	r0, r8
   1256c:	bl	113d0 <__lxstat64@plt+0x574>
   12570:	ldr	r4, [fp, #8]
   12574:	b	12364 <__lxstat64@plt+0x1508>
   12578:	mov	r9, #0
   1257c:	b	122fc <__lxstat64@plt+0x14a0>
   12580:	mov	r9, #0
   12584:	b	12304 <__lxstat64@plt+0x14a8>
   12588:	mov	r0, #2
   1258c:	b	12494 <__lxstat64@plt+0x1638>
   12590:	mov	r0, r8
   12594:	b	12494 <__lxstat64@plt+0x1638>
   12598:	mov	r0, #4
   1259c:	b	12494 <__lxstat64@plt+0x1638>
   125a0:	mov	r0, #3
   125a4:	b	12494 <__lxstat64@plt+0x1638>
   125a8:	str	r4, [fp, #8]
   125ac:	bl	11390 <__lxstat64@plt+0x534>
   125b0:	mov	r0, r3
   125b4:	add	sp, sp, #12
   125b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125bc:	ldr	r1, [pc, #56]	; 125fc <__lxstat64@plt+0x17a0>
   125c0:	mov	r0, r3
   125c4:	mov	r2, #5
   125c8:	bl	10c94 <dcgettext@plt>
   125cc:	mov	r4, r0
   125d0:	ldr	r0, [pc, #24]	; 125f0 <__lxstat64@plt+0x1794>
   125d4:	bl	16d24 <__lxstat64@plt+0x5ec8>
   125d8:	mov	r1, r0
   125dc:	mov	r0, r4
   125e0:	bl	1128c <__lxstat64@plt+0x430>
   125e4:	andeq	fp, r2, r4, asr #2
   125e8:	andeq	r9, r1, r4, rrx
   125ec:	andeq	r9, r1, r8, ror #1
   125f0:	andeq	r9, r1, r0, asr #1
   125f4:	ldrdeq	r9, [r1], -r0
   125f8:	andeq	r9, r1, ip, ror #1
   125fc:	andeq	r9, r1, r4, asr #1
   12600:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12604:	ldr	r4, [pc, #588]	; 12858 <__lxstat64@plt+0x19fc>
   12608:	ldr	r1, [pc, #588]	; 1285c <__lxstat64@plt+0x1a00>
   1260c:	ldr	sl, [r4, #8]
   12610:	ldr	r8, [r4]
   12614:	add	r5, sl, #1
   12618:	ldr	r6, [r8, r5, lsl #2]
   1261c:	mov	r0, r6
   12620:	bl	10c28 <strcmp@plt>
   12624:	cmp	r0, #0
   12628:	beq	12784 <__lxstat64@plt+0x1928>
   1262c:	ldr	r1, [pc, #556]	; 12860 <__lxstat64@plt+0x1a04>
   12630:	mov	r0, r6
   12634:	bl	10c28 <strcmp@plt>
   12638:	cmp	r0, #0
   1263c:	beq	12784 <__lxstat64@plt+0x1928>
   12640:	ldr	r1, [pc, #540]	; 12864 <__lxstat64@plt+0x1a08>
   12644:	mov	r0, r6
   12648:	bl	10c28 <strcmp@plt>
   1264c:	cmp	r0, #0
   12650:	beq	12784 <__lxstat64@plt+0x1928>
   12654:	ldr	r1, [pc, #524]	; 12868 <__lxstat64@plt+0x1a0c>
   12658:	mov	r0, r6
   1265c:	bl	10c28 <strcmp@plt>
   12660:	cmp	r0, #0
   12664:	beq	12784 <__lxstat64@plt+0x1928>
   12668:	ldr	r1, [pc, #508]	; 1286c <__lxstat64@plt+0x1a10>
   1266c:	mov	r0, r6
   12670:	bl	10c28 <strcmp@plt>
   12674:	cmp	r0, #0
   12678:	beq	12784 <__lxstat64@plt+0x1928>
   1267c:	ldr	r1, [pc, #492]	; 12870 <__lxstat64@plt+0x1a14>
   12680:	mov	r0, r6
   12684:	bl	10c28 <strcmp@plt>
   12688:	cmp	r0, #0
   1268c:	beq	12784 <__lxstat64@plt+0x1928>
   12690:	ldr	r1, [pc, #476]	; 12874 <__lxstat64@plt+0x1a18>
   12694:	mov	r0, r6
   12698:	bl	10c28 <strcmp@plt>
   1269c:	cmp	r0, #0
   126a0:	beq	12784 <__lxstat64@plt+0x1928>
   126a4:	ldr	r1, [pc, #460]	; 12878 <__lxstat64@plt+0x1a1c>
   126a8:	mov	r0, r6
   126ac:	bl	10c28 <strcmp@plt>
   126b0:	cmp	r0, #0
   126b4:	beq	12784 <__lxstat64@plt+0x1928>
   126b8:	ldr	r1, [pc, #444]	; 1287c <__lxstat64@plt+0x1a20>
   126bc:	mov	r0, r6
   126c0:	bl	10c28 <strcmp@plt>
   126c4:	cmp	r0, #0
   126c8:	beq	12784 <__lxstat64@plt+0x1928>
   126cc:	ldr	r1, [pc, #428]	; 12880 <__lxstat64@plt+0x1a24>
   126d0:	mov	r0, r6
   126d4:	bl	10c28 <strcmp@plt>
   126d8:	cmp	r0, #0
   126dc:	beq	12784 <__lxstat64@plt+0x1928>
   126e0:	ldr	r1, [pc, #412]	; 12884 <__lxstat64@plt+0x1a28>
   126e4:	mov	r0, r6
   126e8:	bl	10c28 <strcmp@plt>
   126ec:	cmp	r0, #0
   126f0:	beq	12784 <__lxstat64@plt+0x1928>
   126f4:	ldr	r1, [pc, #396]	; 12888 <__lxstat64@plt+0x1a2c>
   126f8:	mov	r0, r6
   126fc:	bl	10c28 <strcmp@plt>
   12700:	cmp	r0, #0
   12704:	beq	12784 <__lxstat64@plt+0x1928>
   12708:	lsl	r7, r5, #2
   1270c:	add	r7, r8, r7
   12710:	ldr	r1, [pc, #372]	; 1288c <__lxstat64@plt+0x1a30>
   12714:	ldr	r9, [r7, #-4]
   12718:	mov	r0, r9
   1271c:	bl	10c28 <strcmp@plt>
   12720:	cmp	r0, #0
   12724:	bne	12790 <__lxstat64@plt+0x1934>
   12728:	ldr	r3, [r4, #4]
   1272c:	str	r5, [r4, #8]
   12730:	cmp	r5, r3
   12734:	bge	1282c <__lxstat64@plt+0x19d0>
   12738:	ldr	r5, [r8, r5, lsl #2]
   1273c:	ldr	r1, [pc, #328]	; 1288c <__lxstat64@plt+0x1a30>
   12740:	mov	r0, r5
   12744:	bl	10c28 <strcmp@plt>
   12748:	cmp	r0, #0
   1274c:	beq	127f4 <__lxstat64@plt+0x1998>
   12750:	ldrb	r3, [r5]
   12754:	cmp	r3, #45	; 0x2d
   12758:	bne	1282c <__lxstat64@plt+0x19d0>
   1275c:	ldrb	r3, [r5, #1]
   12760:	cmp	r3, #0
   12764:	beq	1282c <__lxstat64@plt+0x19d0>
   12768:	ldrb	r3, [r5, #2]
   1276c:	cmp	r3, #0
   12770:	bne	1282c <__lxstat64@plt+0x19d0>
   12774:	bl	11898 <__lxstat64@plt+0xa3c>
   12778:	eor	r0, r0, #1
   1277c:	uxtb	r0, r0
   12780:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12784:	mov	r0, #0
   12788:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1278c:	b	113d0 <__lxstat64@plt+0x574>
   12790:	mov	r0, r9
   12794:	ldr	r1, [pc, #244]	; 12890 <__lxstat64@plt+0x1a34>
   12798:	bl	10c28 <strcmp@plt>
   1279c:	cmp	r0, #0
   127a0:	bne	127b8 <__lxstat64@plt+0x195c>
   127a4:	ldr	r0, [r7, #4]
   127a8:	ldr	r1, [pc, #228]	; 12894 <__lxstat64@plt+0x1a38>
   127ac:	bl	10c28 <strcmp@plt>
   127b0:	cmp	r0, #0
   127b4:	beq	12810 <__lxstat64@plt+0x19b4>
   127b8:	ldr	r1, [pc, #216]	; 12898 <__lxstat64@plt+0x1a3c>
   127bc:	mov	r0, r6
   127c0:	bl	10c28 <strcmp@plt>
   127c4:	cmp	r0, #0
   127c8:	beq	127e0 <__lxstat64@plt+0x1984>
   127cc:	mov	r0, r6
   127d0:	ldr	r1, [pc, #196]	; 1289c <__lxstat64@plt+0x1a40>
   127d4:	bl	10c28 <strcmp@plt>
   127d8:	cmp	r0, #0
   127dc:	bne	12830 <__lxstat64@plt+0x19d4>
   127e0:	ldr	r3, [r4, #4]
   127e4:	cmp	sl, r3
   127e8:	bge	1282c <__lxstat64@plt+0x19d0>
   127ec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   127f0:	b	12258 <__lxstat64@plt+0x13fc>
   127f4:	ldr	r3, [r7, #4]
   127f8:	add	sl, sl, #3
   127fc:	str	sl, [r4, #8]
   12800:	ldrb	r0, [r3]
   12804:	clz	r0, r0
   12808:	lsr	r0, r0, #5
   1280c:	b	12778 <__lxstat64@plt+0x191c>
   12810:	ldr	r3, [r8, r5, lsl #2]
   12814:	add	sl, sl, #3
   12818:	str	sl, [r4, #8]
   1281c:	ldrb	r0, [r3]
   12820:	adds	r0, r0, #0
   12824:	movne	r0, #1
   12828:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1282c:	bl	11390 <__lxstat64@plt+0x534>
   12830:	ldr	r1, [pc, #104]	; 128a0 <__lxstat64@plt+0x1a44>
   12834:	mov	r2, #5
   12838:	mov	r0, #0
   1283c:	bl	10c94 <dcgettext@plt>
   12840:	mov	r4, r0
   12844:	ldr	r0, [r8, r5, lsl #2]
   12848:	bl	16d24 <__lxstat64@plt+0x5ec8>
   1284c:	mov	r1, r0
   12850:	mov	r0, r4
   12854:	bl	1128c <__lxstat64@plt+0x430>
   12858:	andeq	fp, r2, r4, asr #2
   1285c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   12860:	ldrdeq	r8, [r1], -ip
   12864:	andeq	r8, r1, r0, ror #31
   12868:	andeq	r8, r1, r4, ror #31
   1286c:	andeq	r8, r1, r8, ror #31
   12870:	andeq	r8, r1, ip, ror #31
   12874:	strdeq	r8, [r1], -r0
   12878:	strdeq	r8, [r1], -r4
   1287c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   12880:	strdeq	r8, [r1], -ip
   12884:	andeq	r9, r1, r0
   12888:	andeq	r9, r1, r4
   1288c:	strheq	r9, [r1], -r8
   12890:	strheq	r9, [r1], -ip
   12894:	andeq	r9, r1, r0, asr #1
   12898:	andeq	r9, r1, r8, ror #1
   1289c:	andeq	r9, r1, ip, ror #1
   128a0:	strdeq	r9, [r1], -r0
   128a4:	subs	r5, r0, #0
   128a8:	push	{r7, lr}
   128ac:	sub	sp, sp, #56	; 0x38
   128b0:	beq	128ec <__lxstat64@plt+0x1a90>
   128b4:	ldr	r3, [pc, #940]	; 12c68 <__lxstat64@plt+0x1e0c>
   128b8:	mov	r2, #5
   128bc:	ldr	r1, [pc, #936]	; 12c6c <__lxstat64@plt+0x1e10>
   128c0:	mov	r0, #0
   128c4:	ldr	r4, [r3]
   128c8:	bl	10c94 <dcgettext@plt>
   128cc:	ldr	r3, [pc, #924]	; 12c70 <__lxstat64@plt+0x1e14>
   128d0:	mov	r1, #1
   128d4:	ldr	r3, [r3]
   128d8:	mov	r2, r0
   128dc:	mov	r0, r4
   128e0:	bl	10dcc <__fprintf_chk@plt>
   128e4:	mov	r0, r5
   128e8:	bl	10d6c <exit@plt>
   128ec:	ldr	r6, [pc, #896]	; 12c74 <__lxstat64@plt+0x1e18>
   128f0:	mov	r2, #5
   128f4:	ldr	r1, [pc, #892]	; 12c78 <__lxstat64@plt+0x1e1c>
   128f8:	bl	10c94 <dcgettext@plt>
   128fc:	ldr	r1, [r6]
   12900:	bl	10c10 <fputs_unlocked@plt>
   12904:	mov	r2, #5
   12908:	ldr	r1, [pc, #876]	; 12c7c <__lxstat64@plt+0x1e20>
   1290c:	mov	r0, r5
   12910:	bl	10c94 <dcgettext@plt>
   12914:	ldr	r1, [r6]
   12918:	bl	10c10 <fputs_unlocked@plt>
   1291c:	mov	r2, #5
   12920:	ldr	r1, [pc, #856]	; 12c80 <__lxstat64@plt+0x1e24>
   12924:	mov	r0, r5
   12928:	bl	10c94 <dcgettext@plt>
   1292c:	ldr	r1, [r6]
   12930:	bl	10c10 <fputs_unlocked@plt>
   12934:	mov	r2, #5
   12938:	ldr	r1, [pc, #836]	; 12c84 <__lxstat64@plt+0x1e28>
   1293c:	mov	r0, r5
   12940:	bl	10c94 <dcgettext@plt>
   12944:	ldr	r1, [r6]
   12948:	bl	10c10 <fputs_unlocked@plt>
   1294c:	mov	r2, #5
   12950:	ldr	r1, [pc, #816]	; 12c88 <__lxstat64@plt+0x1e2c>
   12954:	mov	r0, r5
   12958:	bl	10c94 <dcgettext@plt>
   1295c:	ldr	r1, [r6]
   12960:	bl	10c10 <fputs_unlocked@plt>
   12964:	mov	r2, #5
   12968:	ldr	r1, [pc, #796]	; 12c8c <__lxstat64@plt+0x1e30>
   1296c:	mov	r0, r5
   12970:	bl	10c94 <dcgettext@plt>
   12974:	ldr	r1, [r6]
   12978:	bl	10c10 <fputs_unlocked@plt>
   1297c:	mov	r2, #5
   12980:	ldr	r1, [pc, #776]	; 12c90 <__lxstat64@plt+0x1e34>
   12984:	mov	r0, r5
   12988:	bl	10c94 <dcgettext@plt>
   1298c:	ldr	r1, [r6]
   12990:	bl	10c10 <fputs_unlocked@plt>
   12994:	mov	r2, #5
   12998:	ldr	r1, [pc, #756]	; 12c94 <__lxstat64@plt+0x1e38>
   1299c:	mov	r0, r5
   129a0:	bl	10c94 <dcgettext@plt>
   129a4:	ldr	r1, [r6]
   129a8:	bl	10c10 <fputs_unlocked@plt>
   129ac:	mov	r2, #5
   129b0:	ldr	r1, [pc, #736]	; 12c98 <__lxstat64@plt+0x1e3c>
   129b4:	mov	r0, r5
   129b8:	bl	10c94 <dcgettext@plt>
   129bc:	ldr	r1, [r6]
   129c0:	bl	10c10 <fputs_unlocked@plt>
   129c4:	mov	r2, #5
   129c8:	ldr	r1, [pc, #716]	; 12c9c <__lxstat64@plt+0x1e40>
   129cc:	mov	r0, r5
   129d0:	bl	10c94 <dcgettext@plt>
   129d4:	ldr	r1, [r6]
   129d8:	bl	10c10 <fputs_unlocked@plt>
   129dc:	mov	r2, #5
   129e0:	ldr	r1, [pc, #696]	; 12ca0 <__lxstat64@plt+0x1e44>
   129e4:	mov	r0, r5
   129e8:	bl	10c94 <dcgettext@plt>
   129ec:	ldr	r1, [r6]
   129f0:	bl	10c10 <fputs_unlocked@plt>
   129f4:	mov	r2, #5
   129f8:	ldr	r1, [pc, #676]	; 12ca4 <__lxstat64@plt+0x1e48>
   129fc:	mov	r0, r5
   12a00:	bl	10c94 <dcgettext@plt>
   12a04:	ldr	r1, [r6]
   12a08:	bl	10c10 <fputs_unlocked@plt>
   12a0c:	mov	r2, #5
   12a10:	ldr	r1, [pc, #656]	; 12ca8 <__lxstat64@plt+0x1e4c>
   12a14:	mov	r0, r5
   12a18:	bl	10c94 <dcgettext@plt>
   12a1c:	ldr	r1, [r6]
   12a20:	bl	10c10 <fputs_unlocked@plt>
   12a24:	mov	r2, #5
   12a28:	ldr	r1, [pc, #636]	; 12cac <__lxstat64@plt+0x1e50>
   12a2c:	mov	r0, r5
   12a30:	bl	10c94 <dcgettext@plt>
   12a34:	ldr	r1, [r6]
   12a38:	bl	10c10 <fputs_unlocked@plt>
   12a3c:	mov	r2, #5
   12a40:	ldr	r1, [pc, #616]	; 12cb0 <__lxstat64@plt+0x1e54>
   12a44:	mov	r0, r5
   12a48:	bl	10c94 <dcgettext@plt>
   12a4c:	ldr	r1, [r6]
   12a50:	bl	10c10 <fputs_unlocked@plt>
   12a54:	mov	r2, #5
   12a58:	ldr	r1, [pc, #596]	; 12cb4 <__lxstat64@plt+0x1e58>
   12a5c:	mov	r0, r5
   12a60:	bl	10c94 <dcgettext@plt>
   12a64:	ldr	r1, [r6]
   12a68:	bl	10c10 <fputs_unlocked@plt>
   12a6c:	mov	r2, #5
   12a70:	ldr	r1, [pc, #576]	; 12cb8 <__lxstat64@plt+0x1e5c>
   12a74:	mov	r0, r5
   12a78:	bl	10c94 <dcgettext@plt>
   12a7c:	mov	r2, #5
   12a80:	ldr	r1, [pc, #564]	; 12cbc <__lxstat64@plt+0x1e60>
   12a84:	mov	r4, r0
   12a88:	mov	r0, r5
   12a8c:	bl	10c94 <dcgettext@plt>
   12a90:	mov	r1, r4
   12a94:	ldr	r4, [pc, #548]	; 12cc0 <__lxstat64@plt+0x1e64>
   12a98:	mov	r2, r0
   12a9c:	mov	r0, #1
   12aa0:	bl	10db4 <__printf_chk@plt>
   12aa4:	ldm	r4!, {r0, r1, r2, r3}
   12aa8:	mov	lr, sp
   12aac:	stmia	lr!, {r0, r1, r2, r3}
   12ab0:	ldm	r4!, {r0, r1, r2, r3}
   12ab4:	ldr	ip, [sp]
   12ab8:	stmia	lr!, {r0, r1, r2, r3}
   12abc:	cmp	ip, #0
   12ac0:	ldm	r4!, {r0, r1, r2, r3}
   12ac4:	stmia	lr!, {r0, r1, r2, r3}
   12ac8:	ldm	r4, {r0, r1}
   12acc:	moveq	r4, sp
   12ad0:	stm	lr, {r0, r1}
   12ad4:	beq	12b04 <__lxstat64@plt+0x1ca8>
   12ad8:	ldr	r7, [pc, #484]	; 12cc4 <__lxstat64@plt+0x1e68>
   12adc:	mov	r4, sp
   12ae0:	b	12af0 <__lxstat64@plt+0x1c94>
   12ae4:	ldr	ip, [r4, #8]!
   12ae8:	cmp	ip, #0
   12aec:	beq	12b04 <__lxstat64@plt+0x1ca8>
   12af0:	mov	r1, ip
   12af4:	mov	r0, r7
   12af8:	bl	10c28 <strcmp@plt>
   12afc:	cmp	r0, #0
   12b00:	bne	12ae4 <__lxstat64@plt+0x1c88>
   12b04:	ldr	r4, [r4, #4]
   12b08:	mov	r2, #5
   12b0c:	cmp	r4, #0
   12b10:	ldr	r1, [pc, #432]	; 12cc8 <__lxstat64@plt+0x1e6c>
   12b14:	beq	12bbc <__lxstat64@plt+0x1d60>
   12b18:	mov	r0, #0
   12b1c:	bl	10c94 <dcgettext@plt>
   12b20:	ldr	r3, [pc, #420]	; 12ccc <__lxstat64@plt+0x1e70>
   12b24:	ldr	r2, [pc, #420]	; 12cd0 <__lxstat64@plt+0x1e74>
   12b28:	mov	r1, r0
   12b2c:	mov	r0, #1
   12b30:	bl	10db4 <__printf_chk@plt>
   12b34:	mov	r1, #0
   12b38:	mov	r0, #5
   12b3c:	bl	10df0 <setlocale@plt>
   12b40:	cmp	r0, #0
   12b44:	ldreq	r7, [pc, #376]	; 12cc4 <__lxstat64@plt+0x1e68>
   12b48:	beq	12b64 <__lxstat64@plt+0x1d08>
   12b4c:	mov	r2, #3
   12b50:	ldr	r1, [pc, #380]	; 12cd4 <__lxstat64@plt+0x1e78>
   12b54:	bl	10e44 <strncmp@plt>
   12b58:	ldr	r7, [pc, #356]	; 12cc4 <__lxstat64@plt+0x1e68>
   12b5c:	cmp	r0, #0
   12b60:	bne	12c4c <__lxstat64@plt+0x1df0>
   12b64:	mov	r2, #5
   12b68:	ldr	r1, [pc, #360]	; 12cd8 <__lxstat64@plt+0x1e7c>
   12b6c:	mov	r0, #0
   12b70:	bl	10c94 <dcgettext@plt>
   12b74:	ldr	r3, [pc, #328]	; 12cc4 <__lxstat64@plt+0x1e68>
   12b78:	ldr	r2, [pc, #332]	; 12ccc <__lxstat64@plt+0x1e70>
   12b7c:	mov	r1, r0
   12b80:	mov	r0, #1
   12b84:	bl	10db4 <__printf_chk@plt>
   12b88:	mov	r2, #5
   12b8c:	ldr	r1, [pc, #328]	; 12cdc <__lxstat64@plt+0x1e80>
   12b90:	mov	r0, #0
   12b94:	bl	10c94 <dcgettext@plt>
   12b98:	ldr	r2, [pc, #320]	; 12ce0 <__lxstat64@plt+0x1e84>
   12b9c:	cmp	r4, r7
   12ba0:	ldr	r3, [pc, #316]	; 12ce4 <__lxstat64@plt+0x1e88>
   12ba4:	movne	r3, r2
   12ba8:	mov	r1, r0
   12bac:	mov	r2, r4
   12bb0:	mov	r0, #1
   12bb4:	bl	10db4 <__printf_chk@plt>
   12bb8:	b	128e4 <__lxstat64@plt+0x1a88>
   12bbc:	mov	r0, r4
   12bc0:	bl	10c94 <dcgettext@plt>
   12bc4:	ldr	r3, [pc, #256]	; 12ccc <__lxstat64@plt+0x1e70>
   12bc8:	ldr	r2, [pc, #256]	; 12cd0 <__lxstat64@plt+0x1e74>
   12bcc:	mov	r1, r0
   12bd0:	mov	r0, #1
   12bd4:	bl	10db4 <__printf_chk@plt>
   12bd8:	mov	r1, r4
   12bdc:	mov	r0, #5
   12be0:	bl	10df0 <setlocale@plt>
   12be4:	cmp	r0, #0
   12be8:	beq	12c00 <__lxstat64@plt+0x1da4>
   12bec:	mov	r2, #3
   12bf0:	ldr	r1, [pc, #220]	; 12cd4 <__lxstat64@plt+0x1e78>
   12bf4:	bl	10e44 <strncmp@plt>
   12bf8:	cmp	r0, #0
   12bfc:	bne	12c44 <__lxstat64@plt+0x1de8>
   12c00:	mov	r2, #5
   12c04:	ldr	r1, [pc, #204]	; 12cd8 <__lxstat64@plt+0x1e7c>
   12c08:	mov	r0, #0
   12c0c:	bl	10c94 <dcgettext@plt>
   12c10:	ldr	r3, [pc, #172]	; 12cc4 <__lxstat64@plt+0x1e68>
   12c14:	ldr	r2, [pc, #176]	; 12ccc <__lxstat64@plt+0x1e70>
   12c18:	mov	r4, r3
   12c1c:	mov	r1, r0
   12c20:	mov	r0, #1
   12c24:	bl	10db4 <__printf_chk@plt>
   12c28:	ldr	r1, [pc, #172]	; 12cdc <__lxstat64@plt+0x1e80>
   12c2c:	mov	r2, #5
   12c30:	mov	r0, #0
   12c34:	bl	10c94 <dcgettext@plt>
   12c38:	ldr	r3, [pc, #164]	; 12ce4 <__lxstat64@plt+0x1e88>
   12c3c:	mov	r1, r0
   12c40:	b	12bac <__lxstat64@plt+0x1d50>
   12c44:	ldr	r7, [pc, #120]	; 12cc4 <__lxstat64@plt+0x1e68>
   12c48:	mov	r4, r7
   12c4c:	mov	r2, #5
   12c50:	ldr	r1, [pc, #144]	; 12ce8 <__lxstat64@plt+0x1e8c>
   12c54:	mov	r0, #0
   12c58:	bl	10c94 <dcgettext@plt>
   12c5c:	ldr	r1, [r6]
   12c60:	bl	10c10 <fputs_unlocked@plt>
   12c64:	b	12b64 <__lxstat64@plt+0x1d08>
   12c68:	andeq	fp, r2, r8, lsr r1
   12c6c:	andeq	r9, r1, r0, lsl r1
   12c70:	andeq	fp, r2, r8, asr r1
   12c74:	andeq	fp, r2, ip, lsr r1
   12c78:	andeq	r9, r1, r8, lsr r1
   12c7c:	muleq	r1, r0, r1
   12c80:	andeq	r9, r1, r4, asr #3
   12c84:	strdeq	r9, [r1], -r4
   12c88:	andeq	r9, r1, ip, lsr #4
   12c8c:	andeq	r9, r1, r4, lsr #5
   12c90:	andeq	r9, r1, r0, lsr #7
   12c94:	muleq	r1, ip, r4
   12c98:	andeq	r9, r1, r4, lsl r6
   12c9c:	ldrdeq	r9, [r1], -r4
   12ca0:	andeq	r9, r1, r0, lsl #15
   12ca4:	muleq	r1, r4, r8
   12ca8:	strdeq	r9, [r1], -ip
   12cac:	andeq	r9, r1, ip, lsl fp
   12cb0:	andeq	r9, r1, r0, lsl #24
   12cb4:	andeq	r9, r1, ip, ror ip
   12cb8:	andeq	r9, r1, r4, lsl #26
   12cbc:	andeq	r9, r1, r4, asr #27
   12cc0:	andeq	r8, r1, r0, lsr #31
   12cc4:	ldrdeq	r9, [r1], -r0
   12cc8:	ldrdeq	r9, [r1], -r4
   12ccc:	andeq	r9, r1, ip, ror #27
   12cd0:	andeq	r9, r1, r4, lsl lr
   12cd4:	andeq	r9, r1, r4, lsr #28
   12cd8:	andeq	r9, r1, r0, ror lr
   12cdc:	andeq	r9, r1, ip, lsl #29
   12ce0:	andeq	r9, r1, r0, asr #3
   12ce4:	andeq	r9, r1, ip, lsr pc
   12ce8:	andeq	r9, r1, r8, lsr #28
   12cec:	ldr	r3, [pc, #4]	; 12cf8 <__lxstat64@plt+0x1e9c>
   12cf0:	str	r0, [r3]
   12cf4:	bx	lr
   12cf8:	andeq	fp, r2, r0, asr r1
   12cfc:	ldr	r3, [pc, #4]	; 12d08 <__lxstat64@plt+0x1eac>
   12d00:	strb	r0, [r3, #4]
   12d04:	bx	lr
   12d08:	andeq	fp, r2, r0, asr r1
   12d0c:	ldr	r3, [pc, #192]	; 12dd4 <__lxstat64@plt+0x1f78>
   12d10:	push	{r4, r5, r6, lr}
   12d14:	sub	sp, sp, #8
   12d18:	ldr	r0, [r3]
   12d1c:	bl	1851c <__lxstat64@plt+0x76c0>
   12d20:	cmp	r0, #0
   12d24:	beq	12d48 <__lxstat64@plt+0x1eec>
   12d28:	ldr	r4, [pc, #168]	; 12dd8 <__lxstat64@plt+0x1f7c>
   12d2c:	ldrb	r3, [r4, #4]
   12d30:	cmp	r3, #0
   12d34:	beq	12d64 <__lxstat64@plt+0x1f08>
   12d38:	bl	10d84 <__errno_location@plt>
   12d3c:	ldr	r3, [r0]
   12d40:	cmp	r3, #32
   12d44:	bne	12d64 <__lxstat64@plt+0x1f08>
   12d48:	ldr	r3, [pc, #140]	; 12ddc <__lxstat64@plt+0x1f80>
   12d4c:	ldr	r0, [r3]
   12d50:	bl	1851c <__lxstat64@plt+0x76c0>
   12d54:	cmp	r0, #0
   12d58:	bne	12dac <__lxstat64@plt+0x1f50>
   12d5c:	add	sp, sp, #8
   12d60:	pop	{r4, r5, r6, pc}
   12d64:	mov	r2, #5
   12d68:	ldr	r1, [pc, #112]	; 12de0 <__lxstat64@plt+0x1f84>
   12d6c:	mov	r0, #0
   12d70:	bl	10c94 <dcgettext@plt>
   12d74:	ldr	r4, [r4]
   12d78:	cmp	r4, #0
   12d7c:	mov	r5, r0
   12d80:	beq	12db8 <__lxstat64@plt+0x1f5c>
   12d84:	bl	10d84 <__errno_location@plt>
   12d88:	ldr	r6, [r0]
   12d8c:	mov	r0, r4
   12d90:	bl	15ac4 <__lxstat64@plt+0x4c68>
   12d94:	mov	r1, r6
   12d98:	str	r5, [sp]
   12d9c:	ldr	r2, [pc, #64]	; 12de4 <__lxstat64@plt+0x1f88>
   12da0:	mov	r3, r0
   12da4:	mov	r0, #0
   12da8:	bl	10d18 <error@plt>
   12dac:	ldr	r3, [pc, #52]	; 12de8 <__lxstat64@plt+0x1f8c>
   12db0:	ldr	r0, [r3]
   12db4:	bl	10c58 <_exit@plt>
   12db8:	bl	10d84 <__errno_location@plt>
   12dbc:	mov	r3, r5
   12dc0:	ldr	r2, [pc, #36]	; 12dec <__lxstat64@plt+0x1f90>
   12dc4:	ldr	r1, [r0]
   12dc8:	mov	r0, r4
   12dcc:	bl	10d18 <error@plt>
   12dd0:	b	12dac <__lxstat64@plt+0x1f50>
   12dd4:	andeq	fp, r2, ip, lsr r1
   12dd8:	andeq	fp, r2, r0, asr r1
   12ddc:	andeq	fp, r2, r8, lsr r1
   12de0:			; <UNDEFINED> instruction: 0x00019fb0
   12de4:			; <UNDEFINED> instruction: 0x00019fbc
   12de8:	andeq	fp, r2, r8, ror #1
   12dec:	andeq	r9, r1, r0, asr #31
   12df0:	push	{r4, r5, r6, r8, r9, lr}
   12df4:	mov	r4, r0
   12df8:	mov	r5, r1
   12dfc:	add	r6, r2, #20
   12e00:	mov	r8, #10
   12e04:	mov	r9, #0
   12e08:	mov	r3, #0
   12e0c:	strb	r3, [r2, #20]
   12e10:	mov	r0, r4
   12e14:	mov	r1, r5
   12e18:	mov	r2, r8
   12e1c:	mov	r3, r9
   12e20:	bl	18da4 <__lxstat64@plt+0x7f48>
   12e24:	mov	r0, r4
   12e28:	mov	r1, r5
   12e2c:	mov	r3, r9
   12e30:	add	r2, r2, #48	; 0x30
   12e34:	strb	r2, [r6, #-1]!
   12e38:	mov	r2, r8
   12e3c:	bl	18da4 <__lxstat64@plt+0x7f48>
   12e40:	mov	r4, r0
   12e44:	mov	r5, r1
   12e48:	orrs	r3, r4, r5
   12e4c:	bne	12e10 <__lxstat64@plt+0x1fb4>
   12e50:	mov	r0, r6
   12e54:	pop	{r4, r5, r6, r8, r9, pc}
   12e58:	push	{r4, r5, r6, lr}
   12e5c:	subs	r4, r0, #0
   12e60:	beq	12ed4 <__lxstat64@plt+0x2078>
   12e64:	mov	r1, #47	; 0x2f
   12e68:	bl	10dfc <strrchr@plt>
   12e6c:	subs	r5, r0, #0
   12e70:	beq	12ec0 <__lxstat64@plt+0x2064>
   12e74:	add	r6, r5, #1
   12e78:	sub	r3, r6, r4
   12e7c:	cmp	r3, #6
   12e80:	ble	12ec0 <__lxstat64@plt+0x2064>
   12e84:	mov	r2, #7
   12e88:	ldr	r1, [pc, #96]	; 12ef0 <__lxstat64@plt+0x2094>
   12e8c:	sub	r0, r5, #6
   12e90:	bl	10e44 <strncmp@plt>
   12e94:	cmp	r0, #0
   12e98:	bne	12ec0 <__lxstat64@plt+0x2064>
   12e9c:	mov	r2, #3
   12ea0:	ldr	r1, [pc, #76]	; 12ef4 <__lxstat64@plt+0x2098>
   12ea4:	mov	r0, r6
   12ea8:	bl	10e44 <strncmp@plt>
   12eac:	cmp	r0, #0
   12eb0:	movne	r4, r6
   12eb4:	ldreq	r3, [pc, #60]	; 12ef8 <__lxstat64@plt+0x209c>
   12eb8:	addeq	r4, r5, #4
   12ebc:	streq	r4, [r3]
   12ec0:	ldr	r2, [pc, #52]	; 12efc <__lxstat64@plt+0x20a0>
   12ec4:	ldr	r3, [pc, #52]	; 12f00 <__lxstat64@plt+0x20a4>
   12ec8:	str	r4, [r2]
   12ecc:	str	r4, [r3]
   12ed0:	pop	{r4, r5, r6, pc}
   12ed4:	ldr	r3, [pc, #40]	; 12f04 <__lxstat64@plt+0x20a8>
   12ed8:	mov	r2, #55	; 0x37
   12edc:	mov	r1, #1
   12ee0:	ldr	r3, [r3]
   12ee4:	ldr	r0, [pc, #28]	; 12f08 <__lxstat64@plt+0x20ac>
   12ee8:	bl	10cdc <fwrite@plt>
   12eec:	bl	10e50 <abort@plt>
   12ef0:	strdeq	r9, [r1], -ip
   12ef4:	andeq	sl, r1, r4
   12ef8:	andeq	fp, r2, r0, lsr r1
   12efc:	andeq	fp, r2, r8, asr r1
   12f00:	andeq	fp, r2, r4, lsr r1
   12f04:	andeq	fp, r2, r8, lsr r1
   12f08:	andeq	r9, r1, r4, asr #31
   12f0c:	push	{r4, r5, r6, lr}
   12f10:	mov	r4, r0
   12f14:	mov	r5, r1
   12f18:	bl	18790 <__lxstat64@plt+0x7934>
   12f1c:	ldrb	r3, [r0]
   12f20:	bic	r3, r3, #32
   12f24:	cmp	r3, #85	; 0x55
   12f28:	bne	12f88 <__lxstat64@plt+0x212c>
   12f2c:	ldrb	r3, [r0, #1]
   12f30:	bic	r3, r3, #32
   12f34:	cmp	r3, #84	; 0x54
   12f38:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f3c:	ldrb	r3, [r0, #2]
   12f40:	bic	r3, r3, #32
   12f44:	cmp	r3, #70	; 0x46
   12f48:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f4c:	ldrb	r3, [r0, #3]
   12f50:	cmp	r3, #45	; 0x2d
   12f54:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f58:	ldrb	r3, [r0, #4]
   12f5c:	cmp	r3, #56	; 0x38
   12f60:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f64:	ldrb	r3, [r0, #5]
   12f68:	cmp	r3, #0
   12f6c:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f70:	ldrb	r2, [r4]
   12f74:	ldr	r3, [pc, #152]	; 13014 <__lxstat64@plt+0x21b8>
   12f78:	ldr	r0, [pc, #152]	; 13018 <__lxstat64@plt+0x21bc>
   12f7c:	cmp	r2, #96	; 0x60
   12f80:	movne	r0, r3
   12f84:	pop	{r4, r5, r6, pc}
   12f88:	cmp	r3, #71	; 0x47
   12f8c:	bne	12fc4 <__lxstat64@plt+0x2168>
   12f90:	ldrb	r3, [r0, #1]
   12f94:	bic	r3, r3, #32
   12f98:	cmp	r3, #66	; 0x42
   12f9c:	bne	12fc4 <__lxstat64@plt+0x2168>
   12fa0:	ldrb	r3, [r0, #2]
   12fa4:	cmp	r3, #49	; 0x31
   12fa8:	bne	12fc4 <__lxstat64@plt+0x2168>
   12fac:	ldrb	r3, [r0, #3]
   12fb0:	cmp	r3, #56	; 0x38
   12fb4:	bne	12fc4 <__lxstat64@plt+0x2168>
   12fb8:	ldrb	r3, [r0, #4]
   12fbc:	cmp	r3, #48	; 0x30
   12fc0:	beq	12fd8 <__lxstat64@plt+0x217c>
   12fc4:	ldr	r3, [pc, #80]	; 1301c <__lxstat64@plt+0x21c0>
   12fc8:	cmp	r5, #9
   12fcc:	ldr	r0, [pc, #76]	; 13020 <__lxstat64@plt+0x21c4>
   12fd0:	movne	r0, r3
   12fd4:	pop	{r4, r5, r6, pc}
   12fd8:	ldrb	r3, [r0, #5]
   12fdc:	cmp	r3, #51	; 0x33
   12fe0:	bne	12fc4 <__lxstat64@plt+0x2168>
   12fe4:	ldrb	r3, [r0, #6]
   12fe8:	cmp	r3, #48	; 0x30
   12fec:	bne	12fc4 <__lxstat64@plt+0x2168>
   12ff0:	ldrb	r3, [r0, #7]
   12ff4:	cmp	r3, #0
   12ff8:	bne	12fc4 <__lxstat64@plt+0x2168>
   12ffc:	ldrb	r2, [r4]
   13000:	ldr	r3, [pc, #28]	; 13024 <__lxstat64@plt+0x21c8>
   13004:	ldr	r0, [pc, #28]	; 13028 <__lxstat64@plt+0x21cc>
   13008:	cmp	r2, #96	; 0x60
   1300c:	movne	r0, r3
   13010:	pop	{r4, r5, r6, pc}
   13014:	andeq	sl, r1, r0, rrx
   13018:	andeq	sl, r1, ip, asr r0
   1301c:	andeq	sl, r1, r0, ror r0
   13020:	andeq	sl, r1, ip, rrx
   13024:	andeq	sl, r1, r8, rrx
   13028:	andeq	sl, r1, r4, rrx
   1302c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13030:	sub	sp, sp, #140	; 0x8c
   13034:	mov	r9, r1
   13038:	str	r3, [sp, #24]
   1303c:	mov	r3, #1
   13040:	mov	sl, r0
   13044:	str	r2, [sp, #44]	; 0x2c
   13048:	str	r3, [sp, #28]
   1304c:	bl	10cf4 <__ctype_get_mb_cur_max@plt>
   13050:	ldr	r3, [sp, #180]	; 0xb4
   13054:	mov	fp, r9
   13058:	mov	r9, sl
   1305c:	lsr	r3, r3, #1
   13060:	and	r3, r3, #1
   13064:	str	r3, [sp, #40]	; 0x28
   13068:	ldr	r3, [sp, #180]	; 0xb4
   1306c:	mov	r2, #0
   13070:	and	r3, r3, #4
   13074:	str	r3, [sp, #100]	; 0x64
   13078:	ldr	r3, [sp, #180]	; 0xb4
   1307c:	str	r2, [sp, #76]	; 0x4c
   13080:	and	r3, r3, #1
   13084:	str	r3, [sp, #96]	; 0x60
   13088:	str	r2, [sp, #36]	; 0x24
   1308c:	str	r2, [sp, #56]	; 0x38
   13090:	str	r2, [sp, #68]	; 0x44
   13094:	str	r2, [sp, #72]	; 0x48
   13098:	str	r2, [sp, #84]	; 0x54
   1309c:	str	r0, [sp, #80]	; 0x50
   130a0:	ldr	r3, [sp, #176]	; 0xb0
   130a4:	cmp	r3, #10
   130a8:	ldrls	pc, [pc, r3, lsl #2]
   130ac:	b	14284 <__lxstat64@plt+0x3428>
   130b0:	ldrdeq	r3, [r1], -ip
   130b4:	strdeq	r3, [r1], -ip
   130b8:	andeq	r3, r1, r4, asr r5
   130bc:	andeq	r3, r1, r0, lsr r4
   130c0:	andeq	r3, r1, r8, lsr #11
   130c4:	andeq	r3, r1, r8, lsl #11
   130c8:	andeq	r3, r1, r0, asr r4
   130cc:	andeq	r3, r1, r4, ror r4
   130d0:	muleq	r1, ip, r4
   130d4:	muleq	r1, ip, r4
   130d8:	muleq	r1, ip, r4
   130dc:	mov	r3, #0
   130e0:	ldr	r1, [sp, #56]	; 0x38
   130e4:	ldr	r2, [sp, #176]	; 0xb0
   130e8:	ldr	lr, [sp, #176]	; 0xb0
   130ec:	mov	r8, r3
   130f0:	mov	ip, r3
   130f4:	str	r3, [sp, #40]	; 0x28
   130f8:	mov	r3, r1
   130fc:	cmp	r2, #2
   13100:	moveq	r3, #0
   13104:	andne	r3, r3, #1
   13108:	mov	r0, r3
   1310c:	str	r3, [sp, #92]	; 0x5c
   13110:	ldr	r3, [sp, #68]	; 0x44
   13114:	sub	lr, lr, #2
   13118:	adds	r2, r3, #0
   1311c:	movne	r2, #1
   13120:	and	r3, r1, ip
   13124:	and	r3, r2, r3
   13128:	clz	lr, lr
   1312c:	str	r3, [sp, #88]	; 0x58
   13130:	lsr	lr, lr, #5
   13134:	mov	r3, ip
   13138:	and	r3, r3, lr
   1313c:	mov	sl, #0
   13140:	and	r0, r2, r0
   13144:	str	r3, [sp, #64]	; 0x40
   13148:	eor	r3, r1, #1
   1314c:	str	lr, [sp, #52]	; 0x34
   13150:	str	r0, [sp, #48]	; 0x30
   13154:	str	r3, [sp, #60]	; 0x3c
   13158:	ldr	r3, [sp, #24]
   1315c:	cmn	r3, #1
   13160:	beq	13690 <__lxstat64@plt+0x2834>
   13164:	subs	r7, r3, sl
   13168:	movne	r7, #1
   1316c:	cmp	r7, #0
   13170:	beq	136a8 <__lxstat64@plt+0x284c>
   13174:	ldr	r3, [sp, #48]	; 0x30
   13178:	cmp	r3, #0
   1317c:	beq	13a14 <__lxstat64@plt+0x2bb8>
   13180:	ldr	r2, [sp, #68]	; 0x44
   13184:	ldr	r1, [sp, #24]
   13188:	cmp	r2, #1
   1318c:	mov	r3, r2
   13190:	movls	r3, #0
   13194:	movhi	r3, #1
   13198:	cmn	r1, #1
   1319c:	movne	r3, #0
   131a0:	cmp	r3, #0
   131a4:	add	r4, sl, r2
   131a8:	beq	131b8 <__lxstat64@plt+0x235c>
   131ac:	ldr	r0, [sp, #44]	; 0x2c
   131b0:	bl	10d78 <strlen@plt>
   131b4:	str	r0, [sp, #24]
   131b8:	ldr	r3, [sp, #24]
   131bc:	cmp	r3, r4
   131c0:	ldr	r3, [sp, #44]	; 0x2c
   131c4:	add	r5, r3, sl
   131c8:	bcc	13a1c <__lxstat64@plt+0x2bc0>
   131cc:	mov	r0, r5
   131d0:	ldr	r2, [sp, #68]	; 0x44
   131d4:	ldr	r1, [sp, #72]	; 0x48
   131d8:	bl	10c7c <memcmp@plt>
   131dc:	cmp	r0, #0
   131e0:	bne	13a1c <__lxstat64@plt+0x2bc0>
   131e4:	ldr	r3, [sp, #40]	; 0x28
   131e8:	cmp	r3, #0
   131ec:	bne	143d8 <__lxstat64@plt+0x357c>
   131f0:	ldrb	r4, [r5]
   131f4:	cmp	r4, #126	; 0x7e
   131f8:	ldrls	pc, [pc, r4, lsl #2]
   131fc:	b	14314 <__lxstat64@plt+0x34b8>
   13200:	ldrdeq	r3, [r1], -r4
   13204:	andeq	r4, r1, r4, lsl r3
   13208:	andeq	r4, r1, r4, lsl r3
   1320c:	andeq	r4, r1, r4, lsl r3
   13210:	andeq	r4, r1, r4, lsl r3
   13214:	andeq	r4, r1, r4, lsl r3
   13218:	andeq	r4, r1, r4, lsl r3
   1321c:	andeq	r3, r1, r0, asr #17
   13220:	andeq	r3, r1, ip, lsr #17
   13224:	andeq	r3, r1, r8, lsl #17
   13228:	andeq	r3, r1, r8, ror #16
   1322c:	muleq	r1, r8, r8
   13230:	ldrdeq	r3, [r1], -r0
   13234:	andeq	r3, r1, r4, lsl #20
   13238:	andeq	r4, r1, r4, lsl r3
   1323c:	andeq	r4, r1, r4, lsl r3
   13240:	andeq	r4, r1, r4, lsl r3
   13244:	andeq	r4, r1, r4, lsl r3
   13248:	andeq	r4, r1, r4, lsl r3
   1324c:	andeq	r4, r1, r4, lsl r3
   13250:	andeq	r4, r1, r4, lsl r3
   13254:	andeq	r4, r1, r4, lsl r3
   13258:	andeq	r4, r1, r4, lsl r3
   1325c:	andeq	r4, r1, r4, lsl r3
   13260:	andeq	r4, r1, r4, lsl r3
   13264:	andeq	r4, r1, r4, lsl r3
   13268:	andeq	r4, r1, r4, lsl r3
   1326c:	andeq	r4, r1, r4, lsl r3
   13270:	andeq	r4, r1, r4, lsl r3
   13274:	andeq	r4, r1, r4, lsl r3
   13278:	andeq	r4, r1, r4, lsl r3
   1327c:	andeq	r4, r1, r4, lsl r3
   13280:	strdeq	r3, [r1], -r4
   13284:	ldrdeq	r3, [r1], -r4
   13288:	ldrdeq	r3, [r1], -r4
   1328c:			; <UNDEFINED> instruction: 0x000139b4
   13290:	ldrdeq	r3, [r1], -r4
   13294:	andeq	r3, r1, r0, asr #15
   13298:	ldrdeq	r3, [r1], -r4
   1329c:	muleq	r1, ip, r7
   132a0:	ldrdeq	r3, [r1], -r4
   132a4:	ldrdeq	r3, [r1], -r4
   132a8:	ldrdeq	r3, [r1], -r4
   132ac:	andeq	r3, r1, r0, asr #15
   132b0:	andeq	r3, r1, r0, asr #15
   132b4:	andeq	r3, r1, r0, asr #15
   132b8:	andeq	r3, r1, r0, asr #15
   132bc:	andeq	r3, r1, r0, asr #15
   132c0:	andeq	r3, r1, r0, asr #15
   132c4:	andeq	r3, r1, r0, asr #15
   132c8:	andeq	r3, r1, r0, asr #15
   132cc:	andeq	r3, r1, r0, asr #15
   132d0:	andeq	r3, r1, r0, asr #15
   132d4:	andeq	r3, r1, r0, asr #15
   132d8:	andeq	r3, r1, r0, asr #15
   132dc:	andeq	r3, r1, r0, asr #15
   132e0:	andeq	r3, r1, r0, asr #15
   132e4:	andeq	r3, r1, r0, asr #15
   132e8:	andeq	r3, r1, r0, asr #15
   132ec:	ldrdeq	r3, [r1], -r4
   132f0:	ldrdeq	r3, [r1], -r4
   132f4:	ldrdeq	r3, [r1], -r4
   132f8:	ldrdeq	r3, [r1], -r4
   132fc:	andeq	r3, r1, ip, asr #14
   13300:	andeq	r4, r1, r4, lsl r3
   13304:	andeq	r3, r1, r0, asr #15
   13308:	andeq	r3, r1, r0, asr #15
   1330c:	andeq	r3, r1, r0, asr #15
   13310:	andeq	r3, r1, r0, asr #15
   13314:	andeq	r3, r1, r0, asr #15
   13318:	andeq	r3, r1, r0, asr #15
   1331c:	andeq	r3, r1, r0, asr #15
   13320:	andeq	r3, r1, r0, asr #15
   13324:	andeq	r3, r1, r0, asr #15
   13328:	andeq	r3, r1, r0, asr #15
   1332c:	andeq	r3, r1, r0, asr #15
   13330:	andeq	r3, r1, r0, asr #15
   13334:	andeq	r3, r1, r0, asr #15
   13338:	andeq	r3, r1, r0, asr #15
   1333c:	andeq	r3, r1, r0, asr #15
   13340:	andeq	r3, r1, r0, asr #15
   13344:	andeq	r3, r1, r0, asr #15
   13348:	andeq	r3, r1, r0, asr #15
   1334c:	andeq	r3, r1, r0, asr #15
   13350:	andeq	r3, r1, r0, asr #15
   13354:	andeq	r3, r1, r0, asr #15
   13358:	andeq	r3, r1, r0, asr #15
   1335c:	andeq	r3, r1, r0, asr #15
   13360:	andeq	r3, r1, r0, asr #15
   13364:	andeq	r3, r1, r0, asr #15
   13368:	andeq	r3, r1, r0, asr #15
   1336c:	ldrdeq	r3, [r1], -r4
   13370:	andeq	r3, r1, r8, lsl r7
   13374:	andeq	r3, r1, r0, asr #15
   13378:	ldrdeq	r3, [r1], -r4
   1337c:	andeq	r3, r1, r0, asr #15
   13380:	ldrdeq	r3, [r1], -r4
   13384:	andeq	r3, r1, r0, asr #15
   13388:	andeq	r3, r1, r0, asr #15
   1338c:	andeq	r3, r1, r0, asr #15
   13390:	andeq	r3, r1, r0, asr #15
   13394:	andeq	r3, r1, r0, asr #15
   13398:	andeq	r3, r1, r0, asr #15
   1339c:	andeq	r3, r1, r0, asr #15
   133a0:	andeq	r3, r1, r0, asr #15
   133a4:	andeq	r3, r1, r0, asr #15
   133a8:	andeq	r3, r1, r0, asr #15
   133ac:	andeq	r3, r1, r0, asr #15
   133b0:	andeq	r3, r1, r0, asr #15
   133b4:	andeq	r3, r1, r0, asr #15
   133b8:	andeq	r3, r1, r0, asr #15
   133bc:	andeq	r3, r1, r0, asr #15
   133c0:	andeq	r3, r1, r0, asr #15
   133c4:	andeq	r3, r1, r0, asr #15
   133c8:	andeq	r3, r1, r0, asr #15
   133cc:	andeq	r3, r1, r0, asr #15
   133d0:	andeq	r3, r1, r0, asr #15
   133d4:	andeq	r3, r1, r0, asr #15
   133d8:	andeq	r3, r1, r0, asr #15
   133dc:	andeq	r3, r1, r0, asr #15
   133e0:	andeq	r3, r1, r0, asr #15
   133e4:	andeq	r3, r1, r0, asr #15
   133e8:	andeq	r3, r1, r0, asr #15
   133ec:	ldrdeq	r3, [r1], -r0
   133f0:	ldrdeq	r3, [r1], -r4
   133f4:	ldrdeq	r3, [r1], -r0
   133f8:			; <UNDEFINED> instruction: 0x000139b4
   133fc:	mov	r3, #1
   13400:	str	r3, [sp, #40]	; 0x28
   13404:	str	r3, [sp, #68]	; 0x44
   13408:	mov	r8, #0
   1340c:	ldr	r3, [pc, #4056]	; 143ec <__lxstat64@plt+0x3590>
   13410:	str	r3, [sp, #72]	; 0x48
   13414:	mov	r3, #2
   13418:	str	r3, [sp, #176]	; 0xb0
   1341c:	ldr	r1, [sp, #56]	; 0x38
   13420:	mov	r2, r3
   13424:	ldr	ip, [sp, #40]	; 0x28
   13428:	mov	lr, r3
   1342c:	b	130f8 <__lxstat64@plt+0x229c>
   13430:	mov	r3, #1
   13434:	str	r3, [sp, #56]	; 0x38
   13438:	str	r3, [sp, #68]	; 0x44
   1343c:	str	r3, [sp, #40]	; 0x28
   13440:	ldr	r3, [pc, #4004]	; 143ec <__lxstat64@plt+0x3590>
   13444:	mov	r8, #0
   13448:	str	r3, [sp, #72]	; 0x48
   1344c:	b	13414 <__lxstat64@plt+0x25b8>
   13450:	mov	r3, #1
   13454:	str	r3, [sp, #56]	; 0x38
   13458:	str	r3, [sp, #68]	; 0x44
   1345c:	str	r3, [sp, #40]	; 0x28
   13460:	ldr	r3, [pc, #3976]	; 143f0 <__lxstat64@plt+0x3594>
   13464:	mov	r8, #0
   13468:	str	r3, [sp, #72]	; 0x48
   1346c:	mov	r3, #5
   13470:	b	13418 <__lxstat64@plt+0x25bc>
   13474:	mov	r3, #0
   13478:	str	r3, [sp, #40]	; 0x28
   1347c:	mov	r3, #1
   13480:	str	r3, [sp, #56]	; 0x38
   13484:	mov	r8, #0
   13488:	mov	r1, r3
   1348c:	ldr	r2, [sp, #176]	; 0xb0
   13490:	ldr	ip, [sp, #40]	; 0x28
   13494:	ldr	lr, [sp, #176]	; 0xb0
   13498:	b	130f8 <__lxstat64@plt+0x229c>
   1349c:	ldr	r3, [sp, #176]	; 0xb0
   134a0:	cmp	r3, #10
   134a4:	beq	134e8 <__lxstat64@plt+0x268c>
   134a8:	mov	r2, #5
   134ac:	ldr	r1, [pc, #3904]	; 143f4 <__lxstat64@plt+0x3598>
   134b0:	mov	r0, #0
   134b4:	bl	10c94 <dcgettext@plt>
   134b8:	ldr	r2, [pc, #3892]	; 143f4 <__lxstat64@plt+0x3598>
   134bc:	cmp	r0, r2
   134c0:	str	r0, [sp, #188]	; 0xbc
   134c4:	beq	14580 <__lxstat64@plt+0x3724>
   134c8:	mov	r2, #5
   134cc:	ldr	r1, [pc, #3864]	; 143ec <__lxstat64@plt+0x3590>
   134d0:	mov	r0, #0
   134d4:	bl	10c94 <dcgettext@plt>
   134d8:	ldr	r2, [pc, #3852]	; 143ec <__lxstat64@plt+0x3590>
   134dc:	cmp	r0, r2
   134e0:	str	r0, [sp, #192]	; 0xc0
   134e4:	beq	14570 <__lxstat64@plt+0x3714>
   134e8:	ldr	r8, [sp, #40]	; 0x28
   134ec:	cmp	r8, #0
   134f0:	movne	r8, #0
   134f4:	bne	13524 <__lxstat64@plt+0x26c8>
   134f8:	ldr	r3, [sp, #188]	; 0xbc
   134fc:	ldrb	r3, [r3]
   13500:	cmp	r3, #0
   13504:	beq	13524 <__lxstat64@plt+0x26c8>
   13508:	ldr	r2, [sp, #188]	; 0xbc
   1350c:	cmp	fp, r8
   13510:	strbhi	r3, [r9, r8]
   13514:	ldrb	r3, [r2, #1]!
   13518:	add	r8, r8, #1
   1351c:	cmp	r3, #0
   13520:	bne	1350c <__lxstat64@plt+0x26b0>
   13524:	ldr	r0, [sp, #192]	; 0xc0
   13528:	bl	10d78 <strlen@plt>
   1352c:	ldr	r3, [sp, #192]	; 0xc0
   13530:	ldr	r2, [sp, #176]	; 0xb0
   13534:	str	r3, [sp, #72]	; 0x48
   13538:	mov	r3, #1
   1353c:	str	r3, [sp, #56]	; 0x38
   13540:	mov	r1, r3
   13544:	ldr	ip, [sp, #40]	; 0x28
   13548:	ldr	lr, [sp, #176]	; 0xb0
   1354c:	str	r0, [sp, #68]	; 0x44
   13550:	b	130f8 <__lxstat64@plt+0x229c>
   13554:	ldr	r3, [sp, #40]	; 0x28
   13558:	cmp	r3, #0
   1355c:	beq	14204 <__lxstat64@plt+0x33a8>
   13560:	mov	r3, #1
   13564:	str	r3, [sp, #68]	; 0x44
   13568:	ldr	r3, [pc, #3708]	; 143ec <__lxstat64@plt+0x3590>
   1356c:	str	r3, [sp, #72]	; 0x48
   13570:	mov	r8, #0
   13574:	ldr	r1, [sp, #56]	; 0x38
   13578:	ldr	r2, [sp, #176]	; 0xb0
   1357c:	ldr	ip, [sp, #40]	; 0x28
   13580:	ldr	lr, [sp, #176]	; 0xb0
   13584:	b	130f8 <__lxstat64@plt+0x229c>
   13588:	ldr	r3, [sp, #40]	; 0x28
   1358c:	cmp	r3, #0
   13590:	beq	14288 <__lxstat64@plt+0x342c>
   13594:	str	r3, [sp, #56]	; 0x38
   13598:	mov	r3, #1
   1359c:	str	r3, [sp, #68]	; 0x44
   135a0:	ldr	r3, [pc, #3656]	; 143f0 <__lxstat64@plt+0x3594>
   135a4:	b	1356c <__lxstat64@plt+0x2710>
   135a8:	ldr	r3, [sp, #40]	; 0x28
   135ac:	cmp	r3, #0
   135b0:	mov	r3, #1
   135b4:	streq	r3, [sp, #56]	; 0x38
   135b8:	beq	14204 <__lxstat64@plt+0x33a8>
   135bc:	str	r3, [sp, #68]	; 0x44
   135c0:	ldr	r3, [pc, #3620]	; 143ec <__lxstat64@plt+0x3590>
   135c4:	mov	r8, #0
   135c8:	str	r3, [sp, #72]	; 0x48
   135cc:	b	13414 <__lxstat64@plt+0x25b8>
   135d0:	ldr	r3, [sp, #24]
   135d4:	ldr	r6, [sp, #48]	; 0x30
   135d8:	cmn	r3, #1
   135dc:	beq	13c38 <__lxstat64@plt+0x2ddc>
   135e0:	subs	r3, r3, #1
   135e4:	movne	r3, #1
   135e8:	cmp	r3, #0
   135ec:	beq	139b8 <__lxstat64@plt+0x2b5c>
   135f0:	ldr	r1, [sp, #52]	; 0x34
   135f4:	mov	r7, r3
   135f8:	mov	r3, #0
   135fc:	str	r3, [sp, #32]
   13600:	ldr	r3, [sp, #60]	; 0x3c
   13604:	orr	r2, r1, r3
   13608:	ldr	r3, [sp, #40]	; 0x28
   1360c:	eor	r2, r2, #1
   13610:	orr	r2, r3, r2
   13614:	tst	r2, #255	; 0xff
   13618:	bne	13f3c <__lxstat64@plt+0x30e0>
   1361c:	cmp	r6, #0
   13620:	bne	137fc <__lxstat64@plt+0x29a0>
   13624:	ldr	r3, [sp, #36]	; 0x24
   13628:	add	sl, sl, #1
   1362c:	and	r3, r3, r7
   13630:	uxtb	r6, r3
   13634:	cmp	r6, #0
   13638:	beq	13664 <__lxstat64@plt+0x2808>
   1363c:	cmp	fp, r8
   13640:	movhi	r3, #39	; 0x27
   13644:	strbhi	r3, [r9, r8]
   13648:	add	r3, r8, #1
   1364c:	cmp	fp, r3
   13650:	movhi	r2, #39	; 0x27
   13654:	add	r8, r8, #2
   13658:	strbhi	r2, [r9, r3]
   1365c:	mov	r3, #0
   13660:	str	r3, [sp, #36]	; 0x24
   13664:	ldr	r2, [sp, #32]
   13668:	cmp	r8, fp
   1366c:	ldr	r3, [sp, #28]
   13670:	strbcc	r4, [r9, r8]
   13674:	cmp	r2, #0
   13678:	moveq	r3, #0
   1367c:	str	r3, [sp, #28]
   13680:	ldr	r3, [sp, #24]
   13684:	add	r8, r8, #1
   13688:	cmn	r3, #1
   1368c:	bne	13164 <__lxstat64@plt+0x2308>
   13690:	ldr	r3, [sp, #44]	; 0x2c
   13694:	ldrb	r3, [r3, sl]
   13698:	adds	r7, r3, #0
   1369c:	movne	r7, #1
   136a0:	cmp	r7, #0
   136a4:	bne	13174 <__lxstat64@plt+0x2318>
   136a8:	ldr	r3, [sp, #64]	; 0x40
   136ac:	cmp	r8, #0
   136b0:	movne	r3, #0
   136b4:	andeq	r3, r3, #1
   136b8:	cmp	r3, #0
   136bc:	str	r3, [sp, #64]	; 0x40
   136c0:	bne	14164 <__lxstat64@plt+0x3308>
   136c4:	ldr	r3, [sp, #40]	; 0x28
   136c8:	ldr	r2, [sp, #52]	; 0x34
   136cc:	eor	r3, r3, #1
   136d0:	ands	r2, r2, r3
   136d4:	beq	14590 <__lxstat64@plt+0x3734>
   136d8:	ldr	r3, [sp, #76]	; 0x4c
   136dc:	cmp	r3, #0
   136e0:	beq	14560 <__lxstat64@plt+0x3704>
   136e4:	ldr	r3, [sp, #28]
   136e8:	cmp	r3, #0
   136ec:	bne	1451c <__lxstat64@plt+0x36c0>
   136f0:	ldr	r2, [sp, #84]	; 0x54
   136f4:	clz	r3, fp
   136f8:	cmp	r2, #0
   136fc:	lsr	r3, r3, #5
   13700:	moveq	r3, #0
   13704:	cmp	r3, #0
   13708:	beq	144bc <__lxstat64@plt+0x3660>
   1370c:	mov	fp, r2
   13710:	str	r3, [sp, #76]	; 0x4c
   13714:	b	130a0 <__lxstat64@plt+0x2244>
   13718:	ldr	r3, [sp, #176]	; 0xb0
   1371c:	ldr	r6, [sp, #48]	; 0x30
   13720:	cmp	r3, #2
   13724:	beq	13c5c <__lxstat64@plt+0x2e00>
   13728:	ldr	r3, [sp, #88]	; 0x58
   1372c:	cmp	r3, #0
   13730:	beq	141e0 <__lxstat64@plt+0x3384>
   13734:	mov	r3, #0
   13738:	add	sl, sl, #1
   1373c:	ldr	r6, [sp, #36]	; 0x24
   13740:	str	r3, [sp, #32]
   13744:	mov	r4, #92	; 0x5c
   13748:	b	13634 <__lxstat64@plt+0x27d8>
   1374c:	ldr	r3, [sp, #176]	; 0xb0
   13750:	ldr	r6, [sp, #48]	; 0x30
   13754:	cmp	r3, #2
   13758:	beq	13c8c <__lxstat64@plt+0x2e30>
   1375c:	cmp	r3, #5
   13760:	bne	141f0 <__lxstat64@plt+0x3394>
   13764:	ldr	r3, [sp, #100]	; 0x64
   13768:	cmp	r3, #0
   1376c:	beq	14254 <__lxstat64@plt+0x33f8>
   13770:	ldr	r2, [sp, #24]
   13774:	add	r3, sl, #2
   13778:	cmp	r2, r3
   1377c:	bls	1378c <__lxstat64@plt+0x2930>
   13780:	ldrb	r4, [r5, #1]
   13784:	cmp	r4, #63	; 0x3f
   13788:	beq	143fc <__lxstat64@plt+0x35a0>
   1378c:	mov	r1, #0
   13790:	str	r1, [sp, #32]
   13794:	mov	r4, #63	; 0x3f
   13798:	b	13600 <__lxstat64@plt+0x27a4>
   1379c:	ldr	r3, [sp, #176]	; 0xb0
   137a0:	ldr	r6, [sp, #48]	; 0x30
   137a4:	cmp	r3, #2
   137a8:	beq	13cb8 <__lxstat64@plt+0x2e5c>
   137ac:	str	r7, [sp, #32]
   137b0:	str	r7, [sp, #76]	; 0x4c
   137b4:	mov	r1, #0
   137b8:	mov	r4, #39	; 0x27
   137bc:	b	13600 <__lxstat64@plt+0x27a4>
   137c0:	ldr	r6, [sp, #48]	; 0x30
   137c4:	ldr	r1, [sp, #52]	; 0x34
   137c8:	str	r7, [sp, #32]
   137cc:	b	13600 <__lxstat64@plt+0x27a4>
   137d0:	ldr	r6, [sp, #48]	; 0x30
   137d4:	ldr	r1, [sp, #52]	; 0x34
   137d8:	mov	r4, #12
   137dc:	mov	r3, #102	; 0x66
   137e0:	ldr	r2, [sp, #56]	; 0x38
   137e4:	cmp	r2, #0
   137e8:	streq	r2, [sp, #32]
   137ec:	beq	13600 <__lxstat64@plt+0x27a4>
   137f0:	mov	r4, r3
   137f4:	mov	r3, #0
   137f8:	str	r3, [sp, #32]
   137fc:	ldr	r3, [sp, #40]	; 0x28
   13800:	cmp	r3, #0
   13804:	bne	13f74 <__lxstat64@plt+0x3118>
   13808:	ldr	r3, [sp, #36]	; 0x24
   1380c:	eor	r3, r3, #1
   13810:	and	r3, r3, r1
   13814:	ands	r3, r3, #255	; 0xff
   13818:	beq	13850 <__lxstat64@plt+0x29f4>
   1381c:	cmp	fp, r8
   13820:	movhi	r2, #39	; 0x27
   13824:	strbhi	r2, [r9, r8]
   13828:	add	r2, r8, #1
   1382c:	cmp	fp, r2
   13830:	movhi	r1, #36	; 0x24
   13834:	strbhi	r1, [r9, r2]
   13838:	add	r2, r8, #2
   1383c:	cmp	fp, r2
   13840:	add	r8, r8, #3
   13844:	movhi	r1, #39	; 0x27
   13848:	strbhi	r1, [r9, r2]
   1384c:	str	r3, [sp, #36]	; 0x24
   13850:	cmp	fp, r8
   13854:	movhi	r3, #92	; 0x5c
   13858:	strbhi	r3, [r9, r8]
   1385c:	add	sl, sl, #1
   13860:	add	r8, r8, #1
   13864:	b	13664 <__lxstat64@plt+0x2808>
   13868:	ldr	r6, [sp, #48]	; 0x30
   1386c:	mov	r4, #10
   13870:	mov	r3, #110	; 0x6e
   13874:	ldr	r2, [sp, #64]	; 0x40
   13878:	cmp	r2, #0
   1387c:	bne	142fc <__lxstat64@plt+0x34a0>
   13880:	ldr	r1, [sp, #52]	; 0x34
   13884:	b	137e0 <__lxstat64@plt+0x2984>
   13888:	ldr	r6, [sp, #48]	; 0x30
   1388c:	ldr	r1, [sp, #52]	; 0x34
   13890:	mov	r3, #116	; 0x74
   13894:	b	137e0 <__lxstat64@plt+0x2984>
   13898:	ldr	r6, [sp, #48]	; 0x30
   1389c:	ldr	r1, [sp, #52]	; 0x34
   138a0:	mov	r4, #11
   138a4:	mov	r3, #118	; 0x76
   138a8:	b	137e0 <__lxstat64@plt+0x2984>
   138ac:	ldr	r6, [sp, #48]	; 0x30
   138b0:	ldr	r1, [sp, #52]	; 0x34
   138b4:	mov	r4, #8
   138b8:	mov	r3, #98	; 0x62
   138bc:	b	137e0 <__lxstat64@plt+0x2984>
   138c0:	ldr	r6, [sp, #48]	; 0x30
   138c4:	ldr	r1, [sp, #52]	; 0x34
   138c8:	mov	r4, #7
   138cc:	mov	r3, #97	; 0x61
   138d0:	b	137e0 <__lxstat64@plt+0x2984>
   138d4:	ldr	r3, [sp, #56]	; 0x38
   138d8:	ldr	r6, [sp, #48]	; 0x30
   138dc:	cmp	r3, #0
   138e0:	beq	13da4 <__lxstat64@plt+0x2f48>
   138e4:	ldr	r3, [sp, #40]	; 0x28
   138e8:	cmp	r3, #0
   138ec:	bne	143d8 <__lxstat64@plt+0x357c>
   138f0:	ldr	r3, [sp, #36]	; 0x24
   138f4:	ldr	r2, [sp, #52]	; 0x34
   138f8:	eor	r3, r3, #1
   138fc:	ands	r3, r2, r3
   13900:	moveq	r2, r8
   13904:	beq	1393c <__lxstat64@plt+0x2ae0>
   13908:	cmp	fp, r8
   1390c:	movhi	r2, #39	; 0x27
   13910:	strbhi	r2, [r9, r8]
   13914:	add	r2, r8, #1
   13918:	cmp	fp, r2
   1391c:	movhi	r1, #36	; 0x24
   13920:	strbhi	r1, [r9, r2]
   13924:	add	r2, r8, #2
   13928:	cmp	fp, r2
   1392c:	movhi	r1, #39	; 0x27
   13930:	strbhi	r1, [r9, r2]
   13934:	add	r2, r8, #3
   13938:	str	r3, [sp, #36]	; 0x24
   1393c:	cmp	fp, r2
   13940:	movhi	r3, #92	; 0x5c
   13944:	strbhi	r3, [r9, r2]
   13948:	ldr	r3, [sp, #92]	; 0x5c
   1394c:	add	r8, r2, #1
   13950:	cmp	r3, #0
   13954:	beq	142d8 <__lxstat64@plt+0x347c>
   13958:	ldr	r1, [sp, #24]
   1395c:	add	r3, sl, #1
   13960:	cmp	r1, r3
   13964:	bls	1399c <__lxstat64@plt+0x2b40>
   13968:	ldr	r1, [sp, #44]	; 0x2c
   1396c:	ldrb	r3, [r1, r3]
   13970:	sub	r3, r3, #48	; 0x30
   13974:	cmp	r3, #9
   13978:	bhi	1399c <__lxstat64@plt+0x2b40>
   1397c:	cmp	fp, r8
   13980:	movhi	r3, #48	; 0x30
   13984:	strbhi	r3, [r9, r8]
   13988:	add	r3, r2, #2
   1398c:	cmp	fp, r3
   13990:	add	r8, r2, #3
   13994:	movhi	r1, #48	; 0x30
   13998:	strbhi	r1, [r9, r3]
   1399c:	ldr	r3, [sp, #40]	; 0x28
   139a0:	ldr	r1, [sp, #52]	; 0x34
   139a4:	mov	r7, r3
   139a8:	str	r3, [sp, #32]
   139ac:	mov	r4, #48	; 0x30
   139b0:	b	13600 <__lxstat64@plt+0x27a4>
   139b4:	ldr	r6, [sp, #48]	; 0x30
   139b8:	cmp	sl, #0
   139bc:	streq	r7, [sp, #32]
   139c0:	beq	139e0 <__lxstat64@plt+0x2b84>
   139c4:	mov	r3, #0
   139c8:	ldr	r1, [sp, #52]	; 0x34
   139cc:	str	r3, [sp, #32]
   139d0:	b	13600 <__lxstat64@plt+0x27a4>
   139d4:	ldr	r6, [sp, #48]	; 0x30
   139d8:	mov	r3, #0
   139dc:	str	r3, [sp, #32]
   139e0:	ldr	r3, [sp, #64]	; 0x40
   139e4:	cmp	r3, #0
   139e8:	bne	14164 <__lxstat64@plt+0x3308>
   139ec:	ldr	r1, [sp, #52]	; 0x34
   139f0:	b	13600 <__lxstat64@plt+0x27a4>
   139f4:	ldr	r3, [sp, #48]	; 0x30
   139f8:	mov	r6, r3
   139fc:	str	r3, [sp, #32]
   13a00:	b	139e0 <__lxstat64@plt+0x2b84>
   13a04:	ldr	r6, [sp, #48]	; 0x30
   13a08:	mov	r4, #13
   13a0c:	mov	r3, #114	; 0x72
   13a10:	b	13874 <__lxstat64@plt+0x2a18>
   13a14:	ldr	r3, [sp, #44]	; 0x2c
   13a18:	add	r5, r3, sl
   13a1c:	ldrb	r4, [r5]
   13a20:	cmp	r4, #126	; 0x7e
   13a24:	ldrls	pc, [pc, r4, lsl #2]
   13a28:	b	13dc4 <__lxstat64@plt+0x2f68>
   13a2c:	muleq	r1, r4, sp
   13a30:	andeq	r3, r1, r4, asr #27
   13a34:	andeq	r3, r1, r4, asr #27
   13a38:	andeq	r3, r1, r4, asr #27
   13a3c:	andeq	r3, r1, r4, asr #27
   13a40:	andeq	r3, r1, r4, asr #27
   13a44:	andeq	r3, r1, r4, asr #27
   13a48:	andeq	r3, r1, ip, lsl #27
   13a4c:	andeq	r3, r1, r4, lsl #27
   13a50:	andeq	r3, r1, r8, ror sp
   13a54:	andeq	r3, r1, r0, ror sp
   13a58:	andeq	r3, r1, r8, ror #26
   13a5c:	andeq	r3, r1, r0, ror #26
   13a60:	andeq	r3, r1, r8, asr sp
   13a64:	andeq	r3, r1, r4, asr #27
   13a68:	andeq	r3, r1, r4, asr #27
   13a6c:	andeq	r3, r1, r4, asr #27
   13a70:	andeq	r3, r1, r4, asr #27
   13a74:	andeq	r3, r1, r4, asr #27
   13a78:	andeq	r3, r1, r4, asr #27
   13a7c:	andeq	r3, r1, r4, asr #27
   13a80:	andeq	r3, r1, r4, asr #27
   13a84:	andeq	r3, r1, r4, asr #27
   13a88:	andeq	r3, r1, r4, asr #27
   13a8c:	andeq	r3, r1, r4, asr #27
   13a90:	andeq	r3, r1, r4, asr #27
   13a94:	andeq	r3, r1, r4, asr #27
   13a98:	andeq	r3, r1, r4, asr #27
   13a9c:	andeq	r3, r1, r4, asr #27
   13aa0:	andeq	r3, r1, r4, asr #27
   13aa4:	andeq	r3, r1, r4, asr #27
   13aa8:	andeq	r3, r1, r4, asr #27
   13aac:	andeq	r3, r1, ip, asr #26
   13ab0:	andeq	r3, r1, r4, asr #26
   13ab4:	andeq	r3, r1, r4, asr #26
   13ab8:	andeq	r3, r1, ip, lsr sp
   13abc:	andeq	r3, r1, r4, asr #26
   13ac0:	andeq	r3, r1, r4, lsr sp
   13ac4:	andeq	r3, r1, r4, asr #26
   13ac8:	andeq	r3, r1, r8, lsr #25
   13acc:	andeq	r3, r1, r4, asr #26
   13ad0:	andeq	r3, r1, r4, asr #26
   13ad4:	andeq	r3, r1, r4, asr #26
   13ad8:	andeq	r3, r1, r4, lsr sp
   13adc:	andeq	r3, r1, r4, lsr sp
   13ae0:	andeq	r3, r1, r4, lsr sp
   13ae4:	andeq	r3, r1, r4, lsr sp
   13ae8:	andeq	r3, r1, r4, lsr sp
   13aec:	andeq	r3, r1, r4, lsr sp
   13af0:	andeq	r3, r1, r4, lsr sp
   13af4:	andeq	r3, r1, r4, lsr sp
   13af8:	andeq	r3, r1, r4, lsr sp
   13afc:	andeq	r3, r1, r4, lsr sp
   13b00:	andeq	r3, r1, r4, lsr sp
   13b04:	andeq	r3, r1, r4, lsr sp
   13b08:	andeq	r3, r1, r4, lsr sp
   13b0c:	andeq	r3, r1, r4, lsr sp
   13b10:	andeq	r3, r1, r4, lsr sp
   13b14:	andeq	r3, r1, r4, lsr sp
   13b18:	andeq	r3, r1, r4, asr #26
   13b1c:	andeq	r3, r1, r4, asr #26
   13b20:	andeq	r3, r1, r4, asr #26
   13b24:	andeq	r3, r1, r4, asr #26
   13b28:	andeq	r3, r1, ip, ror ip
   13b2c:	andeq	r3, r1, r4, asr #27
   13b30:	andeq	r3, r1, r4, lsr sp
   13b34:	andeq	r3, r1, r4, lsr sp
   13b38:	andeq	r3, r1, r4, lsr sp
   13b3c:	andeq	r3, r1, r4, lsr sp
   13b40:	andeq	r3, r1, r4, lsr sp
   13b44:	andeq	r3, r1, r4, lsr sp
   13b48:	andeq	r3, r1, r4, lsr sp
   13b4c:	andeq	r3, r1, r4, lsr sp
   13b50:	andeq	r3, r1, r4, lsr sp
   13b54:	andeq	r3, r1, r4, lsr sp
   13b58:	andeq	r3, r1, r4, lsr sp
   13b5c:	andeq	r3, r1, r4, lsr sp
   13b60:	andeq	r3, r1, r4, lsr sp
   13b64:	andeq	r3, r1, r4, lsr sp
   13b68:	andeq	r3, r1, r4, lsr sp
   13b6c:	andeq	r3, r1, r4, lsr sp
   13b70:	andeq	r3, r1, r4, lsr sp
   13b74:	andeq	r3, r1, r4, lsr sp
   13b78:	andeq	r3, r1, r4, lsr sp
   13b7c:	andeq	r3, r1, r4, lsr sp
   13b80:	andeq	r3, r1, r4, lsr sp
   13b84:	andeq	r3, r1, r4, lsr sp
   13b88:	andeq	r3, r1, r4, lsr sp
   13b8c:	andeq	r3, r1, r4, lsr sp
   13b90:	andeq	r3, r1, r4, lsr sp
   13b94:	andeq	r3, r1, r4, lsr sp
   13b98:	andeq	r3, r1, r4, asr #26
   13b9c:	andeq	r3, r1, ip, asr #24
   13ba0:	andeq	r3, r1, r4, lsr sp
   13ba4:	andeq	r3, r1, r4, asr #26
   13ba8:	andeq	r3, r1, r4, lsr sp
   13bac:	andeq	r3, r1, r4, asr #26
   13bb0:	andeq	r3, r1, r4, lsr sp
   13bb4:	andeq	r3, r1, r4, lsr sp
   13bb8:	andeq	r3, r1, r4, lsr sp
   13bbc:	andeq	r3, r1, r4, lsr sp
   13bc0:	andeq	r3, r1, r4, lsr sp
   13bc4:	andeq	r3, r1, r4, lsr sp
   13bc8:	andeq	r3, r1, r4, lsr sp
   13bcc:	andeq	r3, r1, r4, lsr sp
   13bd0:	andeq	r3, r1, r4, lsr sp
   13bd4:	andeq	r3, r1, r4, lsr sp
   13bd8:	andeq	r3, r1, r4, lsr sp
   13bdc:	andeq	r3, r1, r4, lsr sp
   13be0:	andeq	r3, r1, r4, lsr sp
   13be4:	andeq	r3, r1, r4, lsr sp
   13be8:	andeq	r3, r1, r4, lsr sp
   13bec:	andeq	r3, r1, r4, lsr sp
   13bf0:	andeq	r3, r1, r4, lsr sp
   13bf4:	andeq	r3, r1, r4, lsr sp
   13bf8:	andeq	r3, r1, r4, lsr sp
   13bfc:	andeq	r3, r1, r4, lsr sp
   13c00:	andeq	r3, r1, r4, lsr sp
   13c04:	andeq	r3, r1, r4, lsr sp
   13c08:	andeq	r3, r1, r4, lsr sp
   13c0c:	andeq	r3, r1, r4, lsr sp
   13c10:	andeq	r3, r1, r4, lsr sp
   13c14:	andeq	r3, r1, r4, lsr sp
   13c18:	andeq	r3, r1, r8, lsr #24
   13c1c:	andeq	r3, r1, r4, asr #26
   13c20:	andeq	r3, r1, r8, lsr #24
   13c24:	andeq	r3, r1, ip, lsr sp
   13c28:	ldr	r3, [sp, #24]
   13c2c:	mov	r6, #0
   13c30:	cmn	r3, #1
   13c34:	bne	135e0 <__lxstat64@plt+0x2784>
   13c38:	ldr	r3, [sp, #44]	; 0x2c
   13c3c:	ldrb	r3, [r3, #1]
   13c40:	adds	r3, r3, #0
   13c44:	movne	r3, #1
   13c48:	b	135e8 <__lxstat64@plt+0x278c>
   13c4c:	ldr	r3, [sp, #176]	; 0xb0
   13c50:	mov	r6, #0
   13c54:	cmp	r3, #2
   13c58:	bne	13728 <__lxstat64@plt+0x28cc>
   13c5c:	ldr	r3, [sp, #64]	; 0x40
   13c60:	cmp	r3, #0
   13c64:	bne	1449c <__lxstat64@plt+0x3640>
   13c68:	add	sl, sl, #1
   13c6c:	ldr	r6, [sp, #36]	; 0x24
   13c70:	str	r3, [sp, #32]
   13c74:	mov	r4, #92	; 0x5c
   13c78:	b	13634 <__lxstat64@plt+0x27d8>
   13c7c:	ldr	r3, [sp, #176]	; 0xb0
   13c80:	mov	r6, #0
   13c84:	cmp	r3, #2
   13c88:	bne	1375c <__lxstat64@plt+0x2900>
   13c8c:	ldr	r3, [sp, #40]	; 0x28
   13c90:	cmp	r3, #0
   13c94:	bne	13f78 <__lxstat64@plt+0x311c>
   13c98:	mov	r1, r7
   13c9c:	str	r3, [sp, #32]
   13ca0:	mov	r4, #63	; 0x3f
   13ca4:	b	13600 <__lxstat64@plt+0x27a4>
   13ca8:	ldr	r3, [sp, #176]	; 0xb0
   13cac:	mov	r6, #0
   13cb0:	cmp	r3, #2
   13cb4:	bne	137ac <__lxstat64@plt+0x2950>
   13cb8:	ldr	r3, [sp, #64]	; 0x40
   13cbc:	cmp	r3, #0
   13cc0:	bne	1449c <__lxstat64@plt+0x3640>
   13cc4:	ldr	r2, [sp, #84]	; 0x54
   13cc8:	adds	r3, fp, #0
   13ccc:	movne	r3, #1
   13cd0:	cmp	r2, #0
   13cd4:	movne	r3, #0
   13cd8:	cmp	r3, #0
   13cdc:	strne	fp, [sp, #84]	; 0x54
   13ce0:	movne	fp, #0
   13ce4:	bne	13d14 <__lxstat64@plt+0x2eb8>
   13ce8:	cmp	fp, r8
   13cec:	movhi	r3, #39	; 0x27
   13cf0:	strbhi	r3, [r9, r8]
   13cf4:	add	r3, r8, #1
   13cf8:	cmp	fp, r3
   13cfc:	movhi	r2, #92	; 0x5c
   13d00:	strbhi	r2, [r9, r3]
   13d04:	add	r3, r8, #2
   13d08:	cmp	fp, r3
   13d0c:	movhi	r2, #39	; 0x27
   13d10:	strbhi	r2, [r9, r3]
   13d14:	ldr	r3, [sp, #64]	; 0x40
   13d18:	add	r8, r8, #3
   13d1c:	mov	r1, r7
   13d20:	str	r7, [sp, #32]
   13d24:	str	r7, [sp, #76]	; 0x4c
   13d28:	str	r3, [sp, #36]	; 0x24
   13d2c:	mov	r4, #39	; 0x27
   13d30:	b	13600 <__lxstat64@plt+0x27a4>
   13d34:	mov	r6, #0
   13d38:	b	137c4 <__lxstat64@plt+0x2968>
   13d3c:	mov	r6, #0
   13d40:	b	139b8 <__lxstat64@plt+0x2b5c>
   13d44:	mov	r6, #0
   13d48:	b	139d8 <__lxstat64@plt+0x2b7c>
   13d4c:	str	r7, [sp, #32]
   13d50:	mov	r6, #0
   13d54:	b	139e0 <__lxstat64@plt+0x2b84>
   13d58:	mov	r6, #0
   13d5c:	b	13a08 <__lxstat64@plt+0x2bac>
   13d60:	mov	r6, #0
   13d64:	b	137d4 <__lxstat64@plt+0x2978>
   13d68:	mov	r6, #0
   13d6c:	b	1389c <__lxstat64@plt+0x2a40>
   13d70:	mov	r6, #0
   13d74:	b	1386c <__lxstat64@plt+0x2a10>
   13d78:	mov	r6, #0
   13d7c:	mov	r3, #116	; 0x74
   13d80:	b	13874 <__lxstat64@plt+0x2a18>
   13d84:	mov	r6, #0
   13d88:	b	138b0 <__lxstat64@plt+0x2a54>
   13d8c:	mov	r6, #0
   13d90:	b	138c4 <__lxstat64@plt+0x2a68>
   13d94:	ldr	r3, [sp, #56]	; 0x38
   13d98:	mov	r6, #0
   13d9c:	cmp	r3, #0
   13da0:	bne	138e4 <__lxstat64@plt+0x2a88>
   13da4:	ldr	r3, [sp, #96]	; 0x60
   13da8:	cmp	r3, #0
   13dac:	addne	sl, sl, #1
   13db0:	bne	13158 <__lxstat64@plt+0x22fc>
   13db4:	ldr	r1, [sp, #52]	; 0x34
   13db8:	str	r3, [sp, #32]
   13dbc:	mov	r4, r3
   13dc0:	b	13600 <__lxstat64@plt+0x27a4>
   13dc4:	mov	r6, #0
   13dc8:	ldr	r3, [sp, #80]	; 0x50
   13dcc:	cmp	r3, #1
   13dd0:	bne	13fc0 <__lxstat64@plt+0x3164>
   13dd4:	bl	10d60 <__ctype_b_loc@plt>
   13dd8:	ldr	r2, [sp, #80]	; 0x50
   13ddc:	sxth	r3, r4
   13de0:	mov	r1, r2
   13de4:	lsl	r3, r3, #1
   13de8:	ldr	r2, [r0]
   13dec:	ldrh	r3, [r2, r3]
   13df0:	and	r3, r3, #16384	; 0x4000
   13df4:	cmp	r3, #0
   13df8:	movne	r3, #1
   13dfc:	moveq	r3, #0
   13e00:	str	r3, [sp, #32]
   13e04:	moveq	r3, #1
   13e08:	movne	r3, #0
   13e0c:	ldr	r2, [sp, #56]	; 0x38
   13e10:	and	r3, r3, r2
   13e14:	ands	r3, r3, #255	; 0xff
   13e18:	beq	139ec <__lxstat64@plt+0x2b90>
   13e1c:	add	r1, sl, r1
   13e20:	mov	r0, #0
   13e24:	ldr	r7, [sp, #40]	; 0x28
   13e28:	ldr	r2, [sp, #36]	; 0x24
   13e2c:	ldr	lr, [sp, #52]	; 0x34
   13e30:	b	13ee0 <__lxstat64@plt+0x3084>
   13e34:	cmp	r7, #0
   13e38:	bne	14234 <__lxstat64@plt+0x33d8>
   13e3c:	eor	r0, r2, #1
   13e40:	ands	r0, lr, r0
   13e44:	beq	13e7c <__lxstat64@plt+0x3020>
   13e48:	cmp	fp, r8
   13e4c:	movhi	r2, #39	; 0x27
   13e50:	strbhi	r2, [r9, r8]
   13e54:	add	r2, r8, #1
   13e58:	cmp	fp, r2
   13e5c:	movhi	ip, #36	; 0x24
   13e60:	strbhi	ip, [r9, r2]
   13e64:	add	r2, r8, #2
   13e68:	cmp	fp, r2
   13e6c:	movhi	ip, #39	; 0x27
   13e70:	strbhi	ip, [r9, r2]
   13e74:	add	r8, r8, #3
   13e78:	mov	r2, r0
   13e7c:	cmp	fp, r8
   13e80:	movhi	r0, #92	; 0x5c
   13e84:	strbhi	r0, [r9, r8]
   13e88:	add	r0, r8, #1
   13e8c:	cmp	fp, r0
   13e90:	lsrhi	ip, r4, #6
   13e94:	addhi	ip, ip, #48	; 0x30
   13e98:	strbhi	ip, [r9, r0]
   13e9c:	add	ip, r8, #2
   13ea0:	cmp	fp, ip
   13ea4:	lsrhi	r0, r4, #3
   13ea8:	andhi	r0, r0, #7
   13eac:	addhi	r0, r0, #48	; 0x30
   13eb0:	add	sl, sl, #1
   13eb4:	strbhi	r0, [r9, ip]
   13eb8:	and	r4, r4, #7
   13ebc:	cmp	sl, r1
   13ec0:	add	r4, r4, #48	; 0x30
   13ec4:	add	r8, r8, #3
   13ec8:	bcs	1424c <__lxstat64@plt+0x33f0>
   13ecc:	mov	r0, r3
   13ed0:	cmp	fp, r8
   13ed4:	strbhi	r4, [r9, r8]
   13ed8:	ldrb	r4, [r5, #1]!
   13edc:	add	r8, r8, #1
   13ee0:	cmp	r3, #0
   13ee4:	bne	13e34 <__lxstat64@plt+0x2fd8>
   13ee8:	cmp	r6, #0
   13eec:	bne	13f90 <__lxstat64@plt+0x3134>
   13ef0:	eor	r6, r0, #1
   13ef4:	and	r6, r6, r2
   13ef8:	add	sl, sl, #1
   13efc:	cmp	r1, sl
   13f00:	uxtb	r6, r6
   13f04:	bls	13fb8 <__lxstat64@plt+0x315c>
   13f08:	cmp	r6, #0
   13f0c:	beq	13ed0 <__lxstat64@plt+0x3074>
   13f10:	cmp	fp, r8
   13f14:	movhi	r2, #39	; 0x27
   13f18:	strbhi	r2, [r9, r8]
   13f1c:	add	r2, r8, #1
   13f20:	cmp	fp, r2
   13f24:	movhi	ip, #39	; 0x27
   13f28:	strbhi	ip, [r9, r2]
   13f2c:	add	r8, r8, #2
   13f30:	mov	r6, r3
   13f34:	mov	r2, r3
   13f38:	b	13ed0 <__lxstat64@plt+0x3074>
   13f3c:	ldr	r3, [sp, #184]	; 0xb8
   13f40:	cmp	r3, #0
   13f44:	beq	1361c <__lxstat64@plt+0x27c0>
   13f48:	lsr	r2, r4, #5
   13f4c:	mov	r0, r3
   13f50:	uxtb	r2, r2
   13f54:	and	r3, r4, #31
   13f58:	ldr	r2, [r0, r2, lsl #2]
   13f5c:	lsr	r3, r2, r3
   13f60:	tst	r3, #1
   13f64:	beq	1361c <__lxstat64@plt+0x27c0>
   13f68:	ldr	r3, [sp, #40]	; 0x28
   13f6c:	cmp	r3, #0
   13f70:	beq	13808 <__lxstat64@plt+0x29ac>
   13f74:	mov	r3, r1
   13f78:	str	r3, [sp, #64]	; 0x40
   13f7c:	mov	sl, r9
   13f80:	ldr	r3, [sp, #56]	; 0x38
   13f84:	mov	r9, fp
   13f88:	ldr	r2, [sp, #64]	; 0x40
   13f8c:	b	1417c <__lxstat64@plt+0x3320>
   13f90:	cmp	fp, r8
   13f94:	eor	r6, r0, #1
   13f98:	movhi	ip, #92	; 0x5c
   13f9c:	and	r6, r6, r2
   13fa0:	add	sl, sl, #1
   13fa4:	strbhi	ip, [r9, r8]
   13fa8:	cmp	r1, sl
   13fac:	add	r8, r8, #1
   13fb0:	uxtb	r6, r6
   13fb4:	bhi	13f08 <__lxstat64@plt+0x30ac>
   13fb8:	str	r2, [sp, #36]	; 0x24
   13fbc:	b	13634 <__lxstat64@plt+0x27d8>
   13fc0:	ldr	r3, [sp, #24]
   13fc4:	cmn	r3, #1
   13fc8:	mov	r3, #0
   13fcc:	str	r3, [sp, #128]	; 0x80
   13fd0:	str	r3, [sp, #132]	; 0x84
   13fd4:	beq	142c8 <__lxstat64@plt+0x346c>
   13fd8:	mov	r2, r7
   13fdc:	mov	r3, #0
   13fe0:	str	r7, [sp, #104]	; 0x68
   13fe4:	str	r5, [sp, #116]	; 0x74
   13fe8:	mov	r7, r3
   13fec:	mov	r5, r2
   13ff0:	str	r4, [sp, #32]
   13ff4:	str	r6, [sp, #108]	; 0x6c
   13ff8:	str	r8, [sp, #112]	; 0x70
   13ffc:	ldr	r3, [sp, #44]	; 0x2c
   14000:	add	r6, sl, r7
   14004:	add	r4, r3, r6
   14008:	ldr	r3, [sp, #24]
   1400c:	mov	r1, r4
   14010:	sub	r2, r3, r6
   14014:	add	r0, sp, #124	; 0x7c
   14018:	add	r3, sp, #128	; 0x80
   1401c:	bl	187c4 <__lxstat64@plt+0x7968>
   14020:	subs	r8, r0, #0
   14024:	beq	143ac <__lxstat64@plt+0x3550>
   14028:	cmn	r8, #1
   1402c:	beq	14384 <__lxstat64@plt+0x3528>
   14030:	cmn	r8, #2
   14034:	beq	1431c <__lxstat64@plt+0x34c0>
   14038:	ldr	r3, [sp, #64]	; 0x40
   1403c:	cmp	r3, #0
   14040:	beq	14100 <__lxstat64@plt+0x32a4>
   14044:	cmp	r8, #1
   14048:	beq	14100 <__lxstat64@plt+0x32a4>
   1404c:	sub	r3, r8, #1
   14050:	add	r6, r3, r6
   14054:	ldr	r3, [sp, #44]	; 0x2c
   14058:	add	r6, r3, r6
   1405c:	ldrb	r3, [r4, #1]!
   14060:	sub	r3, r3, #91	; 0x5b
   14064:	cmp	r3, #33	; 0x21
   14068:	ldrls	pc, [pc, r3, lsl #2]
   1406c:	b	140f8 <__lxstat64@plt+0x329c>
   14070:	andeq	r4, r1, r4, ror #2
   14074:	andeq	r4, r1, r4, ror #2
   14078:	strdeq	r4, [r1], -r8
   1407c:	andeq	r4, r1, r4, ror #2
   14080:	strdeq	r4, [r1], -r8
   14084:	andeq	r4, r1, r4, ror #2
   14088:	strdeq	r4, [r1], -r8
   1408c:	strdeq	r4, [r1], -r8
   14090:	strdeq	r4, [r1], -r8
   14094:	strdeq	r4, [r1], -r8
   14098:	strdeq	r4, [r1], -r8
   1409c:	strdeq	r4, [r1], -r8
   140a0:	strdeq	r4, [r1], -r8
   140a4:	strdeq	r4, [r1], -r8
   140a8:	strdeq	r4, [r1], -r8
   140ac:	strdeq	r4, [r1], -r8
   140b0:	strdeq	r4, [r1], -r8
   140b4:	strdeq	r4, [r1], -r8
   140b8:	strdeq	r4, [r1], -r8
   140bc:	strdeq	r4, [r1], -r8
   140c0:	strdeq	r4, [r1], -r8
   140c4:	strdeq	r4, [r1], -r8
   140c8:	strdeq	r4, [r1], -r8
   140cc:	strdeq	r4, [r1], -r8
   140d0:	strdeq	r4, [r1], -r8
   140d4:	strdeq	r4, [r1], -r8
   140d8:	strdeq	r4, [r1], -r8
   140dc:	strdeq	r4, [r1], -r8
   140e0:	strdeq	r4, [r1], -r8
   140e4:	strdeq	r4, [r1], -r8
   140e8:	strdeq	r4, [r1], -r8
   140ec:	strdeq	r4, [r1], -r8
   140f0:	strdeq	r4, [r1], -r8
   140f4:	andeq	r4, r1, r4, ror #2
   140f8:	cmp	r6, r4
   140fc:	bne	1405c <__lxstat64@plt+0x3200>
   14100:	ldr	r0, [sp, #124]	; 0x7c
   14104:	bl	10cc4 <iswprint@plt>
   14108:	add	r7, r7, r8
   1410c:	cmp	r0, #0
   14110:	add	r0, sp, #128	; 0x80
   14114:	moveq	r5, #0
   14118:	bl	10c70 <mbsinit@plt>
   1411c:	cmp	r0, #0
   14120:	beq	13ffc <__lxstat64@plt+0x31a0>
   14124:	ldr	r4, [sp, #32]
   14128:	str	r5, [sp, #32]
   1412c:	ldr	r3, [sp, #32]
   14130:	mov	r1, r7
   14134:	eor	r3, r3, #1
   14138:	ldr	r7, [sp, #104]	; 0x68
   1413c:	ldr	r6, [sp, #108]	; 0x6c
   14140:	ldr	r8, [sp, #112]	; 0x70
   14144:	ldr	r5, [sp, #116]	; 0x74
   14148:	uxtb	r3, r3
   1414c:	cmp	r1, #1
   14150:	bls	13e0c <__lxstat64@plt+0x2fb0>
   14154:	ldr	r2, [sp, #56]	; 0x38
   14158:	and	r3, r3, r2
   1415c:	uxtb	r3, r3
   14160:	b	13e1c <__lxstat64@plt+0x2fc0>
   14164:	mov	r3, #2
   14168:	str	r3, [sp, #176]	; 0xb0
   1416c:	ldr	r2, [sp, #64]	; 0x40
   14170:	ldr	r3, [sp, #56]	; 0x38
   14174:	mov	sl, r9
   14178:	mov	r9, fp
   1417c:	and	r3, r3, r2
   14180:	tst	r3, #255	; 0xff
   14184:	ldr	r3, [sp, #176]	; 0xb0
   14188:	movne	r3, #4
   1418c:	str	r3, [sp, #176]	; 0xb0
   14190:	ldr	r3, [sp, #180]	; 0xb4
   14194:	mov	ip, #0
   14198:	bic	r3, r3, #2
   1419c:	str	r3, [sp, #4]
   141a0:	ldr	r3, [sp, #192]	; 0xc0
   141a4:	ldr	r2, [sp, #44]	; 0x2c
   141a8:	str	r3, [sp, #16]
   141ac:	ldr	r3, [sp, #188]	; 0xbc
   141b0:	mov	r1, r9
   141b4:	str	r3, [sp, #12]
   141b8:	ldr	r3, [sp, #176]	; 0xb0
   141bc:	mov	r0, sl
   141c0:	str	r3, [sp]
   141c4:	str	ip, [sp, #8]
   141c8:	ldr	r3, [sp, #24]
   141cc:	bl	1302c <__lxstat64@plt+0x21d0>
   141d0:	mov	fp, r0
   141d4:	mov	r0, fp
   141d8:	add	sp, sp, #140	; 0x8c
   141dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   141e0:	mov	r4, #92	; 0x5c
   141e4:	mov	r1, #0
   141e8:	mov	r3, r4
   141ec:	b	137e0 <__lxstat64@plt+0x2984>
   141f0:	mov	r3, #0
   141f4:	ldr	r1, [sp, #52]	; 0x34
   141f8:	str	r3, [sp, #32]
   141fc:	mov	r4, #63	; 0x3f
   14200:	b	13600 <__lxstat64@plt+0x27a4>
   14204:	cmp	fp, #0
   14208:	beq	14264 <__lxstat64@plt+0x3408>
   1420c:	mov	r3, #39	; 0x27
   14210:	strb	r3, [r9]
   14214:	mov	r3, #0
   14218:	str	r3, [sp, #40]	; 0x28
   1421c:	mov	r3, #1
   14220:	str	r3, [sp, #68]	; 0x44
   14224:	ldr	r3, [pc, #448]	; 143ec <__lxstat64@plt+0x3590>
   14228:	mov	r8, #1
   1422c:	str	r3, [sp, #72]	; 0x48
   14230:	b	13414 <__lxstat64@plt+0x25b8>
   14234:	ldr	r3, [sp, #40]	; 0x28
   14238:	mov	sl, r9
   1423c:	str	r3, [sp, #56]	; 0x38
   14240:	mov	r9, fp
   14244:	ldr	r2, [sp, #64]	; 0x40
   14248:	b	1417c <__lxstat64@plt+0x3320>
   1424c:	str	r2, [sp, #36]	; 0x24
   14250:	b	13664 <__lxstat64@plt+0x2808>
   14254:	mov	r1, #0
   14258:	str	r3, [sp, #32]
   1425c:	mov	r4, #63	; 0x3f
   14260:	b	13600 <__lxstat64@plt+0x27a4>
   14264:	ldr	r3, [pc, #384]	; 143ec <__lxstat64@plt+0x3590>
   14268:	str	r3, [sp, #72]	; 0x48
   1426c:	mov	r3, #0
   14270:	str	r3, [sp, #40]	; 0x28
   14274:	mov	r3, #1
   14278:	str	r3, [sp, #68]	; 0x44
   1427c:	mov	r8, r3
   14280:	b	13414 <__lxstat64@plt+0x25b8>
   14284:	bl	10e50 <abort@plt>
   14288:	cmp	fp, #0
   1428c:	beq	142ec <__lxstat64@plt+0x3490>
   14290:	mov	r2, #1
   14294:	mov	r3, #34	; 0x22
   14298:	strb	r3, [r9]
   1429c:	mov	r8, r2
   142a0:	mov	r3, r2
   142a4:	str	r2, [sp, #68]	; 0x44
   142a8:	str	r3, [sp, #56]	; 0x38
   142ac:	ldr	r3, [pc, #316]	; 143f0 <__lxstat64@plt+0x3594>
   142b0:	ldr	r1, [sp, #56]	; 0x38
   142b4:	str	r3, [sp, #72]	; 0x48
   142b8:	ldr	r2, [sp, #176]	; 0xb0
   142bc:	ldr	ip, [sp, #40]	; 0x28
   142c0:	ldr	lr, [sp, #176]	; 0xb0
   142c4:	b	130f8 <__lxstat64@plt+0x229c>
   142c8:	ldr	r0, [sp, #44]	; 0x2c
   142cc:	bl	10d78 <strlen@plt>
   142d0:	str	r0, [sp, #24]
   142d4:	b	13fd8 <__lxstat64@plt+0x317c>
   142d8:	mov	r7, #0
   142dc:	ldr	r1, [sp, #52]	; 0x34
   142e0:	str	r3, [sp, #32]
   142e4:	mov	r4, #48	; 0x30
   142e8:	b	13600 <__lxstat64@plt+0x27a4>
   142ec:	mov	r3, #1
   142f0:	str	r3, [sp, #68]	; 0x44
   142f4:	mov	r8, r3
   142f8:	b	142a8 <__lxstat64@plt+0x344c>
   142fc:	mov	r3, #2
   14300:	mov	sl, r9
   14304:	str	r3, [sp, #176]	; 0xb0
   14308:	mov	r9, fp
   1430c:	ldr	r3, [sp, #56]	; 0x38
   14310:	b	1417c <__lxstat64@plt+0x3320>
   14314:	ldr	r6, [sp, #48]	; 0x30
   14318:	b	13dc8 <__lxstat64@plt+0x2f6c>
   1431c:	ldr	r0, [sp, #24]
   14320:	mov	ip, r6
   14324:	cmp	r0, ip
   14328:	mov	r1, r7
   1432c:	mov	r2, r4
   14330:	ldr	r7, [sp, #104]	; 0x68
   14334:	ldr	r4, [sp, #32]
   14338:	ldr	r6, [sp, #108]	; 0x6c
   1433c:	ldr	r8, [sp, #112]	; 0x70
   14340:	ldr	r5, [sp, #116]	; 0x74
   14344:	bls	14374 <__lxstat64@plt+0x3518>
   14348:	ldrb	r3, [r2]
   1434c:	cmp	r3, #0
   14350:	bne	14364 <__lxstat64@plt+0x3508>
   14354:	b	14484 <__lxstat64@plt+0x3628>
   14358:	ldrb	r3, [r2, #1]!
   1435c:	cmp	r3, #0
   14360:	beq	14484 <__lxstat64@plt+0x3628>
   14364:	add	r1, r1, #1
   14368:	add	r3, sl, r1
   1436c:	cmp	r0, r3
   14370:	bhi	14358 <__lxstat64@plt+0x34fc>
   14374:	mov	r2, #0
   14378:	mov	r3, r7
   1437c:	str	r2, [sp, #32]
   14380:	b	1414c <__lxstat64@plt+0x32f0>
   14384:	mov	r1, r7
   14388:	ldr	r7, [sp, #104]	; 0x68
   1438c:	mov	r2, #0
   14390:	ldr	r4, [sp, #32]
   14394:	ldr	r6, [sp, #108]	; 0x6c
   14398:	ldr	r8, [sp, #112]	; 0x70
   1439c:	ldr	r5, [sp, #116]	; 0x74
   143a0:	mov	r3, r7
   143a4:	str	r2, [sp, #32]
   143a8:	b	1414c <__lxstat64@plt+0x32f0>
   143ac:	mov	r3, r5
   143b0:	eor	r3, r3, #1
   143b4:	ldr	r4, [sp, #32]
   143b8:	mov	r1, r7
   143bc:	str	r5, [sp, #32]
   143c0:	ldr	r7, [sp, #104]	; 0x68
   143c4:	ldr	r6, [sp, #108]	; 0x6c
   143c8:	ldr	r8, [sp, #112]	; 0x70
   143cc:	ldr	r5, [sp, #116]	; 0x74
   143d0:	uxtb	r3, r3
   143d4:	b	1414c <__lxstat64@plt+0x32f0>
   143d8:	mov	sl, r9
   143dc:	str	r3, [sp, #56]	; 0x38
   143e0:	mov	r9, fp
   143e4:	ldr	r2, [sp, #64]	; 0x40
   143e8:	b	1417c <__lxstat64@plt+0x3320>
   143ec:	andeq	sl, r1, r0, ror r0
   143f0:	andeq	sl, r1, ip, rrx
   143f4:	andeq	sl, r1, r4, ror r0
   143f8:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   143fc:	ldr	r2, [sp, #44]	; 0x2c
   14400:	ldrb	r1, [r2, r3]
   14404:	sub	r2, r1, #33	; 0x21
   14408:	uxtb	r2, r2
   1440c:	cmp	r2, #29
   14410:	bhi	14490 <__lxstat64@plt+0x3634>
   14414:	ldr	r0, [pc, #-36]	; 143f8 <__lxstat64@plt+0x359c>
   14418:	mov	ip, #1
   1441c:	ands	r2, r0, ip, lsl r2
   14420:	beq	144b0 <__lxstat64@plt+0x3654>
   14424:	ldr	r2, [sp, #40]	; 0x28
   14428:	cmp	r2, #0
   1442c:	bne	145a4 <__lxstat64@plt+0x3748>
   14430:	add	r2, r8, #1
   14434:	cmp	fp, r8
   14438:	strbhi	r4, [r9, r8]
   1443c:	cmp	fp, r2
   14440:	movhi	r0, #34	; 0x22
   14444:	strbhi	r0, [r9, r2]
   14448:	add	r2, r8, #2
   1444c:	cmp	fp, r2
   14450:	movhi	r0, #34	; 0x22
   14454:	strbhi	r0, [r9, r2]
   14458:	add	r2, r8, #3
   1445c:	cmp	fp, r2
   14460:	mov	sl, r3
   14464:	ldr	r3, [sp, #40]	; 0x28
   14468:	movhi	r0, #63	; 0x3f
   1446c:	mov	r4, r1
   14470:	strbhi	r0, [r9, r2]
   14474:	add	r8, r8, #4
   14478:	mov	r1, r3
   1447c:	str	r3, [sp, #32]
   14480:	b	13600 <__lxstat64@plt+0x27a4>
   14484:	str	r3, [sp, #32]
   14488:	mov	r3, r7
   1448c:	b	1414c <__lxstat64@plt+0x32f0>
   14490:	mov	r1, #0
   14494:	str	r1, [sp, #32]
   14498:	b	13600 <__lxstat64@plt+0x27a4>
   1449c:	mov	sl, r9
   144a0:	ldr	r3, [sp, #56]	; 0x38
   144a4:	mov	r9, fp
   144a8:	ldr	r2, [sp, #64]	; 0x40
   144ac:	b	1417c <__lxstat64@plt+0x3320>
   144b0:	str	r2, [sp, #32]
   144b4:	mov	r1, #0
   144b8:	b	13600 <__lxstat64@plt+0x27a4>
   144bc:	ldr	r2, [sp, #76]	; 0x4c
   144c0:	mov	sl, r9
   144c4:	mov	r9, fp
   144c8:	mov	fp, r8
   144cc:	ldr	r1, [sp, #72]	; 0x48
   144d0:	cmp	r1, #0
   144d4:	moveq	r3, #0
   144d8:	andne	r3, r2, #1
   144dc:	cmp	r3, #0
   144e0:	beq	1450c <__lxstat64@plt+0x36b0>
   144e4:	ldrb	r3, [r1]
   144e8:	cmp	r3, #0
   144ec:	beq	1450c <__lxstat64@plt+0x36b0>
   144f0:	mov	r2, r1
   144f4:	cmp	r9, fp
   144f8:	strbhi	r3, [sl, fp]
   144fc:	ldrb	r3, [r2, #1]!
   14500:	add	fp, fp, #1
   14504:	cmp	r3, #0
   14508:	bne	144f4 <__lxstat64@plt+0x3698>
   1450c:	cmp	r9, fp
   14510:	movhi	r3, #0
   14514:	strbhi	r3, [sl, fp]
   14518:	b	141d4 <__lxstat64@plt+0x3378>
   1451c:	ldr	r3, [sp, #192]	; 0xc0
   14520:	mov	ip, #5
   14524:	str	r3, [sp, #16]
   14528:	ldr	r3, [sp, #188]	; 0xbc
   1452c:	ldr	r2, [sp, #44]	; 0x2c
   14530:	str	r3, [sp, #12]
   14534:	ldr	r3, [sp, #184]	; 0xb8
   14538:	ldr	r1, [sp, #84]	; 0x54
   1453c:	str	r3, [sp, #8]
   14540:	ldr	r3, [sp, #180]	; 0xb4
   14544:	mov	r0, r9
   14548:	str	r3, [sp, #4]
   1454c:	str	ip, [sp]
   14550:	ldr	r3, [sp, #24]
   14554:	bl	1302c <__lxstat64@plt+0x21d0>
   14558:	mov	fp, r0
   1455c:	b	141d4 <__lxstat64@plt+0x3378>
   14560:	mov	sl, r9
   14564:	mov	r9, fp
   14568:	mov	fp, r8
   1456c:	b	144cc <__lxstat64@plt+0x3670>
   14570:	ldr	r1, [sp, #176]	; 0xb0
   14574:	bl	12f0c <__lxstat64@plt+0x20b0>
   14578:	str	r0, [sp, #192]	; 0xc0
   1457c:	b	134e8 <__lxstat64@plt+0x268c>
   14580:	ldr	r1, [sp, #176]	; 0xb0
   14584:	bl	12f0c <__lxstat64@plt+0x20b0>
   14588:	str	r0, [sp, #188]	; 0xbc
   1458c:	b	134c8 <__lxstat64@plt+0x266c>
   14590:	mov	sl, r9
   14594:	mov	r2, r3
   14598:	mov	r9, fp
   1459c:	mov	fp, r8
   145a0:	b	144cc <__lxstat64@plt+0x3670>
   145a4:	mov	sl, r9
   145a8:	mov	r9, fp
   145ac:	b	14190 <__lxstat64@plt+0x3334>
   145b0:	push	{r4, r5, r6, lr}
   145b4:	mov	r5, r0
   145b8:	bl	10d84 <__errno_location@plt>
   145bc:	cmp	r5, #0
   145c0:	mov	r1, #48	; 0x30
   145c4:	mov	r4, r0
   145c8:	ldr	r0, [pc, #16]	; 145e0 <__lxstat64@plt+0x3784>
   145cc:	ldr	r6, [r4]
   145d0:	movne	r0, r5
   145d4:	bl	181c8 <__lxstat64@plt+0x736c>
   145d8:	str	r6, [r4]
   145dc:	pop	{r4, r5, r6, pc}
   145e0:	andeq	fp, r2, ip, asr r1
   145e4:	ldr	r3, [pc, #12]	; 145f8 <__lxstat64@plt+0x379c>
   145e8:	cmp	r0, #0
   145ec:	moveq	r0, r3
   145f0:	ldr	r0, [r0]
   145f4:	bx	lr
   145f8:	andeq	fp, r2, ip, asr r1
   145fc:	ldr	r3, [pc, #12]	; 14610 <__lxstat64@plt+0x37b4>
   14600:	cmp	r0, #0
   14604:	moveq	r0, r3
   14608:	str	r1, [r0]
   1460c:	bx	lr
   14610:	andeq	fp, r2, ip, asr r1
   14614:	ldr	r3, [pc, #52]	; 14650 <__lxstat64@plt+0x37f4>
   14618:	cmp	r0, #0
   1461c:	moveq	r0, r3
   14620:	add	r3, r0, #8
   14624:	push	{lr}		; (str lr, [sp, #-4]!)
   14628:	lsr	lr, r1, #5
   1462c:	and	r1, r1, #31
   14630:	ldr	ip, [r3, lr, lsl #2]
   14634:	lsr	r0, ip, r1
   14638:	eor	r2, r2, r0
   1463c:	and	r2, r2, #1
   14640:	and	r0, r0, #1
   14644:	eor	r1, ip, r2, lsl r1
   14648:	str	r1, [r3, lr, lsl #2]
   1464c:	pop	{pc}		; (ldr pc, [sp], #4)
   14650:	andeq	fp, r2, ip, asr r1
   14654:	ldr	r3, [pc, #16]	; 1466c <__lxstat64@plt+0x3810>
   14658:	cmp	r0, #0
   1465c:	movne	r3, r0
   14660:	ldr	r0, [r3, #4]
   14664:	str	r1, [r3, #4]
   14668:	bx	lr
   1466c:	andeq	fp, r2, ip, asr r1
   14670:	ldr	r3, [pc, #44]	; 146a4 <__lxstat64@plt+0x3848>
   14674:	cmp	r0, #0
   14678:	moveq	r0, r3
   1467c:	mov	ip, #10
   14680:	cmp	r2, #0
   14684:	cmpne	r1, #0
   14688:	str	ip, [r0]
   1468c:	beq	1469c <__lxstat64@plt+0x3840>
   14690:	str	r1, [r0, #40]	; 0x28
   14694:	str	r2, [r0, #44]	; 0x2c
   14698:	bx	lr
   1469c:	push	{r4, lr}
   146a0:	bl	10e50 <abort@plt>
   146a4:	andeq	fp, r2, ip, asr r1
   146a8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   146ac:	sub	sp, sp, #24
   146b0:	ldr	ip, [pc, #108]	; 14724 <__lxstat64@plt+0x38c8>
   146b4:	ldr	r4, [sp, #56]	; 0x38
   146b8:	mov	r9, r2
   146bc:	cmp	r4, #0
   146c0:	moveq	r4, ip
   146c4:	mov	sl, r3
   146c8:	mov	r7, r0
   146cc:	mov	r8, r1
   146d0:	bl	10d84 <__errno_location@plt>
   146d4:	ldr	r3, [r4, #44]	; 0x2c
   146d8:	mov	r1, r8
   146dc:	ldr	r6, [r0]
   146e0:	str	r3, [sp, #16]
   146e4:	ldr	r2, [r4, #40]	; 0x28
   146e8:	add	r3, r4, #8
   146ec:	str	r3, [sp, #8]
   146f0:	str	r2, [sp, #12]
   146f4:	ldr	r2, [r4, #4]
   146f8:	mov	r5, r0
   146fc:	str	r2, [sp, #4]
   14700:	ldr	ip, [r4]
   14704:	mov	r3, sl
   14708:	mov	r2, r9
   1470c:	mov	r0, r7
   14710:	str	ip, [sp]
   14714:	bl	1302c <__lxstat64@plt+0x21d0>
   14718:	str	r6, [r5]
   1471c:	add	sp, sp, #24
   14720:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14724:	andeq	fp, r2, ip, asr r1
   14728:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1472c:	cmp	r2, #0
   14730:	sub	sp, sp, #36	; 0x24
   14734:	ldr	r4, [pc, #164]	; 147e0 <__lxstat64@plt+0x3984>
   14738:	mov	r8, r1
   1473c:	movne	r4, r2
   14740:	mov	r7, r0
   14744:	bl	10d84 <__errno_location@plt>
   14748:	ldr	r3, [r4, #44]	; 0x2c
   1474c:	ldr	r5, [r4, #4]
   14750:	add	r9, r4, #8
   14754:	orr	r5, r5, #1
   14758:	mov	r1, #0
   1475c:	mov	r2, r7
   14760:	ldr	fp, [r0]
   14764:	str	r3, [sp, #16]
   14768:	ldr	r3, [r4, #40]	; 0x28
   1476c:	stmib	sp, {r5, r9}
   14770:	str	r3, [sp, #12]
   14774:	ldr	r3, [r4]
   14778:	mov	r6, r0
   1477c:	str	r3, [sp]
   14780:	mov	r0, r1
   14784:	mov	r3, r8
   14788:	bl	1302c <__lxstat64@plt+0x21d0>
   1478c:	add	r1, r0, #1
   14790:	mov	r0, r1
   14794:	str	r1, [sp, #28]
   14798:	bl	17c84 <__lxstat64@plt+0x6e28>
   1479c:	ldr	r3, [r4, #44]	; 0x2c
   147a0:	ldr	r1, [sp, #28]
   147a4:	str	r3, [sp, #16]
   147a8:	ldr	r3, [r4, #40]	; 0x28
   147ac:	str	r5, [sp, #4]
   147b0:	str	r3, [sp, #12]
   147b4:	str	r9, [sp, #8]
   147b8:	ldr	ip, [r4]
   147bc:	mov	r3, r8
   147c0:	mov	r2, r7
   147c4:	str	ip, [sp]
   147c8:	mov	sl, r0
   147cc:	bl	1302c <__lxstat64@plt+0x21d0>
   147d0:	mov	r0, sl
   147d4:	str	fp, [r6]
   147d8:	add	sp, sp, #36	; 0x24
   147dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   147e0:	andeq	fp, r2, ip, asr r1
   147e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   147e8:	cmp	r3, #0
   147ec:	sub	sp, sp, #44	; 0x2c
   147f0:	ldr	r4, [pc, #192]	; 148b8 <__lxstat64@plt+0x3a5c>
   147f4:	mov	r6, r2
   147f8:	movne	r4, r3
   147fc:	mov	r9, r1
   14800:	mov	r8, r0
   14804:	bl	10d84 <__errno_location@plt>
   14808:	ldr	r3, [r4, #44]	; 0x2c
   1480c:	ldr	r5, [r4, #4]
   14810:	add	sl, r4, #8
   14814:	cmp	r6, #0
   14818:	orreq	r5, r5, #1
   1481c:	mov	r1, #0
   14820:	ldr	r2, [r0]
   14824:	str	r3, [sp, #16]
   14828:	ldr	r3, [r4, #40]	; 0x28
   1482c:	stmib	sp, {r5, sl}
   14830:	str	r3, [sp, #12]
   14834:	ldr	r3, [r4]
   14838:	mov	r7, r0
   1483c:	str	r2, [sp, #28]
   14840:	str	r3, [sp]
   14844:	mov	r2, r8
   14848:	mov	r3, r9
   1484c:	mov	r0, r1
   14850:	bl	1302c <__lxstat64@plt+0x21d0>
   14854:	add	r1, r0, #1
   14858:	mov	fp, r0
   1485c:	mov	r0, r1
   14860:	str	r1, [sp, #36]	; 0x24
   14864:	bl	17c84 <__lxstat64@plt+0x6e28>
   14868:	ldr	r3, [r4, #44]	; 0x2c
   1486c:	mov	r2, r8
   14870:	str	r3, [sp, #16]
   14874:	ldr	r3, [r4, #40]	; 0x28
   14878:	str	r5, [sp, #4]
   1487c:	str	r3, [sp, #12]
   14880:	str	sl, [sp, #8]
   14884:	ldr	ip, [r4]
   14888:	ldr	r1, [sp, #36]	; 0x24
   1488c:	mov	r3, r9
   14890:	str	ip, [sp]
   14894:	str	r0, [sp, #32]
   14898:	bl	1302c <__lxstat64@plt+0x21d0>
   1489c:	ldr	r2, [sp, #28]
   148a0:	cmp	r6, #0
   148a4:	str	r2, [r7]
   148a8:	ldr	r0, [sp, #32]
   148ac:	strne	fp, [r6]
   148b0:	add	sp, sp, #44	; 0x2c
   148b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   148b8:	andeq	fp, r2, ip, asr r1
   148bc:	push	{r4, r5, r6, r7, r8, lr}
   148c0:	ldr	r6, [pc, #116]	; 1493c <__lxstat64@plt+0x3ae0>
   148c4:	ldr	r3, [r6, #4]
   148c8:	ldr	r7, [r6]
   148cc:	cmp	r3, #1
   148d0:	movgt	r5, r7
   148d4:	movgt	r4, #1
   148d8:	ble	148f8 <__lxstat64@plt+0x3a9c>
   148dc:	ldr	r0, [r5, #12]
   148e0:	bl	18698 <__lxstat64@plt+0x783c>
   148e4:	ldr	r3, [r6, #4]
   148e8:	add	r4, r4, #1
   148ec:	cmp	r3, r4
   148f0:	add	r5, r5, #8
   148f4:	bgt	148dc <__lxstat64@plt+0x3a80>
   148f8:	ldr	r0, [r7, #4]
   148fc:	ldr	r4, [pc, #60]	; 14940 <__lxstat64@plt+0x3ae4>
   14900:	cmp	r0, r4
   14904:	beq	14918 <__lxstat64@plt+0x3abc>
   14908:	bl	18698 <__lxstat64@plt+0x783c>
   1490c:	mov	r3, #256	; 0x100
   14910:	str	r4, [r6, #12]
   14914:	str	r3, [r6, #8]
   14918:	ldr	r4, [pc, #36]	; 14944 <__lxstat64@plt+0x3ae8>
   1491c:	cmp	r7, r4
   14920:	beq	14930 <__lxstat64@plt+0x3ad4>
   14924:	mov	r0, r7
   14928:	bl	18698 <__lxstat64@plt+0x783c>
   1492c:	str	r4, [r6]
   14930:	mov	r3, #1
   14934:	str	r3, [r6, #4]
   14938:	pop	{r4, r5, r6, r7, r8, pc}
   1493c:	andeq	fp, r2, ip, ror #1
   14940:	andeq	fp, r2, ip, lsl #3
   14944:	strdeq	fp, [r2], -r4
   14948:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1494c:	sub	sp, sp, #44	; 0x2c
   14950:	mov	r5, r0
   14954:	mov	sl, r1
   14958:	bl	10d84 <__errno_location@plt>
   1495c:	ldr	r4, [pc, #400]	; 14af4 <__lxstat64@plt+0x3c98>
   14960:	cmn	r5, #-2147483647	; 0x80000001
   14964:	ldr	r6, [r4]
   14968:	mov	r8, r0
   1496c:	movne	r0, #0
   14970:	moveq	r0, #1
   14974:	ldr	r3, [r8]
   14978:	orrs	r0, r0, r5, lsr #31
   1497c:	str	r3, [sp, #24]
   14980:	bne	14af0 <__lxstat64@plt+0x3c94>
   14984:	ldr	r2, [r4, #4]
   14988:	cmp	r5, r2
   1498c:	blt	149ec <__lxstat64@plt+0x3b90>
   14990:	add	r7, r4, #8
   14994:	cmp	r6, r7
   14998:	str	r2, [sp, #36]	; 0x24
   1499c:	beq	14ac0 <__lxstat64@plt+0x3c64>
   149a0:	mov	r3, #8
   149a4:	sub	r2, r5, r2
   149a8:	mov	r0, r6
   149ac:	str	r3, [sp]
   149b0:	add	r2, r2, #1
   149b4:	mvn	r3, #-2147483648	; 0x80000000
   149b8:	add	r1, sp, #36	; 0x24
   149bc:	bl	17ea0 <__lxstat64@plt+0x7044>
   149c0:	mov	r6, r0
   149c4:	str	r0, [r4]
   149c8:	ldr	r0, [r4, #4]
   149cc:	ldr	r2, [sp, #36]	; 0x24
   149d0:	mov	r1, #0
   149d4:	sub	r2, r2, r0
   149d8:	add	r0, r6, r0, lsl #3
   149dc:	lsl	r2, r2, #3
   149e0:	bl	10da8 <memset@plt>
   149e4:	ldr	r3, [sp, #36]	; 0x24
   149e8:	str	r3, [r4, #4]
   149ec:	ldr	r4, [pc, #260]	; 14af8 <__lxstat64@plt+0x3c9c>
   149f0:	add	fp, r6, r5, lsl #3
   149f4:	ldr	r9, [r6, r5, lsl #3]
   149f8:	ldr	r0, [r4, #4]
   149fc:	ldr	r3, [r4]
   14a00:	ldr	r7, [fp, #4]
   14a04:	ldr	r1, [r4, #44]	; 0x2c
   14a08:	ldr	r2, [r4, #40]	; 0x28
   14a0c:	orr	r0, r0, #1
   14a10:	str	r3, [sp]
   14a14:	add	r3, r4, #8
   14a18:	str	r0, [sp, #28]
   14a1c:	str	r0, [sp, #4]
   14a20:	str	r1, [sp, #16]
   14a24:	str	r2, [sp, #12]
   14a28:	str	r3, [sp, #8]
   14a2c:	mov	r0, r7
   14a30:	mov	r1, r9
   14a34:	mvn	r3, #0
   14a38:	mov	r2, sl
   14a3c:	bl	1302c <__lxstat64@plt+0x21d0>
   14a40:	cmp	r9, r0
   14a44:	bhi	14aac <__lxstat64@plt+0x3c50>
   14a48:	add	r3, r4, #48	; 0x30
   14a4c:	add	r9, r0, #1
   14a50:	cmp	r7, r3
   14a54:	str	r9, [r6, r5, lsl #3]
   14a58:	beq	14a64 <__lxstat64@plt+0x3c08>
   14a5c:	mov	r0, r7
   14a60:	bl	18698 <__lxstat64@plt+0x783c>
   14a64:	mov	r0, r9
   14a68:	bl	17c84 <__lxstat64@plt+0x6e28>
   14a6c:	ldr	ip, [r4, #44]	; 0x2c
   14a70:	ldr	r3, [r4]
   14a74:	ldr	lr, [r4, #40]	; 0x28
   14a78:	ldr	r4, [pc, #124]	; 14afc <__lxstat64@plt+0x3ca0>
   14a7c:	mov	r2, sl
   14a80:	mov	r1, r9
   14a84:	str	r0, [fp, #4]
   14a88:	str	r4, [sp, #8]
   14a8c:	ldr	r4, [sp, #28]
   14a90:	str	r3, [sp]
   14a94:	str	r4, [sp, #4]
   14a98:	str	ip, [sp, #16]
   14a9c:	str	lr, [sp, #12]
   14aa0:	mvn	r3, #0
   14aa4:	mov	r7, r0
   14aa8:	bl	1302c <__lxstat64@plt+0x21d0>
   14aac:	ldr	r3, [sp, #24]
   14ab0:	mov	r0, r7
   14ab4:	str	r3, [r8]
   14ab8:	add	sp, sp, #44	; 0x2c
   14abc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14ac0:	mov	r3, #8
   14ac4:	sub	r2, r5, r2
   14ac8:	str	r3, [sp]
   14acc:	add	r1, sp, #36	; 0x24
   14ad0:	add	r2, r2, #1
   14ad4:	mvn	r3, #-2147483648	; 0x80000000
   14ad8:	bl	17ea0 <__lxstat64@plt+0x7044>
   14adc:	mov	r6, r0
   14ae0:	ldm	r7, {r0, r1}
   14ae4:	str	r6, [r4]
   14ae8:	stm	r6, {r0, r1}
   14aec:	b	149c8 <__lxstat64@plt+0x3b6c>
   14af0:	bl	10e50 <abort@plt>
   14af4:	andeq	fp, r2, ip, ror #1
   14af8:	andeq	fp, r2, ip, asr r1
   14afc:	andeq	fp, r2, r4, ror #2
   14b00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14b04:	sub	sp, sp, #52	; 0x34
   14b08:	mov	r5, r0
   14b0c:	mov	sl, r1
   14b10:	mov	fp, r2
   14b14:	bl	10d84 <__errno_location@plt>
   14b18:	ldr	r4, [pc, #408]	; 14cb8 <__lxstat64@plt+0x3e5c>
   14b1c:	cmn	r5, #-2147483647	; 0x80000001
   14b20:	ldr	r6, [r4]
   14b24:	mov	r8, r0
   14b28:	movne	r0, #0
   14b2c:	moveq	r0, #1
   14b30:	ldr	r3, [r8]
   14b34:	orrs	r0, r0, r5, lsr #31
   14b38:	str	r3, [sp, #28]
   14b3c:	bne	14cb4 <__lxstat64@plt+0x3e58>
   14b40:	ldr	r2, [r4, #4]
   14b44:	cmp	r5, r2
   14b48:	blt	14ba8 <__lxstat64@plt+0x3d4c>
   14b4c:	add	r7, r4, #8
   14b50:	cmp	r6, r7
   14b54:	str	r2, [sp, #44]	; 0x2c
   14b58:	beq	14c84 <__lxstat64@plt+0x3e28>
   14b5c:	mov	r3, #8
   14b60:	sub	r2, r5, r2
   14b64:	mov	r0, r6
   14b68:	str	r3, [sp]
   14b6c:	add	r2, r2, #1
   14b70:	mvn	r3, #-2147483648	; 0x80000000
   14b74:	add	r1, sp, #44	; 0x2c
   14b78:	bl	17ea0 <__lxstat64@plt+0x7044>
   14b7c:	mov	r6, r0
   14b80:	str	r0, [r4]
   14b84:	ldr	r0, [r4, #4]
   14b88:	ldr	r2, [sp, #44]	; 0x2c
   14b8c:	mov	r1, #0
   14b90:	sub	r2, r2, r0
   14b94:	add	r0, r6, r0, lsl #3
   14b98:	lsl	r2, r2, #3
   14b9c:	bl	10da8 <memset@plt>
   14ba0:	ldr	r3, [sp, #44]	; 0x2c
   14ba4:	str	r3, [r4, #4]
   14ba8:	ldr	r4, [pc, #268]	; 14cbc <__lxstat64@plt+0x3e60>
   14bac:	add	r3, r6, r5, lsl #3
   14bb0:	str	r3, [sp, #32]
   14bb4:	ldr	r7, [r3, #4]
   14bb8:	ldr	r0, [r4, #4]
   14bbc:	ldr	r3, [r4]
   14bc0:	ldr	r9, [r6, r5, lsl #3]
   14bc4:	ldr	r1, [r4, #44]	; 0x2c
   14bc8:	ldr	r2, [r4, #40]	; 0x28
   14bcc:	orr	r0, r0, #1
   14bd0:	str	r3, [sp]
   14bd4:	add	r3, r4, #8
   14bd8:	str	r0, [sp, #36]	; 0x24
   14bdc:	str	r0, [sp, #4]
   14be0:	str	r1, [sp, #16]
   14be4:	str	r2, [sp, #12]
   14be8:	str	r3, [sp, #8]
   14bec:	mov	r0, r7
   14bf0:	mov	r1, r9
   14bf4:	mov	r3, fp
   14bf8:	mov	r2, sl
   14bfc:	bl	1302c <__lxstat64@plt+0x21d0>
   14c00:	cmp	r9, r0
   14c04:	bhi	14c70 <__lxstat64@plt+0x3e14>
   14c08:	add	r3, r4, #48	; 0x30
   14c0c:	add	r9, r0, #1
   14c10:	cmp	r7, r3
   14c14:	str	r9, [r6, r5, lsl #3]
   14c18:	beq	14c24 <__lxstat64@plt+0x3dc8>
   14c1c:	mov	r0, r7
   14c20:	bl	18698 <__lxstat64@plt+0x783c>
   14c24:	mov	r0, r9
   14c28:	bl	17c84 <__lxstat64@plt+0x6e28>
   14c2c:	ldr	ip, [sp, #32]
   14c30:	ldr	lr, [r4, #44]	; 0x2c
   14c34:	ldr	r5, [r4, #40]	; 0x28
   14c38:	mov	r3, fp
   14c3c:	mov	r2, sl
   14c40:	mov	r1, r9
   14c44:	str	r0, [ip, #4]
   14c48:	ldr	ip, [r4]
   14c4c:	ldr	r4, [pc, #108]	; 14cc0 <__lxstat64@plt+0x3e64>
   14c50:	str	lr, [sp, #16]
   14c54:	str	r4, [sp, #8]
   14c58:	ldr	r4, [sp, #36]	; 0x24
   14c5c:	str	r5, [sp, #12]
   14c60:	str	r4, [sp, #4]
   14c64:	str	ip, [sp]
   14c68:	mov	r7, r0
   14c6c:	bl	1302c <__lxstat64@plt+0x21d0>
   14c70:	ldr	r3, [sp, #28]
   14c74:	mov	r0, r7
   14c78:	str	r3, [r8]
   14c7c:	add	sp, sp, #52	; 0x34
   14c80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14c84:	mov	r3, #8
   14c88:	sub	r2, r5, r2
   14c8c:	str	r3, [sp]
   14c90:	add	r1, sp, #44	; 0x2c
   14c94:	add	r2, r2, #1
   14c98:	mvn	r3, #-2147483648	; 0x80000000
   14c9c:	bl	17ea0 <__lxstat64@plt+0x7044>
   14ca0:	mov	r6, r0
   14ca4:	ldm	r7, {r0, r1}
   14ca8:	str	r6, [r4]
   14cac:	stm	r6, {r0, r1}
   14cb0:	b	14b84 <__lxstat64@plt+0x3d28>
   14cb4:	bl	10e50 <abort@plt>
   14cb8:	andeq	fp, r2, ip, ror #1
   14cbc:	andeq	fp, r2, ip, asr r1
   14cc0:	andeq	fp, r2, r4, ror #2
   14cc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14cc8:	sub	sp, sp, #44	; 0x2c
   14ccc:	mov	sl, r0
   14cd0:	bl	10d84 <__errno_location@plt>
   14cd4:	ldr	r4, [pc, #352]	; 14e3c <__lxstat64@plt+0x3fe0>
   14cd8:	ldr	r2, [r4, #4]
   14cdc:	ldr	r5, [r4]
   14ce0:	cmp	r2, #0
   14ce4:	ldr	r3, [r0]
   14ce8:	mov	r8, r0
   14cec:	str	r3, [sp, #28]
   14cf0:	bgt	14d4c <__lxstat64@plt+0x3ef0>
   14cf4:	add	r6, r4, #8
   14cf8:	cmp	r5, r6
   14cfc:	str	r2, [sp, #36]	; 0x24
   14d00:	beq	14e0c <__lxstat64@plt+0x3fb0>
   14d04:	mov	r3, #8
   14d08:	mov	r0, r5
   14d0c:	str	r3, [sp]
   14d10:	rsb	r2, r2, #1
   14d14:	mvn	r3, #-2147483648	; 0x80000000
   14d18:	add	r1, sp, #36	; 0x24
   14d1c:	bl	17ea0 <__lxstat64@plt+0x7044>
   14d20:	mov	r5, r0
   14d24:	str	r0, [r4]
   14d28:	ldr	r0, [r4, #4]
   14d2c:	ldr	r2, [sp, #36]	; 0x24
   14d30:	mov	r1, #0
   14d34:	sub	r2, r2, r0
   14d38:	add	r0, r5, r0, lsl #3
   14d3c:	lsl	r2, r2, #3
   14d40:	bl	10da8 <memset@plt>
   14d44:	ldr	r3, [sp, #36]	; 0x24
   14d48:	str	r3, [r4, #4]
   14d4c:	ldr	r4, [pc, #236]	; 14e40 <__lxstat64@plt+0x3fe4>
   14d50:	ldr	r9, [r5]
   14d54:	ldr	r6, [r5, #4]
   14d58:	ldr	r7, [r4, #4]
   14d5c:	ldr	r1, [r4, #44]	; 0x2c
   14d60:	ldr	r2, [r4, #40]	; 0x28
   14d64:	ldr	r3, [r4]
   14d68:	orr	r7, r7, #1
   14d6c:	add	fp, r4, #8
   14d70:	str	r1, [sp, #16]
   14d74:	str	r2, [sp, #12]
   14d78:	str	r3, [sp]
   14d7c:	str	r7, [sp, #4]
   14d80:	str	fp, [sp, #8]
   14d84:	mov	r1, r9
   14d88:	mov	r0, r6
   14d8c:	mvn	r3, #0
   14d90:	mov	r2, sl
   14d94:	bl	1302c <__lxstat64@plt+0x21d0>
   14d98:	cmp	r9, r0
   14d9c:	bhi	14df8 <__lxstat64@plt+0x3f9c>
   14da0:	add	r3, r4, #48	; 0x30
   14da4:	add	r9, r0, #1
   14da8:	cmp	r6, r3
   14dac:	str	r9, [r5]
   14db0:	beq	14dbc <__lxstat64@plt+0x3f60>
   14db4:	mov	r0, r6
   14db8:	bl	18698 <__lxstat64@plt+0x783c>
   14dbc:	mov	r0, r9
   14dc0:	bl	17c84 <__lxstat64@plt+0x6e28>
   14dc4:	ldr	ip, [r4, #44]	; 0x2c
   14dc8:	ldr	r3, [r4]
   14dcc:	ldr	lr, [r4, #40]	; 0x28
   14dd0:	mov	r2, sl
   14dd4:	mov	r1, r9
   14dd8:	str	r0, [r5, #4]
   14ddc:	str	r3, [sp]
   14de0:	stmib	sp, {r7, fp}
   14de4:	str	ip, [sp, #16]
   14de8:	str	lr, [sp, #12]
   14dec:	mvn	r3, #0
   14df0:	mov	r6, r0
   14df4:	bl	1302c <__lxstat64@plt+0x21d0>
   14df8:	ldr	r3, [sp, #28]
   14dfc:	mov	r0, r6
   14e00:	str	r3, [r8]
   14e04:	add	sp, sp, #44	; 0x2c
   14e08:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14e0c:	mov	r3, #8
   14e10:	str	r3, [sp]
   14e14:	add	r1, sp, #36	; 0x24
   14e18:	rsb	r2, r2, #1
   14e1c:	mvn	r3, #-2147483648	; 0x80000000
   14e20:	mov	r0, #0
   14e24:	bl	17ea0 <__lxstat64@plt+0x7044>
   14e28:	mov	r5, r0
   14e2c:	ldm	r6, {r0, r1}
   14e30:	str	r5, [r4]
   14e34:	stm	r5, {r0, r1}
   14e38:	b	14d28 <__lxstat64@plt+0x3ecc>
   14e3c:	andeq	fp, r2, ip, ror #1
   14e40:	andeq	fp, r2, ip, asr r1
   14e44:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14e48:	sub	sp, sp, #44	; 0x2c
   14e4c:	mov	r9, r0
   14e50:	mov	sl, r1
   14e54:	bl	10d84 <__errno_location@plt>
   14e58:	ldr	r4, [pc, #364]	; 14fcc <__lxstat64@plt+0x4170>
   14e5c:	ldr	r2, [r4, #4]
   14e60:	ldr	r5, [r4]
   14e64:	cmp	r2, #0
   14e68:	ldr	r3, [r0]
   14e6c:	mov	r7, r0
   14e70:	str	r3, [sp, #24]
   14e74:	bgt	14ed0 <__lxstat64@plt+0x4074>
   14e78:	add	r6, r4, #8
   14e7c:	cmp	r5, r6
   14e80:	str	r2, [sp, #36]	; 0x24
   14e84:	beq	14f9c <__lxstat64@plt+0x4140>
   14e88:	mov	r3, #8
   14e8c:	mov	r0, r5
   14e90:	str	r3, [sp]
   14e94:	rsb	r2, r2, #1
   14e98:	mvn	r3, #-2147483648	; 0x80000000
   14e9c:	add	r1, sp, #36	; 0x24
   14ea0:	bl	17ea0 <__lxstat64@plt+0x7044>
   14ea4:	mov	r5, r0
   14ea8:	str	r0, [r4]
   14eac:	ldr	r0, [r4, #4]
   14eb0:	ldr	r2, [sp, #36]	; 0x24
   14eb4:	mov	r1, #0
   14eb8:	sub	r2, r2, r0
   14ebc:	add	r0, r5, r0, lsl #3
   14ec0:	lsl	r2, r2, #3
   14ec4:	bl	10da8 <memset@plt>
   14ec8:	ldr	r3, [sp, #36]	; 0x24
   14ecc:	str	r3, [r4, #4]
   14ed0:	ldr	r4, [pc, #248]	; 14fd0 <__lxstat64@plt+0x4174>
   14ed4:	ldr	r8, [r5]
   14ed8:	ldr	r6, [r5, #4]
   14edc:	ldr	r0, [r4, #4]
   14ee0:	ldr	r1, [r4, #44]	; 0x2c
   14ee4:	ldr	r2, [r4, #40]	; 0x28
   14ee8:	ldr	r3, [r4]
   14eec:	orr	r0, r0, #1
   14ef0:	add	fp, r4, #8
   14ef4:	str	r0, [sp, #28]
   14ef8:	str	r0, [sp, #4]
   14efc:	str	r1, [sp, #16]
   14f00:	str	r2, [sp, #12]
   14f04:	str	r3, [sp]
   14f08:	str	fp, [sp, #8]
   14f0c:	mov	r1, r8
   14f10:	mov	r0, r6
   14f14:	mov	r3, sl
   14f18:	mov	r2, r9
   14f1c:	bl	1302c <__lxstat64@plt+0x21d0>
   14f20:	cmp	r8, r0
   14f24:	bhi	14f88 <__lxstat64@plt+0x412c>
   14f28:	add	r3, r4, #48	; 0x30
   14f2c:	add	r8, r0, #1
   14f30:	cmp	r6, r3
   14f34:	str	r8, [r5]
   14f38:	beq	14f44 <__lxstat64@plt+0x40e8>
   14f3c:	mov	r0, r6
   14f40:	bl	18698 <__lxstat64@plt+0x783c>
   14f44:	mov	r0, r8
   14f48:	bl	17c84 <__lxstat64@plt+0x6e28>
   14f4c:	ldr	lr, [r4, #44]	; 0x2c
   14f50:	ldr	ip, [r4]
   14f54:	mov	r3, sl
   14f58:	mov	r2, r9
   14f5c:	mov	r1, r8
   14f60:	str	r0, [r5, #4]
   14f64:	ldr	r5, [r4, #40]	; 0x28
   14f68:	ldr	r4, [sp, #28]
   14f6c:	str	fp, [sp, #8]
   14f70:	str	r4, [sp, #4]
   14f74:	str	lr, [sp, #16]
   14f78:	str	r5, [sp, #12]
   14f7c:	str	ip, [sp]
   14f80:	mov	r6, r0
   14f84:	bl	1302c <__lxstat64@plt+0x21d0>
   14f88:	ldr	r3, [sp, #24]
   14f8c:	mov	r0, r6
   14f90:	str	r3, [r7]
   14f94:	add	sp, sp, #44	; 0x2c
   14f98:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14f9c:	mov	r3, #8
   14fa0:	str	r3, [sp]
   14fa4:	add	r1, sp, #36	; 0x24
   14fa8:	rsb	r2, r2, #1
   14fac:	mvn	r3, #-2147483648	; 0x80000000
   14fb0:	mov	r0, #0
   14fb4:	bl	17ea0 <__lxstat64@plt+0x7044>
   14fb8:	mov	r5, r0
   14fbc:	ldm	r6, {r0, r1}
   14fc0:	str	r5, [r4]
   14fc4:	stm	r5, {r0, r1}
   14fc8:	b	14eac <__lxstat64@plt+0x4050>
   14fcc:	andeq	fp, r2, ip, ror #1
   14fd0:	andeq	fp, r2, ip, asr r1
   14fd4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14fd8:	sub	sp, sp, #132	; 0x84
   14fdc:	mov	r5, r1
   14fe0:	mov	r4, r0
   14fe4:	mov	r9, r2
   14fe8:	add	r0, sp, #80	; 0x50
   14fec:	mov	r2, #48	; 0x30
   14ff0:	mov	r1, #0
   14ff4:	bl	10da8 <memset@plt>
   14ff8:	cmp	r5, #10
   14ffc:	beq	151b4 <__lxstat64@plt+0x4358>
   15000:	add	lr, sp, #80	; 0x50
   15004:	str	r5, [sp, #80]	; 0x50
   15008:	ldm	lr!, {r0, r1, r2, r3}
   1500c:	add	ip, sp, #32
   15010:	ldr	r6, [pc, #416]	; 151b8 <__lxstat64@plt+0x435c>
   15014:	stmia	ip!, {r0, r1, r2, r3}
   15018:	ldm	lr!, {r0, r1, r2, r3}
   1501c:	stmia	ip!, {r0, r1, r2, r3}
   15020:	ldm	lr, {r0, r1, r2, r3}
   15024:	stm	ip, {r0, r1, r2, r3}
   15028:	bl	10d84 <__errno_location@plt>
   1502c:	cmn	r4, #-2147483647	; 0x80000001
   15030:	ldr	r5, [r6]
   15034:	mov	r7, r0
   15038:	movne	r0, #0
   1503c:	moveq	r0, #1
   15040:	ldr	r3, [r7]
   15044:	orrs	r0, r0, r4, lsr #31
   15048:	str	r3, [sp, #24]
   1504c:	bne	151b4 <__lxstat64@plt+0x4358>
   15050:	ldr	r2, [r6, #4]
   15054:	cmp	r4, r2
   15058:	blt	150b8 <__lxstat64@plt+0x425c>
   1505c:	add	r8, r6, #8
   15060:	cmp	r5, r8
   15064:	str	r2, [sp, #80]	; 0x50
   15068:	beq	15184 <__lxstat64@plt+0x4328>
   1506c:	mov	r3, #8
   15070:	sub	r2, r4, r2
   15074:	mov	r0, r5
   15078:	str	r3, [sp]
   1507c:	add	r2, r2, #1
   15080:	add	r1, sp, #80	; 0x50
   15084:	mvn	r3, #-2147483648	; 0x80000000
   15088:	bl	17ea0 <__lxstat64@plt+0x7044>
   1508c:	mov	r5, r0
   15090:	str	r0, [r6]
   15094:	ldr	r0, [r6, #4]
   15098:	ldr	r2, [sp, #80]	; 0x50
   1509c:	mov	r1, #0
   150a0:	sub	r2, r2, r0
   150a4:	add	r0, r5, r0, lsl #3
   150a8:	lsl	r2, r2, #3
   150ac:	bl	10da8 <memset@plt>
   150b0:	ldr	r3, [sp, #80]	; 0x50
   150b4:	str	r3, [r6, #4]
   150b8:	add	fp, r5, r4, lsl #3
   150bc:	ldr	r1, [sp, #36]	; 0x24
   150c0:	ldr	r8, [r5, r4, lsl #3]
   150c4:	ldr	r6, [fp, #4]
   150c8:	ldr	r2, [sp, #72]	; 0x48
   150cc:	ldr	r3, [sp, #32]
   150d0:	ldr	ip, [sp, #76]	; 0x4c
   150d4:	orr	r1, r1, #1
   150d8:	add	sl, sp, #40	; 0x28
   150dc:	str	r1, [sp, #28]
   150e0:	str	r1, [sp, #4]
   150e4:	str	r2, [sp, #12]
   150e8:	str	r3, [sp]
   150ec:	mov	r0, r6
   150f0:	mov	r1, r8
   150f4:	str	ip, [sp, #16]
   150f8:	str	sl, [sp, #8]
   150fc:	mvn	r3, #0
   15100:	mov	r2, r9
   15104:	bl	1302c <__lxstat64@plt+0x21d0>
   15108:	cmp	r8, r0
   1510c:	bhi	15170 <__lxstat64@plt+0x4314>
   15110:	ldr	r3, [pc, #164]	; 151bc <__lxstat64@plt+0x4360>
   15114:	add	r8, r0, #1
   15118:	cmp	r6, r3
   1511c:	str	r8, [r5, r4, lsl #3]
   15120:	beq	1512c <__lxstat64@plt+0x42d0>
   15124:	mov	r0, r6
   15128:	bl	18698 <__lxstat64@plt+0x783c>
   1512c:	mov	r0, r8
   15130:	bl	17c84 <__lxstat64@plt+0x6e28>
   15134:	ldr	lr, [sp, #76]	; 0x4c
   15138:	ldr	r3, [sp, #32]
   1513c:	ldr	ip, [sp, #72]	; 0x48
   15140:	ldr	r4, [sp, #28]
   15144:	mov	r2, r9
   15148:	mov	r1, r8
   1514c:	str	r0, [fp, #4]
   15150:	str	r3, [sp]
   15154:	str	sl, [sp, #8]
   15158:	str	r4, [sp, #4]
   1515c:	str	lr, [sp, #16]
   15160:	str	ip, [sp, #12]
   15164:	mvn	r3, #0
   15168:	mov	r6, r0
   1516c:	bl	1302c <__lxstat64@plt+0x21d0>
   15170:	ldr	r3, [sp, #24]
   15174:	mov	r0, r6
   15178:	str	r3, [r7]
   1517c:	add	sp, sp, #132	; 0x84
   15180:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15184:	mov	r3, #8
   15188:	sub	r2, r4, r2
   1518c:	add	r1, sp, #80	; 0x50
   15190:	str	r3, [sp]
   15194:	add	r2, r2, #1
   15198:	mvn	r3, #-2147483648	; 0x80000000
   1519c:	bl	17ea0 <__lxstat64@plt+0x7044>
   151a0:	mov	r5, r0
   151a4:	ldm	r8, {r0, r1}
   151a8:	str	r5, [r6]
   151ac:	stm	r5, {r0, r1}
   151b0:	b	15094 <__lxstat64@plt+0x4238>
   151b4:	bl	10e50 <abort@plt>
   151b8:	andeq	fp, r2, ip, ror #1
   151bc:	andeq	fp, r2, ip, lsl #3
   151c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   151c4:	sub	sp, sp, #132	; 0x84
   151c8:	mov	r5, r1
   151cc:	mov	r4, r0
   151d0:	mov	r9, r2
   151d4:	add	r0, sp, #80	; 0x50
   151d8:	mov	r2, #48	; 0x30
   151dc:	mov	r1, #0
   151e0:	mov	sl, r3
   151e4:	bl	10da8 <memset@plt>
   151e8:	cmp	r5, #10
   151ec:	beq	153a8 <__lxstat64@plt+0x454c>
   151f0:	add	lr, sp, #80	; 0x50
   151f4:	str	r5, [sp, #80]	; 0x50
   151f8:	ldm	lr!, {r0, r1, r2, r3}
   151fc:	add	ip, sp, #32
   15200:	ldr	r6, [pc, #420]	; 153ac <__lxstat64@plt+0x4550>
   15204:	stmia	ip!, {r0, r1, r2, r3}
   15208:	ldm	lr!, {r0, r1, r2, r3}
   1520c:	stmia	ip!, {r0, r1, r2, r3}
   15210:	ldm	lr, {r0, r1, r2, r3}
   15214:	stm	ip, {r0, r1, r2, r3}
   15218:	bl	10d84 <__errno_location@plt>
   1521c:	cmn	r4, #-2147483647	; 0x80000001
   15220:	ldr	r5, [r6]
   15224:	mov	r7, r0
   15228:	movne	r0, #0
   1522c:	moveq	r0, #1
   15230:	ldr	r3, [r7]
   15234:	orrs	r0, r0, r4, lsr #31
   15238:	str	r3, [sp, #24]
   1523c:	bne	153a8 <__lxstat64@plt+0x454c>
   15240:	ldr	r2, [r6, #4]
   15244:	cmp	r4, r2
   15248:	blt	152a8 <__lxstat64@plt+0x444c>
   1524c:	add	r8, r6, #8
   15250:	cmp	r5, r8
   15254:	str	r2, [sp, #80]	; 0x50
   15258:	beq	15378 <__lxstat64@plt+0x451c>
   1525c:	mov	r3, #8
   15260:	sub	r2, r4, r2
   15264:	mov	r0, r5
   15268:	str	r3, [sp]
   1526c:	add	r2, r2, #1
   15270:	add	r1, sp, #80	; 0x50
   15274:	mvn	r3, #-2147483648	; 0x80000000
   15278:	bl	17ea0 <__lxstat64@plt+0x7044>
   1527c:	mov	r5, r0
   15280:	str	r0, [r6]
   15284:	ldr	r0, [r6, #4]
   15288:	ldr	r2, [sp, #80]	; 0x50
   1528c:	mov	r1, #0
   15290:	sub	r2, r2, r0
   15294:	add	r0, r5, r0, lsl #3
   15298:	lsl	r2, r2, #3
   1529c:	bl	10da8 <memset@plt>
   152a0:	ldr	r3, [sp, #80]	; 0x50
   152a4:	str	r3, [r6, #4]
   152a8:	add	fp, r5, r4, lsl #3
   152ac:	ldr	r3, [sp, #32]
   152b0:	ldr	r1, [sp, #36]	; 0x24
   152b4:	ldr	r8, [r5, r4, lsl #3]
   152b8:	ldr	r6, [fp, #4]
   152bc:	ldr	r2, [sp, #72]	; 0x48
   152c0:	ldr	ip, [sp, #76]	; 0x4c
   152c4:	orr	r1, r1, #1
   152c8:	str	r3, [sp]
   152cc:	add	r3, sp, #40	; 0x28
   152d0:	str	r1, [sp, #28]
   152d4:	str	r1, [sp, #4]
   152d8:	str	r2, [sp, #12]
   152dc:	str	r3, [sp, #8]
   152e0:	mov	r0, r6
   152e4:	mov	r1, r8
   152e8:	str	ip, [sp, #16]
   152ec:	mov	r3, sl
   152f0:	mov	r2, r9
   152f4:	bl	1302c <__lxstat64@plt+0x21d0>
   152f8:	cmp	r8, r0
   152fc:	bhi	15364 <__lxstat64@plt+0x4508>
   15300:	ldr	r3, [pc, #168]	; 153b0 <__lxstat64@plt+0x4554>
   15304:	add	r8, r0, #1
   15308:	cmp	r6, r3
   1530c:	str	r8, [r5, r4, lsl #3]
   15310:	beq	1531c <__lxstat64@plt+0x44c0>
   15314:	mov	r0, r6
   15318:	bl	18698 <__lxstat64@plt+0x783c>
   1531c:	mov	r0, r8
   15320:	bl	17c84 <__lxstat64@plt+0x6e28>
   15324:	add	lr, sp, #40	; 0x28
   15328:	ldr	ip, [sp, #76]	; 0x4c
   1532c:	ldr	r4, [sp, #72]	; 0x48
   15330:	ldr	r5, [sp, #28]
   15334:	mov	r3, sl
   15338:	mov	r2, r9
   1533c:	mov	r1, r8
   15340:	str	r0, [fp, #4]
   15344:	str	lr, [sp, #8]
   15348:	ldr	lr, [sp, #32]
   1534c:	str	r5, [sp, #4]
   15350:	str	ip, [sp, #16]
   15354:	str	r4, [sp, #12]
   15358:	str	lr, [sp]
   1535c:	mov	r6, r0
   15360:	bl	1302c <__lxstat64@plt+0x21d0>
   15364:	ldr	r3, [sp, #24]
   15368:	mov	r0, r6
   1536c:	str	r3, [r7]
   15370:	add	sp, sp, #132	; 0x84
   15374:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15378:	mov	r3, #8
   1537c:	sub	r2, r4, r2
   15380:	add	r1, sp, #80	; 0x50
   15384:	str	r3, [sp]
   15388:	add	r2, r2, #1
   1538c:	mvn	r3, #-2147483648	; 0x80000000
   15390:	bl	17ea0 <__lxstat64@plt+0x7044>
   15394:	mov	r5, r0
   15398:	ldm	r8, {r0, r1}
   1539c:	str	r5, [r6]
   153a0:	stm	r5, {r0, r1}
   153a4:	b	15284 <__lxstat64@plt+0x4428>
   153a8:	bl	10e50 <abort@plt>
   153ac:	andeq	fp, r2, ip, ror #1
   153b0:	andeq	fp, r2, ip, lsl #3
   153b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   153b8:	sub	sp, sp, #124	; 0x7c
   153bc:	mov	r4, r0
   153c0:	mov	r9, r1
   153c4:	add	r0, sp, #72	; 0x48
   153c8:	mov	r2, #48	; 0x30
   153cc:	mov	r1, #0
   153d0:	bl	10da8 <memset@plt>
   153d4:	cmp	r4, #10
   153d8:	beq	15564 <__lxstat64@plt+0x4708>
   153dc:	add	lr, sp, #72	; 0x48
   153e0:	str	r4, [sp, #72]	; 0x48
   153e4:	ldm	lr!, {r0, r1, r2, r3}
   153e8:	add	ip, sp, #24
   153ec:	ldr	r5, [pc, #372]	; 15568 <__lxstat64@plt+0x470c>
   153f0:	stmia	ip!, {r0, r1, r2, r3}
   153f4:	ldm	lr!, {r0, r1, r2, r3}
   153f8:	stmia	ip!, {r0, r1, r2, r3}
   153fc:	ldm	lr, {r0, r1, r2, r3}
   15400:	stm	ip, {r0, r1, r2, r3}
   15404:	bl	10d84 <__errno_location@plt>
   15408:	ldr	r2, [r5, #4]
   1540c:	ldr	r4, [r5]
   15410:	cmp	r2, #0
   15414:	mov	r7, r0
   15418:	ldr	fp, [r0]
   1541c:	bgt	15478 <__lxstat64@plt+0x461c>
   15420:	add	r6, r5, #8
   15424:	cmp	r4, r6
   15428:	str	r2, [sp, #72]	; 0x48
   1542c:	beq	15534 <__lxstat64@plt+0x46d8>
   15430:	mov	r3, #8
   15434:	mov	r0, r4
   15438:	str	r3, [sp]
   1543c:	rsb	r2, r2, #1
   15440:	add	r1, sp, #72	; 0x48
   15444:	mvn	r3, #-2147483648	; 0x80000000
   15448:	bl	17ea0 <__lxstat64@plt+0x7044>
   1544c:	mov	r4, r0
   15450:	str	r0, [r5]
   15454:	ldr	r0, [r5, #4]
   15458:	ldr	r2, [sp, #72]	; 0x48
   1545c:	mov	r1, #0
   15460:	sub	r2, r2, r0
   15464:	add	r0, r4, r0, lsl #3
   15468:	lsl	r2, r2, #3
   1546c:	bl	10da8 <memset@plt>
   15470:	ldr	r3, [sp, #72]	; 0x48
   15474:	str	r3, [r5, #4]
   15478:	ldr	r6, [sp, #28]
   1547c:	ldr	r8, [r4]
   15480:	ldr	r5, [r4, #4]
   15484:	ldr	r2, [sp, #64]	; 0x40
   15488:	ldr	r3, [sp, #24]
   1548c:	ldr	ip, [sp, #68]	; 0x44
   15490:	orr	r6, r6, #1
   15494:	add	sl, sp, #32
   15498:	str	r2, [sp, #12]
   1549c:	str	r3, [sp]
   154a0:	str	r6, [sp, #4]
   154a4:	mov	r1, r8
   154a8:	mov	r0, r5
   154ac:	str	ip, [sp, #16]
   154b0:	str	sl, [sp, #8]
   154b4:	mvn	r3, #0
   154b8:	mov	r2, r9
   154bc:	bl	1302c <__lxstat64@plt+0x21d0>
   154c0:	cmp	r8, r0
   154c4:	bhi	15524 <__lxstat64@plt+0x46c8>
   154c8:	ldr	r3, [pc, #156]	; 1556c <__lxstat64@plt+0x4710>
   154cc:	add	r8, r0, #1
   154d0:	cmp	r5, r3
   154d4:	str	r8, [r4]
   154d8:	beq	154e4 <__lxstat64@plt+0x4688>
   154dc:	mov	r0, r5
   154e0:	bl	18698 <__lxstat64@plt+0x783c>
   154e4:	mov	r0, r8
   154e8:	bl	17c84 <__lxstat64@plt+0x6e28>
   154ec:	ldr	lr, [sp, #68]	; 0x44
   154f0:	ldr	r3, [sp, #24]
   154f4:	ldr	ip, [sp, #64]	; 0x40
   154f8:	mov	r2, r9
   154fc:	mov	r1, r8
   15500:	str	r0, [r4, #4]
   15504:	str	r3, [sp]
   15508:	str	sl, [sp, #8]
   1550c:	str	r6, [sp, #4]
   15510:	str	lr, [sp, #16]
   15514:	str	ip, [sp, #12]
   15518:	mvn	r3, #0
   1551c:	mov	r5, r0
   15520:	bl	1302c <__lxstat64@plt+0x21d0>
   15524:	mov	r0, r5
   15528:	str	fp, [r7]
   1552c:	add	sp, sp, #124	; 0x7c
   15530:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15534:	mov	r3, #8
   15538:	add	r1, sp, #72	; 0x48
   1553c:	str	r3, [sp]
   15540:	rsb	r2, r2, #1
   15544:	mvn	r3, #-2147483648	; 0x80000000
   15548:	mov	r0, #0
   1554c:	bl	17ea0 <__lxstat64@plt+0x7044>
   15550:	mov	r4, r0
   15554:	ldm	r6, {r0, r1}
   15558:	str	r4, [r5]
   1555c:	stm	r4, {r0, r1}
   15560:	b	15454 <__lxstat64@plt+0x45f8>
   15564:	bl	10e50 <abort@plt>
   15568:	andeq	fp, r2, ip, ror #1
   1556c:	andeq	fp, r2, ip, lsl #3
   15570:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15574:	sub	sp, sp, #132	; 0x84
   15578:	mov	r4, r0
   1557c:	mov	r9, r1
   15580:	mov	sl, r2
   15584:	add	r0, sp, #80	; 0x50
   15588:	mov	r2, #48	; 0x30
   1558c:	mov	r1, #0
   15590:	bl	10da8 <memset@plt>
   15594:	cmp	r4, #10
   15598:	beq	1572c <__lxstat64@plt+0x48d0>
   1559c:	add	lr, sp, #80	; 0x50
   155a0:	str	r4, [sp, #80]	; 0x50
   155a4:	ldm	lr!, {r0, r1, r2, r3}
   155a8:	add	ip, sp, #32
   155ac:	ldr	r5, [pc, #380]	; 15730 <__lxstat64@plt+0x48d4>
   155b0:	stmia	ip!, {r0, r1, r2, r3}
   155b4:	ldm	lr!, {r0, r1, r2, r3}
   155b8:	stmia	ip!, {r0, r1, r2, r3}
   155bc:	ldm	lr, {r0, r1, r2, r3}
   155c0:	stm	ip, {r0, r1, r2, r3}
   155c4:	bl	10d84 <__errno_location@plt>
   155c8:	ldr	r2, [r5, #4]
   155cc:	ldr	r4, [r5]
   155d0:	cmp	r2, #0
   155d4:	ldr	r3, [r0]
   155d8:	mov	r7, r0
   155dc:	str	r3, [sp, #28]
   155e0:	bgt	1563c <__lxstat64@plt+0x47e0>
   155e4:	add	r6, r5, #8
   155e8:	cmp	r4, r6
   155ec:	str	r2, [sp, #80]	; 0x50
   155f0:	beq	156fc <__lxstat64@plt+0x48a0>
   155f4:	mov	r3, #8
   155f8:	mov	r0, r4
   155fc:	str	r3, [sp]
   15600:	rsb	r2, r2, #1
   15604:	add	r1, sp, #80	; 0x50
   15608:	mvn	r3, #-2147483648	; 0x80000000
   1560c:	bl	17ea0 <__lxstat64@plt+0x7044>
   15610:	mov	r4, r0
   15614:	str	r0, [r5]
   15618:	ldr	r0, [r5, #4]
   1561c:	ldr	r2, [sp, #80]	; 0x50
   15620:	mov	r1, #0
   15624:	sub	r2, r2, r0
   15628:	add	r0, r4, r0, lsl #3
   1562c:	lsl	r2, r2, #3
   15630:	bl	10da8 <memset@plt>
   15634:	ldr	r3, [sp, #80]	; 0x50
   15638:	str	r3, [r5, #4]
   1563c:	ldr	r6, [sp, #36]	; 0x24
   15640:	ldr	r8, [r4]
   15644:	ldr	r5, [r4, #4]
   15648:	ldr	r2, [sp, #72]	; 0x48
   1564c:	ldr	r3, [sp, #32]
   15650:	ldr	ip, [sp, #76]	; 0x4c
   15654:	orr	r6, r6, #1
   15658:	add	fp, sp, #40	; 0x28
   1565c:	str	r2, [sp, #12]
   15660:	str	r3, [sp]
   15664:	str	r6, [sp, #4]
   15668:	mov	r1, r8
   1566c:	mov	r0, r5
   15670:	str	ip, [sp, #16]
   15674:	str	fp, [sp, #8]
   15678:	mov	r3, sl
   1567c:	mov	r2, r9
   15680:	bl	1302c <__lxstat64@plt+0x21d0>
   15684:	cmp	r8, r0
   15688:	bhi	156e8 <__lxstat64@plt+0x488c>
   1568c:	ldr	r3, [pc, #160]	; 15734 <__lxstat64@plt+0x48d8>
   15690:	add	r8, r0, #1
   15694:	cmp	r5, r3
   15698:	str	r8, [r4]
   1569c:	beq	156a8 <__lxstat64@plt+0x484c>
   156a0:	mov	r0, r5
   156a4:	bl	18698 <__lxstat64@plt+0x783c>
   156a8:	mov	r0, r8
   156ac:	bl	17c84 <__lxstat64@plt+0x6e28>
   156b0:	ldr	ip, [sp, #76]	; 0x4c
   156b4:	ldr	lr, [sp, #32]
   156b8:	mov	r3, sl
   156bc:	mov	r2, r9
   156c0:	mov	r1, r8
   156c4:	str	r0, [r4, #4]
   156c8:	ldr	r4, [sp, #72]	; 0x48
   156cc:	str	fp, [sp, #8]
   156d0:	str	r6, [sp, #4]
   156d4:	str	ip, [sp, #16]
   156d8:	str	r4, [sp, #12]
   156dc:	str	lr, [sp]
   156e0:	mov	r5, r0
   156e4:	bl	1302c <__lxstat64@plt+0x21d0>
   156e8:	ldr	r3, [sp, #28]
   156ec:	mov	r0, r5
   156f0:	str	r3, [r7]
   156f4:	add	sp, sp, #132	; 0x84
   156f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   156fc:	mov	r3, #8
   15700:	add	r1, sp, #80	; 0x50
   15704:	str	r3, [sp]
   15708:	rsb	r2, r2, #1
   1570c:	mvn	r3, #-2147483648	; 0x80000000
   15710:	mov	r0, #0
   15714:	bl	17ea0 <__lxstat64@plt+0x7044>
   15718:	mov	r4, r0
   1571c:	ldm	r6, {r0, r1}
   15720:	str	r4, [r5]
   15724:	stm	r4, {r0, r1}
   15728:	b	15618 <__lxstat64@plt+0x47bc>
   1572c:	bl	10e50 <abort@plt>
   15730:	andeq	fp, r2, ip, ror #1
   15734:	andeq	fp, r2, ip, lsl #3
   15738:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1573c:	mov	r4, r2
   15740:	ldr	lr, [pc, #432]	; 158f8 <__lxstat64@plt+0x4a9c>
   15744:	mov	sl, r0
   15748:	mov	fp, r1
   1574c:	ldm	lr!, {r0, r1, r2, r3}
   15750:	sub	sp, sp, #92	; 0x5c
   15754:	add	ip, sp, #40	; 0x28
   15758:	lsr	r7, r4, #5
   1575c:	stmia	ip!, {r0, r1, r2, r3}
   15760:	add	r6, sp, #48	; 0x30
   15764:	ldm	lr!, {r0, r1, r2, r3}
   15768:	and	r4, r4, #31
   1576c:	ldr	r5, [pc, #392]	; 158fc <__lxstat64@plt+0x4aa0>
   15770:	stmia	ip!, {r0, r1, r2, r3}
   15774:	ldm	lr, {r0, r1, r2, r3}
   15778:	stm	ip, {r0, r1, r2, r3}
   1577c:	ldr	r2, [r6, r7, lsl #2]
   15780:	lsr	r3, r2, r4
   15784:	eor	r3, r3, #1
   15788:	and	r3, r3, #1
   1578c:	eor	r4, r2, r3, lsl r4
   15790:	str	r4, [r6, r7, lsl #2]
   15794:	bl	10d84 <__errno_location@plt>
   15798:	ldr	r2, [r5, #4]
   1579c:	ldr	r4, [r5]
   157a0:	cmp	r2, #0
   157a4:	ldr	r3, [r0]
   157a8:	mov	r8, r0
   157ac:	str	r3, [sp, #28]
   157b0:	bgt	1580c <__lxstat64@plt+0x49b0>
   157b4:	add	r7, r5, #8
   157b8:	cmp	r4, r7
   157bc:	str	r2, [sp, #36]	; 0x24
   157c0:	beq	158c8 <__lxstat64@plt+0x4a6c>
   157c4:	mov	r3, #8
   157c8:	mov	r0, r4
   157cc:	str	r3, [sp]
   157d0:	rsb	r2, r2, #1
   157d4:	mvn	r3, #-2147483648	; 0x80000000
   157d8:	add	r1, sp, #36	; 0x24
   157dc:	bl	17ea0 <__lxstat64@plt+0x7044>
   157e0:	mov	r4, r0
   157e4:	str	r0, [r5]
   157e8:	ldr	r0, [r5, #4]
   157ec:	ldr	r2, [sp, #36]	; 0x24
   157f0:	mov	r1, #0
   157f4:	sub	r2, r2, r0
   157f8:	add	r0, r4, r0, lsl #3
   157fc:	lsl	r2, r2, #3
   15800:	bl	10da8 <memset@plt>
   15804:	ldr	r3, [sp, #36]	; 0x24
   15808:	str	r3, [r5, #4]
   1580c:	ldr	r7, [sp, #44]	; 0x2c
   15810:	ldr	r9, [r4]
   15814:	ldr	r5, [r4, #4]
   15818:	ldr	r2, [sp, #80]	; 0x50
   1581c:	ldr	r3, [sp, #40]	; 0x28
   15820:	ldr	ip, [sp, #84]	; 0x54
   15824:	orr	r7, r7, #1
   15828:	str	r2, [sp, #12]
   1582c:	str	r3, [sp]
   15830:	str	r7, [sp, #4]
   15834:	str	r6, [sp, #8]
   15838:	mov	r1, r9
   1583c:	mov	r0, r5
   15840:	str	ip, [sp, #16]
   15844:	mov	r3, fp
   15848:	mov	r2, sl
   1584c:	bl	1302c <__lxstat64@plt+0x21d0>
   15850:	cmp	r9, r0
   15854:	bhi	158b4 <__lxstat64@plt+0x4a58>
   15858:	ldr	r3, [pc, #160]	; 15900 <__lxstat64@plt+0x4aa4>
   1585c:	add	r9, r0, #1
   15860:	cmp	r5, r3
   15864:	str	r9, [r4]
   15868:	beq	15874 <__lxstat64@plt+0x4a18>
   1586c:	mov	r0, r5
   15870:	bl	18698 <__lxstat64@plt+0x783c>
   15874:	mov	r0, r9
   15878:	bl	17c84 <__lxstat64@plt+0x6e28>
   1587c:	ldr	ip, [sp, #84]	; 0x54
   15880:	ldr	lr, [sp, #40]	; 0x28
   15884:	mov	r3, fp
   15888:	mov	r2, sl
   1588c:	mov	r1, r9
   15890:	str	r0, [r4, #4]
   15894:	ldr	r4, [sp, #80]	; 0x50
   15898:	str	r6, [sp, #8]
   1589c:	str	r7, [sp, #4]
   158a0:	str	ip, [sp, #16]
   158a4:	str	r4, [sp, #12]
   158a8:	str	lr, [sp]
   158ac:	mov	r5, r0
   158b0:	bl	1302c <__lxstat64@plt+0x21d0>
   158b4:	ldr	r3, [sp, #28]
   158b8:	mov	r0, r5
   158bc:	str	r3, [r8]
   158c0:	add	sp, sp, #92	; 0x5c
   158c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   158c8:	mov	r3, #8
   158cc:	str	r3, [sp]
   158d0:	add	r1, sp, #36	; 0x24
   158d4:	rsb	r2, r2, #1
   158d8:	mvn	r3, #-2147483648	; 0x80000000
   158dc:	mov	r0, #0
   158e0:	bl	17ea0 <__lxstat64@plt+0x7044>
   158e4:	mov	r4, r0
   158e8:	ldm	r7, {r0, r1}
   158ec:	str	r4, [r5]
   158f0:	stm	r4, {r0, r1}
   158f4:	b	157e8 <__lxstat64@plt+0x498c>
   158f8:	andeq	fp, r2, ip, asr r1
   158fc:	andeq	fp, r2, ip, ror #1
   15900:	andeq	fp, r2, ip, lsl #3
   15904:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15908:	mov	r4, r1
   1590c:	ldr	lr, [pc, #420]	; 15ab8 <__lxstat64@plt+0x4c5c>
   15910:	mov	r6, r0
   15914:	sub	sp, sp, #84	; 0x54
   15918:	ldm	lr!, {r0, r1, r2, r3}
   1591c:	add	ip, sp, #32
   15920:	lsr	r8, r4, #5
   15924:	add	r5, sp, #40	; 0x28
   15928:	stmia	ip!, {r0, r1, r2, r3}
   1592c:	and	r4, r4, #31
   15930:	ldm	lr!, {r0, r1, r2, r3}
   15934:	ldr	r7, [pc, #384]	; 15abc <__lxstat64@plt+0x4c60>
   15938:	stmia	ip!, {r0, r1, r2, r3}
   1593c:	ldm	lr, {r0, r1, r2, r3}
   15940:	stm	ip, {r0, r1, r2, r3}
   15944:	ldr	r2, [r5, r8, lsl #2]
   15948:	lsr	r3, r2, r4
   1594c:	eor	r3, r3, #1
   15950:	and	r3, r3, #1
   15954:	eor	r4, r2, r3, lsl r4
   15958:	str	r4, [r5, r8, lsl #2]
   1595c:	bl	10d84 <__errno_location@plt>
   15960:	ldr	r2, [r7, #4]
   15964:	ldr	r4, [r7]
   15968:	cmp	r2, #0
   1596c:	mov	r9, r0
   15970:	ldr	sl, [r0]
   15974:	bgt	159d0 <__lxstat64@plt+0x4b74>
   15978:	add	r8, r7, #8
   1597c:	cmp	r4, r8
   15980:	str	r2, [sp, #28]
   15984:	beq	15a88 <__lxstat64@plt+0x4c2c>
   15988:	mov	r3, #8
   1598c:	mov	r0, r4
   15990:	str	r3, [sp]
   15994:	rsb	r2, r2, #1
   15998:	mvn	r3, #-2147483648	; 0x80000000
   1599c:	add	r1, sp, #28
   159a0:	bl	17ea0 <__lxstat64@plt+0x7044>
   159a4:	mov	r4, r0
   159a8:	str	r0, [r7]
   159ac:	ldr	r0, [r7, #4]
   159b0:	ldr	r2, [sp, #28]
   159b4:	mov	r1, #0
   159b8:	sub	r2, r2, r0
   159bc:	add	r0, r4, r0, lsl #3
   159c0:	lsl	r2, r2, #3
   159c4:	bl	10da8 <memset@plt>
   159c8:	ldr	r3, [sp, #28]
   159cc:	str	r3, [r7, #4]
   159d0:	ldr	r8, [sp, #36]	; 0x24
   159d4:	ldr	fp, [r4]
   159d8:	ldr	r7, [r4, #4]
   159dc:	ldr	r2, [sp, #72]	; 0x48
   159e0:	ldr	r3, [sp, #32]
   159e4:	ldr	ip, [sp, #76]	; 0x4c
   159e8:	orr	r8, r8, #1
   159ec:	str	r2, [sp, #12]
   159f0:	str	r3, [sp]
   159f4:	str	r8, [sp, #4]
   159f8:	str	r5, [sp, #8]
   159fc:	mov	r1, fp
   15a00:	mov	r0, r7
   15a04:	str	ip, [sp, #16]
   15a08:	mvn	r3, #0
   15a0c:	mov	r2, r6
   15a10:	bl	1302c <__lxstat64@plt+0x21d0>
   15a14:	cmp	fp, r0
   15a18:	bhi	15a78 <__lxstat64@plt+0x4c1c>
   15a1c:	ldr	r3, [pc, #156]	; 15ac0 <__lxstat64@plt+0x4c64>
   15a20:	add	fp, r0, #1
   15a24:	cmp	r7, r3
   15a28:	str	fp, [r4]
   15a2c:	beq	15a38 <__lxstat64@plt+0x4bdc>
   15a30:	mov	r0, r7
   15a34:	bl	18698 <__lxstat64@plt+0x783c>
   15a38:	mov	r0, fp
   15a3c:	bl	17c84 <__lxstat64@plt+0x6e28>
   15a40:	ldr	lr, [sp, #76]	; 0x4c
   15a44:	ldr	r3, [sp, #32]
   15a48:	ldr	ip, [sp, #72]	; 0x48
   15a4c:	mov	r2, r6
   15a50:	mov	r1, fp
   15a54:	str	r0, [r4, #4]
   15a58:	str	r3, [sp]
   15a5c:	str	r5, [sp, #8]
   15a60:	str	r8, [sp, #4]
   15a64:	str	lr, [sp, #16]
   15a68:	str	ip, [sp, #12]
   15a6c:	mvn	r3, #0
   15a70:	mov	r7, r0
   15a74:	bl	1302c <__lxstat64@plt+0x21d0>
   15a78:	mov	r0, r7
   15a7c:	str	sl, [r9]
   15a80:	add	sp, sp, #84	; 0x54
   15a84:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15a88:	mov	r3, #8
   15a8c:	str	r3, [sp]
   15a90:	add	r1, sp, #28
   15a94:	rsb	r2, r2, #1
   15a98:	mvn	r3, #-2147483648	; 0x80000000
   15a9c:	mov	r0, #0
   15aa0:	bl	17ea0 <__lxstat64@plt+0x7044>
   15aa4:	mov	r4, r0
   15aa8:	ldm	r8, {r0, r1}
   15aac:	str	r4, [r7]
   15ab0:	stm	r4, {r0, r1}
   15ab4:	b	159ac <__lxstat64@plt+0x4b50>
   15ab8:	andeq	fp, r2, ip, asr r1
   15abc:	andeq	fp, r2, ip, ror #1
   15ac0:	andeq	fp, r2, ip, lsl #3
   15ac4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ac8:	mov	r6, r0
   15acc:	ldr	lr, [pc, #404]	; 15c68 <__lxstat64@plt+0x4e0c>
   15ad0:	sub	sp, sp, #84	; 0x54
   15ad4:	add	ip, sp, #32
   15ad8:	ldm	lr!, {r0, r1, r2, r3}
   15adc:	ldr	r5, [pc, #392]	; 15c6c <__lxstat64@plt+0x4e10>
   15ae0:	stmia	ip!, {r0, r1, r2, r3}
   15ae4:	ldm	lr!, {r0, r1, r2, r3}
   15ae8:	ldr	r4, [sp, #44]	; 0x2c
   15aec:	stmia	ip!, {r0, r1, r2, r3}
   15af0:	ldm	lr, {r0, r1, r2, r3}
   15af4:	mvn	lr, r4
   15af8:	and	lr, lr, #67108864	; 0x4000000
   15afc:	eor	lr, lr, r4
   15b00:	stm	ip, {r0, r1, r2, r3}
   15b04:	str	lr, [sp, #44]	; 0x2c
   15b08:	bl	10d84 <__errno_location@plt>
   15b0c:	ldr	r2, [r5, #4]
   15b10:	ldr	r4, [r5]
   15b14:	cmp	r2, #0
   15b18:	mov	r8, r0
   15b1c:	ldr	sl, [r0]
   15b20:	bgt	15b7c <__lxstat64@plt+0x4d20>
   15b24:	add	r7, r5, #8
   15b28:	cmp	r4, r7
   15b2c:	str	r2, [sp, #28]
   15b30:	beq	15c38 <__lxstat64@plt+0x4ddc>
   15b34:	mov	r3, #8
   15b38:	mov	r0, r4
   15b3c:	str	r3, [sp]
   15b40:	rsb	r2, r2, #1
   15b44:	mvn	r3, #-2147483648	; 0x80000000
   15b48:	add	r1, sp, #28
   15b4c:	bl	17ea0 <__lxstat64@plt+0x7044>
   15b50:	mov	r4, r0
   15b54:	str	r0, [r5]
   15b58:	ldr	r0, [r5, #4]
   15b5c:	ldr	r2, [sp, #28]
   15b60:	mov	r1, #0
   15b64:	sub	r2, r2, r0
   15b68:	add	r0, r4, r0, lsl #3
   15b6c:	lsl	r2, r2, #3
   15b70:	bl	10da8 <memset@plt>
   15b74:	ldr	r3, [sp, #28]
   15b78:	str	r3, [r5, #4]
   15b7c:	ldr	r7, [sp, #36]	; 0x24
   15b80:	ldr	r9, [r4]
   15b84:	ldr	r5, [r4, #4]
   15b88:	ldr	r2, [sp, #72]	; 0x48
   15b8c:	ldr	r3, [sp, #32]
   15b90:	ldr	ip, [sp, #76]	; 0x4c
   15b94:	orr	r7, r7, #1
   15b98:	add	fp, sp, #40	; 0x28
   15b9c:	str	r2, [sp, #12]
   15ba0:	str	r3, [sp]
   15ba4:	str	r7, [sp, #4]
   15ba8:	mov	r1, r9
   15bac:	mov	r0, r5
   15bb0:	str	ip, [sp, #16]
   15bb4:	str	fp, [sp, #8]
   15bb8:	mvn	r3, #0
   15bbc:	mov	r2, r6
   15bc0:	bl	1302c <__lxstat64@plt+0x21d0>
   15bc4:	cmp	r9, r0
   15bc8:	bhi	15c28 <__lxstat64@plt+0x4dcc>
   15bcc:	ldr	r3, [pc, #156]	; 15c70 <__lxstat64@plt+0x4e14>
   15bd0:	add	r9, r0, #1
   15bd4:	cmp	r5, r3
   15bd8:	str	r9, [r4]
   15bdc:	beq	15be8 <__lxstat64@plt+0x4d8c>
   15be0:	mov	r0, r5
   15be4:	bl	18698 <__lxstat64@plt+0x783c>
   15be8:	mov	r0, r9
   15bec:	bl	17c84 <__lxstat64@plt+0x6e28>
   15bf0:	ldr	lr, [sp, #76]	; 0x4c
   15bf4:	ldr	r3, [sp, #32]
   15bf8:	ldr	ip, [sp, #72]	; 0x48
   15bfc:	mov	r2, r6
   15c00:	mov	r1, r9
   15c04:	str	r0, [r4, #4]
   15c08:	str	r3, [sp]
   15c0c:	str	fp, [sp, #8]
   15c10:	str	r7, [sp, #4]
   15c14:	str	lr, [sp, #16]
   15c18:	str	ip, [sp, #12]
   15c1c:	mvn	r3, #0
   15c20:	mov	r5, r0
   15c24:	bl	1302c <__lxstat64@plt+0x21d0>
   15c28:	mov	r0, r5
   15c2c:	str	sl, [r8]
   15c30:	add	sp, sp, #84	; 0x54
   15c34:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15c38:	mov	r3, #8
   15c3c:	str	r3, [sp]
   15c40:	add	r1, sp, #28
   15c44:	rsb	r2, r2, #1
   15c48:	mvn	r3, #-2147483648	; 0x80000000
   15c4c:	mov	r0, #0
   15c50:	bl	17ea0 <__lxstat64@plt+0x7044>
   15c54:	mov	r4, r0
   15c58:	ldm	r7, {r0, r1}
   15c5c:	str	r4, [r5]
   15c60:	stm	r4, {r0, r1}
   15c64:	b	15b58 <__lxstat64@plt+0x4cfc>
   15c68:	andeq	fp, r2, ip, asr r1
   15c6c:	andeq	fp, r2, ip, ror #1
   15c70:	andeq	fp, r2, ip, lsl #3
   15c74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15c78:	mov	r9, r0
   15c7c:	ldr	lr, [pc, #416]	; 15e24 <__lxstat64@plt+0x4fc8>
   15c80:	mov	sl, r1
   15c84:	sub	sp, sp, #92	; 0x5c
   15c88:	ldm	lr!, {r0, r1, r2, r3}
   15c8c:	add	ip, sp, #40	; 0x28
   15c90:	ldr	r5, [pc, #400]	; 15e28 <__lxstat64@plt+0x4fcc>
   15c94:	stmia	ip!, {r0, r1, r2, r3}
   15c98:	ldm	lr!, {r0, r1, r2, r3}
   15c9c:	ldr	r4, [sp, #52]	; 0x34
   15ca0:	stmia	ip!, {r0, r1, r2, r3}
   15ca4:	ldm	lr, {r0, r1, r2, r3}
   15ca8:	mvn	lr, r4
   15cac:	and	lr, lr, #67108864	; 0x4000000
   15cb0:	eor	lr, lr, r4
   15cb4:	stm	ip, {r0, r1, r2, r3}
   15cb8:	str	lr, [sp, #52]	; 0x34
   15cbc:	bl	10d84 <__errno_location@plt>
   15cc0:	ldr	r2, [r5, #4]
   15cc4:	ldr	r4, [r5]
   15cc8:	cmp	r2, #0
   15ccc:	ldr	r3, [r0]
   15cd0:	mov	r7, r0
   15cd4:	str	r3, [sp, #28]
   15cd8:	bgt	15d34 <__lxstat64@plt+0x4ed8>
   15cdc:	add	r6, r5, #8
   15ce0:	cmp	r4, r6
   15ce4:	str	r2, [sp, #36]	; 0x24
   15ce8:	beq	15df4 <__lxstat64@plt+0x4f98>
   15cec:	mov	r3, #8
   15cf0:	mov	r0, r4
   15cf4:	str	r3, [sp]
   15cf8:	rsb	r2, r2, #1
   15cfc:	mvn	r3, #-2147483648	; 0x80000000
   15d00:	add	r1, sp, #36	; 0x24
   15d04:	bl	17ea0 <__lxstat64@plt+0x7044>
   15d08:	mov	r4, r0
   15d0c:	str	r0, [r5]
   15d10:	ldr	r0, [r5, #4]
   15d14:	ldr	r2, [sp, #36]	; 0x24
   15d18:	mov	r1, #0
   15d1c:	sub	r2, r2, r0
   15d20:	add	r0, r4, r0, lsl #3
   15d24:	lsl	r2, r2, #3
   15d28:	bl	10da8 <memset@plt>
   15d2c:	ldr	r3, [sp, #36]	; 0x24
   15d30:	str	r3, [r5, #4]
   15d34:	ldr	r6, [sp, #44]	; 0x2c
   15d38:	ldr	r8, [r4]
   15d3c:	ldr	r5, [r4, #4]
   15d40:	ldr	r2, [sp, #80]	; 0x50
   15d44:	ldr	r3, [sp, #40]	; 0x28
   15d48:	ldr	ip, [sp, #84]	; 0x54
   15d4c:	orr	r6, r6, #1
   15d50:	add	fp, sp, #48	; 0x30
   15d54:	str	r2, [sp, #12]
   15d58:	str	r3, [sp]
   15d5c:	str	r6, [sp, #4]
   15d60:	mov	r1, r8
   15d64:	mov	r0, r5
   15d68:	str	ip, [sp, #16]
   15d6c:	str	fp, [sp, #8]
   15d70:	mov	r3, sl
   15d74:	mov	r2, r9
   15d78:	bl	1302c <__lxstat64@plt+0x21d0>
   15d7c:	cmp	r8, r0
   15d80:	bhi	15de0 <__lxstat64@plt+0x4f84>
   15d84:	ldr	r3, [pc, #160]	; 15e2c <__lxstat64@plt+0x4fd0>
   15d88:	add	r8, r0, #1
   15d8c:	cmp	r5, r3
   15d90:	str	r8, [r4]
   15d94:	beq	15da0 <__lxstat64@plt+0x4f44>
   15d98:	mov	r0, r5
   15d9c:	bl	18698 <__lxstat64@plt+0x783c>
   15da0:	mov	r0, r8
   15da4:	bl	17c84 <__lxstat64@plt+0x6e28>
   15da8:	ldr	ip, [sp, #84]	; 0x54
   15dac:	ldr	lr, [sp, #40]	; 0x28
   15db0:	mov	r3, sl
   15db4:	mov	r2, r9
   15db8:	mov	r1, r8
   15dbc:	str	r0, [r4, #4]
   15dc0:	ldr	r4, [sp, #80]	; 0x50
   15dc4:	str	fp, [sp, #8]
   15dc8:	str	r6, [sp, #4]
   15dcc:	str	ip, [sp, #16]
   15dd0:	str	r4, [sp, #12]
   15dd4:	str	lr, [sp]
   15dd8:	mov	r5, r0
   15ddc:	bl	1302c <__lxstat64@plt+0x21d0>
   15de0:	ldr	r3, [sp, #28]
   15de4:	mov	r0, r5
   15de8:	str	r3, [r7]
   15dec:	add	sp, sp, #92	; 0x5c
   15df0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15df4:	mov	r3, #8
   15df8:	str	r3, [sp]
   15dfc:	add	r1, sp, #36	; 0x24
   15e00:	rsb	r2, r2, #1
   15e04:	mvn	r3, #-2147483648	; 0x80000000
   15e08:	mov	r0, #0
   15e0c:	bl	17ea0 <__lxstat64@plt+0x7044>
   15e10:	mov	r4, r0
   15e14:	ldm	r6, {r0, r1}
   15e18:	str	r4, [r5]
   15e1c:	stm	r4, {r0, r1}
   15e20:	b	15d10 <__lxstat64@plt+0x4eb4>
   15e24:	andeq	fp, r2, ip, asr r1
   15e28:	andeq	fp, r2, ip, ror #1
   15e2c:	andeq	fp, r2, ip, lsl #3
   15e30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e34:	sub	sp, sp, #180	; 0xb4
   15e38:	mov	r6, r1
   15e3c:	mov	r4, r0
   15e40:	mov	r9, r2
   15e44:	add	r0, sp, #80	; 0x50
   15e48:	mov	r2, #48	; 0x30
   15e4c:	mov	r1, #0
   15e50:	bl	10da8 <memset@plt>
   15e54:	cmp	r6, #10
   15e58:	beq	16038 <__lxstat64@plt+0x51dc>
   15e5c:	add	r5, sp, #80	; 0x50
   15e60:	str	r6, [sp, #80]	; 0x50
   15e64:	ldm	r5!, {r0, r1, r2, r3}
   15e68:	add	ip, sp, #128	; 0x80
   15e6c:	mov	r7, ip
   15e70:	add	lr, sp, #32
   15e74:	stmia	ip!, {r0, r1, r2, r3}
   15e78:	mov	r8, #67108864	; 0x4000000
   15e7c:	ldm	r5!, {r0, r1, r2, r3}
   15e80:	ldr	r6, [pc, #436]	; 1603c <__lxstat64@plt+0x51e0>
   15e84:	stmia	ip!, {r0, r1, r2, r3}
   15e88:	ldm	r5, {r0, r1, r2, r3}
   15e8c:	stm	ip, {r0, r1, r2, r3}
   15e90:	ldm	r7!, {r0, r1, r2, r3}
   15e94:	stmia	lr!, {r0, r1, r2, r3}
   15e98:	ldm	r7!, {r0, r1, r2, r3}
   15e9c:	str	r8, [sp, #44]	; 0x2c
   15ea0:	stmia	lr!, {r0, r1, r2, r3}
   15ea4:	ldm	ip, {r0, r1, r2, r3}
   15ea8:	stm	lr, {r0, r1, r2, r3}
   15eac:	bl	10d84 <__errno_location@plt>
   15eb0:	cmn	r4, #-2147483647	; 0x80000001
   15eb4:	ldr	r5, [r6]
   15eb8:	mov	r7, r0
   15ebc:	movne	r0, #0
   15ec0:	moveq	r0, #1
   15ec4:	ldr	r3, [r7]
   15ec8:	orrs	r0, r0, r4, lsr #31
   15ecc:	str	r3, [sp, #24]
   15ed0:	bne	16038 <__lxstat64@plt+0x51dc>
   15ed4:	ldr	r2, [r6, #4]
   15ed8:	cmp	r4, r2
   15edc:	blt	15f3c <__lxstat64@plt+0x50e0>
   15ee0:	add	r8, r6, #8
   15ee4:	cmp	r5, r8
   15ee8:	str	r2, [sp, #80]	; 0x50
   15eec:	beq	16008 <__lxstat64@plt+0x51ac>
   15ef0:	mov	r3, #8
   15ef4:	sub	r2, r4, r2
   15ef8:	mov	r0, r5
   15efc:	str	r3, [sp]
   15f00:	add	r2, r2, #1
   15f04:	add	r1, sp, #80	; 0x50
   15f08:	mvn	r3, #-2147483648	; 0x80000000
   15f0c:	bl	17ea0 <__lxstat64@plt+0x7044>
   15f10:	mov	r5, r0
   15f14:	str	r0, [r6]
   15f18:	ldr	r0, [r6, #4]
   15f1c:	ldr	r2, [sp, #80]	; 0x50
   15f20:	mov	r1, #0
   15f24:	sub	r2, r2, r0
   15f28:	add	r0, r5, r0, lsl #3
   15f2c:	lsl	r2, r2, #3
   15f30:	bl	10da8 <memset@plt>
   15f34:	ldr	r3, [sp, #80]	; 0x50
   15f38:	str	r3, [r6, #4]
   15f3c:	add	fp, r5, r4, lsl #3
   15f40:	ldr	r1, [sp, #36]	; 0x24
   15f44:	ldr	r8, [r5, r4, lsl #3]
   15f48:	ldr	r6, [fp, #4]
   15f4c:	ldr	r2, [sp, #72]	; 0x48
   15f50:	ldr	r3, [sp, #32]
   15f54:	ldr	ip, [sp, #76]	; 0x4c
   15f58:	orr	r1, r1, #1
   15f5c:	add	sl, sp, #40	; 0x28
   15f60:	str	r1, [sp, #28]
   15f64:	str	r1, [sp, #4]
   15f68:	str	r2, [sp, #12]
   15f6c:	str	r3, [sp]
   15f70:	mov	r0, r6
   15f74:	mov	r1, r8
   15f78:	str	ip, [sp, #16]
   15f7c:	str	sl, [sp, #8]
   15f80:	mvn	r3, #0
   15f84:	mov	r2, r9
   15f88:	bl	1302c <__lxstat64@plt+0x21d0>
   15f8c:	cmp	r8, r0
   15f90:	bhi	15ff4 <__lxstat64@plt+0x5198>
   15f94:	ldr	r3, [pc, #164]	; 16040 <__lxstat64@plt+0x51e4>
   15f98:	add	r8, r0, #1
   15f9c:	cmp	r6, r3
   15fa0:	str	r8, [r5, r4, lsl #3]
   15fa4:	beq	15fb0 <__lxstat64@plt+0x5154>
   15fa8:	mov	r0, r6
   15fac:	bl	18698 <__lxstat64@plt+0x783c>
   15fb0:	mov	r0, r8
   15fb4:	bl	17c84 <__lxstat64@plt+0x6e28>
   15fb8:	ldr	lr, [sp, #76]	; 0x4c
   15fbc:	ldr	r3, [sp, #32]
   15fc0:	ldr	ip, [sp, #72]	; 0x48
   15fc4:	ldr	r4, [sp, #28]
   15fc8:	mov	r2, r9
   15fcc:	mov	r1, r8
   15fd0:	str	r0, [fp, #4]
   15fd4:	str	r3, [sp]
   15fd8:	str	sl, [sp, #8]
   15fdc:	str	r4, [sp, #4]
   15fe0:	str	lr, [sp, #16]
   15fe4:	str	ip, [sp, #12]
   15fe8:	mvn	r3, #0
   15fec:	mov	r6, r0
   15ff0:	bl	1302c <__lxstat64@plt+0x21d0>
   15ff4:	ldr	r3, [sp, #24]
   15ff8:	mov	r0, r6
   15ffc:	str	r3, [r7]
   16000:	add	sp, sp, #180	; 0xb4
   16004:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16008:	mov	r3, #8
   1600c:	sub	r2, r4, r2
   16010:	add	r1, sp, #80	; 0x50
   16014:	str	r3, [sp]
   16018:	add	r2, r2, #1
   1601c:	mvn	r3, #-2147483648	; 0x80000000
   16020:	bl	17ea0 <__lxstat64@plt+0x7044>
   16024:	mov	r5, r0
   16028:	ldm	r8, {r0, r1}
   1602c:	str	r5, [r6]
   16030:	stm	r5, {r0, r1}
   16034:	b	15f18 <__lxstat64@plt+0x50bc>
   16038:	bl	10e50 <abort@plt>
   1603c:	andeq	fp, r2, ip, ror #1
   16040:	andeq	fp, r2, ip, lsl #3
   16044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16048:	mov	r7, r1
   1604c:	ldr	lr, [pc, #492]	; 16240 <__lxstat64@plt+0x53e4>
   16050:	mov	r8, r2
   16054:	mov	r4, r0
   16058:	mov	fp, r3
   1605c:	ldm	lr!, {r0, r1, r2, r3}
   16060:	sub	sp, sp, #100	; 0x64
   16064:	add	ip, sp, #48	; 0x30
   16068:	mov	sl, #10
   1606c:	stmia	ip!, {r0, r1, r2, r3}
   16070:	cmp	r8, #0
   16074:	cmpne	r7, #0
   16078:	ldm	lr!, {r0, r1, r2, r3}
   1607c:	str	sl, [sp, #48]	; 0x30
   16080:	stmia	ip!, {r0, r1, r2, r3}
   16084:	ldm	lr, {r0, r1, r2, r3}
   16088:	stm	ip, {r0, r1, r2, r3}
   1608c:	beq	1623c <__lxstat64@plt+0x53e0>
   16090:	str	r7, [sp, #88]	; 0x58
   16094:	str	r8, [sp, #92]	; 0x5c
   16098:	bl	10d84 <__errno_location@plt>
   1609c:	ldr	r6, [pc, #416]	; 16244 <__lxstat64@plt+0x53e8>
   160a0:	cmn	r4, #-2147483647	; 0x80000001
   160a4:	ldr	r5, [r6]
   160a8:	mov	r9, r0
   160ac:	movne	r0, #0
   160b0:	moveq	r0, #1
   160b4:	ldr	r3, [r9]
   160b8:	orrs	r0, r0, r4, lsr #31
   160bc:	str	r3, [sp, #28]
   160c0:	bne	1623c <__lxstat64@plt+0x53e0>
   160c4:	ldr	r2, [r6, #4]
   160c8:	cmp	r4, r2
   160cc:	movlt	r3, sl
   160d0:	blt	1613c <__lxstat64@plt+0x52e0>
   160d4:	add	r7, r6, #8
   160d8:	cmp	r5, r7
   160dc:	str	r2, [sp, #44]	; 0x2c
   160e0:	beq	1620c <__lxstat64@plt+0x53b0>
   160e4:	mov	r3, #8
   160e8:	sub	r2, r4, r2
   160ec:	mov	r0, r5
   160f0:	str	r3, [sp]
   160f4:	add	r2, r2, #1
   160f8:	mvn	r3, #-2147483648	; 0x80000000
   160fc:	add	r1, sp, #44	; 0x2c
   16100:	bl	17ea0 <__lxstat64@plt+0x7044>
   16104:	mov	r5, r0
   16108:	str	r0, [r6]
   1610c:	ldr	r0, [r6, #4]
   16110:	ldr	r2, [sp, #44]	; 0x2c
   16114:	mov	r1, #0
   16118:	sub	r2, r2, r0
   1611c:	add	r0, r5, r0, lsl #3
   16120:	lsl	r2, r2, #3
   16124:	bl	10da8 <memset@plt>
   16128:	ldr	r3, [sp, #48]	; 0x30
   1612c:	ldr	r7, [sp, #88]	; 0x58
   16130:	ldr	r8, [sp, #92]	; 0x5c
   16134:	ldr	r2, [sp, #44]	; 0x2c
   16138:	str	r2, [r6, #4]
   1613c:	add	r2, r5, r4, lsl #3
   16140:	mov	r1, r2
   16144:	str	r2, [sp, #32]
   16148:	ldr	r2, [sp, #52]	; 0x34
   1614c:	ldr	r6, [r1, #4]
   16150:	ldr	sl, [r5, r4, lsl #3]
   16154:	orr	r2, r2, #1
   16158:	str	r3, [sp]
   1615c:	add	r3, sp, #56	; 0x38
   16160:	str	r2, [sp, #36]	; 0x24
   16164:	str	r2, [sp, #4]
   16168:	str	r3, [sp, #8]
   1616c:	mov	r0, r6
   16170:	str	r8, [sp, #16]
   16174:	str	r7, [sp, #12]
   16178:	mov	r1, sl
   1617c:	mvn	r3, #0
   16180:	mov	r2, fp
   16184:	bl	1302c <__lxstat64@plt+0x21d0>
   16188:	cmp	sl, r0
   1618c:	bhi	161f8 <__lxstat64@plt+0x539c>
   16190:	ldr	r3, [pc, #176]	; 16248 <__lxstat64@plt+0x53ec>
   16194:	add	r7, r0, #1
   16198:	cmp	r6, r3
   1619c:	str	r7, [r5, r4, lsl #3]
   161a0:	beq	161ac <__lxstat64@plt+0x5350>
   161a4:	mov	r0, r6
   161a8:	bl	18698 <__lxstat64@plt+0x783c>
   161ac:	mov	r0, r7
   161b0:	bl	17c84 <__lxstat64@plt+0x6e28>
   161b4:	ldr	r3, [sp, #32]
   161b8:	ldr	lr, [sp, #92]	; 0x5c
   161bc:	ldr	ip, [sp, #88]	; 0x58
   161c0:	ldr	r4, [sp, #36]	; 0x24
   161c4:	mov	r2, fp
   161c8:	mov	r1, r7
   161cc:	str	r0, [r3, #4]
   161d0:	add	r3, sp, #56	; 0x38
   161d4:	str	r3, [sp, #8]
   161d8:	ldr	r3, [sp, #48]	; 0x30
   161dc:	str	r4, [sp, #4]
   161e0:	str	r3, [sp]
   161e4:	str	lr, [sp, #16]
   161e8:	str	ip, [sp, #12]
   161ec:	mvn	r3, #0
   161f0:	mov	r6, r0
   161f4:	bl	1302c <__lxstat64@plt+0x21d0>
   161f8:	ldr	r3, [sp, #28]
   161fc:	mov	r0, r6
   16200:	str	r3, [r9]
   16204:	add	sp, sp, #100	; 0x64
   16208:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1620c:	mov	r3, #8
   16210:	sub	r2, r4, r2
   16214:	str	r3, [sp]
   16218:	add	r1, sp, #44	; 0x2c
   1621c:	add	r2, r2, #1
   16220:	mvn	r3, #-2147483648	; 0x80000000
   16224:	bl	17ea0 <__lxstat64@plt+0x7044>
   16228:	mov	r5, r0
   1622c:	ldm	r7, {r0, r1}
   16230:	str	r5, [r6]
   16234:	stm	r5, {r0, r1}
   16238:	b	1610c <__lxstat64@plt+0x52b0>
   1623c:	bl	10e50 <abort@plt>
   16240:	andeq	fp, r2, ip, asr r1
   16244:	andeq	fp, r2, ip, ror #1
   16248:	andeq	fp, r2, ip, lsl #3
   1624c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16250:	mov	r7, r1
   16254:	ldr	lr, [pc, #492]	; 16448 <__lxstat64@plt+0x55ec>
   16258:	mov	r8, r2
   1625c:	mov	r4, r0
   16260:	mov	fp, r3
   16264:	ldm	lr!, {r0, r1, r2, r3}
   16268:	sub	sp, sp, #100	; 0x64
   1626c:	add	ip, sp, #48	; 0x30
   16270:	mov	sl, #10
   16274:	stmia	ip!, {r0, r1, r2, r3}
   16278:	cmp	r8, #0
   1627c:	cmpne	r7, #0
   16280:	ldm	lr!, {r0, r1, r2, r3}
   16284:	str	sl, [sp, #48]	; 0x30
   16288:	stmia	ip!, {r0, r1, r2, r3}
   1628c:	ldm	lr, {r0, r1, r2, r3}
   16290:	stm	ip, {r0, r1, r2, r3}
   16294:	beq	16444 <__lxstat64@plt+0x55e8>
   16298:	str	r7, [sp, #88]	; 0x58
   1629c:	str	r8, [sp, #92]	; 0x5c
   162a0:	bl	10d84 <__errno_location@plt>
   162a4:	ldr	r6, [pc, #416]	; 1644c <__lxstat64@plt+0x55f0>
   162a8:	cmn	r4, #-2147483647	; 0x80000001
   162ac:	ldr	r5, [r6]
   162b0:	mov	r9, r0
   162b4:	movne	r0, #0
   162b8:	moveq	r0, #1
   162bc:	ldr	r3, [r9]
   162c0:	orrs	r0, r0, r4, lsr #31
   162c4:	str	r3, [sp, #28]
   162c8:	bne	16444 <__lxstat64@plt+0x55e8>
   162cc:	ldr	r2, [r6, #4]
   162d0:	cmp	r4, r2
   162d4:	movlt	r3, sl
   162d8:	blt	16344 <__lxstat64@plt+0x54e8>
   162dc:	add	r7, r6, #8
   162e0:	cmp	r5, r7
   162e4:	str	r2, [sp, #44]	; 0x2c
   162e8:	beq	16414 <__lxstat64@plt+0x55b8>
   162ec:	mov	r3, #8
   162f0:	sub	r2, r4, r2
   162f4:	mov	r0, r5
   162f8:	str	r3, [sp]
   162fc:	add	r2, r2, #1
   16300:	mvn	r3, #-2147483648	; 0x80000000
   16304:	add	r1, sp, #44	; 0x2c
   16308:	bl	17ea0 <__lxstat64@plt+0x7044>
   1630c:	mov	r5, r0
   16310:	str	r0, [r6]
   16314:	ldr	r0, [r6, #4]
   16318:	ldr	r2, [sp, #44]	; 0x2c
   1631c:	mov	r1, #0
   16320:	sub	r2, r2, r0
   16324:	add	r0, r5, r0, lsl #3
   16328:	lsl	r2, r2, #3
   1632c:	bl	10da8 <memset@plt>
   16330:	ldr	r3, [sp, #48]	; 0x30
   16334:	ldr	r7, [sp, #88]	; 0x58
   16338:	ldr	r8, [sp, #92]	; 0x5c
   1633c:	ldr	r2, [sp, #44]	; 0x2c
   16340:	str	r2, [r6, #4]
   16344:	add	r2, r5, r4, lsl #3
   16348:	mov	r1, r2
   1634c:	str	r2, [sp, #32]
   16350:	ldr	r2, [sp, #52]	; 0x34
   16354:	ldr	r6, [r1, #4]
   16358:	ldr	sl, [r5, r4, lsl #3]
   1635c:	orr	r2, r2, #1
   16360:	str	r3, [sp]
   16364:	add	r3, sp, #56	; 0x38
   16368:	str	r2, [sp, #36]	; 0x24
   1636c:	str	r2, [sp, #4]
   16370:	str	r3, [sp, #8]
   16374:	mov	r0, r6
   16378:	str	r8, [sp, #16]
   1637c:	str	r7, [sp, #12]
   16380:	mov	r1, sl
   16384:	ldr	r3, [sp, #136]	; 0x88
   16388:	mov	r2, fp
   1638c:	bl	1302c <__lxstat64@plt+0x21d0>
   16390:	cmp	sl, r0
   16394:	bhi	16400 <__lxstat64@plt+0x55a4>
   16398:	ldr	r3, [pc, #176]	; 16450 <__lxstat64@plt+0x55f4>
   1639c:	add	r7, r0, #1
   163a0:	cmp	r6, r3
   163a4:	str	r7, [r5, r4, lsl #3]
   163a8:	beq	163b4 <__lxstat64@plt+0x5558>
   163ac:	mov	r0, r6
   163b0:	bl	18698 <__lxstat64@plt+0x783c>
   163b4:	mov	r0, r7
   163b8:	bl	17c84 <__lxstat64@plt+0x6e28>
   163bc:	ldr	r3, [sp, #32]
   163c0:	ldr	lr, [sp, #92]	; 0x5c
   163c4:	ldr	ip, [sp, #88]	; 0x58
   163c8:	ldr	r4, [sp, #36]	; 0x24
   163cc:	mov	r2, fp
   163d0:	mov	r1, r7
   163d4:	str	r0, [r3, #4]
   163d8:	add	r3, sp, #56	; 0x38
   163dc:	str	r3, [sp, #8]
   163e0:	ldr	r3, [sp, #48]	; 0x30
   163e4:	str	r4, [sp, #4]
   163e8:	str	r3, [sp]
   163ec:	str	lr, [sp, #16]
   163f0:	str	ip, [sp, #12]
   163f4:	ldr	r3, [sp, #136]	; 0x88
   163f8:	mov	r6, r0
   163fc:	bl	1302c <__lxstat64@plt+0x21d0>
   16400:	ldr	r3, [sp, #28]
   16404:	mov	r0, r6
   16408:	str	r3, [r9]
   1640c:	add	sp, sp, #100	; 0x64
   16410:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16414:	mov	r3, #8
   16418:	sub	r2, r4, r2
   1641c:	str	r3, [sp]
   16420:	add	r1, sp, #44	; 0x2c
   16424:	add	r2, r2, #1
   16428:	mvn	r3, #-2147483648	; 0x80000000
   1642c:	bl	17ea0 <__lxstat64@plt+0x7044>
   16430:	mov	r5, r0
   16434:	ldm	r7, {r0, r1}
   16438:	str	r5, [r6]
   1643c:	stm	r5, {r0, r1}
   16440:	b	16314 <__lxstat64@plt+0x54b8>
   16444:	bl	10e50 <abort@plt>
   16448:	andeq	fp, r2, ip, asr r1
   1644c:	andeq	fp, r2, ip, ror #1
   16450:	andeq	fp, r2, ip, lsl #3
   16454:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16458:	mov	r5, r0
   1645c:	ldr	lr, [pc, #452]	; 16628 <__lxstat64@plt+0x57cc>
   16460:	mov	r6, r1
   16464:	mov	sl, r2
   16468:	ldm	lr!, {r0, r1, r2, r3}
   1646c:	sub	sp, sp, #92	; 0x5c
   16470:	add	ip, sp, #40	; 0x28
   16474:	cmp	r6, #0
   16478:	cmpne	r5, #0
   1647c:	stmia	ip!, {r0, r1, r2, r3}
   16480:	mov	r9, #10
   16484:	ldm	lr!, {r0, r1, r2, r3}
   16488:	moveq	fp, #1
   1648c:	movne	fp, #0
   16490:	str	r9, [sp, #40]	; 0x28
   16494:	stmia	ip!, {r0, r1, r2, r3}
   16498:	ldm	lr, {r0, r1, r2, r3}
   1649c:	stm	ip, {r0, r1, r2, r3}
   164a0:	beq	16624 <__lxstat64@plt+0x57c8>
   164a4:	str	r5, [sp, #80]	; 0x50
   164a8:	str	r6, [sp, #84]	; 0x54
   164ac:	bl	10d84 <__errno_location@plt>
   164b0:	ldr	r7, [pc, #372]	; 1662c <__lxstat64@plt+0x57d0>
   164b4:	ldr	r2, [r7, #4]
   164b8:	ldr	r4, [r7]
   164bc:	cmp	r2, #0
   164c0:	ldr	r3, [r0]
   164c4:	mov	r8, r0
   164c8:	str	r3, [sp, #24]
   164cc:	movgt	r3, r9
   164d0:	bgt	16538 <__lxstat64@plt+0x56dc>
   164d4:	add	r5, r7, #8
   164d8:	cmp	r4, r5
   164dc:	str	r2, [sp, #36]	; 0x24
   164e0:	beq	165f4 <__lxstat64@plt+0x5798>
   164e4:	mov	r3, #8
   164e8:	mov	r0, r4
   164ec:	str	r3, [sp]
   164f0:	rsb	r2, r2, #1
   164f4:	mvn	r3, #-2147483648	; 0x80000000
   164f8:	add	r1, sp, #36	; 0x24
   164fc:	bl	17ea0 <__lxstat64@plt+0x7044>
   16500:	mov	r4, r0
   16504:	str	r0, [r7]
   16508:	ldr	r0, [r7, #4]
   1650c:	ldr	r2, [sp, #36]	; 0x24
   16510:	mov	r1, #0
   16514:	sub	r2, r2, r0
   16518:	add	r0, r4, r0, lsl #3
   1651c:	lsl	r2, r2, #3
   16520:	bl	10da8 <memset@plt>
   16524:	ldr	r3, [sp, #40]	; 0x28
   16528:	ldr	r5, [sp, #80]	; 0x50
   1652c:	ldr	r6, [sp, #84]	; 0x54
   16530:	ldr	r2, [sp, #36]	; 0x24
   16534:	str	r2, [r7, #4]
   16538:	ldr	r2, [sp, #44]	; 0x2c
   1653c:	ldr	r9, [r4]
   16540:	ldr	r7, [r4, #4]
   16544:	orr	r2, r2, #1
   16548:	add	fp, sp, #48	; 0x30
   1654c:	str	r2, [sp, #28]
   16550:	str	r2, [sp, #4]
   16554:	str	r3, [sp]
   16558:	str	r6, [sp, #16]
   1655c:	str	r5, [sp, #12]
   16560:	mov	r1, r9
   16564:	mov	r0, r7
   16568:	str	fp, [sp, #8]
   1656c:	mvn	r3, #0
   16570:	mov	r2, sl
   16574:	bl	1302c <__lxstat64@plt+0x21d0>
   16578:	cmp	r9, r0
   1657c:	bhi	165e0 <__lxstat64@plt+0x5784>
   16580:	ldr	r3, [pc, #168]	; 16630 <__lxstat64@plt+0x57d4>
   16584:	add	r5, r0, #1
   16588:	cmp	r7, r3
   1658c:	str	r5, [r4]
   16590:	beq	1659c <__lxstat64@plt+0x5740>
   16594:	mov	r0, r7
   16598:	bl	18698 <__lxstat64@plt+0x783c>
   1659c:	mov	r0, r5
   165a0:	bl	17c84 <__lxstat64@plt+0x6e28>
   165a4:	ldr	lr, [sp, #84]	; 0x54
   165a8:	ldr	r3, [sp, #40]	; 0x28
   165ac:	ldr	ip, [sp, #80]	; 0x50
   165b0:	mov	r2, sl
   165b4:	mov	r1, r5
   165b8:	str	r0, [r4, #4]
   165bc:	ldr	r4, [sp, #28]
   165c0:	str	r3, [sp]
   165c4:	str	fp, [sp, #8]
   165c8:	str	r4, [sp, #4]
   165cc:	str	lr, [sp, #16]
   165d0:	str	ip, [sp, #12]
   165d4:	mvn	r3, #0
   165d8:	mov	r7, r0
   165dc:	bl	1302c <__lxstat64@plt+0x21d0>
   165e0:	ldr	r3, [sp, #24]
   165e4:	mov	r0, r7
   165e8:	str	r3, [r8]
   165ec:	add	sp, sp, #92	; 0x5c
   165f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   165f4:	mov	r3, #8
   165f8:	str	r3, [sp]
   165fc:	add	r1, sp, #36	; 0x24
   16600:	rsb	r2, r2, #1
   16604:	mov	r0, fp
   16608:	mvn	r3, #-2147483648	; 0x80000000
   1660c:	bl	17ea0 <__lxstat64@plt+0x7044>
   16610:	mov	r4, r0
   16614:	ldm	r5, {r0, r1}
   16618:	str	r4, [r7]
   1661c:	stm	r4, {r0, r1}
   16620:	b	16508 <__lxstat64@plt+0x56ac>
   16624:	bl	10e50 <abort@plt>
   16628:	andeq	fp, r2, ip, asr r1
   1662c:	andeq	fp, r2, ip, ror #1
   16630:	andeq	fp, r2, ip, lsl #3
   16634:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16638:	mov	r5, r0
   1663c:	ldr	lr, [pc, #464]	; 16814 <__lxstat64@plt+0x59b8>
   16640:	mov	r6, r1
   16644:	mov	sl, r2
   16648:	mov	fp, r3
   1664c:	ldm	lr!, {r0, r1, r2, r3}
   16650:	sub	sp, sp, #92	; 0x5c
   16654:	add	ip, sp, #40	; 0x28
   16658:	cmp	r6, #0
   1665c:	cmpne	r5, #0
   16660:	stmia	ip!, {r0, r1, r2, r3}
   16664:	moveq	r4, #1
   16668:	ldm	lr!, {r0, r1, r2, r3}
   1666c:	movne	r4, #0
   16670:	mov	r9, #10
   16674:	str	r4, [sp, #28]
   16678:	stmia	ip!, {r0, r1, r2, r3}
   1667c:	ldm	lr, {r0, r1, r2, r3}
   16680:	str	r9, [sp, #40]	; 0x28
   16684:	stm	ip, {r0, r1, r2, r3}
   16688:	beq	16810 <__lxstat64@plt+0x59b4>
   1668c:	str	r5, [sp, #80]	; 0x50
   16690:	str	r6, [sp, #84]	; 0x54
   16694:	bl	10d84 <__errno_location@plt>
   16698:	ldr	r7, [pc, #376]	; 16818 <__lxstat64@plt+0x59bc>
   1669c:	ldr	r2, [r7, #4]
   166a0:	ldr	r4, [r7]
   166a4:	cmp	r2, #0
   166a8:	ldr	r3, [r0]
   166ac:	mov	r8, r0
   166b0:	str	r3, [sp, #24]
   166b4:	movgt	r3, r9
   166b8:	bgt	16720 <__lxstat64@plt+0x58c4>
   166bc:	add	r5, r7, #8
   166c0:	cmp	r4, r5
   166c4:	str	r2, [sp, #36]	; 0x24
   166c8:	beq	167e0 <__lxstat64@plt+0x5984>
   166cc:	mov	r3, #8
   166d0:	mov	r0, r4
   166d4:	str	r3, [sp]
   166d8:	rsb	r2, r2, #1
   166dc:	mvn	r3, #-2147483648	; 0x80000000
   166e0:	add	r1, sp, #36	; 0x24
   166e4:	bl	17ea0 <__lxstat64@plt+0x7044>
   166e8:	mov	r4, r0
   166ec:	str	r0, [r7]
   166f0:	ldr	r0, [r7, #4]
   166f4:	ldr	r2, [sp, #36]	; 0x24
   166f8:	mov	r1, #0
   166fc:	sub	r2, r2, r0
   16700:	add	r0, r4, r0, lsl #3
   16704:	lsl	r2, r2, #3
   16708:	bl	10da8 <memset@plt>
   1670c:	ldr	r3, [sp, #40]	; 0x28
   16710:	ldr	r5, [sp, #80]	; 0x50
   16714:	ldr	r6, [sp, #84]	; 0x54
   16718:	ldr	r2, [sp, #36]	; 0x24
   1671c:	str	r2, [r7, #4]
   16720:	ldr	r2, [sp, #44]	; 0x2c
   16724:	ldr	r9, [r4]
   16728:	ldr	r7, [r4, #4]
   1672c:	orr	r2, r2, #1
   16730:	str	r3, [sp]
   16734:	add	r3, sp, #48	; 0x30
   16738:	str	r2, [sp, #28]
   1673c:	str	r2, [sp, #4]
   16740:	str	r3, [sp, #8]
   16744:	str	r6, [sp, #16]
   16748:	str	r5, [sp, #12]
   1674c:	mov	r1, r9
   16750:	mov	r0, r7
   16754:	mov	r3, fp
   16758:	mov	r2, sl
   1675c:	bl	1302c <__lxstat64@plt+0x21d0>
   16760:	cmp	r9, r0
   16764:	bhi	167cc <__lxstat64@plt+0x5970>
   16768:	ldr	r3, [pc, #172]	; 1681c <__lxstat64@plt+0x59c0>
   1676c:	add	r5, r0, #1
   16770:	cmp	r7, r3
   16774:	str	r5, [r4]
   16778:	beq	16784 <__lxstat64@plt+0x5928>
   1677c:	mov	r0, r7
   16780:	bl	18698 <__lxstat64@plt+0x783c>
   16784:	mov	r0, r5
   16788:	bl	17c84 <__lxstat64@plt+0x6e28>
   1678c:	add	lr, sp, #48	; 0x30
   16790:	ldr	ip, [sp, #84]	; 0x54
   16794:	mov	r1, r5
   16798:	ldr	r5, [sp, #28]
   1679c:	mov	r3, fp
   167a0:	mov	r2, sl
   167a4:	str	r0, [r4, #4]
   167a8:	ldr	r4, [sp, #80]	; 0x50
   167ac:	str	lr, [sp, #8]
   167b0:	ldr	lr, [sp, #40]	; 0x28
   167b4:	str	r5, [sp, #4]
   167b8:	str	ip, [sp, #16]
   167bc:	str	r4, [sp, #12]
   167c0:	str	lr, [sp]
   167c4:	mov	r7, r0
   167c8:	bl	1302c <__lxstat64@plt+0x21d0>
   167cc:	ldr	r3, [sp, #24]
   167d0:	mov	r0, r7
   167d4:	str	r3, [r8]
   167d8:	add	sp, sp, #92	; 0x5c
   167dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   167e0:	mov	r3, #8
   167e4:	str	r3, [sp]
   167e8:	add	r1, sp, #36	; 0x24
   167ec:	rsb	r2, r2, #1
   167f0:	ldr	r0, [sp, #28]
   167f4:	mvn	r3, #-2147483648	; 0x80000000
   167f8:	bl	17ea0 <__lxstat64@plt+0x7044>
   167fc:	mov	r4, r0
   16800:	ldm	r5, {r0, r1}
   16804:	str	r4, [r7]
   16808:	stm	r4, {r0, r1}
   1680c:	b	166f0 <__lxstat64@plt+0x5894>
   16810:	bl	10e50 <abort@plt>
   16814:	andeq	fp, r2, ip, asr r1
   16818:	andeq	fp, r2, ip, ror #1
   1681c:	andeq	fp, r2, ip, lsl #3
   16820:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16824:	sub	sp, sp, #52	; 0x34
   16828:	mov	r5, r0
   1682c:	mov	sl, r1
   16830:	mov	fp, r2
   16834:	bl	10d84 <__errno_location@plt>
   16838:	ldr	r4, [pc, #404]	; 169d4 <__lxstat64@plt+0x5b78>
   1683c:	cmn	r5, #-2147483647	; 0x80000001
   16840:	ldr	r6, [r4]
   16844:	mov	r8, r0
   16848:	movne	r0, #0
   1684c:	moveq	r0, #1
   16850:	ldr	r3, [r8]
   16854:	orrs	r0, r0, r5, lsr #31
   16858:	str	r3, [sp, #28]
   1685c:	bne	169d0 <__lxstat64@plt+0x5b74>
   16860:	ldr	r2, [r4, #4]
   16864:	cmp	r5, r2
   16868:	blt	168c8 <__lxstat64@plt+0x5a6c>
   1686c:	add	r7, r4, #8
   16870:	cmp	r6, r7
   16874:	str	r2, [sp, #44]	; 0x2c
   16878:	beq	169a0 <__lxstat64@plt+0x5b44>
   1687c:	mov	r3, #8
   16880:	sub	r2, r5, r2
   16884:	mov	r0, r6
   16888:	str	r3, [sp]
   1688c:	add	r2, r2, #1
   16890:	mvn	r3, #-2147483648	; 0x80000000
   16894:	add	r1, sp, #44	; 0x2c
   16898:	bl	17ea0 <__lxstat64@plt+0x7044>
   1689c:	mov	r6, r0
   168a0:	str	r0, [r4]
   168a4:	ldr	r0, [r4, #4]
   168a8:	ldr	r2, [sp, #44]	; 0x2c
   168ac:	mov	r1, #0
   168b0:	sub	r2, r2, r0
   168b4:	add	r0, r6, r0, lsl #3
   168b8:	lsl	r2, r2, #3
   168bc:	bl	10da8 <memset@plt>
   168c0:	ldr	r3, [sp, #44]	; 0x2c
   168c4:	str	r3, [r4, #4]
   168c8:	ldr	r2, [r4, #56]	; 0x38
   168cc:	add	r3, r6, r5, lsl #3
   168d0:	ldr	r1, [r4, #20]
   168d4:	ldr	r7, [r3, #4]
   168d8:	ldr	r9, [r6, r5, lsl #3]
   168dc:	ldr	ip, [r4, #60]	; 0x3c
   168e0:	str	r3, [sp, #32]
   168e4:	ldr	r3, [r4, #16]
   168e8:	str	r2, [sp, #12]
   168ec:	ldr	r2, [pc, #228]	; 169d8 <__lxstat64@plt+0x5b7c>
   168f0:	orr	r1, r1, #1
   168f4:	str	r1, [sp, #36]	; 0x24
   168f8:	str	r1, [sp, #4]
   168fc:	str	r2, [sp, #8]
   16900:	str	r3, [sp]
   16904:	mov	r0, r7
   16908:	mov	r1, r9
   1690c:	str	ip, [sp, #16]
   16910:	mov	r3, fp
   16914:	mov	r2, sl
   16918:	bl	1302c <__lxstat64@plt+0x21d0>
   1691c:	cmp	r9, r0
   16920:	bhi	1698c <__lxstat64@plt+0x5b30>
   16924:	ldr	r3, [pc, #176]	; 169dc <__lxstat64@plt+0x5b80>
   16928:	add	r9, r0, #1
   1692c:	cmp	r7, r3
   16930:	str	r9, [r6, r5, lsl #3]
   16934:	beq	16940 <__lxstat64@plt+0x5ae4>
   16938:	mov	r0, r7
   1693c:	bl	18698 <__lxstat64@plt+0x783c>
   16940:	mov	r0, r9
   16944:	bl	17c84 <__lxstat64@plt+0x6e28>
   16948:	ldr	ip, [sp, #32]
   1694c:	ldr	lr, [r4, #60]	; 0x3c
   16950:	ldr	r5, [r4, #56]	; 0x38
   16954:	mov	r3, fp
   16958:	mov	r2, sl
   1695c:	mov	r1, r9
   16960:	str	r0, [ip, #4]
   16964:	ldr	ip, [r4, #16]
   16968:	ldr	r4, [pc, #104]	; 169d8 <__lxstat64@plt+0x5b7c>
   1696c:	str	lr, [sp, #16]
   16970:	str	r4, [sp, #8]
   16974:	ldr	r4, [sp, #36]	; 0x24
   16978:	str	r5, [sp, #12]
   1697c:	str	r4, [sp, #4]
   16980:	str	ip, [sp]
   16984:	mov	r7, r0
   16988:	bl	1302c <__lxstat64@plt+0x21d0>
   1698c:	ldr	r3, [sp, #28]
   16990:	mov	r0, r7
   16994:	str	r3, [r8]
   16998:	add	sp, sp, #52	; 0x34
   1699c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   169a0:	mov	r3, #8
   169a4:	sub	r2, r5, r2
   169a8:	str	r3, [sp]
   169ac:	add	r1, sp, #44	; 0x2c
   169b0:	add	r2, r2, #1
   169b4:	mvn	r3, #-2147483648	; 0x80000000
   169b8:	bl	17ea0 <__lxstat64@plt+0x7044>
   169bc:	mov	r6, r0
   169c0:	ldm	r7, {r0, r1}
   169c4:	str	r6, [r4]
   169c8:	stm	r6, {r0, r1}
   169cc:	b	168a4 <__lxstat64@plt+0x5a48>
   169d0:	bl	10e50 <abort@plt>
   169d4:	andeq	fp, r2, ip, ror #1
   169d8:	andeq	fp, r2, r4, lsl #2
   169dc:	andeq	fp, r2, ip, lsl #3
   169e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   169e4:	sub	sp, sp, #44	; 0x2c
   169e8:	mov	r9, r0
   169ec:	mov	sl, r1
   169f0:	bl	10d84 <__errno_location@plt>
   169f4:	ldr	r4, [pc, #360]	; 16b64 <__lxstat64@plt+0x5d08>
   169f8:	ldr	r2, [r4, #4]
   169fc:	ldr	r5, [r4]
   16a00:	cmp	r2, #0
   16a04:	ldr	r3, [r0]
   16a08:	mov	r7, r0
   16a0c:	str	r3, [sp, #24]
   16a10:	bgt	16a6c <__lxstat64@plt+0x5c10>
   16a14:	add	r6, r4, #8
   16a18:	cmp	r5, r6
   16a1c:	str	r2, [sp, #36]	; 0x24
   16a20:	beq	16b34 <__lxstat64@plt+0x5cd8>
   16a24:	mov	r3, #8
   16a28:	mov	r0, r5
   16a2c:	str	r3, [sp]
   16a30:	rsb	r2, r2, #1
   16a34:	mvn	r3, #-2147483648	; 0x80000000
   16a38:	add	r1, sp, #36	; 0x24
   16a3c:	bl	17ea0 <__lxstat64@plt+0x7044>
   16a40:	mov	r5, r0
   16a44:	str	r0, [r4]
   16a48:	ldr	r0, [r4, #4]
   16a4c:	ldr	r2, [sp, #36]	; 0x24
   16a50:	mov	r1, #0
   16a54:	sub	r2, r2, r0
   16a58:	add	r0, r5, r0, lsl #3
   16a5c:	lsl	r2, r2, #3
   16a60:	bl	10da8 <memset@plt>
   16a64:	ldr	r3, [sp, #36]	; 0x24
   16a68:	str	r3, [r4, #4]
   16a6c:	ldr	r1, [r4, #20]
   16a70:	ldr	r8, [r5]
   16a74:	ldr	r6, [r5, #4]
   16a78:	ldr	r2, [r4, #56]	; 0x38
   16a7c:	ldr	r3, [r4, #16]
   16a80:	ldr	ip, [r4, #60]	; 0x3c
   16a84:	ldr	fp, [pc, #220]	; 16b68 <__lxstat64@plt+0x5d0c>
   16a88:	orr	r1, r1, #1
   16a8c:	str	r1, [sp, #28]
   16a90:	str	r1, [sp, #4]
   16a94:	str	r2, [sp, #12]
   16a98:	str	r3, [sp]
   16a9c:	mov	r1, r8
   16aa0:	mov	r0, r6
   16aa4:	str	ip, [sp, #16]
   16aa8:	str	fp, [sp, #8]
   16aac:	mov	r3, sl
   16ab0:	mov	r2, r9
   16ab4:	bl	1302c <__lxstat64@plt+0x21d0>
   16ab8:	cmp	r8, r0
   16abc:	bhi	16b20 <__lxstat64@plt+0x5cc4>
   16ac0:	ldr	r3, [pc, #164]	; 16b6c <__lxstat64@plt+0x5d10>
   16ac4:	add	r8, r0, #1
   16ac8:	cmp	r6, r3
   16acc:	str	r8, [r5]
   16ad0:	beq	16adc <__lxstat64@plt+0x5c80>
   16ad4:	mov	r0, r6
   16ad8:	bl	18698 <__lxstat64@plt+0x783c>
   16adc:	mov	r0, r8
   16ae0:	bl	17c84 <__lxstat64@plt+0x6e28>
   16ae4:	ldr	lr, [r4, #60]	; 0x3c
   16ae8:	ldr	ip, [r4, #16]
   16aec:	mov	r3, sl
   16af0:	mov	r2, r9
   16af4:	mov	r1, r8
   16af8:	str	r0, [r5, #4]
   16afc:	ldr	r5, [r4, #56]	; 0x38
   16b00:	ldr	r4, [sp, #28]
   16b04:	str	fp, [sp, #8]
   16b08:	str	r4, [sp, #4]
   16b0c:	str	lr, [sp, #16]
   16b10:	str	r5, [sp, #12]
   16b14:	str	ip, [sp]
   16b18:	mov	r6, r0
   16b1c:	bl	1302c <__lxstat64@plt+0x21d0>
   16b20:	ldr	r3, [sp, #24]
   16b24:	mov	r0, r6
   16b28:	str	r3, [r7]
   16b2c:	add	sp, sp, #44	; 0x2c
   16b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16b34:	mov	r3, #8
   16b38:	str	r3, [sp]
   16b3c:	add	r1, sp, #36	; 0x24
   16b40:	rsb	r2, r2, #1
   16b44:	mvn	r3, #-2147483648	; 0x80000000
   16b48:	mov	r0, #0
   16b4c:	bl	17ea0 <__lxstat64@plt+0x7044>
   16b50:	mov	r5, r0
   16b54:	ldm	r6, {r0, r1}
   16b58:	str	r5, [r4]
   16b5c:	stm	r5, {r0, r1}
   16b60:	b	16a48 <__lxstat64@plt+0x5bec>
   16b64:	andeq	fp, r2, ip, ror #1
   16b68:	andeq	fp, r2, r4, lsl #2
   16b6c:	andeq	fp, r2, ip, lsl #3
   16b70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16b74:	sub	sp, sp, #44	; 0x2c
   16b78:	mov	r5, r0
   16b7c:	mov	sl, r1
   16b80:	bl	10d84 <__errno_location@plt>
   16b84:	ldr	r4, [pc, #396]	; 16d18 <__lxstat64@plt+0x5ebc>
   16b88:	cmn	r5, #-2147483647	; 0x80000001
   16b8c:	ldr	r6, [r4]
   16b90:	mov	r8, r0
   16b94:	movne	r0, #0
   16b98:	moveq	r0, #1
   16b9c:	ldr	r3, [r8]
   16ba0:	orrs	r0, r0, r5, lsr #31
   16ba4:	str	r3, [sp, #24]
   16ba8:	bne	16d14 <__lxstat64@plt+0x5eb8>
   16bac:	ldr	r2, [r4, #4]
   16bb0:	cmp	r5, r2
   16bb4:	blt	16c14 <__lxstat64@plt+0x5db8>
   16bb8:	add	r7, r4, #8
   16bbc:	cmp	r6, r7
   16bc0:	str	r2, [sp, #36]	; 0x24
   16bc4:	beq	16ce4 <__lxstat64@plt+0x5e88>
   16bc8:	mov	r3, #8
   16bcc:	sub	r2, r5, r2
   16bd0:	mov	r0, r6
   16bd4:	str	r3, [sp]
   16bd8:	add	r2, r2, #1
   16bdc:	mvn	r3, #-2147483648	; 0x80000000
   16be0:	add	r1, sp, #36	; 0x24
   16be4:	bl	17ea0 <__lxstat64@plt+0x7044>
   16be8:	mov	r6, r0
   16bec:	str	r0, [r4]
   16bf0:	ldr	r0, [r4, #4]
   16bf4:	ldr	r2, [sp, #36]	; 0x24
   16bf8:	mov	r1, #0
   16bfc:	sub	r2, r2, r0
   16c00:	add	r0, r6, r0, lsl #3
   16c04:	lsl	r2, r2, #3
   16c08:	bl	10da8 <memset@plt>
   16c0c:	ldr	r3, [sp, #36]	; 0x24
   16c10:	str	r3, [r4, #4]
   16c14:	ldr	r2, [r4, #56]	; 0x38
   16c18:	add	fp, r6, r5, lsl #3
   16c1c:	ldr	r1, [r4, #20]
   16c20:	ldr	r9, [r6, r5, lsl #3]
   16c24:	ldr	r7, [fp, #4]
   16c28:	ldr	r3, [r4, #16]
   16c2c:	ldr	ip, [r4, #60]	; 0x3c
   16c30:	str	r2, [sp, #12]
   16c34:	ldr	r2, [pc, #224]	; 16d1c <__lxstat64@plt+0x5ec0>
   16c38:	orr	r1, r1, #1
   16c3c:	str	r1, [sp, #28]
   16c40:	str	r1, [sp, #4]
   16c44:	str	r2, [sp, #8]
   16c48:	str	r3, [sp]
   16c4c:	mov	r0, r7
   16c50:	mov	r1, r9
   16c54:	str	ip, [sp, #16]
   16c58:	mvn	r3, #0
   16c5c:	mov	r2, sl
   16c60:	bl	1302c <__lxstat64@plt+0x21d0>
   16c64:	cmp	r9, r0
   16c68:	bhi	16cd0 <__lxstat64@plt+0x5e74>
   16c6c:	ldr	r3, [pc, #172]	; 16d20 <__lxstat64@plt+0x5ec4>
   16c70:	add	r9, r0, #1
   16c74:	cmp	r7, r3
   16c78:	str	r9, [r6, r5, lsl #3]
   16c7c:	beq	16c88 <__lxstat64@plt+0x5e2c>
   16c80:	mov	r0, r7
   16c84:	bl	18698 <__lxstat64@plt+0x783c>
   16c88:	mov	r0, r9
   16c8c:	bl	17c84 <__lxstat64@plt+0x6e28>
   16c90:	ldr	ip, [r4, #60]	; 0x3c
   16c94:	ldr	r3, [r4, #16]
   16c98:	ldr	lr, [r4, #56]	; 0x38
   16c9c:	ldr	r4, [pc, #120]	; 16d1c <__lxstat64@plt+0x5ec0>
   16ca0:	mov	r2, sl
   16ca4:	mov	r1, r9
   16ca8:	str	r0, [fp, #4]
   16cac:	str	r4, [sp, #8]
   16cb0:	ldr	r4, [sp, #28]
   16cb4:	str	r3, [sp]
   16cb8:	str	r4, [sp, #4]
   16cbc:	str	ip, [sp, #16]
   16cc0:	str	lr, [sp, #12]
   16cc4:	mvn	r3, #0
   16cc8:	mov	r7, r0
   16ccc:	bl	1302c <__lxstat64@plt+0x21d0>
   16cd0:	ldr	r3, [sp, #24]
   16cd4:	mov	r0, r7
   16cd8:	str	r3, [r8]
   16cdc:	add	sp, sp, #44	; 0x2c
   16ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16ce4:	mov	r3, #8
   16ce8:	sub	r2, r5, r2
   16cec:	str	r3, [sp]
   16cf0:	add	r1, sp, #36	; 0x24
   16cf4:	add	r2, r2, #1
   16cf8:	mvn	r3, #-2147483648	; 0x80000000
   16cfc:	bl	17ea0 <__lxstat64@plt+0x7044>
   16d00:	mov	r6, r0
   16d04:	ldm	r7, {r0, r1}
   16d08:	str	r6, [r4]
   16d0c:	stm	r6, {r0, r1}
   16d10:	b	16bf0 <__lxstat64@plt+0x5d94>
   16d14:	bl	10e50 <abort@plt>
   16d18:	andeq	fp, r2, ip, ror #1
   16d1c:	andeq	fp, r2, r4, lsl #2
   16d20:	andeq	fp, r2, ip, lsl #3
   16d24:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16d28:	sub	sp, sp, #44	; 0x2c
   16d2c:	mov	sl, r0
   16d30:	bl	10d84 <__errno_location@plt>
   16d34:	ldr	r4, [pc, #348]	; 16e98 <__lxstat64@plt+0x603c>
   16d38:	ldr	r2, [r4, #4]
   16d3c:	ldr	r5, [r4]
   16d40:	cmp	r2, #0
   16d44:	ldr	r3, [r0]
   16d48:	mov	r8, r0
   16d4c:	str	r3, [sp, #28]
   16d50:	bgt	16dac <__lxstat64@plt+0x5f50>
   16d54:	add	r6, r4, #8
   16d58:	cmp	r5, r6
   16d5c:	str	r2, [sp, #36]	; 0x24
   16d60:	beq	16e68 <__lxstat64@plt+0x600c>
   16d64:	mov	r3, #8
   16d68:	mov	r0, r5
   16d6c:	str	r3, [sp]
   16d70:	rsb	r2, r2, #1
   16d74:	mvn	r3, #-2147483648	; 0x80000000
   16d78:	add	r1, sp, #36	; 0x24
   16d7c:	bl	17ea0 <__lxstat64@plt+0x7044>
   16d80:	mov	r5, r0
   16d84:	str	r0, [r4]
   16d88:	ldr	r0, [r4, #4]
   16d8c:	ldr	r2, [sp, #36]	; 0x24
   16d90:	mov	r1, #0
   16d94:	sub	r2, r2, r0
   16d98:	add	r0, r5, r0, lsl #3
   16d9c:	lsl	r2, r2, #3
   16da0:	bl	10da8 <memset@plt>
   16da4:	ldr	r3, [sp, #36]	; 0x24
   16da8:	str	r3, [r4, #4]
   16dac:	ldr	r7, [r4, #20]
   16db0:	ldr	r9, [r5]
   16db4:	ldr	r6, [r5, #4]
   16db8:	ldr	r2, [r4, #56]	; 0x38
   16dbc:	ldr	r3, [r4, #16]
   16dc0:	ldr	ip, [r4, #60]	; 0x3c
   16dc4:	ldr	fp, [pc, #208]	; 16e9c <__lxstat64@plt+0x6040>
   16dc8:	orr	r7, r7, #1
   16dcc:	str	r2, [sp, #12]
   16dd0:	str	r3, [sp]
   16dd4:	str	r7, [sp, #4]
   16dd8:	mov	r1, r9
   16ddc:	mov	r0, r6
   16de0:	str	ip, [sp, #16]
   16de4:	str	fp, [sp, #8]
   16de8:	mvn	r3, #0
   16dec:	mov	r2, sl
   16df0:	bl	1302c <__lxstat64@plt+0x21d0>
   16df4:	cmp	r9, r0
   16df8:	bhi	16e54 <__lxstat64@plt+0x5ff8>
   16dfc:	ldr	r3, [pc, #156]	; 16ea0 <__lxstat64@plt+0x6044>
   16e00:	add	r9, r0, #1
   16e04:	cmp	r6, r3
   16e08:	str	r9, [r5]
   16e0c:	beq	16e18 <__lxstat64@plt+0x5fbc>
   16e10:	mov	r0, r6
   16e14:	bl	18698 <__lxstat64@plt+0x783c>
   16e18:	mov	r0, r9
   16e1c:	bl	17c84 <__lxstat64@plt+0x6e28>
   16e20:	ldr	ip, [r4, #60]	; 0x3c
   16e24:	ldr	r3, [r4, #16]
   16e28:	ldr	lr, [r4, #56]	; 0x38
   16e2c:	mov	r2, sl
   16e30:	mov	r1, r9
   16e34:	str	r0, [r5, #4]
   16e38:	str	r3, [sp]
   16e3c:	stmib	sp, {r7, fp}
   16e40:	str	ip, [sp, #16]
   16e44:	str	lr, [sp, #12]
   16e48:	mvn	r3, #0
   16e4c:	mov	r6, r0
   16e50:	bl	1302c <__lxstat64@plt+0x21d0>
   16e54:	ldr	r3, [sp, #28]
   16e58:	mov	r0, r6
   16e5c:	str	r3, [r8]
   16e60:	add	sp, sp, #44	; 0x2c
   16e64:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16e68:	mov	r3, #8
   16e6c:	str	r3, [sp]
   16e70:	add	r1, sp, #36	; 0x24
   16e74:	rsb	r2, r2, #1
   16e78:	mvn	r3, #-2147483648	; 0x80000000
   16e7c:	mov	r0, #0
   16e80:	bl	17ea0 <__lxstat64@plt+0x7044>
   16e84:	mov	r5, r0
   16e88:	ldm	r6, {r0, r1}
   16e8c:	str	r5, [r4]
   16e90:	stm	r5, {r0, r1}
   16e94:	b	16d88 <__lxstat64@plt+0x5f2c>
   16e98:	andeq	fp, r2, ip, ror #1
   16e9c:	andeq	fp, r2, r4, lsl #2
   16ea0:	andeq	fp, r2, ip, lsl #3
   16ea4:	push	{r4, r5, lr}
   16ea8:	mov	r2, r0
   16eac:	ldrb	r3, [r0]
   16eb0:	ldrb	r0, [r1]
   16eb4:	cmp	r3, #45	; 0x2d
   16eb8:	beq	16f18 <__lxstat64@plt+0x60bc>
   16ebc:	cmp	r0, #45	; 0x2d
   16ec0:	beq	16f54 <__lxstat64@plt+0x60f8>
   16ec4:	cmp	r3, #48	; 0x30
   16ec8:	beq	1701c <__lxstat64@plt+0x61c0>
   16ecc:	cmp	r0, #48	; 0x30
   16ed0:	beq	17014 <__lxstat64@plt+0x61b8>
   16ed4:	cmp	r3, r0
   16ed8:	subne	r5, r0, #48	; 0x30
   16edc:	subne	r0, r3, r0
   16ee0:	subne	r3, r3, #48	; 0x30
   16ee4:	bne	17038 <__lxstat64@plt+0x61dc>
   16ee8:	sub	r3, r3, #48	; 0x30
   16eec:	cmp	r3, #9
   16ef0:	bhi	16f10 <__lxstat64@plt+0x60b4>
   16ef4:	ldrb	r3, [r2, #1]!
   16ef8:	ldrb	r0, [r1, #1]!
   16efc:	sub	ip, r3, #48	; 0x30
   16f00:	cmp	r3, r0
   16f04:	bne	1702c <__lxstat64@plt+0x61d0>
   16f08:	cmp	ip, #9
   16f0c:	bls	16ef4 <__lxstat64@plt+0x6098>
   16f10:	mov	r0, #0
   16f14:	pop	{r4, r5, pc}
   16f18:	ldrb	ip, [r2, #1]!
   16f1c:	cmp	ip, #48	; 0x30
   16f20:	beq	16f18 <__lxstat64@plt+0x60bc>
   16f24:	cmp	r0, #45	; 0x2d
   16f28:	beq	16f88 <__lxstat64@plt+0x612c>
   16f2c:	sub	ip, ip, #48	; 0x30
   16f30:	cmp	ip, #9
   16f34:	bls	1700c <__lxstat64@plt+0x61b0>
   16f38:	cmp	r0, #48	; 0x30
   16f3c:	beq	17024 <__lxstat64@plt+0x61c8>
   16f40:	sub	r0, r0, #48	; 0x30
   16f44:	cmp	r0, #9
   16f48:	movhi	r0, #0
   16f4c:	mvnls	r0, #0
   16f50:	pop	{r4, r5, pc}
   16f54:	ldrb	r0, [r1, #1]!
   16f58:	cmp	r0, #48	; 0x30
   16f5c:	beq	16f54 <__lxstat64@plt+0x60f8>
   16f60:	sub	r0, r0, #48	; 0x30
   16f64:	cmp	r0, #9
   16f68:	bls	1708c <__lxstat64@plt+0x6230>
   16f6c:	cmp	r3, #48	; 0x30
   16f70:	beq	17094 <__lxstat64@plt+0x6238>
   16f74:	sub	r3, r3, #48	; 0x30
   16f78:	cmp	r3, #9
   16f7c:	movhi	r0, #0
   16f80:	movls	r0, #1
   16f84:	pop	{r4, r5, pc}
   16f88:	ldrb	r5, [r1, #1]!
   16f8c:	cmp	r5, #48	; 0x30
   16f90:	bne	16fa8 <__lxstat64@plt+0x614c>
   16f94:	b	16f88 <__lxstat64@plt+0x612c>
   16f98:	cmp	r3, #9
   16f9c:	bhi	170a8 <__lxstat64@plt+0x624c>
   16fa0:	ldrb	ip, [r2, #1]!
   16fa4:	ldrb	r5, [r1, #1]!
   16fa8:	cmp	ip, r5
   16fac:	sub	r3, ip, #48	; 0x30
   16fb0:	beq	16f98 <__lxstat64@plt+0x613c>
   16fb4:	cmp	r3, #9
   16fb8:	bhi	170a8 <__lxstat64@plt+0x624c>
   16fbc:	mov	lr, r2
   16fc0:	add	lr, lr, #1
   16fc4:	ldrb	r4, [lr]
   16fc8:	sub	r0, lr, r2
   16fcc:	sub	r4, r4, #48	; 0x30
   16fd0:	cmp	r4, #9
   16fd4:	bls	16fc0 <__lxstat64@plt+0x6164>
   16fd8:	sub	r3, r5, #48	; 0x30
   16fdc:	cmp	r3, #9
   16fe0:	bhi	170c8 <__lxstat64@plt+0x626c>
   16fe4:	mov	r2, r1
   16fe8:	add	r2, r2, #1
   16fec:	ldrb	lr, [r2]
   16ff0:	sub	r3, r2, r1
   16ff4:	sub	lr, lr, #48	; 0x30
   16ff8:	cmp	lr, #9
   16ffc:	bls	16fe8 <__lxstat64@plt+0x618c>
   17000:	cmp	r3, r0
   17004:	beq	170bc <__lxstat64@plt+0x6260>
   17008:	bhi	1708c <__lxstat64@plt+0x6230>
   1700c:	mvn	r0, #0
   17010:	pop	{r4, r5, pc}
   17014:	ldrb	r0, [r1, #1]!
   17018:	b	16ecc <__lxstat64@plt+0x6070>
   1701c:	ldrb	r3, [r2, #1]!
   17020:	b	16ec4 <__lxstat64@plt+0x6068>
   17024:	ldrb	r0, [r1, #1]!
   17028:	b	16f38 <__lxstat64@plt+0x60dc>
   1702c:	sub	r5, r0, #48	; 0x30
   17030:	sub	r0, r3, r0
   17034:	mov	r3, ip
   17038:	cmp	r3, #9
   1703c:	bhi	170e0 <__lxstat64@plt+0x6284>
   17040:	mov	ip, r2
   17044:	add	ip, ip, #1
   17048:	ldrb	lr, [ip]
   1704c:	sub	r4, ip, r2
   17050:	sub	lr, lr, #48	; 0x30
   17054:	cmp	lr, #9
   17058:	bls	17044 <__lxstat64@plt+0x61e8>
   1705c:	cmp	r5, #9
   17060:	bhi	170d4 <__lxstat64@plt+0x6278>
   17064:	mov	r2, r1
   17068:	add	r2, r2, #1
   1706c:	ldrb	ip, [r2]
   17070:	sub	lr, r2, r1
   17074:	sub	ip, ip, #48	; 0x30
   17078:	cmp	ip, #9
   1707c:	bls	17068 <__lxstat64@plt+0x620c>
   17080:	cmp	lr, r4
   17084:	beq	1709c <__lxstat64@plt+0x6240>
   17088:	bhi	1700c <__lxstat64@plt+0x61b0>
   1708c:	mov	r0, #1
   17090:	pop	{r4, r5, pc}
   17094:	ldrb	r3, [r2, #1]!
   17098:	b	16f6c <__lxstat64@plt+0x6110>
   1709c:	cmp	r4, #0
   170a0:	moveq	r0, #0
   170a4:	pop	{r4, r5, pc}
   170a8:	sub	r3, r5, #48	; 0x30
   170ac:	cmp	r3, #9
   170b0:	mov	r0, #0
   170b4:	bls	16fe4 <__lxstat64@plt+0x6188>
   170b8:	pop	{r4, r5, pc}
   170bc:	cmp	r0, #0
   170c0:	subne	r0, r5, ip
   170c4:	pop	{r4, r5, pc}
   170c8:	adds	r0, r0, #0
   170cc:	mvnne	r0, #0
   170d0:	pop	{r4, r5, pc}
   170d4:	adds	r0, r4, #0
   170d8:	movne	r0, #1
   170dc:	pop	{r4, r5, pc}
   170e0:	cmp	r5, #9
   170e4:	movls	r4, #0
   170e8:	bls	17064 <__lxstat64@plt+0x6208>
   170ec:	b	16f10 <__lxstat64@plt+0x60b4>
   170f0:	push	{r4, r5, r6, lr}
   170f4:	mov	r5, r0
   170f8:	mov	r6, r1
   170fc:	mov	r0, r2
   17100:	mov	r1, r3
   17104:	bl	183a8 <__lxstat64@plt+0x754c>
   17108:	subs	r4, r0, #0
   1710c:	beq	17130 <__lxstat64@plt+0x62d4>
   17110:	mov	r0, r5
   17114:	mov	r1, r6
   17118:	mov	r3, r4
   1711c:	ldr	r2, [pc, #56]	; 1715c <__lxstat64@plt+0x6300>
   17120:	bl	10d18 <error@plt>
   17124:	mov	r0, r4
   17128:	pop	{r4, r5, r6, lr}
   1712c:	b	18698 <__lxstat64@plt+0x783c>
   17130:	bl	10d84 <__errno_location@plt>
   17134:	mov	r2, #5
   17138:	ldr	r1, [pc, #32]	; 17160 <__lxstat64@plt+0x6304>
   1713c:	ldr	r5, [r0]
   17140:	mov	r0, r4
   17144:	bl	10c94 <dcgettext@plt>
   17148:	mov	r1, r5
   1714c:	mov	r2, r0
   17150:	mov	r0, r4
   17154:	bl	10d18 <error@plt>
   17158:	bl	10e50 <abort@plt>
   1715c:	andeq	r9, r1, r0, asr #31
   17160:	andeq	sl, r1, r0, ror #1
   17164:	push	{r4, r5, r6, r7, r8, lr}
   17168:	sub	sp, sp, #8
   1716c:	mov	r6, r0
   17170:	mov	r7, r1
   17174:	ldr	r0, [sp, #32]
   17178:	ldr	r1, [sp, #36]	; 0x24
   1717c:	mov	r5, r2
   17180:	mov	r8, r3
   17184:	bl	183a8 <__lxstat64@plt+0x754c>
   17188:	subs	r4, r0, #0
   1718c:	beq	171ec <__lxstat64@plt+0x6390>
   17190:	cmp	r5, #0
   17194:	beq	171c8 <__lxstat64@plt+0x636c>
   17198:	ldr	ip, [pc, #120]	; 17218 <__lxstat64@plt+0x63bc>
   1719c:	mov	r0, r6
   171a0:	str	r4, [sp, #4]
   171a4:	mov	r3, r8
   171a8:	mov	r2, r5
   171ac:	mov	r1, r7
   171b0:	str	ip, [sp]
   171b4:	bl	10d30 <error_at_line@plt>
   171b8:	mov	r0, r4
   171bc:	add	sp, sp, #8
   171c0:	pop	{r4, r5, r6, r7, r8, lr}
   171c4:	b	18698 <__lxstat64@plt+0x783c>
   171c8:	mov	r0, r6
   171cc:	mov	r1, r7
   171d0:	mov	r3, r4
   171d4:	ldr	r2, [pc, #60]	; 17218 <__lxstat64@plt+0x63bc>
   171d8:	bl	10d18 <error@plt>
   171dc:	mov	r0, r4
   171e0:	add	sp, sp, #8
   171e4:	pop	{r4, r5, r6, r7, r8, lr}
   171e8:	b	18698 <__lxstat64@plt+0x783c>
   171ec:	bl	10d84 <__errno_location@plt>
   171f0:	mov	r2, #5
   171f4:	ldr	r1, [pc, #32]	; 1721c <__lxstat64@plt+0x63c0>
   171f8:	ldr	r5, [r0]
   171fc:	mov	r0, r4
   17200:	bl	10c94 <dcgettext@plt>
   17204:	mov	r1, r5
   17208:	mov	r2, r0
   1720c:	mov	r0, r4
   17210:	bl	10d18 <error@plt>
   17214:	bl	10e50 <abort@plt>
   17218:	andeq	r9, r1, r0, asr #31
   1721c:	andeq	sl, r1, r0, ror #1
   17220:	push	{r4, r5, r6, lr}
   17224:	sub	sp, sp, #32
   17228:	cmp	r1, #0
   1722c:	mov	r4, r0
   17230:	ldr	r5, [sp, #48]	; 0x30
   17234:	ldr	r6, [sp, #52]	; 0x34
   17238:	beq	17550 <__lxstat64@plt+0x66f4>
   1723c:	stm	sp, {r2, r3}
   17240:	mov	r3, r1
   17244:	ldr	r2, [pc, #808]	; 17574 <__lxstat64@plt+0x6718>
   17248:	mov	r1, #1
   1724c:	bl	10dcc <__fprintf_chk@plt>
   17250:	mov	r2, #5
   17254:	ldr	r1, [pc, #796]	; 17578 <__lxstat64@plt+0x671c>
   17258:	mov	r0, #0
   1725c:	bl	10c94 <dcgettext@plt>
   17260:	ldr	r3, [pc, #788]	; 1757c <__lxstat64@plt+0x6720>
   17264:	ldr	r2, [pc, #788]	; 17580 <__lxstat64@plt+0x6724>
   17268:	str	r3, [sp]
   1726c:	mov	r1, #1
   17270:	mov	r3, r0
   17274:	mov	r0, r4
   17278:	bl	10dcc <__fprintf_chk@plt>
   1727c:	mov	r1, r4
   17280:	mov	r0, #10
   17284:	bl	10c88 <fputc_unlocked@plt>
   17288:	mov	r2, #5
   1728c:	ldr	r1, [pc, #752]	; 17584 <__lxstat64@plt+0x6728>
   17290:	mov	r0, #0
   17294:	bl	10c94 <dcgettext@plt>
   17298:	mov	r1, #1
   1729c:	ldr	r3, [pc, #740]	; 17588 <__lxstat64@plt+0x672c>
   172a0:	mov	r2, r0
   172a4:	mov	r0, r4
   172a8:	bl	10dcc <__fprintf_chk@plt>
   172ac:	mov	r1, r4
   172b0:	mov	r0, #10
   172b4:	bl	10c88 <fputc_unlocked@plt>
   172b8:	cmp	r6, #9
   172bc:	ldrls	pc, [pc, r6, lsl #2]
   172c0:	b	17568 <__lxstat64@plt+0x670c>
   172c4:	andeq	r7, r1, r8, asr #6
   172c8:	andeq	r7, r1, r0, asr r3
   172cc:	andeq	r7, r1, ip, ror r3
   172d0:			; <UNDEFINED> instruction: 0x000173b0
   172d4:	andeq	r7, r1, ip, ror #7
   172d8:	andeq	r7, r1, r8, lsr #8
   172dc:	andeq	r7, r1, r4, ror #8
   172e0:	andeq	r7, r1, r8, lsr #9
   172e4:	strdeq	r7, [r1], -r8
   172e8:	andeq	r7, r1, ip, ror #5
   172ec:	ldr	r1, [pc, #664]	; 1758c <__lxstat64@plt+0x6730>
   172f0:	mov	r2, #5
   172f4:	mov	r0, #0
   172f8:	bl	10c94 <dcgettext@plt>
   172fc:	ldr	ip, [r5, #32]
   17300:	ldr	r1, [r5, #28]
   17304:	ldr	r2, [r5, #24]
   17308:	ldr	r3, [r5]
   1730c:	ldr	r6, [r5, #20]
   17310:	str	ip, [sp, #28]
   17314:	ldr	lr, [r5, #16]
   17318:	str	r1, [sp, #24]
   1731c:	ldr	ip, [r5, #12]
   17320:	str	r2, [sp, #20]
   17324:	ldr	r1, [r5, #8]
   17328:	ldr	r2, [r5, #4]
   1732c:	str	r6, [sp, #16]
   17330:	stmib	sp, {r1, ip, lr}
   17334:	mov	r1, #1
   17338:	str	r2, [sp]
   1733c:	mov	r2, r0
   17340:	mov	r0, r4
   17344:	bl	10dcc <__fprintf_chk@plt>
   17348:	add	sp, sp, #32
   1734c:	pop	{r4, r5, r6, pc}
   17350:	mov	r2, #5
   17354:	ldr	r1, [pc, #564]	; 17590 <__lxstat64@plt+0x6734>
   17358:	mov	r0, #0
   1735c:	bl	10c94 <dcgettext@plt>
   17360:	ldr	r3, [r5]
   17364:	mov	r1, #1
   17368:	mov	r2, r0
   1736c:	mov	r0, r4
   17370:	add	sp, sp, #32
   17374:	pop	{r4, r5, r6, lr}
   17378:	b	10dcc <__fprintf_chk@plt>
   1737c:	mov	r2, #5
   17380:	ldr	r1, [pc, #524]	; 17594 <__lxstat64@plt+0x6738>
   17384:	mov	r0, #0
   17388:	bl	10c94 <dcgettext@plt>
   1738c:	ldr	r2, [r5, #4]
   17390:	ldr	r3, [r5]
   17394:	mov	r1, #1
   17398:	str	r2, [sp, #48]	; 0x30
   1739c:	mov	r2, r0
   173a0:	mov	r0, r4
   173a4:	add	sp, sp, #32
   173a8:	pop	{r4, r5, r6, lr}
   173ac:	b	10dcc <__fprintf_chk@plt>
   173b0:	mov	r2, #5
   173b4:	ldr	r1, [pc, #476]	; 17598 <__lxstat64@plt+0x673c>
   173b8:	mov	r0, #0
   173bc:	bl	10c94 <dcgettext@plt>
   173c0:	ldr	r1, [r5, #8]
   173c4:	ldr	r2, [r5, #4]
   173c8:	ldr	r3, [r5]
   173cc:	str	r1, [sp, #52]	; 0x34
   173d0:	str	r2, [sp, #48]	; 0x30
   173d4:	mov	r1, #1
   173d8:	mov	r2, r0
   173dc:	mov	r0, r4
   173e0:	add	sp, sp, #32
   173e4:	pop	{r4, r5, r6, lr}
   173e8:	b	10dcc <__fprintf_chk@plt>
   173ec:	mov	r2, #5
   173f0:	ldr	r1, [pc, #420]	; 1759c <__lxstat64@plt+0x6740>
   173f4:	mov	r0, #0
   173f8:	bl	10c94 <dcgettext@plt>
   173fc:	ldr	r1, [r5, #8]
   17400:	ldr	ip, [r5, #12]
   17404:	ldr	r2, [r5, #4]
   17408:	ldr	r3, [r5]
   1740c:	stmib	sp, {r1, ip}
   17410:	str	r2, [sp]
   17414:	mov	r1, #1
   17418:	mov	r2, r0
   1741c:	mov	r0, r4
   17420:	bl	10dcc <__fprintf_chk@plt>
   17424:	b	17348 <__lxstat64@plt+0x64ec>
   17428:	mov	r2, #5
   1742c:	ldr	r1, [pc, #364]	; 175a0 <__lxstat64@plt+0x6744>
   17430:	mov	r0, #0
   17434:	bl	10c94 <dcgettext@plt>
   17438:	add	r1, r5, #8
   1743c:	ldr	r2, [r5, #4]
   17440:	ldm	r1, {r1, ip, lr}
   17444:	ldr	r3, [r5]
   17448:	str	r2, [sp]
   1744c:	stmib	sp, {r1, ip, lr}
   17450:	mov	r1, #1
   17454:	mov	r2, r0
   17458:	mov	r0, r4
   1745c:	bl	10dcc <__fprintf_chk@plt>
   17460:	b	17348 <__lxstat64@plt+0x64ec>
   17464:	mov	r2, #5
   17468:	ldr	r1, [pc, #308]	; 175a4 <__lxstat64@plt+0x6748>
   1746c:	mov	r0, #0
   17470:	bl	10c94 <dcgettext@plt>
   17474:	add	r1, r5, #8
   17478:	ldr	r2, [r5, #4]
   1747c:	ldm	r1, {r1, ip, lr}
   17480:	ldr	r6, [r5, #20]
   17484:	ldr	r3, [r5]
   17488:	stmib	sp, {r1, ip, lr}
   1748c:	mov	r1, #1
   17490:	str	r2, [sp]
   17494:	str	r6, [sp, #16]
   17498:	mov	r2, r0
   1749c:	mov	r0, r4
   174a0:	bl	10dcc <__fprintf_chk@plt>
   174a4:	b	17348 <__lxstat64@plt+0x64ec>
   174a8:	mov	r2, #5
   174ac:	ldr	r1, [pc, #244]	; 175a8 <__lxstat64@plt+0x674c>
   174b0:	mov	r0, #0
   174b4:	bl	10c94 <dcgettext@plt>
   174b8:	ldr	r2, [r5, #24]
   174bc:	ldr	r3, [r5]
   174c0:	ldr	r6, [r5, #20]
   174c4:	ldr	lr, [r5, #16]
   174c8:	ldr	ip, [r5, #12]
   174cc:	str	r2, [sp, #20]
   174d0:	ldr	r1, [r5, #8]
   174d4:	ldr	r2, [r5, #4]
   174d8:	str	r6, [sp, #16]
   174dc:	stmib	sp, {r1, ip, lr}
   174e0:	mov	r1, #1
   174e4:	str	r2, [sp]
   174e8:	mov	r2, r0
   174ec:	mov	r0, r4
   174f0:	bl	10dcc <__fprintf_chk@plt>
   174f4:	b	17348 <__lxstat64@plt+0x64ec>
   174f8:	mov	r2, #5
   174fc:	ldr	r1, [pc, #168]	; 175ac <__lxstat64@plt+0x6750>
   17500:	mov	r0, #0
   17504:	bl	10c94 <dcgettext@plt>
   17508:	ldr	r1, [r5, #28]
   1750c:	ldr	r2, [r5, #24]
   17510:	ldr	r3, [r5]
   17514:	ldr	r6, [r5, #20]
   17518:	ldr	lr, [r5, #16]
   1751c:	str	r1, [sp, #24]
   17520:	ldr	ip, [r5, #12]
   17524:	str	r2, [sp, #20]
   17528:	ldr	r1, [r5, #8]
   1752c:	ldr	r2, [r5, #4]
   17530:	str	r6, [sp, #16]
   17534:	stmib	sp, {r1, ip, lr}
   17538:	mov	r1, #1
   1753c:	str	r2, [sp]
   17540:	mov	r2, r0
   17544:	mov	r0, r4
   17548:	bl	10dcc <__fprintf_chk@plt>
   1754c:	b	17348 <__lxstat64@plt+0x64ec>
   17550:	str	r3, [sp]
   17554:	mov	r1, #1
   17558:	mov	r3, r2
   1755c:	ldr	r2, [pc, #76]	; 175b0 <__lxstat64@plt+0x6754>
   17560:	bl	10dcc <__fprintf_chk@plt>
   17564:	b	17250 <__lxstat64@plt+0x63f4>
   17568:	mov	r2, #5
   1756c:	ldr	r1, [pc, #64]	; 175b4 <__lxstat64@plt+0x6758>
   17570:	b	172f4 <__lxstat64@plt+0x6498>
   17574:	andeq	sl, r1, r0, lsl #2
   17578:	andeq	sl, r1, r4, lsl r1
   1757c:	andeq	r0, r0, r6, ror #15
   17580:	andeq	sl, r1, ip, ror #7
   17584:	andeq	sl, r1, r8, lsl r1
   17588:	andeq	sl, r1, r4, asr #3
   1758c:	strdeq	sl, [r1], -r4
   17590:	andeq	sl, r1, r8, ror #3
   17594:	strdeq	sl, [r1], -r8
   17598:	andeq	sl, r1, r0, lsl r2
   1759c:	andeq	sl, r1, ip, lsr #4
   175a0:	andeq	sl, r1, ip, asr #4
   175a4:	andeq	sl, r1, r0, ror r2
   175a8:	muleq	r1, r8, r2
   175ac:	andeq	sl, r1, r4, asr #5
   175b0:	andeq	sl, r1, ip, lsl #2
   175b4:	andeq	sl, r1, r8, lsr #6
   175b8:	push	{r4, r5, lr}
   175bc:	sub	sp, sp, #12
   175c0:	ldr	r5, [sp, #24]
   175c4:	ldr	ip, [r5]
   175c8:	cmp	ip, #0
   175cc:	beq	175e8 <__lxstat64@plt+0x678c>
   175d0:	mov	lr, r5
   175d4:	mov	ip, #0
   175d8:	ldr	r4, [lr, #4]!
   175dc:	add	ip, ip, #1
   175e0:	cmp	r4, #0
   175e4:	bne	175d8 <__lxstat64@plt+0x677c>
   175e8:	stm	sp, {r5, ip}
   175ec:	bl	17220 <__lxstat64@plt+0x63c4>
   175f0:	add	sp, sp, #12
   175f4:	pop	{r4, r5, pc}
   175f8:	push	{r4, r5, lr}
   175fc:	sub	sp, sp, #76	; 0x4c
   17600:	mov	r5, r0
   17604:	ldr	ip, [sp, #88]	; 0x58
   17608:	ldr	r0, [ip]
   1760c:	cmp	r0, #0
   17610:	str	r0, [sp, #32]
   17614:	beq	179e8 <__lxstat64@plt+0x6b8c>
   17618:	ldr	r0, [ip, #4]
   1761c:	cmp	r0, #0
   17620:	str	r0, [sp, #36]	; 0x24
   17624:	beq	179f0 <__lxstat64@plt+0x6b94>
   17628:	ldr	r0, [ip, #8]
   1762c:	cmp	r0, #0
   17630:	str	r0, [sp, #40]	; 0x28
   17634:	beq	179f8 <__lxstat64@plt+0x6b9c>
   17638:	ldr	r0, [ip, #12]
   1763c:	cmp	r0, #0
   17640:	str	r0, [sp, #44]	; 0x2c
   17644:	beq	17a00 <__lxstat64@plt+0x6ba4>
   17648:	ldr	r0, [ip, #16]
   1764c:	cmp	r0, #0
   17650:	str	r0, [sp, #48]	; 0x30
   17654:	beq	17a08 <__lxstat64@plt+0x6bac>
   17658:	ldr	r0, [ip, #20]
   1765c:	cmp	r0, #0
   17660:	str	r0, [sp, #52]	; 0x34
   17664:	beq	17a10 <__lxstat64@plt+0x6bb4>
   17668:	ldr	r0, [ip, #24]
   1766c:	cmp	r0, #0
   17670:	str	r0, [sp, #56]	; 0x38
   17674:	beq	17a18 <__lxstat64@plt+0x6bbc>
   17678:	ldr	r0, [ip, #28]
   1767c:	cmp	r0, #0
   17680:	str	r0, [sp, #60]	; 0x3c
   17684:	beq	17a20 <__lxstat64@plt+0x6bc4>
   17688:	ldr	r0, [ip, #32]
   1768c:	cmp	r0, #0
   17690:	str	r0, [sp, #64]	; 0x40
   17694:	beq	17a28 <__lxstat64@plt+0x6bcc>
   17698:	ldr	r0, [ip, #36]	; 0x24
   1769c:	cmp	r0, #0
   176a0:	movne	r4, #10
   176a4:	moveq	r4, #9
   176a8:	cmp	r1, #0
   176ac:	beq	179c0 <__lxstat64@plt+0x6b64>
   176b0:	stm	sp, {r2, r3}
   176b4:	mov	r0, r5
   176b8:	mov	r3, r1
   176bc:	ldr	r2, [pc, #876]	; 17a30 <__lxstat64@plt+0x6bd4>
   176c0:	mov	r1, #1
   176c4:	bl	10dcc <__fprintf_chk@plt>
   176c8:	mov	r2, #5
   176cc:	ldr	r1, [pc, #864]	; 17a34 <__lxstat64@plt+0x6bd8>
   176d0:	mov	r0, #0
   176d4:	bl	10c94 <dcgettext@plt>
   176d8:	ldr	r3, [pc, #856]	; 17a38 <__lxstat64@plt+0x6bdc>
   176dc:	ldr	r2, [pc, #856]	; 17a3c <__lxstat64@plt+0x6be0>
   176e0:	str	r3, [sp]
   176e4:	mov	r1, #1
   176e8:	mov	r3, r0
   176ec:	mov	r0, r5
   176f0:	bl	10dcc <__fprintf_chk@plt>
   176f4:	mov	r1, r5
   176f8:	mov	r0, #10
   176fc:	bl	10c88 <fputc_unlocked@plt>
   17700:	mov	r2, #5
   17704:	ldr	r1, [pc, #820]	; 17a40 <__lxstat64@plt+0x6be4>
   17708:	mov	r0, #0
   1770c:	bl	10c94 <dcgettext@plt>
   17710:	mov	r1, #1
   17714:	ldr	r3, [pc, #808]	; 17a44 <__lxstat64@plt+0x6be8>
   17718:	mov	r2, r0
   1771c:	mov	r0, r5
   17720:	bl	10dcc <__fprintf_chk@plt>
   17724:	mov	r1, r5
   17728:	mov	r0, #10
   1772c:	bl	10c88 <fputc_unlocked@plt>
   17730:	cmp	r4, #9
   17734:	ldrls	pc, [pc, r4, lsl #2]
   17738:	b	179dc <__lxstat64@plt+0x6b80>
   1773c:	andeq	r7, r1, r0, asr #15
   17740:	andeq	r7, r1, r8, asr #15
   17744:	strdeq	r7, [r1], -r4
   17748:	andeq	r7, r1, r8, lsr #16
   1774c:	andeq	r7, r1, r0, ror #16
   17750:	muleq	r1, ip, r8
   17754:	ldrdeq	r7, [r1], -r8
   17758:	andeq	r7, r1, ip, lsl r9
   1775c:	andeq	r7, r1, r8, ror #18
   17760:	andeq	r7, r1, r4, ror #14
   17764:	ldr	r1, [pc, #732]	; 17a48 <__lxstat64@plt+0x6bec>
   17768:	mov	r2, #5
   1776c:	mov	r0, #0
   17770:	bl	10c94 <dcgettext@plt>
   17774:	ldr	ip, [sp, #64]	; 0x40
   17778:	ldr	r1, [sp, #60]	; 0x3c
   1777c:	ldr	r2, [sp, #56]	; 0x38
   17780:	ldr	lr, [sp, #48]	; 0x30
   17784:	str	ip, [sp, #28]
   17788:	str	r1, [sp, #24]
   1778c:	ldr	ip, [sp, #44]	; 0x2c
   17790:	ldr	r1, [sp, #40]	; 0x28
   17794:	ldr	r4, [sp, #52]	; 0x34
   17798:	str	r2, [sp, #20]
   1779c:	ldr	r2, [sp, #36]	; 0x24
   177a0:	stmib	sp, {r1, ip, lr}
   177a4:	mov	r1, #1
   177a8:	str	r2, [sp]
   177ac:	ldr	r3, [sp, #32]
   177b0:	str	r4, [sp, #16]
   177b4:	mov	r2, r0
   177b8:	mov	r0, r5
   177bc:	bl	10dcc <__fprintf_chk@plt>
   177c0:	add	sp, sp, #76	; 0x4c
   177c4:	pop	{r4, r5, pc}
   177c8:	mov	r2, #5
   177cc:	ldr	r1, [pc, #632]	; 17a4c <__lxstat64@plt+0x6bf0>
   177d0:	mov	r0, #0
   177d4:	bl	10c94 <dcgettext@plt>
   177d8:	ldr	r3, [sp, #32]
   177dc:	mov	r1, #1
   177e0:	mov	r2, r0
   177e4:	mov	r0, r5
   177e8:	add	sp, sp, #76	; 0x4c
   177ec:	pop	{r4, r5, lr}
   177f0:	b	10dcc <__fprintf_chk@plt>
   177f4:	mov	r2, #5
   177f8:	ldr	r1, [pc, #592]	; 17a50 <__lxstat64@plt+0x6bf4>
   177fc:	mov	r0, #0
   17800:	bl	10c94 <dcgettext@plt>
   17804:	ldr	r2, [sp, #36]	; 0x24
   17808:	ldr	r3, [sp, #32]
   1780c:	str	r2, [sp, #88]	; 0x58
   17810:	mov	r1, #1
   17814:	mov	r2, r0
   17818:	mov	r0, r5
   1781c:	add	sp, sp, #76	; 0x4c
   17820:	pop	{r4, r5, lr}
   17824:	b	10dcc <__fprintf_chk@plt>
   17828:	mov	r2, #5
   1782c:	ldr	r1, [pc, #544]	; 17a54 <__lxstat64@plt+0x6bf8>
   17830:	mov	r0, #0
   17834:	bl	10c94 <dcgettext@plt>
   17838:	ldr	r1, [sp, #40]	; 0x28
   1783c:	ldr	r2, [sp, #36]	; 0x24
   17840:	str	r1, [sp, #4]
   17844:	str	r2, [sp]
   17848:	ldr	r3, [sp, #32]
   1784c:	mov	r1, #1
   17850:	mov	r2, r0
   17854:	mov	r0, r5
   17858:	bl	10dcc <__fprintf_chk@plt>
   1785c:	b	177c0 <__lxstat64@plt+0x6964>
   17860:	mov	r2, #5
   17864:	ldr	r1, [pc, #492]	; 17a58 <__lxstat64@plt+0x6bfc>
   17868:	mov	r0, #0
   1786c:	bl	10c94 <dcgettext@plt>
   17870:	ldr	r1, [sp, #40]	; 0x28
   17874:	ldr	ip, [sp, #44]	; 0x2c
   17878:	ldr	r2, [sp, #36]	; 0x24
   1787c:	ldr	r3, [sp, #32]
   17880:	stmib	sp, {r1, ip}
   17884:	str	r2, [sp]
   17888:	mov	r1, #1
   1788c:	mov	r2, r0
   17890:	mov	r0, r5
   17894:	bl	10dcc <__fprintf_chk@plt>
   17898:	b	177c0 <__lxstat64@plt+0x6964>
   1789c:	mov	r2, #5
   178a0:	ldr	r1, [pc, #436]	; 17a5c <__lxstat64@plt+0x6c00>
   178a4:	mov	r0, #0
   178a8:	bl	10c94 <dcgettext@plt>
   178ac:	add	r1, sp, #40	; 0x28
   178b0:	ldr	r2, [sp, #36]	; 0x24
   178b4:	ldm	r1, {r1, ip, lr}
   178b8:	ldr	r3, [sp, #32]
   178bc:	str	r2, [sp]
   178c0:	stmib	sp, {r1, ip, lr}
   178c4:	mov	r1, #1
   178c8:	mov	r2, r0
   178cc:	mov	r0, r5
   178d0:	bl	10dcc <__fprintf_chk@plt>
   178d4:	b	177c0 <__lxstat64@plt+0x6964>
   178d8:	mov	r2, #5
   178dc:	ldr	r1, [pc, #380]	; 17a60 <__lxstat64@plt+0x6c04>
   178e0:	mov	r0, #0
   178e4:	bl	10c94 <dcgettext@plt>
   178e8:	add	r1, sp, #40	; 0x28
   178ec:	ldr	r2, [sp, #36]	; 0x24
   178f0:	ldm	r1, {r1, ip, lr}
   178f4:	ldr	r4, [sp, #52]	; 0x34
   178f8:	str	r2, [sp]
   178fc:	stmib	sp, {r1, ip, lr}
   17900:	mov	r1, #1
   17904:	ldr	r3, [sp, #32]
   17908:	str	r4, [sp, #16]
   1790c:	mov	r2, r0
   17910:	mov	r0, r5
   17914:	bl	10dcc <__fprintf_chk@plt>
   17918:	b	177c0 <__lxstat64@plt+0x6964>
   1791c:	mov	r2, #5
   17920:	ldr	r1, [pc, #316]	; 17a64 <__lxstat64@plt+0x6c08>
   17924:	mov	r0, #0
   17928:	bl	10c94 <dcgettext@plt>
   1792c:	add	r1, sp, #40	; 0x28
   17930:	ldr	r2, [sp, #56]	; 0x38
   17934:	ldm	r1, {r1, ip, lr}
   17938:	ldr	r4, [sp, #52]	; 0x34
   1793c:	str	r2, [sp, #20]
   17940:	ldr	r2, [sp, #36]	; 0x24
   17944:	stmib	sp, {r1, ip, lr}
   17948:	mov	r1, #1
   1794c:	str	r2, [sp]
   17950:	ldr	r3, [sp, #32]
   17954:	str	r4, [sp, #16]
   17958:	mov	r2, r0
   1795c:	mov	r0, r5
   17960:	bl	10dcc <__fprintf_chk@plt>
   17964:	b	177c0 <__lxstat64@plt+0x6964>
   17968:	mov	r2, #5
   1796c:	ldr	r1, [pc, #244]	; 17a68 <__lxstat64@plt+0x6c0c>
   17970:	mov	r0, #0
   17974:	bl	10c94 <dcgettext@plt>
   17978:	ldr	r1, [sp, #60]	; 0x3c
   1797c:	ldr	r2, [sp, #56]	; 0x38
   17980:	ldr	lr, [sp, #48]	; 0x30
   17984:	ldr	ip, [sp, #44]	; 0x2c
   17988:	str	r1, [sp, #24]
   1798c:	ldr	r1, [sp, #40]	; 0x28
   17990:	ldr	r4, [sp, #52]	; 0x34
   17994:	str	r2, [sp, #20]
   17998:	ldr	r2, [sp, #36]	; 0x24
   1799c:	stmib	sp, {r1, ip, lr}
   179a0:	mov	r1, #1
   179a4:	str	r2, [sp]
   179a8:	ldr	r3, [sp, #32]
   179ac:	str	r4, [sp, #16]
   179b0:	mov	r2, r0
   179b4:	mov	r0, r5
   179b8:	bl	10dcc <__fprintf_chk@plt>
   179bc:	b	177c0 <__lxstat64@plt+0x6964>
   179c0:	str	r3, [sp]
   179c4:	mov	r1, #1
   179c8:	mov	r3, r2
   179cc:	mov	r0, r5
   179d0:	ldr	r2, [pc, #148]	; 17a6c <__lxstat64@plt+0x6c10>
   179d4:	bl	10dcc <__fprintf_chk@plt>
   179d8:	b	176c8 <__lxstat64@plt+0x686c>
   179dc:	mov	r2, #5
   179e0:	ldr	r1, [pc, #136]	; 17a70 <__lxstat64@plt+0x6c14>
   179e4:	b	1776c <__lxstat64@plt+0x6910>
   179e8:	mov	r4, r0
   179ec:	b	176a8 <__lxstat64@plt+0x684c>
   179f0:	mov	r4, #1
   179f4:	b	176a8 <__lxstat64@plt+0x684c>
   179f8:	mov	r4, #2
   179fc:	b	176a8 <__lxstat64@plt+0x684c>
   17a00:	mov	r4, #3
   17a04:	b	176a8 <__lxstat64@plt+0x684c>
   17a08:	mov	r4, #4
   17a0c:	b	176a8 <__lxstat64@plt+0x684c>
   17a10:	mov	r4, #5
   17a14:	b	176a8 <__lxstat64@plt+0x684c>
   17a18:	mov	r4, #6
   17a1c:	b	176a8 <__lxstat64@plt+0x684c>
   17a20:	mov	r4, #7
   17a24:	b	176a8 <__lxstat64@plt+0x684c>
   17a28:	mov	r4, #8
   17a2c:	b	176a8 <__lxstat64@plt+0x684c>
   17a30:	andeq	sl, r1, r0, lsl #2
   17a34:	andeq	sl, r1, r4, lsl r1
   17a38:	andeq	r0, r0, r6, ror #15
   17a3c:	andeq	sl, r1, ip, ror #7
   17a40:	andeq	sl, r1, r8, lsl r1
   17a44:	andeq	sl, r1, r4, asr #3
   17a48:	strdeq	sl, [r1], -r4
   17a4c:	andeq	sl, r1, r8, ror #3
   17a50:	strdeq	sl, [r1], -r8
   17a54:	andeq	sl, r1, r0, lsl r2
   17a58:	andeq	sl, r1, ip, lsr #4
   17a5c:	andeq	sl, r1, ip, asr #4
   17a60:	andeq	sl, r1, r0, ror r2
   17a64:	muleq	r1, r8, r2
   17a68:	andeq	sl, r1, r4, asr #5
   17a6c:	andeq	sl, r1, ip, lsl #2
   17a70:	andeq	sl, r1, r8, lsr #6
   17a74:	push	{r3}		; (str r3, [sp, #-4]!)
   17a78:	push	{lr}		; (str lr, [sp, #-4]!)
   17a7c:	sub	sp, sp, #56	; 0x38
   17a80:	add	r3, sp, #64	; 0x40
   17a84:	ldr	ip, [sp, #64]	; 0x40
   17a88:	str	r3, [sp, #12]
   17a8c:	cmp	ip, #0
   17a90:	str	ip, [sp, #16]
   17a94:	beq	17b2c <__lxstat64@plt+0x6cd0>
   17a98:	ldr	ip, [sp, #68]	; 0x44
   17a9c:	cmp	ip, #0
   17aa0:	str	ip, [sp, #20]
   17aa4:	beq	17b4c <__lxstat64@plt+0x6cf0>
   17aa8:	ldr	ip, [sp, #72]	; 0x48
   17aac:	cmp	ip, #0
   17ab0:	str	ip, [sp, #24]
   17ab4:	beq	17b54 <__lxstat64@plt+0x6cf8>
   17ab8:	ldr	ip, [sp, #76]	; 0x4c
   17abc:	cmp	ip, #0
   17ac0:	str	ip, [sp, #28]
   17ac4:	beq	17b5c <__lxstat64@plt+0x6d00>
   17ac8:	ldr	ip, [sp, #80]	; 0x50
   17acc:	cmp	ip, #0
   17ad0:	str	ip, [sp, #32]
   17ad4:	beq	17b64 <__lxstat64@plt+0x6d08>
   17ad8:	ldr	ip, [sp, #84]	; 0x54
   17adc:	cmp	ip, #0
   17ae0:	str	ip, [sp, #36]	; 0x24
   17ae4:	beq	17b6c <__lxstat64@plt+0x6d10>
   17ae8:	ldr	ip, [sp, #88]	; 0x58
   17aec:	cmp	ip, #0
   17af0:	str	ip, [sp, #40]	; 0x28
   17af4:	beq	17b74 <__lxstat64@plt+0x6d18>
   17af8:	ldr	ip, [sp, #92]	; 0x5c
   17afc:	cmp	ip, #0
   17b00:	str	ip, [sp, #44]	; 0x2c
   17b04:	beq	17b7c <__lxstat64@plt+0x6d20>
   17b08:	ldr	ip, [sp, #96]	; 0x60
   17b0c:	cmp	ip, #0
   17b10:	str	ip, [sp, #48]	; 0x30
   17b14:	beq	17b84 <__lxstat64@plt+0x6d28>
   17b18:	ldr	ip, [sp, #100]	; 0x64
   17b1c:	cmp	ip, #0
   17b20:	str	ip, [sp, #52]	; 0x34
   17b24:	movne	ip, #10
   17b28:	moveq	ip, #9
   17b2c:	add	r3, sp, #16
   17b30:	stm	sp, {r3, ip}
   17b34:	ldr	r3, [sp, #60]	; 0x3c
   17b38:	bl	17220 <__lxstat64@plt+0x63c4>
   17b3c:	add	sp, sp, #56	; 0x38
   17b40:	pop	{lr}		; (ldr lr, [sp], #4)
   17b44:	add	sp, sp, #4
   17b48:	bx	lr
   17b4c:	mov	ip, #1
   17b50:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b54:	mov	ip, #2
   17b58:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b5c:	mov	ip, #3
   17b60:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b64:	mov	ip, #4
   17b68:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b6c:	mov	ip, #5
   17b70:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b74:	mov	ip, #6
   17b78:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b7c:	mov	ip, #7
   17b80:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b84:	mov	ip, #8
   17b88:	b	17b2c <__lxstat64@plt+0x6cd0>
   17b8c:	ldr	r3, [pc, #116]	; 17c08 <__lxstat64@plt+0x6dac>
   17b90:	push	{r4, lr}
   17b94:	mov	r0, #10
   17b98:	ldr	r1, [r3]
   17b9c:	bl	10c88 <fputc_unlocked@plt>
   17ba0:	mov	r2, #5
   17ba4:	ldr	r1, [pc, #96]	; 17c0c <__lxstat64@plt+0x6db0>
   17ba8:	mov	r0, #0
   17bac:	bl	10c94 <dcgettext@plt>
   17bb0:	ldr	r2, [pc, #88]	; 17c10 <__lxstat64@plt+0x6db4>
   17bb4:	mov	r1, r0
   17bb8:	mov	r0, #1
   17bbc:	bl	10db4 <__printf_chk@plt>
   17bc0:	mov	r2, #5
   17bc4:	ldr	r1, [pc, #72]	; 17c14 <__lxstat64@plt+0x6db8>
   17bc8:	mov	r0, #0
   17bcc:	bl	10c94 <dcgettext@plt>
   17bd0:	ldr	r3, [pc, #64]	; 17c18 <__lxstat64@plt+0x6dbc>
   17bd4:	ldr	r2, [pc, #64]	; 17c1c <__lxstat64@plt+0x6dc0>
   17bd8:	mov	r1, r0
   17bdc:	mov	r0, #1
   17be0:	bl	10db4 <__printf_chk@plt>
   17be4:	mov	r2, #5
   17be8:	ldr	r1, [pc, #48]	; 17c20 <__lxstat64@plt+0x6dc4>
   17bec:	mov	r0, #0
   17bf0:	bl	10c94 <dcgettext@plt>
   17bf4:	ldr	r2, [pc, #40]	; 17c24 <__lxstat64@plt+0x6dc8>
   17bf8:	pop	{r4, lr}
   17bfc:	mov	r1, r0
   17c00:	mov	r0, #1
   17c04:	b	10db4 <__printf_chk@plt>
   17c08:	andeq	fp, r2, ip, lsr r1
   17c0c:	andeq	sl, r1, r4, ror #6
   17c10:	andeq	sl, r1, r8, ror r3
   17c14:	muleq	r1, r0, r3
   17c18:	andeq	r9, r1, ip, ror #27
   17c1c:	andeq	r9, r1, r4, lsl lr
   17c20:	andeq	sl, r1, r4, lsr #7
   17c24:	andeq	sl, r1, ip, asr #7
   17c28:	push	{r4, r5, r6, lr}
   17c2c:	mov	r6, r0
   17c30:	mov	r5, r1
   17c34:	mov	r4, r2
   17c38:	bl	18818 <__lxstat64@plt+0x79bc>
   17c3c:	cmp	r0, #0
   17c40:	popne	{r4, r5, r6, pc}
   17c44:	cmp	r6, #0
   17c48:	beq	17c58 <__lxstat64@plt+0x6dfc>
   17c4c:	cmp	r5, #0
   17c50:	cmpne	r4, #0
   17c54:	popeq	{r4, r5, r6, pc}
   17c58:	bl	182a4 <__lxstat64@plt+0x7448>
   17c5c:	push	{r4, lr}
   17c60:	bl	18494 <__lxstat64@plt+0x7638>
   17c64:	cmp	r0, #0
   17c68:	popne	{r4, pc}
   17c6c:	bl	182a4 <__lxstat64@plt+0x7448>
   17c70:	push	{r4, lr}
   17c74:	bl	18494 <__lxstat64@plt+0x7638>
   17c78:	cmp	r0, #0
   17c7c:	popne	{r4, pc}
   17c80:	bl	182a4 <__lxstat64@plt+0x7448>
   17c84:	push	{r4, lr}
   17c88:	bl	18494 <__lxstat64@plt+0x7638>
   17c8c:	cmp	r0, #0
   17c90:	popne	{r4, pc}
   17c94:	bl	182a4 <__lxstat64@plt+0x7448>
   17c98:	push	{r4, r5, r6, lr}
   17c9c:	mov	r5, r0
   17ca0:	mov	r4, r1
   17ca4:	bl	184c0 <__lxstat64@plt+0x7664>
   17ca8:	cmp	r0, #0
   17cac:	popne	{r4, r5, r6, pc}
   17cb0:	adds	r4, r4, #0
   17cb4:	movne	r4, #1
   17cb8:	cmp	r5, #0
   17cbc:	orreq	r4, r4, #1
   17cc0:	cmp	r4, #0
   17cc4:	popeq	{r4, r5, r6, pc}
   17cc8:	bl	182a4 <__lxstat64@plt+0x7448>
   17ccc:	push	{r4, lr}
   17cd0:	cmp	r1, #0
   17cd4:	orreq	r1, r1, #1
   17cd8:	bl	184c0 <__lxstat64@plt+0x7664>
   17cdc:	cmp	r0, #0
   17ce0:	popne	{r4, pc}
   17ce4:	bl	182a4 <__lxstat64@plt+0x7448>
   17ce8:	push	{r4, r5, r6, lr}
   17cec:	mov	r6, r0
   17cf0:	mov	r5, r1
   17cf4:	mov	r4, r2
   17cf8:	bl	18818 <__lxstat64@plt+0x79bc>
   17cfc:	cmp	r0, #0
   17d00:	popne	{r4, r5, r6, pc}
   17d04:	cmp	r6, #0
   17d08:	beq	17d18 <__lxstat64@plt+0x6ebc>
   17d0c:	cmp	r5, #0
   17d10:	cmpne	r4, #0
   17d14:	popeq	{r4, r5, r6, pc}
   17d18:	bl	182a4 <__lxstat64@plt+0x7448>
   17d1c:	cmp	r2, #0
   17d20:	cmpne	r1, #0
   17d24:	moveq	r2, #1
   17d28:	moveq	r1, r2
   17d2c:	push	{r4, lr}
   17d30:	bl	18818 <__lxstat64@plt+0x79bc>
   17d34:	cmp	r0, #0
   17d38:	popne	{r4, pc}
   17d3c:	bl	182a4 <__lxstat64@plt+0x7448>
   17d40:	push	{r4, lr}
   17d44:	mov	r2, r1
   17d48:	mov	r1, r0
   17d4c:	mov	r0, #0
   17d50:	bl	18818 <__lxstat64@plt+0x79bc>
   17d54:	cmp	r0, #0
   17d58:	popne	{r4, pc}
   17d5c:	bl	182a4 <__lxstat64@plt+0x7448>
   17d60:	cmp	r1, #0
   17d64:	cmpne	r0, #0
   17d68:	moveq	r2, #1
   17d6c:	movne	r2, r1
   17d70:	moveq	r1, r2
   17d74:	movne	r1, r0
   17d78:	push	{r4, lr}
   17d7c:	mov	r0, #0
   17d80:	bl	18818 <__lxstat64@plt+0x79bc>
   17d84:	cmp	r0, #0
   17d88:	popne	{r4, pc}
   17d8c:	bl	182a4 <__lxstat64@plt+0x7448>
   17d90:	cmp	r0, #0
   17d94:	push	{r4, r5, r6, lr}
   17d98:	mov	r5, r1
   17d9c:	ldr	r4, [r1]
   17da0:	beq	17ddc <__lxstat64@plt+0x6f80>
   17da4:	lsr	r2, r4, #1
   17da8:	add	r3, r2, #1
   17dac:	mvn	r3, r3
   17db0:	cmp	r4, r3
   17db4:	bhi	17df8 <__lxstat64@plt+0x6f9c>
   17db8:	add	r4, r4, #1
   17dbc:	add	r4, r4, r2
   17dc0:	mov	r1, r4
   17dc4:	mov	r2, #1
   17dc8:	bl	18818 <__lxstat64@plt+0x79bc>
   17dcc:	cmp	r0, #0
   17dd0:	beq	17dfc <__lxstat64@plt+0x6fa0>
   17dd4:	str	r4, [r5]
   17dd8:	pop	{r4, r5, r6, pc}
   17ddc:	cmp	r4, #0
   17de0:	moveq	r4, #64	; 0x40
   17de4:	mov	r1, r4
   17de8:	mov	r2, #1
   17dec:	bl	18818 <__lxstat64@plt+0x79bc>
   17df0:	cmp	r0, #0
   17df4:	bne	17dd4 <__lxstat64@plt+0x6f78>
   17df8:	bl	182a4 <__lxstat64@plt+0x7448>
   17dfc:	cmp	r4, #0
   17e00:	bne	17df8 <__lxstat64@plt+0x6f9c>
   17e04:	str	r4, [r5]
   17e08:	pop	{r4, r5, r6, pc}
   17e0c:	cmp	r0, #0
   17e10:	push	{r4, r5, r6, lr}
   17e14:	mov	r5, r1
   17e18:	ldr	r4, [r1]
   17e1c:	mov	r6, r2
   17e20:	beq	17e64 <__lxstat64@plt+0x7008>
   17e24:	lsr	r1, r4, #1
   17e28:	add	r3, r1, #1
   17e2c:	mvn	r3, r3
   17e30:	cmp	r4, r3
   17e34:	bhi	17e9c <__lxstat64@plt+0x7040>
   17e38:	add	r4, r4, #1
   17e3c:	add	r4, r4, r1
   17e40:	mov	r1, r4
   17e44:	bl	18818 <__lxstat64@plt+0x79bc>
   17e48:	cmp	r0, #0
   17e4c:	bne	17e5c <__lxstat64@plt+0x7000>
   17e50:	cmp	r4, #0
   17e54:	cmpne	r6, #0
   17e58:	bne	17e9c <__lxstat64@plt+0x7040>
   17e5c:	str	r4, [r5]
   17e60:	pop	{r4, r5, r6, pc}
   17e64:	cmp	r4, #0
   17e68:	bne	17e84 <__lxstat64@plt+0x7028>
   17e6c:	mov	r1, r2
   17e70:	mov	r0, #64	; 0x40
   17e74:	bl	18958 <__lxstat64@plt+0x7afc>
   17e78:	cmp	r0, #0
   17e7c:	movne	r4, r0
   17e80:	addeq	r4, r0, #1
   17e84:	mov	r2, r6
   17e88:	mov	r1, r4
   17e8c:	mov	r0, #0
   17e90:	bl	18818 <__lxstat64@plt+0x79bc>
   17e94:	cmp	r0, #0
   17e98:	bne	17e5c <__lxstat64@plt+0x7000>
   17e9c:	bl	182a4 <__lxstat64@plt+0x7448>
   17ea0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17ea4:	sub	sp, sp, #12
   17ea8:	ldr	r6, [r1]
   17eac:	mov	r8, r1
   17eb0:	mov	r9, r0
   17eb4:	asrs	r4, r6, #1
   17eb8:	mov	sl, r2
   17ebc:	mov	fp, r3
   17ec0:	ldr	r7, [sp, #48]	; 0x30
   17ec4:	bmi	18040 <__lxstat64@plt+0x71e4>
   17ec8:	mvn	r1, #-2147483648	; 0x80000000
   17ecc:	sub	r1, r1, r4
   17ed0:	cmp	r6, r1
   17ed4:	movle	r1, #0
   17ed8:	movgt	r1, #1
   17edc:	mvn	r3, fp
   17ee0:	cmp	r1, #0
   17ee4:	addeq	r4, r4, r6
   17ee8:	mvnne	r4, #-2147483648	; 0x80000000
   17eec:	lsr	r3, r3, #31
   17ef0:	cmp	fp, r4
   17ef4:	movge	r2, #0
   17ef8:	andlt	r2, r3, #1
   17efc:	cmp	r2, #0
   17f00:	beq	17ff0 <__lxstat64@plt+0x7194>
   17f04:	cmp	r7, #0
   17f08:	blt	180d8 <__lxstat64@plt+0x727c>
   17f0c:	bne	180d0 <__lxstat64@plt+0x7274>
   17f10:	mov	r5, #64	; 0x40
   17f14:	mov	r1, r7
   17f18:	mov	r0, r5
   17f1c:	str	r3, [sp, #4]
   17f20:	bl	18b64 <__lxstat64@plt+0x7d08>
   17f24:	mov	r1, r7
   17f28:	mov	r4, r0
   17f2c:	mov	r0, r5
   17f30:	bl	18d84 <__lxstat64@plt+0x7f28>
   17f34:	ldr	r3, [sp, #4]
   17f38:	sub	r5, r5, r1
   17f3c:	cmp	r9, #0
   17f40:	sub	r2, r4, r6
   17f44:	streq	r9, [r8]
   17f48:	cmp	r2, sl
   17f4c:	bge	17fd0 <__lxstat64@plt+0x7174>
   17f50:	cmp	sl, #0
   17f54:	blt	18070 <__lxstat64@plt+0x7214>
   17f58:	cmp	r6, #0
   17f5c:	blt	17f7c <__lxstat64@plt+0x7120>
   17f60:	mvn	r2, #-2147483648	; 0x80000000
   17f64:	sub	r2, r2, sl
   17f68:	cmp	r6, r2
   17f6c:	movle	r2, #0
   17f70:	movgt	r2, #1
   17f74:	cmp	r2, #0
   17f78:	bne	1806c <__lxstat64@plt+0x7210>
   17f7c:	add	r6, r6, sl
   17f80:	cmp	fp, r6
   17f84:	movge	r3, #0
   17f88:	andlt	r3, r3, #1
   17f8c:	cmp	r3, #0
   17f90:	mov	r4, r6
   17f94:	bne	1806c <__lxstat64@plt+0x7210>
   17f98:	cmp	r7, #0
   17f9c:	blt	18084 <__lxstat64@plt+0x7228>
   17fa0:	beq	17fcc <__lxstat64@plt+0x7170>
   17fa4:	cmp	r6, #0
   17fa8:	blt	18128 <__lxstat64@plt+0x72cc>
   17fac:	mov	r1, r7
   17fb0:	mvn	r0, #-2147483648	; 0x80000000
   17fb4:	bl	18b64 <__lxstat64@plt+0x7d08>
   17fb8:	cmp	r6, r0
   17fbc:	movle	r0, #0
   17fc0:	movgt	r0, #1
   17fc4:	cmp	r0, #0
   17fc8:	bne	1806c <__lxstat64@plt+0x7210>
   17fcc:	mul	r5, r6, r7
   17fd0:	mov	r1, r5
   17fd4:	mov	r0, r9
   17fd8:	bl	184c0 <__lxstat64@plt+0x7664>
   17fdc:	cmp	r0, #0
   17fe0:	beq	18054 <__lxstat64@plt+0x71f8>
   17fe4:	str	r4, [r8]
   17fe8:	add	sp, sp, #12
   17fec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17ff0:	cmp	r7, #0
   17ff4:	blt	180b0 <__lxstat64@plt+0x7254>
   17ff8:	beq	17f10 <__lxstat64@plt+0x70b4>
   17ffc:	cmp	r4, #0
   18000:	blt	180e0 <__lxstat64@plt+0x7284>
   18004:	mov	r1, r7
   18008:	mvn	r0, #-2147483648	; 0x80000000
   1800c:	str	r3, [sp, #4]
   18010:	bl	18b64 <__lxstat64@plt+0x7d08>
   18014:	ldr	r3, [sp, #4]
   18018:	cmp	r0, r4
   1801c:	movge	r0, #0
   18020:	movlt	r0, #1
   18024:	cmp	r0, #0
   18028:	mvnne	r5, #-2147483648	; 0x80000000
   1802c:	bne	17f14 <__lxstat64@plt+0x70b8>
   18030:	mul	r5, r7, r4
   18034:	cmp	r5, #63	; 0x3f
   18038:	bgt	17f3c <__lxstat64@plt+0x70e0>
   1803c:	b	17f10 <__lxstat64@plt+0x70b4>
   18040:	rsb	r1, r4, #-2147483648	; 0x80000000
   18044:	cmp	r6, r1
   18048:	movge	r1, #0
   1804c:	movlt	r1, #1
   18050:	b	17edc <__lxstat64@plt+0x7080>
   18054:	adds	r5, r5, #0
   18058:	movne	r5, #1
   1805c:	cmp	r9, #0
   18060:	orreq	r5, r5, #1
   18064:	cmp	r5, #0
   18068:	beq	17fe4 <__lxstat64@plt+0x7188>
   1806c:	bl	182a4 <__lxstat64@plt+0x7448>
   18070:	rsb	r2, sl, #-2147483648	; 0x80000000
   18074:	cmp	r6, r2
   18078:	movge	r2, #0
   1807c:	movlt	r2, #1
   18080:	b	17f74 <__lxstat64@plt+0x7118>
   18084:	cmp	r6, #0
   18088:	blt	1810c <__lxstat64@plt+0x72b0>
   1808c:	cmn	r7, #1
   18090:	beq	17fcc <__lxstat64@plt+0x7170>
   18094:	mov	r1, r7
   18098:	mov	r0, #-2147483648	; 0x80000000
   1809c:	bl	18b64 <__lxstat64@plt+0x7d08>
   180a0:	cmp	r6, r0
   180a4:	movle	r0, #0
   180a8:	movgt	r0, #1
   180ac:	b	17fc4 <__lxstat64@plt+0x7168>
   180b0:	cmp	r4, #0
   180b4:	blt	1814c <__lxstat64@plt+0x72f0>
   180b8:	cmn	r7, #1
   180bc:	beq	18030 <__lxstat64@plt+0x71d4>
   180c0:	str	r3, [sp, #4]
   180c4:	mov	r1, r7
   180c8:	mov	r0, #-2147483648	; 0x80000000
   180cc:	b	18010 <__lxstat64@plt+0x71b4>
   180d0:	mov	r4, fp
   180d4:	b	18004 <__lxstat64@plt+0x71a8>
   180d8:	mov	r4, fp
   180dc:	b	180b8 <__lxstat64@plt+0x725c>
   180e0:	cmn	r4, #1
   180e4:	beq	18030 <__lxstat64@plt+0x71d4>
   180e8:	mov	r1, r4
   180ec:	mov	r0, #-2147483648	; 0x80000000
   180f0:	str	r3, [sp, #4]
   180f4:	bl	18b64 <__lxstat64@plt+0x7d08>
   180f8:	ldr	r3, [sp, #4]
   180fc:	cmp	r7, r0
   18100:	movle	r0, #0
   18104:	movgt	r0, #1
   18108:	b	18024 <__lxstat64@plt+0x71c8>
   1810c:	mov	r1, r7
   18110:	mvn	r0, #-2147483648	; 0x80000000
   18114:	bl	18b64 <__lxstat64@plt+0x7d08>
   18118:	cmp	r6, r0
   1811c:	movge	r0, #0
   18120:	movlt	r0, #1
   18124:	b	17fc4 <__lxstat64@plt+0x7168>
   18128:	cmn	r6, #1
   1812c:	beq	17fcc <__lxstat64@plt+0x7170>
   18130:	mov	r1, r6
   18134:	mov	r0, #-2147483648	; 0x80000000
   18138:	bl	18b64 <__lxstat64@plt+0x7d08>
   1813c:	cmp	r7, r0
   18140:	movle	r0, #0
   18144:	movgt	r0, #1
   18148:	b	17fc4 <__lxstat64@plt+0x7168>
   1814c:	mov	r1, r7
   18150:	mvn	r0, #-2147483648	; 0x80000000
   18154:	str	r3, [sp, #4]
   18158:	bl	18b64 <__lxstat64@plt+0x7d08>
   1815c:	ldr	r3, [sp, #4]
   18160:	cmp	r0, r4
   18164:	movle	r0, #0
   18168:	movgt	r0, #1
   1816c:	b	18024 <__lxstat64@plt+0x71c8>
   18170:	push	{r4, lr}
   18174:	mov	r1, #1
   18178:	bl	1844c <__lxstat64@plt+0x75f0>
   1817c:	cmp	r0, #0
   18180:	popne	{r4, pc}
   18184:	bl	182a4 <__lxstat64@plt+0x7448>
   18188:	push	{r4, lr}
   1818c:	mov	r1, #1
   18190:	bl	1844c <__lxstat64@plt+0x75f0>
   18194:	cmp	r0, #0
   18198:	popne	{r4, pc}
   1819c:	bl	182a4 <__lxstat64@plt+0x7448>
   181a0:	push	{r4, lr}
   181a4:	bl	1844c <__lxstat64@plt+0x75f0>
   181a8:	cmp	r0, #0
   181ac:	popne	{r4, pc}
   181b0:	bl	182a4 <__lxstat64@plt+0x7448>
   181b4:	push	{r4, lr}
   181b8:	bl	1844c <__lxstat64@plt+0x75f0>
   181bc:	cmp	r0, #0
   181c0:	popne	{r4, pc}
   181c4:	bl	182a4 <__lxstat64@plt+0x7448>
   181c8:	push	{r4, r5, r6, lr}
   181cc:	mov	r6, r0
   181d0:	mov	r0, r1
   181d4:	mov	r4, r1
   181d8:	bl	18494 <__lxstat64@plt+0x7638>
   181dc:	subs	r5, r0, #0
   181e0:	beq	181f8 <__lxstat64@plt+0x739c>
   181e4:	mov	r2, r4
   181e8:	mov	r1, r6
   181ec:	bl	10c64 <memcpy@plt>
   181f0:	mov	r0, r5
   181f4:	pop	{r4, r5, r6, pc}
   181f8:	bl	182a4 <__lxstat64@plt+0x7448>
   181fc:	push	{r4, r5, r6, lr}
   18200:	mov	r6, r0
   18204:	mov	r0, r1
   18208:	mov	r4, r1
   1820c:	bl	18494 <__lxstat64@plt+0x7638>
   18210:	subs	r5, r0, #0
   18214:	beq	1822c <__lxstat64@plt+0x73d0>
   18218:	mov	r2, r4
   1821c:	mov	r1, r6
   18220:	bl	10c64 <memcpy@plt>
   18224:	mov	r0, r5
   18228:	pop	{r4, r5, r6, pc}
   1822c:	bl	182a4 <__lxstat64@plt+0x7448>
   18230:	push	{r4, r5, r6, lr}
   18234:	mov	r6, r0
   18238:	add	r0, r1, #1
   1823c:	mov	r4, r1
   18240:	bl	18494 <__lxstat64@plt+0x7638>
   18244:	subs	r5, r0, #0
   18248:	beq	18268 <__lxstat64@plt+0x740c>
   1824c:	mov	r3, #0
   18250:	mov	r1, r6
   18254:	strb	r3, [r5, r4]
   18258:	mov	r2, r4
   1825c:	bl	10c64 <memcpy@plt>
   18260:	mov	r0, r5
   18264:	pop	{r4, r5, r6, pc}
   18268:	bl	182a4 <__lxstat64@plt+0x7448>
   1826c:	push	{r4, r5, r6, lr}
   18270:	mov	r6, r0
   18274:	bl	10d78 <strlen@plt>
   18278:	add	r4, r0, #1
   1827c:	mov	r0, r4
   18280:	bl	18494 <__lxstat64@plt+0x7638>
   18284:	subs	r5, r0, #0
   18288:	beq	182a0 <__lxstat64@plt+0x7444>
   1828c:	mov	r2, r4
   18290:	mov	r1, r6
   18294:	bl	10c64 <memcpy@plt>
   18298:	mov	r0, r5
   1829c:	pop	{r4, r5, r6, pc}
   182a0:	bl	182a4 <__lxstat64@plt+0x7448>
   182a4:	ldr	r3, [pc, #44]	; 182d8 <__lxstat64@plt+0x747c>
   182a8:	push	{r4, lr}
   182ac:	mov	r2, #5
   182b0:	ldr	r1, [pc, #36]	; 182dc <__lxstat64@plt+0x7480>
   182b4:	mov	r0, #0
   182b8:	ldr	r4, [r3]
   182bc:	bl	10c94 <dcgettext@plt>
   182c0:	ldr	r2, [pc, #24]	; 182e0 <__lxstat64@plt+0x7484>
   182c4:	mov	r1, #0
   182c8:	mov	r3, r0
   182cc:	mov	r0, r4
   182d0:	bl	10d18 <error@plt>
   182d4:	bl	10e50 <abort@plt>
   182d8:	andeq	fp, r2, r8, ror #1
   182dc:	andeq	sl, r1, ip, lsl r4
   182e0:	andeq	r9, r1, r0, asr #31
   182e4:	push	{r4, r5, r6, r7, r8, r9, lr}
   182e8:	sub	sp, sp, #12
   182ec:	subs	r7, r0, #0
   182f0:	str	r1, [sp, #4]
   182f4:	beq	18394 <__lxstat64@plt+0x7538>
   182f8:	mov	r9, r1
   182fc:	mov	r5, r1
   18300:	mov	r6, r7
   18304:	mov	r4, #0
   18308:	add	r5, r5, #4
   1830c:	str	r5, [sp, #4]
   18310:	ldr	r0, [r5, #-4]
   18314:	bl	10d78 <strlen@plt>
   18318:	adds	r4, r0, r4
   1831c:	mvncs	r4, #0
   18320:	subs	r6, r6, #1
   18324:	bne	18308 <__lxstat64@plt+0x74ac>
   18328:	cmp	r4, #0
   1832c:	blt	18384 <__lxstat64@plt+0x7528>
   18330:	add	r0, r4, #1
   18334:	bl	17c5c <__lxstat64@plt+0x6e00>
   18338:	sub	r9, r9, #4
   1833c:	mov	r6, r0
   18340:	mov	r4, r0
   18344:	ldr	r8, [r9, #4]!
   18348:	mov	r0, r8
   1834c:	bl	10d78 <strlen@plt>
   18350:	mov	r1, r8
   18354:	mov	r5, r0
   18358:	mov	r2, r0
   1835c:	mov	r0, r4
   18360:	bl	10c64 <memcpy@plt>
   18364:	subs	r7, r7, #1
   18368:	add	r4, r4, r5
   1836c:	bne	18344 <__lxstat64@plt+0x74e8>
   18370:	mov	r3, #0
   18374:	strb	r3, [r4]
   18378:	mov	r0, r6
   1837c:	add	sp, sp, #12
   18380:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18384:	bl	10d84 <__errno_location@plt>
   18388:	mov	r3, #75	; 0x4b
   1838c:	str	r3, [r0]
   18390:	b	18378 <__lxstat64@plt+0x751c>
   18394:	mov	r0, #1
   18398:	bl	17c5c <__lxstat64@plt+0x6e00>
   1839c:	mov	r4, r0
   183a0:	mov	r6, r0
   183a4:	b	18370 <__lxstat64@plt+0x7514>
   183a8:	push	{r4, lr}
   183ac:	sub	sp, sp, #8
   183b0:	ldrb	r4, [r0]
   183b4:	cmp	r4, #0
   183b8:	beq	18404 <__lxstat64@plt+0x75a8>
   183bc:	cmp	r4, #37	; 0x25
   183c0:	bne	18414 <__lxstat64@plt+0x75b8>
   183c4:	ldrb	r3, [r0, #1]
   183c8:	cmp	r3, #115	; 0x73
   183cc:	bne	18414 <__lxstat64@plt+0x75b8>
   183d0:	mov	ip, r0
   183d4:	mov	r4, #0
   183d8:	b	183f4 <__lxstat64@plt+0x7598>
   183dc:	cmp	lr, #37	; 0x25
   183e0:	bne	18414 <__lxstat64@plt+0x75b8>
   183e4:	add	ip, ip, #2
   183e8:	ldrb	lr, [ip, #1]
   183ec:	cmp	lr, #115	; 0x73
   183f0:	bne	18414 <__lxstat64@plt+0x75b8>
   183f4:	ldrb	lr, [ip, #2]
   183f8:	add	r4, r4, #1
   183fc:	cmp	lr, #0
   18400:	bne	183dc <__lxstat64@plt+0x7580>
   18404:	mov	r0, r4
   18408:	bl	182e4 <__lxstat64@plt+0x7488>
   1840c:	add	sp, sp, #8
   18410:	pop	{r4, pc}
   18414:	mov	r3, r1
   18418:	mov	r2, r0
   1841c:	mov	r1, #1
   18420:	add	r0, sp, #4
   18424:	bl	10d9c <__vasprintf_chk@plt>
   18428:	cmp	r0, #0
   1842c:	ldrge	r0, [sp, #4]
   18430:	bge	1840c <__lxstat64@plt+0x75b0>
   18434:	bl	10d84 <__errno_location@plt>
   18438:	ldr	r3, [r0]
   1843c:	cmp	r3, #12
   18440:	movne	r0, #0
   18444:	bne	1840c <__lxstat64@plt+0x75b0>
   18448:	bl	182a4 <__lxstat64@plt+0x7448>
   1844c:	cmp	r1, #0
   18450:	cmpne	r0, #0
   18454:	moveq	r1, #1
   18458:	moveq	r0, r1
   1845c:	umull	r2, r3, r0, r1
   18460:	adds	r3, r3, #0
   18464:	movne	r3, #1
   18468:	cmp	r2, #0
   1846c:	blt	1847c <__lxstat64@plt+0x7620>
   18470:	cmp	r3, #0
   18474:	bne	1847c <__lxstat64@plt+0x7620>
   18478:	b	10c04 <calloc@plt>
   1847c:	push	{r4, lr}
   18480:	bl	10d84 <__errno_location@plt>
   18484:	mov	r3, #12
   18488:	str	r3, [r0]
   1848c:	mov	r0, #0
   18490:	pop	{r4, pc}
   18494:	cmp	r0, #0
   18498:	moveq	r0, #1
   1849c:	cmp	r0, #0
   184a0:	blt	184a8 <__lxstat64@plt+0x764c>
   184a4:	b	10d24 <malloc@plt>
   184a8:	push	{r4, lr}
   184ac:	bl	10d84 <__errno_location@plt>
   184b0:	mov	r3, #12
   184b4:	str	r3, [r0]
   184b8:	mov	r0, #0
   184bc:	pop	{r4, pc}
   184c0:	cmp	r0, #0
   184c4:	beq	184e8 <__lxstat64@plt+0x768c>
   184c8:	cmp	r1, #0
   184cc:	push	{lr}		; (str lr, [sp, #-4]!)
   184d0:	sub	sp, sp, #12
   184d4:	beq	184f0 <__lxstat64@plt+0x7694>
   184d8:	blt	18508 <__lxstat64@plt+0x76ac>
   184dc:	add	sp, sp, #12
   184e0:	pop	{lr}		; (ldr lr, [sp], #4)
   184e4:	b	10ca0 <realloc@plt>
   184e8:	mov	r0, r1
   184ec:	b	18494 <__lxstat64@plt+0x7638>
   184f0:	str	r1, [sp, #4]
   184f4:	bl	18698 <__lxstat64@plt+0x783c>
   184f8:	ldr	r3, [sp, #4]
   184fc:	mov	r0, r3
   18500:	add	sp, sp, #12
   18504:	pop	{pc}		; (ldr pc, [sp], #4)
   18508:	bl	10d84 <__errno_location@plt>
   1850c:	mov	r2, #12
   18510:	mov	r3, #0
   18514:	str	r2, [r0]
   18518:	b	184fc <__lxstat64@plt+0x76a0>
   1851c:	push	{r4, r5, r6, lr}
   18520:	mov	r4, r0
   18524:	bl	10d00 <__fpending@plt>
   18528:	ldr	r5, [r4]
   1852c:	and	r5, r5, #32
   18530:	mov	r6, r0
   18534:	mov	r0, r4
   18538:	bl	18598 <__lxstat64@plt+0x773c>
   1853c:	cmp	r5, #0
   18540:	mov	r4, r0
   18544:	bne	18564 <__lxstat64@plt+0x7708>
   18548:	cmp	r0, #0
   1854c:	beq	1855c <__lxstat64@plt+0x7700>
   18550:	cmp	r6, #0
   18554:	beq	18580 <__lxstat64@plt+0x7724>
   18558:	mvn	r4, #0
   1855c:	mov	r0, r4
   18560:	pop	{r4, r5, r6, pc}
   18564:	cmp	r0, #0
   18568:	bne	18558 <__lxstat64@plt+0x76fc>
   1856c:	bl	10d84 <__errno_location@plt>
   18570:	str	r4, [r0]
   18574:	mvn	r4, #0
   18578:	mov	r0, r4
   1857c:	pop	{r4, r5, r6, pc}
   18580:	bl	10d84 <__errno_location@plt>
   18584:	ldr	r4, [r0]
   18588:	subs	r4, r4, #9
   1858c:	mvnne	r4, #0
   18590:	mov	r0, r4
   18594:	pop	{r4, r5, r6, pc}
   18598:	push	{r4, r5, lr}
   1859c:	sub	sp, sp, #12
   185a0:	mov	r4, r0
   185a4:	bl	10dc0 <fileno@plt>
   185a8:	cmp	r0, #0
   185ac:	mov	r0, r4
   185b0:	blt	1862c <__lxstat64@plt+0x77d0>
   185b4:	bl	10d48 <__freading@plt>
   185b8:	cmp	r0, #0
   185bc:	bne	185f8 <__lxstat64@plt+0x779c>
   185c0:	mov	r0, r4
   185c4:	bl	18638 <__lxstat64@plt+0x77dc>
   185c8:	cmp	r0, #0
   185cc:	beq	18628 <__lxstat64@plt+0x77cc>
   185d0:	bl	10d84 <__errno_location@plt>
   185d4:	mov	r5, r0
   185d8:	mov	r0, r4
   185dc:	ldr	r4, [r5]
   185e0:	bl	10dd8 <fclose@plt>
   185e4:	cmp	r4, #0
   185e8:	mvnne	r0, #0
   185ec:	strne	r4, [r5]
   185f0:	add	sp, sp, #12
   185f4:	pop	{r4, r5, pc}
   185f8:	mov	r0, r4
   185fc:	bl	10dc0 <fileno@plt>
   18600:	mov	r3, #1
   18604:	str	r3, [sp]
   18608:	mov	r2, #0
   1860c:	mov	r3, #0
   18610:	bl	10ce8 <lseek64@plt>
   18614:	mvn	r3, #0
   18618:	mvn	r2, #0
   1861c:	cmp	r1, r3
   18620:	cmpeq	r0, r2
   18624:	bne	185c0 <__lxstat64@plt+0x7764>
   18628:	mov	r0, r4
   1862c:	add	sp, sp, #12
   18630:	pop	{r4, r5, lr}
   18634:	b	10dd8 <fclose@plt>
   18638:	push	{r4, lr}
   1863c:	subs	r4, r0, #0
   18640:	sub	sp, sp, #8
   18644:	beq	18660 <__lxstat64@plt+0x7804>
   18648:	bl	10d48 <__freading@plt>
   1864c:	cmp	r0, #0
   18650:	beq	18660 <__lxstat64@plt+0x7804>
   18654:	ldr	r3, [r4]
   18658:	tst	r3, #256	; 0x100
   1865c:	bne	18670 <__lxstat64@plt+0x7814>
   18660:	mov	r0, r4
   18664:	add	sp, sp, #8
   18668:	pop	{r4, lr}
   1866c:	b	10c40 <fflush@plt>
   18670:	mov	r3, #1
   18674:	str	r3, [sp]
   18678:	mov	r2, #0
   1867c:	mov	r3, #0
   18680:	mov	r0, r4
   18684:	bl	186f0 <__lxstat64@plt+0x7894>
   18688:	mov	r0, r4
   1868c:	add	sp, sp, #8
   18690:	pop	{r4, lr}
   18694:	b	10c40 <fflush@plt>
   18698:	push	{r4, r5, lr}
   1869c:	sub	sp, sp, #12
   186a0:	mov	r5, r0
   186a4:	bl	10d84 <__errno_location@plt>
   186a8:	mov	r2, #0
   186ac:	mov	r4, r0
   186b0:	ldr	r3, [r0]
   186b4:	str	r2, [r4]
   186b8:	mov	r0, r5
   186bc:	str	r3, [sp]
   186c0:	str	r3, [sp, #4]
   186c4:	bl	10c4c <free@plt>
   186c8:	ldr	r3, [r4]
   186cc:	add	r2, sp, #8
   186d0:	cmp	r3, #0
   186d4:	moveq	r3, #4
   186d8:	movne	r3, #0
   186dc:	add	r3, r2, r3
   186e0:	ldr	r3, [r3, #-8]
   186e4:	str	r3, [r4]
   186e8:	add	sp, sp, #12
   186ec:	pop	{r4, r5, pc}
   186f0:	push	{r4, r5, r6, r7, r8, lr}
   186f4:	sub	sp, sp, #8
   186f8:	ldmib	r0, {ip, lr}
   186fc:	mov	r4, r0
   18700:	ldr	r5, [sp, #32]
   18704:	cmp	lr, ip
   18708:	beq	18720 <__lxstat64@plt+0x78c4>
   1870c:	str	r5, [sp, #32]
   18710:	mov	r0, r4
   18714:	add	sp, sp, #8
   18718:	pop	{r4, r5, r6, r7, r8, lr}
   1871c:	b	10de4 <fseeko64@plt>
   18720:	ldr	lr, [r0, #20]
   18724:	ldr	ip, [r0, #16]
   18728:	cmp	lr, ip
   1872c:	bne	1870c <__lxstat64@plt+0x78b0>
   18730:	ldr	r8, [r0, #36]	; 0x24
   18734:	cmp	r8, #0
   18738:	bne	1870c <__lxstat64@plt+0x78b0>
   1873c:	mov	r6, r2
   18740:	mov	r7, r3
   18744:	bl	10dc0 <fileno@plt>
   18748:	mov	r2, r6
   1874c:	mov	r3, r7
   18750:	str	r5, [sp]
   18754:	bl	10ce8 <lseek64@plt>
   18758:	mvn	r3, #0
   1875c:	mvn	r2, #0
   18760:	cmp	r1, r3
   18764:	cmpeq	r0, r2
   18768:	beq	18788 <__lxstat64@plt+0x792c>
   1876c:	ldr	r3, [r4]
   18770:	strd	r0, [r4, #80]	; 0x50
   18774:	mov	r0, r8
   18778:	bic	r3, r3, #16
   1877c:	str	r3, [r4]
   18780:	add	sp, sp, #8
   18784:	pop	{r4, r5, r6, r7, r8, pc}
   18788:	mvn	r0, #0
   1878c:	b	18780 <__lxstat64@plt+0x7924>
   18790:	push	{r4, lr}
   18794:	mov	r0, #14
   18798:	bl	10e08 <nl_langinfo@plt>
   1879c:	cmp	r0, #0
   187a0:	beq	187b8 <__lxstat64@plt+0x795c>
   187a4:	ldrb	r2, [r0]
   187a8:	ldr	r3, [pc, #16]	; 187c0 <__lxstat64@plt+0x7964>
   187ac:	cmp	r2, #0
   187b0:	moveq	r0, r3
   187b4:	pop	{r4, pc}
   187b8:	ldr	r0, [pc]	; 187c0 <__lxstat64@plt+0x7964>
   187bc:	pop	{r4, pc}
   187c0:	andeq	sl, r1, r0, lsr r4
   187c4:	push	{r4, r5, r6, r7, lr}
   187c8:	subs	r6, r0, #0
   187cc:	sub	sp, sp, #12
   187d0:	addeq	r6, sp, #4
   187d4:	mov	r0, r6
   187d8:	mov	r5, r2
   187dc:	mov	r7, r1
   187e0:	bl	10d0c <mbrtowc@plt>
   187e4:	cmp	r5, #0
   187e8:	cmnne	r0, #3
   187ec:	mov	r4, r0
   187f0:	bls	1880c <__lxstat64@plt+0x79b0>
   187f4:	mov	r0, #0
   187f8:	bl	18864 <__lxstat64@plt+0x7a08>
   187fc:	cmp	r0, #0
   18800:	moveq	r4, #1
   18804:	ldrbeq	r3, [r7]
   18808:	streq	r3, [r6]
   1880c:	mov	r0, r4
   18810:	add	sp, sp, #12
   18814:	pop	{r4, r5, r6, r7, pc}
   18818:	push	{r4, r5, r6, lr}
   1881c:	subs	r4, r2, #0
   18820:	mov	r6, r0
   18824:	mov	r5, r1
   18828:	beq	18854 <__lxstat64@plt+0x79f8>
   1882c:	mov	r1, r4
   18830:	mvn	r0, #0
   18834:	bl	18958 <__lxstat64@plt+0x7afc>
   18838:	cmp	r0, r5
   1883c:	bcs	18854 <__lxstat64@plt+0x79f8>
   18840:	bl	10d84 <__errno_location@plt>
   18844:	mov	r3, #12
   18848:	str	r3, [r0]
   1884c:	mov	r0, #0
   18850:	pop	{r4, r5, r6, pc}
   18854:	mul	r1, r5, r4
   18858:	mov	r0, r6
   1885c:	pop	{r4, r5, r6, lr}
   18860:	b	184c0 <__lxstat64@plt+0x7664>
   18864:	push	{lr}		; (str lr, [sp, #-4]!)
   18868:	sub	sp, sp, #268	; 0x10c
   1886c:	add	r1, sp, #4
   18870:	ldr	r2, [pc, #60]	; 188b4 <__lxstat64@plt+0x7a58>
   18874:	bl	188c0 <__lxstat64@plt+0x7a64>
   18878:	cmp	r0, #0
   1887c:	movne	r0, #0
   18880:	bne	188ac <__lxstat64@plt+0x7a50>
   18884:	ldr	r1, [pc, #44]	; 188b8 <__lxstat64@plt+0x7a5c>
   18888:	add	r0, sp, #4
   1888c:	bl	10c28 <strcmp@plt>
   18890:	cmp	r0, #0
   18894:	beq	188ac <__lxstat64@plt+0x7a50>
   18898:	add	r0, sp, #4
   1889c:	ldr	r1, [pc, #24]	; 188bc <__lxstat64@plt+0x7a60>
   188a0:	bl	10c28 <strcmp@plt>
   188a4:	adds	r0, r0, #0
   188a8:	movne	r0, #1
   188ac:	add	sp, sp, #268	; 0x10c
   188b0:	pop	{pc}		; (ldr pc, [sp], #4)
   188b4:	andeq	r0, r0, r1, lsl #2
   188b8:	andeq	sl, r1, r8, lsr r4
   188bc:	andeq	sl, r1, ip, lsr r4
   188c0:	push	{r4, r5, r6, lr}
   188c4:	mov	r5, r1
   188c8:	mov	r1, #0
   188cc:	mov	r4, r2
   188d0:	bl	10df0 <setlocale@plt>
   188d4:	subs	r6, r0, #0
   188d8:	beq	18934 <__lxstat64@plt+0x7ad8>
   188dc:	bl	10d78 <strlen@plt>
   188e0:	cmp	r4, r0
   188e4:	bhi	1891c <__lxstat64@plt+0x7ac0>
   188e8:	cmp	r4, #0
   188ec:	bne	188f8 <__lxstat64@plt+0x7a9c>
   188f0:	mov	r0, #34	; 0x22
   188f4:	pop	{r4, r5, r6, pc}
   188f8:	sub	r4, r4, #1
   188fc:	mov	r1, r6
   18900:	mov	r2, r4
   18904:	mov	r0, r5
   18908:	bl	10c64 <memcpy@plt>
   1890c:	mov	r3, #0
   18910:	strb	r3, [r5, r4]
   18914:	mov	r0, #34	; 0x22
   18918:	pop	{r4, r5, r6, pc}
   1891c:	add	r2, r0, #1
   18920:	mov	r1, r6
   18924:	mov	r0, r5
   18928:	bl	10c64 <memcpy@plt>
   1892c:	mov	r0, #0
   18930:	pop	{r4, r5, r6, pc}
   18934:	cmp	r4, #0
   18938:	beq	18948 <__lxstat64@plt+0x7aec>
   1893c:	strb	r6, [r5]
   18940:	mov	r0, #22
   18944:	pop	{r4, r5, r6, pc}
   18948:	mov	r0, #22
   1894c:	pop	{r4, r5, r6, pc}
   18950:	mov	r1, #0
   18954:	b	10df0 <setlocale@plt>
   18958:	subs	r2, r1, #1
   1895c:	bxeq	lr
   18960:	bcc	18b38 <__lxstat64@plt+0x7cdc>
   18964:	cmp	r0, r1
   18968:	bls	18b1c <__lxstat64@plt+0x7cc0>
   1896c:	tst	r1, r2
   18970:	beq	18b28 <__lxstat64@plt+0x7ccc>
   18974:	clz	r3, r0
   18978:	clz	r2, r1
   1897c:	sub	r3, r2, r3
   18980:	rsbs	r3, r3, #31
   18984:	addne	r3, r3, r3, lsl #1
   18988:	mov	r2, #0
   1898c:	addne	pc, pc, r3, lsl #2
   18990:	nop			; (mov r0, r0)
   18994:	cmp	r0, r1, lsl #31
   18998:	adc	r2, r2, r2
   1899c:	subcs	r0, r0, r1, lsl #31
   189a0:	cmp	r0, r1, lsl #30
   189a4:	adc	r2, r2, r2
   189a8:	subcs	r0, r0, r1, lsl #30
   189ac:	cmp	r0, r1, lsl #29
   189b0:	adc	r2, r2, r2
   189b4:	subcs	r0, r0, r1, lsl #29
   189b8:	cmp	r0, r1, lsl #28
   189bc:	adc	r2, r2, r2
   189c0:	subcs	r0, r0, r1, lsl #28
   189c4:	cmp	r0, r1, lsl #27
   189c8:	adc	r2, r2, r2
   189cc:	subcs	r0, r0, r1, lsl #27
   189d0:	cmp	r0, r1, lsl #26
   189d4:	adc	r2, r2, r2
   189d8:	subcs	r0, r0, r1, lsl #26
   189dc:	cmp	r0, r1, lsl #25
   189e0:	adc	r2, r2, r2
   189e4:	subcs	r0, r0, r1, lsl #25
   189e8:	cmp	r0, r1, lsl #24
   189ec:	adc	r2, r2, r2
   189f0:	subcs	r0, r0, r1, lsl #24
   189f4:	cmp	r0, r1, lsl #23
   189f8:	adc	r2, r2, r2
   189fc:	subcs	r0, r0, r1, lsl #23
   18a00:	cmp	r0, r1, lsl #22
   18a04:	adc	r2, r2, r2
   18a08:	subcs	r0, r0, r1, lsl #22
   18a0c:	cmp	r0, r1, lsl #21
   18a10:	adc	r2, r2, r2
   18a14:	subcs	r0, r0, r1, lsl #21
   18a18:	cmp	r0, r1, lsl #20
   18a1c:	adc	r2, r2, r2
   18a20:	subcs	r0, r0, r1, lsl #20
   18a24:	cmp	r0, r1, lsl #19
   18a28:	adc	r2, r2, r2
   18a2c:	subcs	r0, r0, r1, lsl #19
   18a30:	cmp	r0, r1, lsl #18
   18a34:	adc	r2, r2, r2
   18a38:	subcs	r0, r0, r1, lsl #18
   18a3c:	cmp	r0, r1, lsl #17
   18a40:	adc	r2, r2, r2
   18a44:	subcs	r0, r0, r1, lsl #17
   18a48:	cmp	r0, r1, lsl #16
   18a4c:	adc	r2, r2, r2
   18a50:	subcs	r0, r0, r1, lsl #16
   18a54:	cmp	r0, r1, lsl #15
   18a58:	adc	r2, r2, r2
   18a5c:	subcs	r0, r0, r1, lsl #15
   18a60:	cmp	r0, r1, lsl #14
   18a64:	adc	r2, r2, r2
   18a68:	subcs	r0, r0, r1, lsl #14
   18a6c:	cmp	r0, r1, lsl #13
   18a70:	adc	r2, r2, r2
   18a74:	subcs	r0, r0, r1, lsl #13
   18a78:	cmp	r0, r1, lsl #12
   18a7c:	adc	r2, r2, r2
   18a80:	subcs	r0, r0, r1, lsl #12
   18a84:	cmp	r0, r1, lsl #11
   18a88:	adc	r2, r2, r2
   18a8c:	subcs	r0, r0, r1, lsl #11
   18a90:	cmp	r0, r1, lsl #10
   18a94:	adc	r2, r2, r2
   18a98:	subcs	r0, r0, r1, lsl #10
   18a9c:	cmp	r0, r1, lsl #9
   18aa0:	adc	r2, r2, r2
   18aa4:	subcs	r0, r0, r1, lsl #9
   18aa8:	cmp	r0, r1, lsl #8
   18aac:	adc	r2, r2, r2
   18ab0:	subcs	r0, r0, r1, lsl #8
   18ab4:	cmp	r0, r1, lsl #7
   18ab8:	adc	r2, r2, r2
   18abc:	subcs	r0, r0, r1, lsl #7
   18ac0:	cmp	r0, r1, lsl #6
   18ac4:	adc	r2, r2, r2
   18ac8:	subcs	r0, r0, r1, lsl #6
   18acc:	cmp	r0, r1, lsl #5
   18ad0:	adc	r2, r2, r2
   18ad4:	subcs	r0, r0, r1, lsl #5
   18ad8:	cmp	r0, r1, lsl #4
   18adc:	adc	r2, r2, r2
   18ae0:	subcs	r0, r0, r1, lsl #4
   18ae4:	cmp	r0, r1, lsl #3
   18ae8:	adc	r2, r2, r2
   18aec:	subcs	r0, r0, r1, lsl #3
   18af0:	cmp	r0, r1, lsl #2
   18af4:	adc	r2, r2, r2
   18af8:	subcs	r0, r0, r1, lsl #2
   18afc:	cmp	r0, r1, lsl #1
   18b00:	adc	r2, r2, r2
   18b04:	subcs	r0, r0, r1, lsl #1
   18b08:	cmp	r0, r1
   18b0c:	adc	r2, r2, r2
   18b10:	subcs	r0, r0, r1
   18b14:	mov	r0, r2
   18b18:	bx	lr
   18b1c:	moveq	r0, #1
   18b20:	movne	r0, #0
   18b24:	bx	lr
   18b28:	clz	r2, r1
   18b2c:	rsb	r2, r2, #31
   18b30:	lsr	r0, r0, r2
   18b34:	bx	lr
   18b38:	cmp	r0, #0
   18b3c:	mvnne	r0, #0
   18b40:	b	18de0 <__lxstat64@plt+0x7f84>
   18b44:	cmp	r1, #0
   18b48:	beq	18b38 <__lxstat64@plt+0x7cdc>
   18b4c:	push	{r0, r1, lr}
   18b50:	bl	18958 <__lxstat64@plt+0x7afc>
   18b54:	pop	{r1, r2, lr}
   18b58:	mul	r3, r2, r0
   18b5c:	sub	r1, r1, r3
   18b60:	bx	lr
   18b64:	cmp	r1, #0
   18b68:	beq	18d74 <__lxstat64@plt+0x7f18>
   18b6c:	eor	ip, r0, r1
   18b70:	rsbmi	r1, r1, #0
   18b74:	subs	r2, r1, #1
   18b78:	beq	18d40 <__lxstat64@plt+0x7ee4>
   18b7c:	movs	r3, r0
   18b80:	rsbmi	r3, r0, #0
   18b84:	cmp	r3, r1
   18b88:	bls	18d4c <__lxstat64@plt+0x7ef0>
   18b8c:	tst	r1, r2
   18b90:	beq	18d5c <__lxstat64@plt+0x7f00>
   18b94:	clz	r2, r3
   18b98:	clz	r0, r1
   18b9c:	sub	r2, r0, r2
   18ba0:	rsbs	r2, r2, #31
   18ba4:	addne	r2, r2, r2, lsl #1
   18ba8:	mov	r0, #0
   18bac:	addne	pc, pc, r2, lsl #2
   18bb0:	nop			; (mov r0, r0)
   18bb4:	cmp	r3, r1, lsl #31
   18bb8:	adc	r0, r0, r0
   18bbc:	subcs	r3, r3, r1, lsl #31
   18bc0:	cmp	r3, r1, lsl #30
   18bc4:	adc	r0, r0, r0
   18bc8:	subcs	r3, r3, r1, lsl #30
   18bcc:	cmp	r3, r1, lsl #29
   18bd0:	adc	r0, r0, r0
   18bd4:	subcs	r3, r3, r1, lsl #29
   18bd8:	cmp	r3, r1, lsl #28
   18bdc:	adc	r0, r0, r0
   18be0:	subcs	r3, r3, r1, lsl #28
   18be4:	cmp	r3, r1, lsl #27
   18be8:	adc	r0, r0, r0
   18bec:	subcs	r3, r3, r1, lsl #27
   18bf0:	cmp	r3, r1, lsl #26
   18bf4:	adc	r0, r0, r0
   18bf8:	subcs	r3, r3, r1, lsl #26
   18bfc:	cmp	r3, r1, lsl #25
   18c00:	adc	r0, r0, r0
   18c04:	subcs	r3, r3, r1, lsl #25
   18c08:	cmp	r3, r1, lsl #24
   18c0c:	adc	r0, r0, r0
   18c10:	subcs	r3, r3, r1, lsl #24
   18c14:	cmp	r3, r1, lsl #23
   18c18:	adc	r0, r0, r0
   18c1c:	subcs	r3, r3, r1, lsl #23
   18c20:	cmp	r3, r1, lsl #22
   18c24:	adc	r0, r0, r0
   18c28:	subcs	r3, r3, r1, lsl #22
   18c2c:	cmp	r3, r1, lsl #21
   18c30:	adc	r0, r0, r0
   18c34:	subcs	r3, r3, r1, lsl #21
   18c38:	cmp	r3, r1, lsl #20
   18c3c:	adc	r0, r0, r0
   18c40:	subcs	r3, r3, r1, lsl #20
   18c44:	cmp	r3, r1, lsl #19
   18c48:	adc	r0, r0, r0
   18c4c:	subcs	r3, r3, r1, lsl #19
   18c50:	cmp	r3, r1, lsl #18
   18c54:	adc	r0, r0, r0
   18c58:	subcs	r3, r3, r1, lsl #18
   18c5c:	cmp	r3, r1, lsl #17
   18c60:	adc	r0, r0, r0
   18c64:	subcs	r3, r3, r1, lsl #17
   18c68:	cmp	r3, r1, lsl #16
   18c6c:	adc	r0, r0, r0
   18c70:	subcs	r3, r3, r1, lsl #16
   18c74:	cmp	r3, r1, lsl #15
   18c78:	adc	r0, r0, r0
   18c7c:	subcs	r3, r3, r1, lsl #15
   18c80:	cmp	r3, r1, lsl #14
   18c84:	adc	r0, r0, r0
   18c88:	subcs	r3, r3, r1, lsl #14
   18c8c:	cmp	r3, r1, lsl #13
   18c90:	adc	r0, r0, r0
   18c94:	subcs	r3, r3, r1, lsl #13
   18c98:	cmp	r3, r1, lsl #12
   18c9c:	adc	r0, r0, r0
   18ca0:	subcs	r3, r3, r1, lsl #12
   18ca4:	cmp	r3, r1, lsl #11
   18ca8:	adc	r0, r0, r0
   18cac:	subcs	r3, r3, r1, lsl #11
   18cb0:	cmp	r3, r1, lsl #10
   18cb4:	adc	r0, r0, r0
   18cb8:	subcs	r3, r3, r1, lsl #10
   18cbc:	cmp	r3, r1, lsl #9
   18cc0:	adc	r0, r0, r0
   18cc4:	subcs	r3, r3, r1, lsl #9
   18cc8:	cmp	r3, r1, lsl #8
   18ccc:	adc	r0, r0, r0
   18cd0:	subcs	r3, r3, r1, lsl #8
   18cd4:	cmp	r3, r1, lsl #7
   18cd8:	adc	r0, r0, r0
   18cdc:	subcs	r3, r3, r1, lsl #7
   18ce0:	cmp	r3, r1, lsl #6
   18ce4:	adc	r0, r0, r0
   18ce8:	subcs	r3, r3, r1, lsl #6
   18cec:	cmp	r3, r1, lsl #5
   18cf0:	adc	r0, r0, r0
   18cf4:	subcs	r3, r3, r1, lsl #5
   18cf8:	cmp	r3, r1, lsl #4
   18cfc:	adc	r0, r0, r0
   18d00:	subcs	r3, r3, r1, lsl #4
   18d04:	cmp	r3, r1, lsl #3
   18d08:	adc	r0, r0, r0
   18d0c:	subcs	r3, r3, r1, lsl #3
   18d10:	cmp	r3, r1, lsl #2
   18d14:	adc	r0, r0, r0
   18d18:	subcs	r3, r3, r1, lsl #2
   18d1c:	cmp	r3, r1, lsl #1
   18d20:	adc	r0, r0, r0
   18d24:	subcs	r3, r3, r1, lsl #1
   18d28:	cmp	r3, r1
   18d2c:	adc	r0, r0, r0
   18d30:	subcs	r3, r3, r1
   18d34:	cmp	ip, #0
   18d38:	rsbmi	r0, r0, #0
   18d3c:	bx	lr
   18d40:	teq	ip, r0
   18d44:	rsbmi	r0, r0, #0
   18d48:	bx	lr
   18d4c:	movcc	r0, #0
   18d50:	asreq	r0, ip, #31
   18d54:	orreq	r0, r0, #1
   18d58:	bx	lr
   18d5c:	clz	r2, r1
   18d60:	rsb	r2, r2, #31
   18d64:	cmp	ip, #0
   18d68:	lsr	r0, r3, r2
   18d6c:	rsbmi	r0, r0, #0
   18d70:	bx	lr
   18d74:	cmp	r0, #0
   18d78:	mvngt	r0, #-2147483648	; 0x80000000
   18d7c:	movlt	r0, #-2147483648	; 0x80000000
   18d80:	b	18de0 <__lxstat64@plt+0x7f84>
   18d84:	cmp	r1, #0
   18d88:	beq	18d74 <__lxstat64@plt+0x7f18>
   18d8c:	push	{r0, r1, lr}
   18d90:	bl	18b6c <__lxstat64@plt+0x7d10>
   18d94:	pop	{r1, r2, lr}
   18d98:	mul	r3, r2, r0
   18d9c:	sub	r1, r1, r3
   18da0:	bx	lr
   18da4:	cmp	r3, #0
   18da8:	cmpeq	r2, #0
   18dac:	bne	18dc4 <__lxstat64@plt+0x7f68>
   18db0:	cmp	r1, #0
   18db4:	cmpeq	r0, #0
   18db8:	mvnne	r1, #0
   18dbc:	mvnne	r0, #0
   18dc0:	b	18de0 <__lxstat64@plt+0x7f84>
   18dc4:	sub	sp, sp, #8
   18dc8:	push	{sp, lr}
   18dcc:	bl	18df0 <__lxstat64@plt+0x7f94>
   18dd0:	ldr	lr, [sp, #4]
   18dd4:	add	sp, sp, #8
   18dd8:	pop	{r2, r3}
   18ddc:	bx	lr
   18de0:	push	{r1, lr}
   18de4:	mov	r0, #8
   18de8:	bl	10c1c <raise@plt>
   18dec:	pop	{r1, pc}
   18df0:	cmp	r1, r3
   18df4:	push	{r4, r5, r6, r7, r8, r9, lr}
   18df8:	cmpeq	r0, r2
   18dfc:	mov	r4, r0
   18e00:	mov	r5, r1
   18e04:	ldr	r9, [sp, #28]
   18e08:	movcc	r0, #0
   18e0c:	movcc	r1, #0
   18e10:	bcc	18f08 <__lxstat64@plt+0x80ac>
   18e14:	cmp	r3, #0
   18e18:	clzeq	ip, r2
   18e1c:	clzne	ip, r3
   18e20:	addeq	ip, ip, #32
   18e24:	cmp	r5, #0
   18e28:	clzeq	r1, r4
   18e2c:	addeq	r1, r1, #32
   18e30:	clzne	r1, r5
   18e34:	sub	ip, ip, r1
   18e38:	sub	lr, ip, #32
   18e3c:	lsl	r7, r3, ip
   18e40:	rsb	r8, ip, #32
   18e44:	orr	r7, r7, r2, lsl lr
   18e48:	orr	r7, r7, r2, lsr r8
   18e4c:	lsl	r6, r2, ip
   18e50:	cmp	r5, r7
   18e54:	cmpeq	r4, r6
   18e58:	movcc	r0, #0
   18e5c:	movcc	r1, #0
   18e60:	bcc	18e7c <__lxstat64@plt+0x8020>
   18e64:	mov	r3, #1
   18e68:	subs	r4, r4, r6
   18e6c:	lsl	r1, r3, lr
   18e70:	lsl	r0, r3, ip
   18e74:	orr	r1, r1, r3, lsr r8
   18e78:	sbc	r5, r5, r7
   18e7c:	cmp	ip, #0
   18e80:	beq	18f08 <__lxstat64@plt+0x80ac>
   18e84:	lsrs	r3, r7, #1
   18e88:	rrx	r2, r6
   18e8c:	mov	r6, ip
   18e90:	b	18eb4 <__lxstat64@plt+0x8058>
   18e94:	subs	r4, r4, r2
   18e98:	sbc	r5, r5, r3
   18e9c:	adds	r4, r4, r4
   18ea0:	adc	r5, r5, r5
   18ea4:	adds	r4, r4, #1
   18ea8:	adc	r5, r5, #0
   18eac:	subs	r6, r6, #1
   18eb0:	beq	18ed0 <__lxstat64@plt+0x8074>
   18eb4:	cmp	r5, r3
   18eb8:	cmpeq	r4, r2
   18ebc:	bcs	18e94 <__lxstat64@plt+0x8038>
   18ec0:	adds	r4, r4, r4
   18ec4:	adc	r5, r5, r5
   18ec8:	subs	r6, r6, #1
   18ecc:	bne	18eb4 <__lxstat64@plt+0x8058>
   18ed0:	lsr	r6, r4, ip
   18ed4:	lsr	r7, r5, ip
   18ed8:	orr	r6, r6, r5, lsl r8
   18edc:	adds	r2, r0, r4
   18ee0:	orr	r6, r6, r5, lsr lr
   18ee4:	adc	r3, r1, r5
   18ee8:	lsl	r1, r7, ip
   18eec:	orr	r1, r1, r6, lsl lr
   18ef0:	lsl	r0, r6, ip
   18ef4:	orr	r1, r1, r6, lsr r8
   18ef8:	subs	r0, r2, r0
   18efc:	mov	r4, r6
   18f00:	mov	r5, r7
   18f04:	sbc	r1, r3, r1
   18f08:	cmp	r9, #0
   18f0c:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   18f10:	strd	r4, [r9]
   18f14:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18f18:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18f1c:	mov	r7, r0
   18f20:	ldr	r6, [pc, #72]	; 18f70 <__lxstat64@plt+0x8114>
   18f24:	ldr	r5, [pc, #72]	; 18f74 <__lxstat64@plt+0x8118>
   18f28:	add	r6, pc, r6
   18f2c:	add	r5, pc, r5
   18f30:	sub	r6, r6, r5
   18f34:	mov	r8, r1
   18f38:	mov	r9, r2
   18f3c:	bl	10be4 <calloc@plt-0x20>
   18f40:	asrs	r6, r6, #2
   18f44:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18f48:	mov	r4, #0
   18f4c:	add	r4, r4, #1
   18f50:	ldr	r3, [r5], #4
   18f54:	mov	r2, r9
   18f58:	mov	r1, r8
   18f5c:	mov	r0, r7
   18f60:	blx	r3
   18f64:	cmp	r6, r4
   18f68:	bne	18f4c <__lxstat64@plt+0x80f0>
   18f6c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18f70:	andeq	r1, r1, r0, ror #31
   18f74:	ldrdeq	r1, [r1], -r8
   18f78:	bx	lr
   18f7c:	ldr	r3, [pc, #12]	; 18f90 <__lxstat64@plt+0x8134>
   18f80:	mov	r1, #0
   18f84:	add	r3, pc, r3
   18f88:	ldr	r2, [r3]
   18f8c:	b	10d90 <__cxa_atexit@plt>
   18f90:	andeq	r2, r1, r4, asr r1

Disassembly of section .fini:

00018f94 <.fini>:
   18f94:	push	{r3, lr}
   18f98:	pop	{r3, pc}
