{"vcs1":{"timestamp_begin":1682460139.455402746, "rt":0.39, "ut":0.09, "st":0.08}}
{"vcselab":{"timestamp_begin":1682460139.875681773, "rt":0.48, "ut":0.13, "st":0.11}}
{"link":{"timestamp_begin":1682460140.385887589, "rt":0.16, "ut":0.05, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682460139.347712449}
{"VCS_COMP_START_TIME": 1682460139.347712449}
{"VCS_COMP_END_TIME": 1682460140.584056419}
{"VCS_USER_OPTIONS": "+lint=all -sverilog library.sv tb.sv"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 238976}}
