// Seed: 1529617236
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri  id_2
);
  id_4(
      .id_0(id_2),
      .id_1(id_1),
      .id_2(id_2 - id_5),
      .id_3(id_1),
      .id_4(id_2),
      .id_5(1),
      .id_6((1)),
      .id_7(1),
      .id_8(id_0),
      .id_9(1)
  );
  reg id_6;
  assign module_1.type_5 = 0;
  always @(posedge id_1 - 1) id_6 <= {1'h0{1'b0 + id_6}};
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri id_2,
    input wor id_3,
    output uwire id_4,
    input uwire id_5,
    input uwire id_6,
    output supply0 id_7,
    output wor id_8,
    input wand id_9
    , id_15,
    output wire id_10,
    output wor id_11,
    output supply0 id_12,
    output supply1 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_0
  );
endmodule
