

================================================================
== Vitis HLS Report for 'Conv2D_HW'
================================================================
* Date:           Sun Mar 30 18:09:27 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Midterm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257  |Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_37_1_VITIS_LOOP_38_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_39_3                 |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    833|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   46|    6363|   5590|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    346|    -|
|Register         |        -|    -|    1790|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|    8153|   6769|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       7|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257  |Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6  |        0|  20|  3379|  2568|    0|
    |control_s_axi_U                                                                |control_s_axi                                                       |        0|   0|   551|   938|    0|
    |gmem_m_axi_U                                                                   |gmem_m_axi                                                          |        0|   0|   718|  1318|    0|
    |mul_32ns_32ns_62_2_1_U30                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_62_2_1_U34                                                       |mul_32ns_32ns_62_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U28                                                       |mul_32ns_32ns_64_2_1                                                |        0|   3|   165|    50|    0|
    |mul_32ns_33ns_65_2_1_U31                                                       |mul_32ns_33ns_65_2_1                                                |        0|   3|   169|    52|    0|
    |mul_32ns_33s_64_2_1_U32                                                        |mul_32ns_33s_64_2_1                                                 |        0|   3|   169|    52|    0|
    |mul_32ns_64ns_96_5_1_U29                                                       |mul_32ns_64ns_96_5_1                                                |        0|   6|   441|   256|    0|
    |mul_64s_35s_64_5_1_U33                                                         |mul_64s_35s_64_5_1                                                  |        0|   5|   441|   256|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                          |                                                                    |        0|  46|  6363|  5590|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |acc_fu_587_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln1027_1_fu_431_p2     |         +|   0|  0|  72|          65|           1|
    |add_ln1027_fu_474_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln39_fu_393_p2         |         +|   0|  0|  39|          32|           3|
    |add_ln840_fu_448_p2        |         +|   0|  0|  39|          32|           1|
    |empty_43_fu_527_p2         |         +|   0|  0|  71|          64|          64|
    |sub_i_i438_fu_354_p2       |         +|   0|  0|  40|          33|           3|
    |sub_i_i468_fu_321_p2       |         +|   0|  0|  40|          33|           3|
    |tmp2_fu_383_p2             |         +|   0|  0|  42|          35|           5|
    |tmp_fu_510_p2              |         +|   0|  0|  71|          64|          64|
    |x_V_1_fu_560_p2            |         +|   0|  0|  39|          32|           1|
    |y_V_3_fu_566_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln56_fu_600_p2         |       and|   0|  0|   2|           1|           1|
    |cmp_i4151137_fu_363_p2     |      icmp|   0|  0|  18|          33|           1|
    |icmp_ln1027_1_fu_421_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_2_fu_555_p2    |      icmp|   0|  0|  18|          33|          33|
    |icmp_ln1027_3_fu_426_p2    |      icmp|   0|  0|  29|          65|          65|
    |icmp_ln1027_fu_406_p2      |      icmp|   0|  0|  18|          32|           1|
    |acc_2_fu_605_p3            |    select|   0|  0|  32|           1|           1|
    |empty_fu_398_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln1027_1_fu_454_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln1027_fu_440_p3    |    select|   0|  0|  32|           1|          32|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 833|         719|         473|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  130|         29|    1|         29|
    |gmem_ARADDR              |   14|          3|   64|        192|
    |gmem_ARLEN               |   14|          3|   32|         96|
    |gmem_ARVALID             |   14|          3|    1|          3|
    |gmem_RREADY              |   14|          3|    1|          3|
    |gmem_blk_n_AR            |    9|          2|    1|          2|
    |gmem_blk_n_AW            |    9|          2|    1|          2|
    |gmem_blk_n_B             |    9|          2|    1|          2|
    |gmem_blk_n_R             |    9|          2|    1|          2|
    |gmem_blk_n_W             |    9|          2|    1|          2|
    |grp_fu_333_ce            |    9|          2|    1|          2|
    |grp_fu_333_p0            |   14|          3|   32|         96|
    |grp_fu_333_p1            |   14|          3|   32|         96|
    |grp_fu_522_ce            |   14|          3|    1|          3|
    |grp_fu_522_p0            |   14|          3|   32|         96|
    |grp_fu_522_p1            |   14|          3|   32|         96|
    |iFilter_V_fu_140         |    9|          2|   32|         64|
    |indvar_flatten91_fu_144  |    9|          2|   65|        130|
    |x_V_reg_245              |    9|          2|   32|         64|
    |y_V_fu_136               |    9|          2|   32|         64|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  346|         76|  395|       1044|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_2_reg_881                                                                               |  32|   0|   32|          0|
    |add_ln1027_1_reg_806                                                                        |  65|   0|   65|          0|
    |add_ln37_cast_reg_768                                                                       |  64|   0|   64|          0|
    |ap_CS_fsm                                                                                   |  28|   0|   28|          0|
    |apply_relu_read_reg_634                                                                     |   1|   0|    1|          0|
    |biases_read_reg_679                                                                         |  64|   0|   64|          0|
    |coeffs_read_reg_684                                                                         |  64|   0|   64|          0|
    |convHeight_read_reg_639                                                                     |  32|   0|   32|          0|
    |convWidth_read_reg_645                                                                      |  32|   0|   32|          0|
    |empty_42_reg_847                                                                            |  64|   0|   64|          0|
    |empty_reg_778                                                                               |  32|   0|   32|          0|
    |gmem_addr_1_reg_857                                                                         |  64|   0|   64|          0|
    |gmem_addr_read_reg_868                                                                      |  32|   0|   32|          0|
    |gmem_addr_reg_826                                                                           |  64|   0|   64|          0|
    |grp_Conv2D_HW_Pipeline_VITIS_LOOP_42_4_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_257_ap_start_reg  |   1|   0|    1|          0|
    |iFilter_V_fu_140                                                                            |  32|   0|   32|          0|
    |icmp_ln1027_reg_798                                                                         |   1|   0|    1|          0|
    |indvar_flatten91_fu_144                                                                     |  65|   0|   65|          0|
    |inputHeight_read_reg_654                                                                    |  32|   0|   32|          0|
    |inputWidth_read_reg_660                                                                     |  32|   0|   32|          0|
    |input_r_read_reg_694                                                                        |  64|   0|   64|          0|
    |mul_ln1027_1_reg_863                                                                        |  62|   0|   62|          0|
    |mul_ln1027_reg_837                                                                          |  64|   0|   64|          0|
    |mul_ln16_1_reg_788                                                                          |  96|   0|   96|          0|
    |mul_ln16_2_reg_793                                                                          |  65|   0|   65|          0|
    |mul_ln16_reg_715                                                                            |  64|   0|   64|          0|
    |numChannels_cast_reg_763                                                                    |  32|   0|   62|         30|
    |numChannels_read_reg_673                                                                    |  32|   0|   32|          0|
    |numFilters_read_reg_668                                                                     |  32|   0|   32|          0|
    |output_r_read_reg_689                                                                       |  64|   0|   64|          0|
    |select_ln1027_1_reg_819                                                                     |  32|   0|   32|          0|
    |select_ln1027_reg_811                                                                       |  32|   0|   32|          0|
    |sext_ln39_1_reg_773                                                                         |  62|   0|   64|          2|
    |sub_i_i438_reg_758                                                                          |  33|   0|   33|          0|
    |sub_i_i468_reg_731                                                                          |  33|   0|   33|          0|
    |tmp1_reg_783                                                                                |  62|   0|   62|          0|
    |tmp_reg_842                                                                                 |  64|   0|   64|          0|
    |x_V_1_reg_876                                                                               |  32|   0|   32|          0|
    |x_V_reg_245                                                                                 |  32|   0|   32|          0|
    |y_V_fu_136                                                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       |1790|   0| 1822|         32|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     Conv2D_HW|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

