

================================================================
== Vivado HLS Report for 'get_last_centroids_L'
================================================================
* Date:           Wed Mar 18 11:36:14 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 8.727 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8| 0.400 us | 0.400 us |    8|    8|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_last_centroids_label9  |        6|        6|         2|          1|          1|     6|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     97|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|      26|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      26|    160|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln172_fu_189_p2      |     +    |      0|  0|  14|          10|          10|
    |i_fu_135_p2              |     +    |      0|  0|  12|           3|           1|
    |p_i_fu_145_p2            |     +    |      0|  0|  15|           5|           5|
    |seg_index_end_fu_119_p2  |     +    |      0|  0|  15|           5|           5|
    |sub_ln172_fu_179_p2      |     -    |      0|  0|  15|           9|           9|
    |icmp_ln169_fu_129_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln171_fu_150_p2     |   icmp   |      0|  0|  11|           5|           5|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  97|          44|          42|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |ap_done                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_phi_mux_i_0_i_i_i_phi_fu_99_p4  |   9|          2|    3|          6|
    |i_0_i_i_i_reg_95                   |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         13|    9|         21|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  3|   0|    3|          0|
    |ap_done_reg                   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |  1|   0|    1|          0|
    |i_0_i_i_i_reg_95              |  3|   0|    3|          0|
    |i_reg_227                     |  3|   0|    3|          0|
    |icmp_ln169_reg_223            |  1|   0|    1|          0|
    |icmp_ln171_reg_232            |  1|   0|    1|          0|
    |seg_index_end_reg_213         |  5|   0|    5|          0|
    |zext_ln168_reg_208            |  4|   0|    5|          1|
    |zext_ln172_cast_cast_reg_218  |  3|   0|   10|          7|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 26|   0|   34|          8|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------------+-----+-----+------------+----------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_start            |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_done             | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_idle             | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|ap_ready            | out |    1| ap_ctrl_hs | get_last_centroids_L | return value |
|size                |  in |    4|   ap_none  |         size         |    scalar    |
|seg_index_start     |  in |    4|   ap_none  |    seg_index_start   |    scalar    |
|selected_line       |  in |    3|   ap_none  |     selected_line    |    scalar    |
|centroids_address0  | out |    7|  ap_memory |       centroids      |     array    |
|centroids_ce0       | out |    1|  ap_memory |       centroids      |     array    |
|centroids_q0        |  in |   48|  ap_memory |       centroids      |     array    |
|last_c_2_address0   | out |    2|  ap_memory |       last_c_2       |     array    |
|last_c_2_ce0        | out |    1|  ap_memory |       last_c_2       |     array    |
|last_c_2_we0        | out |    1|  ap_memory |       last_c_2       |     array    |
|last_c_2_d0         | out |   48|  ap_memory |       last_c_2       |     array    |
+--------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%selected_line_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %selected_line)"   --->   Operation 5 'read' 'selected_line_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%seg_index_start_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %seg_index_start)"   --->   Operation 6 'read' 'seg_index_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%size_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %size)"   --->   Operation 7 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = trunc i4 %size_read to i3"   --->   Operation 8 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%size_cast_i = zext i3 %empty to i5"   --->   Operation 9 'zext' 'size_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i4 %seg_index_start_read to i5" [./wd_stage_2.h:168]   --->   Operation 10 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.73ns)   --->   "%seg_index_end = add i5 %zext_ln168, %size_cast_i" [./wd_stage_2.h:168]   --->   Operation 11 'add' 'seg_index_end' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln172_cast_cast = zext i3 %selected_line_read to i10"   --->   Operation 12 'zext' 'zext_ln172_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.72>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i3 [ 0, %entry ], [ %i, %get_last_centroids_label9_end ]"   --->   Operation 14 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%icmp_ln169 = icmp eq i3 %i_0_i_i_i, -2" [./wd_stage_2.h:169]   --->   Operation 15 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%i = add i3 %i_0_i_i_i, 1" [./wd_stage_2.h:169]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln169, label %get_last_centroids_L.exit, label %get_last_centroids_label9_begin" [./wd_stage_2.h:169]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i3 %i_0_i_i_i to i5" [./wd_stage_2.h:169]   --->   Operation 19 'zext' 'zext_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%p_i = add i5 %zext_ln168, %zext_ln169" [./wd_stage_2.h:170]   --->   Operation 20 'add' 'p_i' <Predicate = (!icmp_ln169)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln171 = icmp ult i5 %p_i, %seg_index_end" [./wd_stage_2.h:171]   --->   Operation 21 'icmp' 'icmp_ln171' <Predicate = (!icmp_ln169)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %1, label %get_last_centroids_label9_end" [./wd_stage_2.h:171]   --->   Operation 22 'br' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln_i = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %p_i, i3 0)" [./wd_stage_2.h:172]   --->   Operation 23 'bitconcatenate' 'shl_ln_i' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i8 %shl_ln_i to i9" [./wd_stage_2.h:172]   --->   Operation 24 'zext' 'zext_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln172_1_i = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_i, i1 false)" [./wd_stage_2.h:172]   --->   Operation 25 'bitconcatenate' 'shl_ln172_1_i' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i6 %shl_ln172_1_i to i9" [./wd_stage_2.h:172]   --->   Operation 26 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%sub_ln172 = sub i9 %zext_ln172, %zext_ln172_1" [./wd_stage_2.h:172]   --->   Operation 27 'sub' 'sub_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i9 %sub_ln172 to i10" [./wd_stage_2.h:172]   --->   Operation 28 'sext' 'sext_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln172 = add i10 %zext_ln172_cast_cast, %sext_ln172" [./wd_stage_2.h:172]   --->   Operation 29 'add' 'add_ln172' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln172_1 = sext i10 %add_ln172 to i32" [./wd_stage_2.h:172]   --->   Operation 30 'sext' 'sext_ln172_1' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i32 %sext_ln172_1 to i64" [./wd_stage_2.h:172]   --->   Operation 31 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [72 x i48]* %centroids, i64 0, i64 %zext_ln172_2" [./wd_stage_2.h:172]   --->   Operation 32 'getelementptr' 'centroids_addr' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 33 'load' 'centroids_load' <Predicate = (!icmp_ln169 & icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str21) nounwind" [./wd_stage_2.h:169]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str21)" [./wd_stage_2.h:169]   --->   Operation 35 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_2.h:170]   --->   Operation 36 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%centroids_load = load i48* %centroids_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 37 'load' 'centroids_load' <Predicate = (icmp_ln171)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln172_3 = zext i3 %i_0_i_i_i to i64" [./wd_stage_2.h:172]   --->   Operation 38 'zext' 'zext_ln172_3' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%last_c_2_addr = getelementptr [4 x i48]* %last_c_2, i64 0, i64 %zext_ln172_3" [./wd_stage_2.h:172]   --->   Operation 39 'getelementptr' 'last_c_2_addr' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "store i48 %centroids_load, i48* %last_c_2_addr, align 8" [./wd_stage_2.h:172]   --->   Operation 40 'store' <Predicate = (icmp_ln171)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %get_last_centroids_label9_end" [./wd_stage_2.h:173]   --->   Operation 41 'br' <Predicate = (icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str21, i32 %tmp_i)" [./wd_stage_2.h:174]   --->   Operation 42 'specregionend' 'empty_164' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_2.h:169]   --->   Operation 43 'br' <Predicate = (!icmp_ln169)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seg_index_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ selected_line]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ centroids]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ last_c_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
selected_line_read    (read             ) [ 00000]
seg_index_start_read  (read             ) [ 00000]
size_read             (read             ) [ 00000]
empty                 (trunc            ) [ 00000]
size_cast_i           (zext             ) [ 00000]
zext_ln168            (zext             ) [ 00110]
seg_index_end         (add              ) [ 00110]
zext_ln172_cast_cast  (zext             ) [ 00110]
br_ln0                (br               ) [ 01110]
i_0_i_i_i             (phi              ) [ 00110]
icmp_ln169            (icmp             ) [ 00110]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
i                     (add              ) [ 01110]
br_ln169              (br               ) [ 00000]
zext_ln169            (zext             ) [ 00000]
p_i                   (add              ) [ 00000]
icmp_ln171            (icmp             ) [ 00110]
br_ln171              (br               ) [ 00000]
shl_ln_i              (bitconcatenate   ) [ 00000]
zext_ln172            (zext             ) [ 00000]
shl_ln172_1_i         (bitconcatenate   ) [ 00000]
zext_ln172_1          (zext             ) [ 00000]
sub_ln172             (sub              ) [ 00000]
sext_ln172            (sext             ) [ 00000]
add_ln172             (add              ) [ 00000]
sext_ln172_1          (sext             ) [ 00000]
zext_ln172_2          (zext             ) [ 00000]
centroids_addr        (getelementptr    ) [ 00110]
specloopname_ln169    (specloopname     ) [ 00000]
tmp_i                 (specregionbegin  ) [ 00000]
specpipeline_ln170    (specpipeline     ) [ 00000]
centroids_load        (load             ) [ 00000]
zext_ln172_3          (zext             ) [ 00000]
last_c_2_addr         (getelementptr    ) [ 00000]
store_ln172           (store            ) [ 00000]
br_ln173              (br               ) [ 00000]
empty_164             (specregionend    ) [ 00000]
br_ln169              (br               ) [ 01110]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="seg_index_start">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seg_index_start"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="selected_line">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selected_line"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="centroids">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centroids"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="last_c_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_c_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="selected_line_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selected_line_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="seg_index_start_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="4" slack="0"/>
<pin id="59" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seg_index_start_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="size_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="centroids_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="48" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="centroids_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="48" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="centroids_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="last_c_2_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="48" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="3" slack="0"/>
<pin id="85" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_c_2_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln172_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="48" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="i_0_i_i_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="1"/>
<pin id="97" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="i_0_i_i_i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="3" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="size_cast_i_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="size_cast_i/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln168_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="seg_index_end_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="seg_index_end/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln172_cast_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="0"/>
<pin id="127" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_cast_cast/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln169_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln169_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln169/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_i_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="0" index="1" bw="3" slack="0"/>
<pin id="148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_i/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln171_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="5" slack="1"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln_i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="5" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln172_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln172_1_i_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="0" index="2" bw="1" slack="0"/>
<pin id="171" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln172_1_i/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln172_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="6" slack="0"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sub_ln172_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln172/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln172_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln172/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln172_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="3" slack="1"/>
<pin id="191" dir="0" index="1" bw="9" slack="0"/>
<pin id="192" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln172_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln172_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln172_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_2/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln172_3_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln172_3/3 "/>
</bind>
</comp>

<comp id="208" class="1005" name="zext_ln168_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln168 "/>
</bind>
</comp>

<comp id="213" class="1005" name="seg_index_end_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="1"/>
<pin id="215" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="seg_index_end "/>
</bind>
</comp>

<comp id="218" class="1005" name="zext_ln172_cast_cast_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="1"/>
<pin id="220" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln172_cast_cast "/>
</bind>
</comp>

<comp id="223" class="1005" name="icmp_ln169_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="232" class="1005" name="icmp_ln171_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="236" class="1005" name="centroids_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="centroids_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="75" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="56" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="50" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="99" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="99" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="99" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="145" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="166"><net_src comp="155" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="145" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="167" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="163" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="189" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="206"><net_src comp="95" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="211"><net_src comp="115" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="216"><net_src comp="119" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="221"><net_src comp="125" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="226"><net_src comp="129" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="135" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="235"><net_src comp="150" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="68" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: centroids | {}
	Port: last_c_2 | {3 }
 - Input state : 
	Port: get_last_centroids_L : size | {1 }
	Port: get_last_centroids_L : seg_index_start | {1 }
	Port: get_last_centroids_L : selected_line | {1 }
	Port: get_last_centroids_L : centroids | {2 3 }
	Port: get_last_centroids_L : last_c_2 | {}
  - Chain level:
	State 1
		size_cast_i : 1
		seg_index_end : 2
	State 2
		icmp_ln169 : 1
		i : 1
		br_ln169 : 2
		zext_ln169 : 1
		p_i : 2
		icmp_ln171 : 3
		br_ln171 : 4
		shl_ln_i : 3
		zext_ln172 : 4
		shl_ln172_1_i : 3
		zext_ln172_1 : 4
		sub_ln172 : 5
		sext_ln172 : 6
		add_ln172 : 7
		sext_ln172_1 : 8
		zext_ln172_2 : 9
		centroids_addr : 10
		centroids_load : 11
	State 3
		last_c_2_addr : 1
		store_ln172 : 2
		empty_164 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |       seg_index_end_fu_119      |    0    |    13   |
|    add   |             i_fu_135            |    0    |    12   |
|          |            p_i_fu_145           |    0    |    13   |
|          |         add_ln172_fu_189        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln169_fu_129        |    0    |    9    |
|          |        icmp_ln171_fu_150        |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    sub   |         sub_ln172_fu_179        |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |  selected_line_read_read_fu_50  |    0    |    0    |
|   read   | seg_index_start_read_read_fu_56 |    0    |    0    |
|          |       size_read_read_fu_62      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |           empty_fu_107          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        size_cast_i_fu_111       |    0    |    0    |
|          |        zext_ln168_fu_115        |    0    |    0    |
|          |   zext_ln172_cast_cast_fu_125   |    0    |    0    |
|   zext   |        zext_ln169_fu_141        |    0    |    0    |
|          |        zext_ln172_fu_163        |    0    |    0    |
|          |       zext_ln172_1_fu_175       |    0    |    0    |
|          |       zext_ln172_2_fu_198       |    0    |    0    |
|          |       zext_ln172_3_fu_203       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|         shl_ln_i_fu_155         |    0    |    0    |
|          |       shl_ln172_1_i_fu_167      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |        sext_ln172_fu_185        |    0    |    0    |
|          |       sext_ln172_1_fu_194       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    88   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   centroids_addr_reg_236   |    7   |
|      i_0_i_i_i_reg_95      |    3   |
|          i_reg_227         |    3   |
|     icmp_ln169_reg_223     |    1   |
|     icmp_ln171_reg_232     |    1   |
|    seg_index_end_reg_213   |    5   |
|     zext_ln168_reg_208     |    5   |
|zext_ln172_cast_cast_reg_218|   10   |
+----------------------------+--------+
|            Total           |   35   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   7  |   14   ||    9    |
| i_0_i_i_i_reg_95 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   88   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   35   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   35   |   106  |
+-----------+--------+--------+--------+
