\hypertarget{struct_i2_c___type_def}{}\section{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}{O\+A\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}{O\+A\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}{DR}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}{S\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}{S\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}{C\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}{T\+R\+I\+SE}
\item 
uint16\+\_\+t \hyperlink{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}{R\+E\+S\+E\+R\+V\+E\+D8}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Member Data Documentation}
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+CR}\hypertarget{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}{}\label{struct_i2_c___type_def_a1775e779008da2b4d1807c2b5033b8a5}
I2C Clock control register, Address offset\+: 0x1C \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R1}{CR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+R1}\hypertarget{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}{}\label{struct_i2_c___type_def_ad35ea0b199cefb757de20e9b78168534}
I2C Control register 1, Address offset\+: 0x00 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+R2}{CR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+C\+R2}\hypertarget{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}{}\label{struct_i2_c___type_def_ac8bff45acc455489620d50e697a24c9d}
I2C Control register 2, Address offset\+: 0x04 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{DR}{DR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+DR}\hypertarget{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}{}\label{struct_i2_c___type_def_a5c1551b886fbb8e801b9203f6d7dc7c5}
I2C Data register, Address offset\+: 0x10 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R1}{OAR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R1}\hypertarget{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}{}\label{struct_i2_c___type_def_ad218fdcb9606477c1d63f8ee38d3c5c9}
I2C Own address register 1, Address offset\+: 0x08 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{O\+A\+R2}{OAR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+O\+A\+R2}\hypertarget{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}{}\label{struct_i2_c___type_def_a03189e2a57c81ae5d103739b72f52c93}
I2C Own address register 2, Address offset\+: 0x0C \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}{}\label{struct_i2_c___type_def_aee6ec4cf81ee0bb5b038576ba0d738a2}
Reserved, 0x02 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}{}\label{struct_i2_c___type_def_a6c3d147223993f2b832b508ee5a5178e}
Reserved, 0x06 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}{}\label{struct_i2_c___type_def_a5e98c83a176deeb4a8a68f9ca12fdfd2}
Reserved, 0x0A \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}{}\label{struct_i2_c___type_def_a355b2c5aa0dd467de1f9dea4a9afe986}
Reserved, 0x0E \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}{}\label{struct_i2_c___type_def_a05a1a3482d9534ba9ef976e3277040f0}
Reserved, 0x12 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}{}\label{struct_i2_c___type_def_ae736412dcff4daa38bfa8bf8628df316}
Reserved, 0x16 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}{}\label{struct_i2_c___type_def_aaf1b319262f53669f49e244d94955a60}
Reserved, 0x1A \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}{}\label{struct_i2_c___type_def_a0f398bdcc3f24e7547c3cb9343111fd0}
Reserved, 0x1E \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+R\+E\+S\+E\+R\+V\+E\+D8}\hypertarget{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}{}\label{struct_i2_c___type_def_a6e762751c9d5a1e41efb6033a26d8ed8}
Reserved, 0x22 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R1}{SR1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+S\+R1}\hypertarget{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}{}\label{struct_i2_c___type_def_ae1602cd1c9cad449523099c97138f991}
I2C Status register 1, Address offset\+: 0x14 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R2}{SR2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+S\+R2}\hypertarget{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}{}\label{struct_i2_c___type_def_a95c7f729b10eb2acafe499d9c9a81a83}
I2C Status register 2, Address offset\+: 0x18 \index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+R\+I\+SE}{TRISE}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint16\+\_\+t I2\+C\+\_\+\+Type\+Def\+::\+T\+R\+I\+SE}\hypertarget{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}{}\label{struct_i2_c___type_def_aaba7a808e4dfae5cc06b197c298af206}
I2C T\+R\+I\+SE register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
