ARM GAS  /tmp/cc4xPTKU.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_ll_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FMC_NORSRAM_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-sp-d16
  25              	FMC_NORSRAM_Init:
  26              	.LFB141:
  27              		.file 1 "Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c"
   1:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
   2:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
   3:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @file    stm32f7xx_ll_fmc.c
   4:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *    
   7:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following 
   8:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral Control functions 
  11:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral State functions
  12:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         
  13:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
  14:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  15:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  17:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes three memory controllers:
  18:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NAND memory controller
  20:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller 
  21:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
  22:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  24:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
  27:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        only one access at a time to an external device.
  30:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  31:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
ARM GAS  /tmp/cc4xPTKU.s 			page 2


  32:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  37:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  38:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 data
  39:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  40:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  41:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  42:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
  43:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @endverbatim
  44:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  45:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @attention
  46:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  47:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  48:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * All rights reserved.</center></h2>
  49:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  50:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  51:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * the "License"; You may not use this file except in compliance with the
  52:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * License. You may obtain a copy of the License at:
  53:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  54:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  55:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  56:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
  57:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  58:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  59:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #include "stm32f7xx_hal.h"
  60:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  61:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  62:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  63:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  64:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  65:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  66:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief FMC driver modules
  67:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  68:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  69:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  70:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
  71:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  72:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  73:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  74:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
  75:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
  76:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  77:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
  78:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  79:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
  80:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  81:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  82:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  83:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
  84:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions 
  85:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  86:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
  87:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================   
  88:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
ARM GAS  /tmp/cc4xPTKU.s 			page 3


  89:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  90:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
  91:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
  92:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
  93:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NORSRAM external devices.
  94:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
  95:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit() 
  96:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
  97:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
  98:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function 
  99:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 100:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 101:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 102:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 103:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 104:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 105:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 106:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 107:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 108:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 109:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions 
 110:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 111:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim    
 112:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 113:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 114:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 115:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 116:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 117:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 118:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface 
 119:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs    
 120:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 121:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 122:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 123:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 124:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 125:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 126:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 127:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 128:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 129:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure   
 130:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 131:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 132:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
 133:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
  28              		.loc 1 133 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33              	.LVL0:
  34 0000 70B4     		push	{r4, r5, r6}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 6, -4
ARM GAS  /tmp/cc4xPTKU.s 			page 4


  40              	.LVL1:
 134:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 135:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 136:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 137:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 138:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
 139:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
 140:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
 141:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 142:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
 143:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 144:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 145:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
 146:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
 147:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
 148:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
 149:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
 150:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
 151:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 152:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
 153:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 154:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 155:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  41              		.loc 1 155 0
  42 0002 0C68     		ldr	r4, [r1]
  43 0004 50F82430 		ldr	r3, [r0, r4, lsl #2]
  44              	.LVL2:
 156:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 157:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
 158:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 159:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
  45              		.loc 1 159 0
  46 0008 1C4E     		ldr	r6, .L8
  47 000a 1E40     		ands	r6, r6, r3
  48              	.LVL3:
 160:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 161:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
 162:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 163:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
 164:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 165:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  49              		.loc 1 166 0
  50 000c 4A68     		ldr	r2, [r1, #4]
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  51              		.loc 1 167 0
  52 000e 8D68     		ldr	r5, [r1, #8]
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  53              		.loc 1 166 0
  54 0010 42EA0503 		orr	r3, r2, r5
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  55              		.loc 1 168 0
  56 0014 CA68     		ldr	r2, [r1, #12]
 167:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  57              		.loc 1 167 0
  58 0016 1343     		orrs	r3, r3, r2
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
ARM GAS  /tmp/cc4xPTKU.s 			page 5


  59              		.loc 1 169 0
  60 0018 0A69     		ldr	r2, [r1, #16]
 168:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  61              		.loc 1 168 0
  62 001a 1343     		orrs	r3, r3, r2
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  63              		.loc 1 170 0
  64 001c 4A69     		ldr	r2, [r1, #20]
 169:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  65              		.loc 1 169 0
  66 001e 1343     		orrs	r3, r3, r2
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  67              		.loc 1 171 0
  68 0020 8A69     		ldr	r2, [r1, #24]
 170:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  69              		.loc 1 170 0
  70 0022 1343     		orrs	r3, r3, r2
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  71              		.loc 1 172 0
  72 0024 CA69     		ldr	r2, [r1, #28]
 171:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  73              		.loc 1 171 0
  74 0026 1343     		orrs	r3, r3, r2
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
  75              		.loc 1 173 0
  76 0028 0A6A     		ldr	r2, [r1, #32]
 172:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  77              		.loc 1 172 0
  78 002a 1343     		orrs	r3, r3, r2
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
  79              		.loc 1 174 0
  80 002c 4A6A     		ldr	r2, [r1, #36]
 173:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
  81              		.loc 1 173 0
  82 002e 1343     		orrs	r3, r3, r2
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
  83              		.loc 1 175 0
  84 0030 8A6A     		ldr	r2, [r1, #40]
 174:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
  85              		.loc 1 174 0
  86 0032 1343     		orrs	r3, r3, r2
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
  87              		.loc 1 176 0
  88 0034 CA6A     		ldr	r2, [r1, #44]
 175:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
  89              		.loc 1 175 0
  90 0036 1343     		orrs	r3, r3, r2
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
  91              		.loc 1 177 0
  92 0038 0A6B     		ldr	r2, [r1, #48]
 176:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
  93              		.loc 1 176 0
  94 003a 1343     		orrs	r3, r3, r2
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
  95              		.loc 1 178 0
  96 003c 8A6B     		ldr	r2, [r1, #56]
 177:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
ARM GAS  /tmp/cc4xPTKU.s 			page 6


  97              		.loc 1 177 0
  98 003e 1343     		orrs	r3, r3, r2
 179:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteFifo);
  99              		.loc 1 179 0
 100 0040 4A6B     		ldr	r2, [r1, #52]
 178:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 101              		.loc 1 178 0
 102 0042 1343     		orrs	r3, r3, r2
 166:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
 103              		.loc 1 166 0
 104 0044 3343     		orrs	r3, r3, r6
 105              	.LVL4:
 180:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
 181:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 106              		.loc 1 181 0
 107 0046 082D     		cmp	r5, #8
 108 0048 0ED0     		beq	.L6
 109              	.L2:
 182:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 184:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 185:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 186:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 110              		.loc 1 186 0
 111 004a 40F82430 		str	r3, [r0, r4, lsl #2]
 187:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 188:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BAN
 112              		.loc 1 189 0
 113 004e 0B6B     		ldr	r3, [r1, #48]
 114              	.LVL5:
 115 0050 B3F5801F 		cmp	r3, #1048576
 116 0054 0BD0     		beq	.L7
 117              	.LVL6:
 118              	.L3:
 190:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 192:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 193:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->NSBank != FMC_NORSRAM_BANK1)
 119              		.loc 1 193 0
 120 0056 0B68     		ldr	r3, [r1]
 121 0058 1BB1     		cbz	r3, .L4
 194:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 195:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 122              		.loc 1 195 0
 123 005a 0368     		ldr	r3, [r0]
 124 005c 4A6B     		ldr	r2, [r1, #52]
 125 005e 1343     		orrs	r3, r3, r2
 126 0060 0360     		str	r3, [r0]
 127              	.L4:
 196:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 197:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 198:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 199:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 128              		.loc 1 199 0
 129 0062 0020     		movs	r0, #0
 130              	.LVL7:
ARM GAS  /tmp/cc4xPTKU.s 			page 7


 131 0064 70BC     		pop	{r4, r5, r6}
 132              	.LCFI1:
 133              		.cfi_remember_state
 134              		.cfi_restore 6
 135              		.cfi_restore 5
 136              		.cfi_restore 4
 137              		.cfi_def_cfa_offset 0
 138 0066 7047     		bx	lr
 139              	.LVL8:
 140              	.L6:
 141              	.LCFI2:
 142              		.cfi_restore_state
 183:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 143              		.loc 1 183 0
 144 0068 43F04003 		orr	r3, r3, #64
 145              	.LVL9:
 146 006c EDE7     		b	.L2
 147              	.LVL10:
 148              	.L7:
 189:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 149              		.loc 1 189 0 discriminator 1
 150 006e 0A68     		ldr	r2, [r1]
 151 0070 002A     		cmp	r2, #0
 152 0072 F0D0     		beq	.L3
 191:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 153              		.loc 1 191 0
 154 0074 0268     		ldr	r2, [r0]
 155 0076 1343     		orrs	r3, r3, r2
 156 0078 0360     		str	r3, [r0]
 157              	.LVL11:
 158 007a ECE7     		b	.L3
 159              	.L9:
 160              		.align	2
 161              	.L8:
 162 007c 8004C0FF 		.word	-4193152
 163              		.cfi_endproc
 164              	.LFE141:
 166              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 167              		.align	1
 168              		.global	FMC_NORSRAM_DeInit
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 172              		.fpu fpv5-sp-d16
 174              	FMC_NORSRAM_DeInit:
 175              	.LFB142:
 200:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 201:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 202:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 203:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral 
 204:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 205:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance  
 206:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 207:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 208:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 209:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 210:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
ARM GAS  /tmp/cc4xPTKU.s 			page 8


 176              		.loc 1 210 0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 0
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 180              		@ link register save eliminated.
 181              	.LVL12:
 182 0000 10B4     		push	{r4}
 183              	.LCFI3:
 184              		.cfi_def_cfa_offset 4
 185              		.cfi_offset 4, -4
 211:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 212:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 213:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 214:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 215:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 216:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 217:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 186              		.loc 1 217 0
 187 0002 50F82230 		ldr	r3, [r0, r2, lsl #2]
 188 0006 23F00103 		bic	r3, r3, #1
 189 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 218:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 219:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 220:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 221:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_NORSRAM_BANK1)
 190              		.loc 1 221 0
 191 000e 72B1     		cbz	r2, .L14
 222:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DB;    
 224:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 225:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 226:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 227:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {   
 228:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2; 
 192              		.loc 1 228 0
 193 0010 43F2D203 		movw	r3, #12498
 194 0014 40F82230 		str	r3, [r0, r2, lsl #2]
 195              	.L12:
 229:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 230:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 231:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 196              		.loc 1 231 0
 197 0018 541C     		adds	r4, r2, #1
 198 001a 6FF07043 		mvn	r3, #-268435456
 199 001e 40F82430 		str	r3, [r0, r4, lsl #2]
 232:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 200              		.loc 1 232 0
 201 0022 41F82230 		str	r3, [r1, r2, lsl #2]
 233:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
 234:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 235:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 202              		.loc 1 235 0
 203 0026 0020     		movs	r0, #0
 204              	.LVL13:
 205 0028 5DF8044B 		ldr	r4, [sp], #4
 206              	.LCFI4:
 207              		.cfi_remember_state
ARM GAS  /tmp/cc4xPTKU.s 			page 9


 208              		.cfi_restore 4
 209              		.cfi_def_cfa_offset 0
 210 002c 7047     		bx	lr
 211              	.LVL14:
 212              	.L14:
 213              	.LCFI5:
 214              		.cfi_restore_state
 223:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 215              		.loc 1 223 0
 216 002e 43F2DB03 		movw	r3, #12507
 217 0032 40F82230 		str	r3, [r0, r2, lsl #2]
 218 0036 EFE7     		b	.L12
 219              		.cfi_endproc
 220              	.LFE142:
 222              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 223              		.align	1
 224              		.global	FMC_NORSRAM_Timing_Init
 225              		.syntax unified
 226              		.thumb
 227              		.thumb_func
 228              		.fpu fpv5-sp-d16
 230              	FMC_NORSRAM_Timing_Init:
 231              	.LFB143:
 236:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 237:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 238:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 239:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 240:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 241:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 242:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 243:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 244:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 245:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 246:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 247:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 232              		.loc 1 247 0
 233              		.cfi_startproc
 234              		@ args = 0, pretend = 0, frame = 0
 235              		@ frame_needed = 0, uses_anonymous_args = 0
 236              		@ link register save eliminated.
 237              	.LVL15:
 238 0000 30B4     		push	{r4, r5}
 239              	.LCFI6:
 240              		.cfi_def_cfa_offset 8
 241              		.cfi_offset 4, -8
 242              		.cfi_offset 5, -4
 243              	.LVL16:
 248:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 249:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 250:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 251:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 252:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 253:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 254:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 255:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 256:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 257:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
ARM GAS  /tmp/cc4xPTKU.s 			page 10


 258:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 259:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 260:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 261:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 262:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Bank + 1];
 244              		.loc 1 262 0
 245 0002 0132     		adds	r2, r2, #1
 246              	.LVL17:
 247 0004 50F82240 		ldr	r4, [r0, r2, lsl #2]
 248              	.LVL18:
 263:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 264:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 265:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 249              		.loc 1 265 0
 250 0008 04F04044 		and	r4, r4, #-1073741824
 251              	.LVL19:
 266:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
 267:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_ACCMOD));
 268:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 269:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */  
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 252              		.loc 1 270 0
 253 000c 0B68     		ldr	r3, [r1]
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 254              		.loc 1 271 0
 255 000e 4D68     		ldr	r5, [r1, #4]
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 256              		.loc 1 270 0
 257 0010 43EA0513 		orr	r3, r3, r5, lsl #4
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 258              		.loc 1 272 0
 259 0014 8D68     		ldr	r5, [r1, #8]
 271:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 260              		.loc 1 271 0
 261 0016 43EA0523 		orr	r3, r3, r5, lsl #8
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 262              		.loc 1 273 0
 263 001a CD68     		ldr	r5, [r1, #12]
 272:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 264              		.loc 1 272 0
 265 001c 43EA0543 		orr	r3, r3, r5, lsl #16
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 266              		.loc 1 274 0
 267 0020 0D69     		ldr	r5, [r1, #16]
 268 0022 013D     		subs	r5, r5, #1
 273:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 269              		.loc 1 273 0
 270 0024 43EA0553 		orr	r3, r3, r5, lsl #20
 275:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->DataLatency)-2) << 24)         |\
 271              		.loc 1 275 0
 272 0028 4D69     		ldr	r5, [r1, #20]
 273 002a 023D     		subs	r5, r5, #2
 274:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 274              		.loc 1 274 0
 275 002c 43EA0563 		orr	r3, r3, r5, lsl #24
 276:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Timing->AccessMode)
 276              		.loc 1 276 0
ARM GAS  /tmp/cc4xPTKU.s 			page 11


 277 0030 8D69     		ldr	r5, [r1, #24]
 270:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 278              		.loc 1 270 0
 279 0032 2B43     		orrs	r3, r3, r5
 280 0034 2343     		orrs	r3, r3, r4
 281              	.LVL20:
 277:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 278:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 279:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = tmpr;
 282              		.loc 1 279 0
 283 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 280:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 281:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 282:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 284              		.loc 1 282 0
 285 003a 0368     		ldr	r3, [r0]
 286              	.LVL21:
 287 003c 13F4801F 		tst	r3, #1048576
 288 0040 07D0     		beq	.L16
 283:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 284:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 289              		.loc 1 284 0
 290 0042 4368     		ldr	r3, [r0, #4]
 291 0044 23F47003 		bic	r3, r3, #15728640
 292              	.LVL22:
 285:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 293              		.loc 1 285 0
 294 0048 0A69     		ldr	r2, [r1, #16]
 295              	.LVL23:
 296 004a 013A     		subs	r2, r2, #1
 297 004c 43EA0253 		orr	r3, r3, r2, lsl #20
 298              	.LVL24:
 286:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 299              		.loc 1 286 0
 300 0050 4360     		str	r3, [r0, #4]
 301              	.LVL25:
 302              	.L16:
 287:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }  
 288:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 289:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 290:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 303              		.loc 1 290 0
 304 0052 0020     		movs	r0, #0
 305              	.LVL26:
 306 0054 30BC     		pop	{r4, r5}
 307              	.LCFI7:
 308              		.cfi_restore 5
 309              		.cfi_restore 4
 310              		.cfi_def_cfa_offset 0
 311 0056 7047     		bx	lr
 312              		.cfi_endproc
 313              	.LFE143:
 315              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 316              		.align	1
 317              		.global	FMC_NORSRAM_Extended_Timing_Init
 318              		.syntax unified
 319              		.thumb
ARM GAS  /tmp/cc4xPTKU.s 			page 12


 320              		.thumb_func
 321              		.fpu fpv5-sp-d16
 323              	FMC_NORSRAM_Extended_Timing_Init:
 324              	.LFB144:
 291:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 292:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 293:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 294:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 295:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 296:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 297:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 298:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 299:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 300:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSR
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 325              		.loc 1 301 0
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 0
 328              		@ frame_needed = 0, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330              	.LVL27:
 302:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 303:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 304:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 305:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 306:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 307:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 308:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 331              		.loc 1 308 0
 332 0000 B3F5804F 		cmp	r3, #16384
 333 0004 05D0     		beq	.L25
 309:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 310:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check the parameters */
 311:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));  
 312:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 313:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 314:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 315:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 316:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 317:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 318:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 319:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 320:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 321:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Get the BWTR register value */
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = Device->BWTR[Bank];
 323:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 324:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 326:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 327:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 333:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = tmpr;
ARM GAS  /tmp/cc4xPTKU.s 			page 13


 335:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 336:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 337:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 338:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFF;
 334              		.loc 1 338 0
 335 0006 6FF07043 		mvn	r3, #-268435456
 336              	.LVL28:
 337 000a 40F82230 		str	r3, [r0, r2, lsl #2]
 339:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }   
 340:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 341:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 342:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 338              		.loc 1 342 0
 339 000e 0020     		movs	r0, #0
 340              	.LVL29:
 341 0010 7047     		bx	lr
 342              	.LVL30:
 343              	.L25:
 301:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 344              		.loc 1 301 0
 345 0012 30B4     		push	{r4, r5}
 346              	.LCFI8:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 4, -8
 349              		.cfi_offset 5, -4
 322:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 350              		.loc 1 322 0
 351 0014 50F82230 		ldr	r3, [r0, r2, lsl #2]
 352              	.LVL31:
 325:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 353              		.loc 1 325 0
 354 0018 094C     		ldr	r4, .L26
 355 001a 1C40     		ands	r4, r4, r3
 356              	.LVL32:
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 357              		.loc 1 328 0
 358 001c 0B68     		ldr	r3, [r1]
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 359              		.loc 1 329 0
 360 001e 4D68     		ldr	r5, [r1, #4]
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 361              		.loc 1 328 0
 362 0020 43EA0513 		orr	r3, r3, r5, lsl #4
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 363              		.loc 1 330 0
 364 0024 8D68     		ldr	r5, [r1, #8]
 329:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 365              		.loc 1 329 0
 366 0026 43EA0523 		orr	r3, r3, r5, lsl #8
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 367              		.loc 1 331 0
 368 002a CD68     		ldr	r5, [r1, #12]
 330:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 369              		.loc 1 330 0
 370 002c 43EA0543 		orr	r3, r3, r5, lsl #16
 332:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 371              		.loc 1 332 0
ARM GAS  /tmp/cc4xPTKU.s 			page 14


 372 0030 8969     		ldr	r1, [r1, #24]
 373              	.LVL33:
 331:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 374              		.loc 1 331 0
 375 0032 0B43     		orrs	r3, r3, r1
 328:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 376              		.loc 1 328 0
 377 0034 2343     		orrs	r3, r3, r4
 378              	.LVL34:
 334:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 379              		.loc 1 334 0
 380 0036 40F82230 		str	r3, [r0, r2, lsl #2]
 381              		.loc 1 342 0
 382 003a 0020     		movs	r0, #0
 383              	.LVL35:
 384 003c 30BC     		pop	{r4, r5}
 385              	.LCFI9:
 386              		.cfi_restore 5
 387              		.cfi_restore 4
 388              		.cfi_def_cfa_offset 0
 389 003e 7047     		bx	lr
 390              	.L27:
 391              		.align	2
 392              	.L26:
 393 0040 0000F0CF 		.word	-806354944
 394              		.cfi_endproc
 395              	.LFE144:
 397              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 398              		.align	1
 399              		.global	FMC_NORSRAM_WriteOperation_Enable
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu fpv5-sp-d16
 405              	FMC_NORSRAM_WriteOperation_Enable:
 406              	.LFB145:
 343:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 344:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 345:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 346:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 347:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 348:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief   management functions 
 349:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 350:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 351:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 352:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 353:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 354:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 355:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 356:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 357:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 358:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 359:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 360:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 361:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 362:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 363:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
ARM GAS  /tmp/cc4xPTKU.s 			page 15


 364:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 365:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 366:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 367:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 368:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 369:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 407              		.loc 1 369 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 0
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412              	.LVL36:
 370:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 371:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 372:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 373:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 374:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write operation */
 375:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 413              		.loc 1 375 0
 414 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 415 0004 43F48053 		orr	r3, r3, #4096
 416 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 376:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 377:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 378:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 417              		.loc 1 378 0
 418 000c 0020     		movs	r0, #0
 419              	.LVL37:
 420 000e 7047     		bx	lr
 421              		.cfi_endproc
 422              	.LFE145:
 424              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 425              		.align	1
 426              		.global	FMC_NORSRAM_WriteOperation_Disable
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 430              		.fpu fpv5-sp-d16
 432              	FMC_NORSRAM_WriteOperation_Disable:
 433              	.LFB146:
 379:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 380:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 381:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 382:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 383:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 384:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 385:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 386:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 387:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 434              		.loc 1 387 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 439              	.LVL38:
 388:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 389:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
ARM GAS  /tmp/cc4xPTKU.s 			page 16


 390:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 391:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 392:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write operation */
 393:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 440              		.loc 1 393 0
 441 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 442 0004 23F48053 		bic	r3, r3, #4096
 443 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 394:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 395:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 396:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 444              		.loc 1 396 0
 445 000c 0020     		movs	r0, #0
 446              	.LVL39:
 447 000e 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE146:
 451              		.section	.text.FMC_NAND_Init,"ax",%progbits
 452              		.align	1
 453              		.global	FMC_NAND_Init
 454              		.syntax unified
 455              		.thumb
 456              		.thumb_func
 457              		.fpu fpv5-sp-d16
 459              	FMC_NAND_Init:
 460              	.LFB147:
 397:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 398:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 399:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 400:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 401:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 402:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 403:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 404:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 405:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 406:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 407:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    NAND Controller functions 
 408:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 409:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 410:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 411:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 412:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 413:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 414:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 415:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NAND external devices.
 416:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 417:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit() 
 418:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 419:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function 
 420:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 421:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function 
 422:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 423:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 424:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 425:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()    
 426:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 427:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
ARM GAS  /tmp/cc4xPTKU.s 			page 17


 428:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 429:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 430:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 431:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 432:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 433:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 434:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 435:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 436:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 437:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 438:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 439:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 440:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 441:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 442:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 443:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 444:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 445:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 446:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 447:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 448:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 449:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 450:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 451:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 452:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 453:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 454:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 455:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 456:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 461              		.loc 1 456 0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465              		@ link register save eliminated.
 466              	.LVL40:
 467 0000 10B4     		push	{r4}
 468              	.LCFI10:
 469              		.cfi_def_cfa_offset 4
 470              		.cfi_offset 4, -4
 471              	.LVL41:
 457:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr  = 0; 
 458:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 459:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 460:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 461:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 462:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 463:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 464:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 465:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 466:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 467:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 468:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 469:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 470:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PCR;
 472              		.loc 1 470 0
 473 0002 0368     		ldr	r3, [r0]
 474              	.LVL42:
ARM GAS  /tmp/cc4xPTKU.s 			page 18


 471:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 472:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 473:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR_PWAITEN  | FMC_PCR_PBKEN | FMC_PCR_PTYP | \
 475              		.loc 1 473 0
 476 0004 0B4A     		ldr	r2, .L32
 477 0006 1A40     		ands	r2, r2, r3
 478              	.LVL43:
 474:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | \
 475:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_TAR | FMC_PCR_ECCPS));  
 476:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NAND device control parameters */
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                |\
 479              		.loc 1 477 0
 480 0008 4B68     		ldr	r3, [r1, #4]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->MemoryDataWidth            |\
 481              		.loc 1 479 0
 482 000a 8C68     		ldr	r4, [r1, #8]
 478:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 483              		.loc 1 478 0
 484 000c 2343     		orrs	r3, r3, r4
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 485              		.loc 1 480 0
 486 000e CC68     		ldr	r4, [r1, #12]
 479:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 487              		.loc 1 479 0
 488 0010 2343     		orrs	r3, r3, r4
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 489              		.loc 1 481 0
 490 0012 0C69     		ldr	r4, [r1, #16]
 480:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 491              		.loc 1 480 0
 492 0014 2343     		orrs	r3, r3, r4
 482:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TCLRSetupTime) << 9)     |\
 493              		.loc 1 482 0
 494 0016 4C69     		ldr	r4, [r1, #20]
 481:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 495              		.loc 1 481 0
 496 0018 43EA4423 		orr	r3, r3, r4, lsl #9
 483:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TARSetupTime) << 13));   
 497              		.loc 1 483 0
 498 001c 8969     		ldr	r1, [r1, #24]
 499              	.LVL44:
 477:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 500              		.loc 1 477 0
 501 001e 43EA4133 		orr	r3, r3, r1, lsl #13
 502 0022 1343     		orrs	r3, r3, r2
 503 0024 43F00803 		orr	r3, r3, #8
 504              	.LVL45:
 484:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 485:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 486:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = tmpr;
 505              		.loc 1 486 0
 506 0028 0360     		str	r3, [r0]
 487:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 488:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 489:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 490:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
ARM GAS  /tmp/cc4xPTKU.s 			page 19


 507              		.loc 1 490 0
 508 002a 0020     		movs	r0, #0
 509              	.LVL46:
 510 002c 5DF8044B 		ldr	r4, [sp], #4
 511              	.LCFI11:
 512              		.cfi_restore 4
 513              		.cfi_def_cfa_offset 0
 514 0030 7047     		bx	lr
 515              	.L33:
 516 0032 00BF     		.align	2
 517              	.L32:
 518 0034 8101F0FF 		.word	-1048191
 519              		.cfi_endproc
 520              	.LFE147:
 522              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 523              		.align	1
 524              		.global	FMC_NAND_CommonSpace_Timing_Init
 525              		.syntax unified
 526              		.thumb
 527              		.thumb_func
 528              		.fpu fpv5-sp-d16
 530              	FMC_NAND_CommonSpace_Timing_Init:
 531              	.LFB148:
 491:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 492:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 493:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 494:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 495:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 496:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 497:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number   
 498:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 499:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 500:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 501:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 532              		.loc 1 501 0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 537              	.LVL47:
 502:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 503:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 504:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 505:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 506:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 507:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 508:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 509:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 510:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 511:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 512:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 513:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PMEM;
 538              		.loc 1 513 0
 539 0000 8368     		ldr	r3, [r0, #8]
 540              	.LVL48:
 514:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 515:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
ARM GAS  /tmp/cc4xPTKU.s 			page 20


 516:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | \
 517:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PMEM_MEMHIZ3)); 
 518:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 541              		.loc 1 519 0
 542 0002 0B68     		ldr	r3, [r1]
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 543              		.loc 1 520 0
 544 0004 4A68     		ldr	r2, [r1, #4]
 545              	.LVL49:
 519:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 546              		.loc 1 519 0
 547 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 548              		.loc 1 521 0
 549 000a 8A68     		ldr	r2, [r1, #8]
 520:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 550              		.loc 1 520 0
 551 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 522:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24)
 552              		.loc 1 522 0
 553 0010 CA68     		ldr	r2, [r1, #12]
 521:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 554              		.loc 1 521 0
 555 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 556              	.LVL50:
 523:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        );
 524:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                             
 525:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 526:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = tmpr;
 557              		.loc 1 526 0
 558 0016 8360     		str	r3, [r0, #8]
 527:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 528:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 529:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 559              		.loc 1 529 0
 560 0018 0020     		movs	r0, #0
 561              	.LVL51:
 562 001a 7047     		bx	lr
 563              		.cfi_endproc
 564              	.LFE148:
 566              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 567              		.align	1
 568              		.global	FMC_NAND_AttributeSpace_Timing_Init
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 572              		.fpu fpv5-sp-d16
 574              	FMC_NAND_AttributeSpace_Timing_Init:
 575              	.LFB149:
 530:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 531:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 532:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 533:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 534:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 535:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 536:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number 
ARM GAS  /tmp/cc4xPTKU.s 			page 21


 537:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 538:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 539:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 540:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 576              		.loc 1 540 0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		@ link register save eliminated.
 581              	.LVL52:
 541:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 542:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 543:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 544:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 545:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 546:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 547:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 548:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 549:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 550:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 551:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 552:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PATT;
 582              		.loc 1 552 0
 583 0000 C368     		ldr	r3, [r0, #12]
 584              	.LVL53:
 553:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 554:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 555:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | \
 556:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PATT_ATTHIZ3));
 557:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 585              		.loc 1 558 0
 586 0002 0B68     		ldr	r3, [r1]
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 587              		.loc 1 559 0
 588 0004 4A68     		ldr	r2, [r1, #4]
 589              	.LVL54:
 558:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 590              		.loc 1 558 0
 591 0006 43EA0223 		orr	r3, r3, r2, lsl #8
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 592              		.loc 1 560 0
 593 000a 8A68     		ldr	r2, [r1, #8]
 559:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 594              		.loc 1 559 0
 595 000c 43EA0243 		orr	r3, r3, r2, lsl #16
 561:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24));
 596              		.loc 1 561 0
 597 0010 CA68     		ldr	r2, [r1, #12]
 560:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 598              		.loc 1 560 0
 599 0012 43EA0263 		orr	r3, r3, r2, lsl #24
 600              	.LVL55:
 562:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        
 563:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 564:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = tmpr;
 601              		.loc 1 564 0
ARM GAS  /tmp/cc4xPTKU.s 			page 22


 602 0016 C360     		str	r3, [r0, #12]
 565:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 566:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 567:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 603              		.loc 1 567 0
 604 0018 0020     		movs	r0, #0
 605              	.LVL56:
 606 001a 7047     		bx	lr
 607              		.cfi_endproc
 608              	.LFE149:
 610              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 611              		.align	1
 612              		.global	FMC_NAND_DeInit
 613              		.syntax unified
 614              		.thumb
 615              		.thumb_func
 616              		.fpu fpv5-sp-d16
 618              	FMC_NAND_DeInit:
 619              	.LFB150:
 568:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 569:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 570:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 571:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 572:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 573:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 574:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 575:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 576:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 620              		.loc 1 576 0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              		@ link register save eliminated.
 625              	.LVL57:
 577:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 578:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 579:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 580:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 581:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 582:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device);
 626              		.loc 1 582 0
 627 0000 0368     		ldr	r3, [r0]
 628 0002 23F00403 		bic	r3, r3, #4
 629 0006 0360     		str	r3, [r0]
 583:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 584:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
 585:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = 0x00000018U;
 630              		.loc 1 585 0
 631 0008 1823     		movs	r3, #24
 632 000a 0360     		str	r3, [r0]
 586:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SR   = 0x00000040U;
 633              		.loc 1 586 0
 634 000c 4023     		movs	r3, #64
 635 000e 4360     		str	r3, [r0, #4]
 587:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = 0xFCFCFCFCU;
 636              		.loc 1 587 0
 637 0010 4FF0FC33 		mov	r3, #-50529028
ARM GAS  /tmp/cc4xPTKU.s 			page 23


 638 0014 8360     		str	r3, [r0, #8]
 588:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = 0xFCFCFCFCU; 
 639              		.loc 1 588 0
 640 0016 C360     		str	r3, [r0, #12]
 589:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 590:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 591:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 641              		.loc 1 591 0
 642 0018 0020     		movs	r0, #0
 643              	.LVL58:
 644 001a 7047     		bx	lr
 645              		.cfi_endproc
 646              	.LFE150:
 648              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 649              		.align	1
 650              		.global	FMC_NAND_ECC_Enable
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu fpv5-sp-d16
 656              	FMC_NAND_ECC_Enable:
 657              	.LFB151:
 592:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 593:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 594:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 595:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 596:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 597:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group3 Control functions 
 598:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 599:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 600:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 601:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 602:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 603:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 604:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 605:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 606:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NAND interface.
 607:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 608:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 609:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 610:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
 611:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 612:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 613:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 614:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 615:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 616:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 617:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 618:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */    
 619:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 620:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 658              		.loc 1 620 0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662              		@ link register save eliminated.
 663              	.LVL59:
ARM GAS  /tmp/cc4xPTKU.s 			page 24


 621:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 622:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 623:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 624:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 625:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable ECC feature */
 626:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR |= FMC_PCR_ECCEN;
 664              		.loc 1 626 0
 665 0000 0368     		ldr	r3, [r0]
 666 0002 43F04003 		orr	r3, r3, #64
 667 0006 0360     		str	r3, [r0]
 627:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 628:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 629:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 668              		.loc 1 629 0
 669 0008 0020     		movs	r0, #0
 670              	.LVL60:
 671 000a 7047     		bx	lr
 672              		.cfi_endproc
 673              	.LFE151:
 675              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 676              		.align	1
 677              		.global	FMC_NAND_ECC_Disable
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu fpv5-sp-d16
 683              	FMC_NAND_ECC_Disable:
 684              	.LFB152:
 630:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 631:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 632:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 633:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 634:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 635:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 636:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 637:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 638:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
 639:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 685              		.loc 1 639 0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		@ link register save eliminated.
 690              	.LVL61:
 640:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 641:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 642:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 643:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 644:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable ECC feature */
 645:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR &= ~FMC_PCR_ECCEN;
 691              		.loc 1 645 0
 692 0000 0368     		ldr	r3, [r0]
 693 0002 23F04003 		bic	r3, r3, #64
 694 0006 0360     		str	r3, [r0]
 646:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 647:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 648:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
ARM GAS  /tmp/cc4xPTKU.s 			page 25


 695              		.loc 1 648 0
 696 0008 0020     		movs	r0, #0
 697              	.LVL62:
 698 000a 7047     		bx	lr
 699              		.cfi_endproc
 700              	.LFE152:
 702              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 703              		.align	1
 704              		.global	FMC_NAND_GetECC
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 708              		.fpu fpv5-sp-d16
 710              	FMC_NAND_GetECC:
 711              	.LFB153:
 649:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 650:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 651:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 652:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 653:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 654:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank NAND bank number
 655:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value  
 656:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 657:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 658:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 659:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 712              		.loc 1 659 0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 0
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716              	.LVL63:
 717 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 718              	.LCFI12:
 719              		.cfi_def_cfa_offset 24
 720              		.cfi_offset 3, -24
 721              		.cfi_offset 4, -20
 722              		.cfi_offset 5, -16
 723              		.cfi_offset 6, -12
 724              		.cfi_offset 7, -8
 725              		.cfi_offset 14, -4
 726 0002 0446     		mov	r4, r0
 727 0004 0E46     		mov	r6, r1
 728 0006 1D46     		mov	r5, r3
 729              	.LVL64:
 660:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart = 0;
 661:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 662:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 663:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 664:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 665:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 666:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */ 
 667:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 730              		.loc 1 667 0
 731 0008 FFF7FEFF 		bl	HAL_GetTick
 732              	.LVL65:
 733 000c 0746     		mov	r7, r0
 734              	.LVL66:
ARM GAS  /tmp/cc4xPTKU.s 			page 26


 735              	.L41:
 668:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 669:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 670:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 736              		.loc 1 670 0
 737 000e 6368     		ldr	r3, [r4, #4]
 738 0010 13F0400F 		tst	r3, #64
 739 0014 0AD1     		bne	.L47
 671:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 672:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
 673:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 740              		.loc 1 673 0
 741 0016 B5F1FF3F 		cmp	r5, #-1
 742 001a F8D0     		beq	.L41
 674:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
 675:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 743              		.loc 1 675 0
 744 001c 55B1     		cbz	r5, .L44
 745              		.loc 1 675 0 is_stmt 0 discriminator 1
 746 001e FFF7FEFF 		bl	HAL_GetTick
 747              	.LVL67:
 748 0022 C01B     		subs	r0, r0, r7
 749 0024 A842     		cmp	r0, r5
 750 0026 F2D9     		bls	.L41
 676:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 751              		.loc 1 677 0 is_stmt 1
 752 0028 0320     		movs	r0, #3
 753 002a 02E0     		b	.L42
 754              	.L47:
 678:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 679:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }  
 680:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 681:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 682:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the ECCR register value */
 683:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 755              		.loc 1 683 0
 756 002c 6369     		ldr	r3, [r4, #20]
 757 002e 3360     		str	r3, [r6]
 684:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 685:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 758              		.loc 1 685 0
 759 0030 0020     		movs	r0, #0
 760              	.L42:
 686:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 761              		.loc 1 686 0
 762 0032 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 763              	.LVL68:
 764              	.L44:
 677:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 765              		.loc 1 677 0
 766 0034 0320     		movs	r0, #3
 767 0036 FCE7     		b	.L42
 768              		.cfi_endproc
 769              	.LFE153:
 771              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 772              		.align	1
ARM GAS  /tmp/cc4xPTKU.s 			page 27


 773              		.global	FMC_SDRAM_Init
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 777              		.fpu fpv5-sp-d16
 779              	FMC_SDRAM_Init:
 780              	.LFB154:
 687:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 688:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 689:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 690:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 691:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 692:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 693:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 694:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 695:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 696:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 697:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions 
 698:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 699:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 700:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 701:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 702:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 703:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 704:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 705:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the SDRAM external devices.
 706:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 707:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit() 
 708:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 709:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 710:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 711:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()   
 712:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()      
 713:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 714:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 715:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 716:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 717:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****          
 718:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 719:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
 720:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 721:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 722:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 723:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 724:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 725:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 726:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 727:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 728:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface 
 729:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 730:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 731:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 732:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 733:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 734:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 735:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 736:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
ARM GAS  /tmp/cc4xPTKU.s 			page 28


 737:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 738:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 739:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure   
 740:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 741:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 742:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 743:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 781              		.loc 1 743 0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 0
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785              		@ link register save eliminated.
 786              	.LVL69:
 787 0000 30B4     		push	{r4, r5}
 788              	.LCFI13:
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 4, -8
 791              		.cfi_offset 5, -4
 792              	.LVL70:
 744:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 745:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 746:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 747:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 748:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 749:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 750:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 751:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 752:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 753:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 754:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 755:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 756:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 757:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 758:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   
 759:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 760:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 761:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->SDBank != FMC_SDRAM_BANK2) 
 793              		.loc 1 761 0
 794 0002 0B68     		ldr	r3, [r1]
 795 0004 012B     		cmp	r3, #1
 796 0006 18D0     		beq	.L49
 762:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 763:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 797              		.loc 1 763 0
 798 0008 0368     		ldr	r3, [r0]
 799              	.LVL71:
 764:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 765:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 766:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800              		.loc 1 766 0
 801 000a 194A     		ldr	r2, .L52
 802 000c 1A40     		ands	r2, r2, r3
 803              	.LVL72:
 767:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 768:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 769:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
ARM GAS  /tmp/cc4xPTKU.s 			page 29


 804              		.loc 1 770 0
 805 000e 4B68     		ldr	r3, [r1, #4]
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 806              		.loc 1 771 0
 807 0010 8C68     		ldr	r4, [r1, #8]
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 808              		.loc 1 770 0
 809 0012 2343     		orrs	r3, r3, r4
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 810              		.loc 1 772 0
 811 0014 CC68     		ldr	r4, [r1, #12]
 771:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 812              		.loc 1 771 0
 813 0016 2343     		orrs	r3, r3, r4
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 814              		.loc 1 773 0
 815 0018 0C69     		ldr	r4, [r1, #16]
 772:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 816              		.loc 1 772 0
 817 001a 2343     		orrs	r3, r3, r4
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 818              		.loc 1 774 0
 819 001c 4C69     		ldr	r4, [r1, #20]
 773:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 820              		.loc 1 773 0
 821 001e 2343     		orrs	r3, r3, r4
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 822              		.loc 1 775 0
 823 0020 8C69     		ldr	r4, [r1, #24]
 774:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 824              		.loc 1 774 0
 825 0022 2343     		orrs	r3, r3, r4
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 826              		.loc 1 776 0
 827 0024 CC69     		ldr	r4, [r1, #28]
 775:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 828              		.loc 1 775 0
 829 0026 2343     		orrs	r3, r3, r4
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 830              		.loc 1 777 0
 831 0028 0C6A     		ldr	r4, [r1, #32]
 776:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 832              		.loc 1 776 0
 833 002a 2343     		orrs	r3, r3, r4
 778:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay
 834              		.loc 1 778 0
 835 002c 496A     		ldr	r1, [r1, #36]
 836              	.LVL73:
 777:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 837              		.loc 1 777 0
 838 002e 0B43     		orrs	r3, r3, r1
 770:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 839              		.loc 1 770 0
 840 0030 1343     		orrs	r3, r3, r2
 841              	.LVL74:
 779:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         );                                      
 780:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
ARM GAS  /tmp/cc4xPTKU.s 			page 30


 842              		.loc 1 780 0
 843 0032 0360     		str	r3, [r0]
 844              	.LVL75:
 845              	.L50:
 781:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 782:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */                      
 783:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 785:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 786:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear SDCLK, RBURST, and RPIPE bits */
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 788:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 792:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 794:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 795:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 797:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 798:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 799:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 806:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 809:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 810:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 811:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 812:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 846              		.loc 1 812 0
 847 0034 0020     		movs	r0, #0
 848              	.LVL76:
 849 0036 30BC     		pop	{r4, r5}
 850              	.LCFI14:
 851              		.cfi_remember_state
 852              		.cfi_restore 5
 853              		.cfi_restore 4
 854              		.cfi_def_cfa_offset 0
 855 0038 7047     		bx	lr
 856              	.LVL77:
 857              	.L49:
 858              	.LCFI15:
 859              		.cfi_restore_state
 784:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 860              		.loc 1 784 0
 861 003a 0468     		ldr	r4, [r0]
 862              	.LVL78:
 787:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 863              		.loc 1 787 0
 864 003c 24F4F844 		bic	r4, r4, #31744
ARM GAS  /tmp/cc4xPTKU.s 			page 31


 865              	.LVL79:
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 866              		.loc 1 789 0
 867 0040 CB69     		ldr	r3, [r1, #28]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 868              		.loc 1 790 0
 869 0042 0A6A     		ldr	r2, [r1, #32]
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 870              		.loc 1 789 0
 871 0044 1A43     		orrs	r2, r2, r3
 791:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 872              		.loc 1 791 0
 873 0046 4B6A     		ldr	r3, [r1, #36]
 790:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 874              		.loc 1 790 0
 875 0048 1A43     		orrs	r2, r2, r3
 789:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 876              		.loc 1 789 0
 877 004a 2243     		orrs	r2, r2, r4
 878              	.LVL80:
 793:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 879              		.loc 1 793 0
 880 004c 4368     		ldr	r3, [r0, #4]
 881              	.LVL81:
 796:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 882              		.loc 1 796 0
 883 004e 084C     		ldr	r4, .L52
 884 0050 1C40     		ands	r4, r4, r3
 885              	.LVL82:
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 886              		.loc 1 800 0
 887 0052 4B68     		ldr	r3, [r1, #4]
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 888              		.loc 1 801 0
 889 0054 8D68     		ldr	r5, [r1, #8]
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 890              		.loc 1 800 0
 891 0056 2B43     		orrs	r3, r3, r5
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 892              		.loc 1 802 0
 893 0058 CD68     		ldr	r5, [r1, #12]
 801:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 894              		.loc 1 801 0
 895 005a 2B43     		orrs	r3, r3, r5
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 896              		.loc 1 803 0
 897 005c 0D69     		ldr	r5, [r1, #16]
 802:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 898              		.loc 1 802 0
 899 005e 2B43     		orrs	r3, r3, r5
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 900              		.loc 1 804 0
 901 0060 4D69     		ldr	r5, [r1, #20]
 803:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 902              		.loc 1 803 0
 903 0062 2B43     		orrs	r3, r3, r5
 805:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/cc4xPTKU.s 			page 32


 904              		.loc 1 805 0
 905 0064 8969     		ldr	r1, [r1, #24]
 906              	.LVL83:
 804:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 907              		.loc 1 804 0
 908 0066 0B43     		orrs	r3, r3, r1
 800:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 909              		.loc 1 800 0
 910 0068 2343     		orrs	r3, r3, r4
 911              	.LVL84:
 807:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 912              		.loc 1 807 0
 913 006a 0260     		str	r2, [r0]
 808:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 914              		.loc 1 808 0
 915 006c 4360     		str	r3, [r0, #4]
 916 006e E1E7     		b	.L50
 917              	.L53:
 918              		.align	2
 919              	.L52:
 920 0070 0080FFFF 		.word	-32768
 921              		.cfi_endproc
 922              	.LFE154:
 924              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 925              		.align	1
 926              		.global	FMC_SDRAM_Timing_Init
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 930              		.fpu fpv5-sp-d16
 932              	FMC_SDRAM_Timing_Init:
 933              	.LFB155:
 813:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 814:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 815:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 816:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 817:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 818:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 819:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 820:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number   
 821:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 822:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 823:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
 824:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 934              		.loc 1 824 0
 935              		.cfi_startproc
 936              		@ args = 0, pretend = 0, frame = 0
 937              		@ frame_needed = 0, uses_anonymous_args = 0
 938              		@ link register save eliminated.
 939              	.LVL85:
 940 0000 30B4     		push	{r4, r5}
 941              	.LCFI16:
 942              		.cfi_def_cfa_offset 8
 943              		.cfi_offset 4, -8
 944              		.cfi_offset 5, -4
 945              	.LVL86:
 825:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
ARM GAS  /tmp/cc4xPTKU.s 			page 33


 826:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 827:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 828:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 829:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 830:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 831:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 832:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 833:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 834:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 835:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 836:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 837:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 838:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 839:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */ 
 840:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank != FMC_SDRAM_BANK2) 
 946              		.loc 1 840 0
 947 0002 012A     		cmp	r2, #1
 948 0004 21D0     		beq	.L55
 841:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 842:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 949              		.loc 1 842 0
 950 0006 8268     		ldr	r2, [r0, #8]
 951              	.LVL87:
 843:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 844:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 845:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 952              		.loc 1 845 0
 953 0008 02F07042 		and	r2, r2, #-268435456
 954              	.LVL88:
 846:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 847:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 848:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 955              		.loc 1 849 0
 956 000c 0B68     		ldr	r3, [r1]
 957 000e 013B     		subs	r3, r3, #1
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 958              		.loc 1 850 0
 959 0010 4C68     		ldr	r4, [r1, #4]
 960 0012 013C     		subs	r4, r4, #1
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 961              		.loc 1 849 0
 962 0014 43EA0413 		orr	r3, r3, r4, lsl #4
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 963              		.loc 1 851 0
 964 0018 8C68     		ldr	r4, [r1, #8]
 965 001a 013C     		subs	r4, r4, #1
 850:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 966              		.loc 1 850 0
 967 001c 43EA0423 		orr	r3, r3, r4, lsl #8
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 968              		.loc 1 852 0
 969 0020 CC68     		ldr	r4, [r1, #12]
 970 0022 013C     		subs	r4, r4, #1
 851:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 971              		.loc 1 851 0
 972 0024 43EA0433 		orr	r3, r3, r4, lsl #12
ARM GAS  /tmp/cc4xPTKU.s 			page 34


 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 973              		.loc 1 853 0
 974 0028 0C69     		ldr	r4, [r1, #16]
 975 002a 013C     		subs	r4, r4, #1
 852:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 976              		.loc 1 852 0
 977 002c 43EA0443 		orr	r3, r3, r4, lsl #16
 854:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RPDelay)-1) << 20)             |\
 978              		.loc 1 854 0
 979 0030 4C69     		ldr	r4, [r1, #20]
 980 0032 013C     		subs	r4, r4, #1
 853:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 981              		.loc 1 853 0
 982 0034 43EA0453 		orr	r3, r3, r4, lsl #20
 855:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));
 983              		.loc 1 855 0
 984 0038 8969     		ldr	r1, [r1, #24]
 985              	.LVL89:
 986 003a 0139     		subs	r1, r1, #1
 849:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 987              		.loc 1 849 0
 988 003c 43EA0163 		orr	r3, r3, r1, lsl #24
 989 0040 1343     		orrs	r3, r3, r2
 990              	.LVL90:
 856:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 991              		.loc 1 856 0
 992 0042 8360     		str	r3, [r0, #8]
 993              	.LVL91:
 994              	.L56:
 857:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 858:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 859:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 861:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 862:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TRC and TRP bits */
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 864:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 867:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 869:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 870:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 872:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 873:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 874:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 880:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 883:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 884:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
ARM GAS  /tmp/cc4xPTKU.s 			page 35


 885:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 886:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 995              		.loc 1 886 0
 996 0044 0020     		movs	r0, #0
 997              	.LVL92:
 998 0046 30BC     		pop	{r4, r5}
 999              	.LCFI17:
 1000              		.cfi_remember_state
 1001              		.cfi_restore 5
 1002              		.cfi_restore 4
 1003              		.cfi_def_cfa_offset 0
 1004 0048 7047     		bx	lr
 1005              	.LVL93:
 1006              	.L55:
 1007              	.LCFI18:
 1008              		.cfi_restore_state
 860:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1009              		.loc 1 860 0
 1010 004a 8368     		ldr	r3, [r0, #8]
 1011              	.LVL94:
 863:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1012              		.loc 1 863 0
 1013 004c 114C     		ldr	r4, .L58
 1014 004e 1C40     		ands	r4, r4, r3
 1015              	.LVL95:
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1016              		.loc 1 865 0
 1017 0050 CA68     		ldr	r2, [r1, #12]
 1018              	.LVL96:
 1019 0052 551E     		subs	r5, r2, #1
 866:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1020              		.loc 1 866 0
 1021 0054 4B69     		ldr	r3, [r1, #20]
 1022 0056 5A1E     		subs	r2, r3, #1
 1023 0058 1205     		lsls	r2, r2, #20
 865:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1024              		.loc 1 865 0
 1025 005a 42EA0532 		orr	r2, r2, r5, lsl #12
 1026 005e 2243     		orrs	r2, r2, r4
 1027              	.LVL97:
 868:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 1028              		.loc 1 868 0
 1029 0060 C468     		ldr	r4, [r0, #12]
 1030              	.LVL98:
 871:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 1031              		.loc 1 871 0
 1032 0062 04F07044 		and	r4, r4, #-268435456
 1033              	.LVL99:
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1034              		.loc 1 875 0
 1035 0066 0B68     		ldr	r3, [r1]
 1036 0068 013B     		subs	r3, r3, #1
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1037              		.loc 1 876 0
 1038 006a 4D68     		ldr	r5, [r1, #4]
 1039 006c 013D     		subs	r5, r5, #1
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
ARM GAS  /tmp/cc4xPTKU.s 			page 36


 1040              		.loc 1 875 0
 1041 006e 43EA0513 		orr	r3, r3, r5, lsl #4
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1042              		.loc 1 877 0
 1043 0072 8D68     		ldr	r5, [r1, #8]
 1044 0074 013D     		subs	r5, r5, #1
 876:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1045              		.loc 1 876 0
 1046 0076 43EA0523 		orr	r3, r3, r5, lsl #8
 878:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1047              		.loc 1 878 0
 1048 007a 0D69     		ldr	r5, [r1, #16]
 1049 007c 013D     		subs	r5, r5, #1
 877:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1050              		.loc 1 877 0
 1051 007e 43EA0543 		orr	r3, r3, r5, lsl #16
 879:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 1052              		.loc 1 879 0
 1053 0082 8969     		ldr	r1, [r1, #24]
 1054              	.LVL100:
 1055 0084 0139     		subs	r1, r1, #1
 875:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1056              		.loc 1 875 0
 1057 0086 43EA0163 		orr	r3, r3, r1, lsl #24
 1058 008a 2343     		orrs	r3, r3, r4
 1059              	.LVL101:
 881:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1060              		.loc 1 881 0
 1061 008c 8260     		str	r2, [r0, #8]
 882:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1062              		.loc 1 882 0
 1063 008e C360     		str	r3, [r0, #12]
 1064 0090 D8E7     		b	.L56
 1065              	.L59:
 1066 0092 00BF     		.align	2
 1067              	.L58:
 1068 0094 FF0F0FFF 		.word	-15790081
 1069              		.cfi_endproc
 1070              	.LFE155:
 1072              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1073              		.align	1
 1074              		.global	FMC_SDRAM_DeInit
 1075              		.syntax unified
 1076              		.thumb
 1077              		.thumb_func
 1078              		.fpu fpv5-sp-d16
 1080              	FMC_SDRAM_DeInit:
 1081              	.LFB156:
 887:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 888:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 889:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral 
 890:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 891:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 892:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 893:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 894:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1082              		.loc 1 894 0
ARM GAS  /tmp/cc4xPTKU.s 			page 37


 1083              		.cfi_startproc
 1084              		@ args = 0, pretend = 0, frame = 0
 1085              		@ frame_needed = 0, uses_anonymous_args = 0
 1086              		@ link register save eliminated.
 1087              	.LVL102:
 1088 0000 0346     		mov	r3, r0
 895:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 896:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 897:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 898:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 899:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 900:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0;
 1089              		.loc 1 900 0
 1090 0002 4FF43472 		mov	r2, #720
 1091 0006 40F82120 		str	r2, [r0, r1, lsl #2]
 901:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFF;    
 1092              		.loc 1 901 0
 1093 000a 0231     		adds	r1, r1, #2
 1094              	.LVL103:
 1095 000c 6FF07042 		mvn	r2, #-268435456
 1096 0010 40F82120 		str	r2, [r0, r1, lsl #2]
 902:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000;
 1097              		.loc 1 902 0
 1098 0014 0020     		movs	r0, #0
 1099              	.LVL104:
 1100 0016 1861     		str	r0, [r3, #16]
 903:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000;
 1101              		.loc 1 903 0
 1102 0018 5861     		str	r0, [r3, #20]
 904:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000;
 1103              		.loc 1 904 0
 1104 001a 9861     		str	r0, [r3, #24]
 905:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 906:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 907:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1105              		.loc 1 907 0
 1106 001c 7047     		bx	lr
 1107              		.cfi_endproc
 1108              	.LFE156:
 1110              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1111              		.align	1
 1112              		.global	FMC_SDRAM_WriteProtection_Enable
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1116              		.fpu fpv5-sp-d16
 1118              	FMC_SDRAM_WriteProtection_Enable:
 1119              	.LFB157:
 908:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 909:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 910:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 911:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 912:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 913:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 914:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 915:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 916:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
ARM GAS  /tmp/cc4xPTKU.s 			page 38


 917:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 918:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 919:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 920:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 921:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 922:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC SDRAM interface.
 923:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 924:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 925:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 926:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 927:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 928:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 929:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 930:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 931:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank SDRAM bank number 
 932:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 933:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 934:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 935:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 1120              		.loc 1 935 0
 1121              		.cfi_startproc
 1122              		@ args = 0, pretend = 0, frame = 0
 1123              		@ frame_needed = 0, uses_anonymous_args = 0
 1124              		@ link register save eliminated.
 1125              	.LVL105:
 936:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 937:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 938:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 939:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 940:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write protection */
 941:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1126              		.loc 1 941 0
 1127 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1128 0004 43F40073 		orr	r3, r3, #512
 1129 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 942:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 943:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 944:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1130              		.loc 1 944 0
 1131 000c 0020     		movs	r0, #0
 1132              	.LVL106:
 1133 000e 7047     		bx	lr
 1134              		.cfi_endproc
 1135              	.LFE157:
 1137              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1138              		.align	1
 1139              		.global	FMC_SDRAM_WriteProtection_Disable
 1140              		.syntax unified
 1141              		.thumb
 1142              		.thumb_func
 1143              		.fpu fpv5-sp-d16
 1145              	FMC_SDRAM_WriteProtection_Disable:
 1146              	.LFB158:
 945:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 946:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 947:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 948:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
ARM GAS  /tmp/cc4xPTKU.s 			page 39


 949:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 950:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 951:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 952:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1147              		.loc 1 952 0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151              		@ link register save eliminated.
 1152              	.LVL107:
 953:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 954:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 955:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 956:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 957:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write protection */
 958:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1153              		.loc 1 958 0
 1154 0000 50F82130 		ldr	r3, [r0, r1, lsl #2]
 1155 0004 23F40073 		bic	r3, r3, #512
 1156 0008 40F82130 		str	r3, [r0, r1, lsl #2]
 959:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 960:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 961:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1157              		.loc 1 961 0
 1158 000c 0020     		movs	r0, #0
 1159              	.LVL108:
 1160 000e 7047     		bx	lr
 1161              		.cfi_endproc
 1162              	.LFE158:
 1164              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1165              		.align	1
 1166              		.global	FMC_SDRAM_SendCommand
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1170              		.fpu fpv5-sp-d16
 1172              	FMC_SDRAM_SendCommand:
 1173              	.LFB159:
 962:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 963:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 964:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 965:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
 966:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure   
 967:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
 968:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
 969:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 970:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 971:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
 972:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1174              		.loc 1 972 0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 8
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 1179              	.LVL109:
 1180 0000 10B4     		push	{r4}
 1181              	.LCFI19:
ARM GAS  /tmp/cc4xPTKU.s 			page 40


 1182              		.cfi_def_cfa_offset 4
 1183              		.cfi_offset 4, -4
 1184 0002 83B0     		sub	sp, sp, #12
 1185              	.LCFI20:
 1186              		.cfi_def_cfa_offset 16
 1187 0004 0446     		mov	r4, r0
 973:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __IO uint32_t tmpr = 0;
 1188              		.loc 1 973 0
 1189 0006 0020     		movs	r0, #0
 1190              	.LVL110:
 1191 0008 0190     		str	r0, [sp, #4]
 974:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 975:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 976:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 977:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 978:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 979:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 980:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  
 981:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 982:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set command register */
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = (uint32_t)((Command->CommandMode)                  |\
 1192              		.loc 1 983 0
 1193 000a 0B68     		ldr	r3, [r1]
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1194              		.loc 1 984 0
 1195 000c 4A68     		ldr	r2, [r1, #4]
 1196              	.LVL111:
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1197              		.loc 1 983 0
 1198 000e 1343     		orrs	r3, r3, r2
 985:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (((Command->AutoRefreshNumber)-1) << 5) |\
 1199              		.loc 1 985 0
 1200 0010 8A68     		ldr	r2, [r1, #8]
 1201 0012 013A     		subs	r2, r2, #1
 984:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1202              		.loc 1 984 0
 1203 0014 43EA4213 		orr	r3, r3, r2, lsl #5
 986:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ((Command->ModeRegisterDefinition) << 9)
 1204              		.loc 1 986 0
 1205 0018 CA68     		ldr	r2, [r1, #12]
 983:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1206              		.loc 1 983 0
 1207 001a 43EA4223 		orr	r3, r3, r2, lsl #9
 1208 001e 0193     		str	r3, [sp, #4]
 987:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 988:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 989:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR = tmpr;
 1209              		.loc 1 989 0
 1210 0020 019B     		ldr	r3, [sp, #4]
 1211 0022 2361     		str	r3, [r4, #16]
 990:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 991:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 992:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1212              		.loc 1 992 0
 1213 0024 03B0     		add	sp, sp, #12
 1214              	.LCFI21:
 1215              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/cc4xPTKU.s 			page 41


 1216              		@ sp needed
 1217 0026 5DF8044B 		ldr	r4, [sp], #4
 1218              	.LCFI22:
 1219              		.cfi_restore 4
 1220              		.cfi_def_cfa_offset 0
 1221              	.LVL112:
 1222 002a 7047     		bx	lr
 1223              		.cfi_endproc
 1224              	.LFE159:
 1226              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1227              		.align	1
 1228              		.global	FMC_SDRAM_ProgramRefreshRate
 1229              		.syntax unified
 1230              		.thumb
 1231              		.thumb_func
 1232              		.fpu fpv5-sp-d16
 1234              	FMC_SDRAM_ProgramRefreshRate:
 1235              	.LFB160:
 993:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 994:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 995:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
 996:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
 997:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.       
 998:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 999:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1000:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1001:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1236              		.loc 1 1001 0
 1237              		.cfi_startproc
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 1241              	.LVL113:
1002:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1003:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1004:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
1005:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1006:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1007:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR |= (RefreshRate<<1);
 1242              		.loc 1 1007 0
 1243 0000 4369     		ldr	r3, [r0, #20]
 1244 0002 43EA4101 		orr	r1, r3, r1, lsl #1
 1245              	.LVL114:
 1246 0006 4161     		str	r1, [r0, #20]
1008:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1009:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
1010:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1247              		.loc 1 1010 0
 1248 0008 0020     		movs	r0, #0
 1249              	.LVL115:
 1250 000a 7047     		bx	lr
 1251              		.cfi_endproc
 1252              	.LFE160:
 1254              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1255              		.align	1
 1256              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1257              		.syntax unified
ARM GAS  /tmp/cc4xPTKU.s 			page 42


 1258              		.thumb
 1259              		.thumb_func
 1260              		.fpu fpv5-sp-d16
 1262              	FMC_SDRAM_SetAutoRefreshNumber:
 1263              	.LFB161:
1011:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1012:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1013:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1014:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1015:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.       
1016:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval None
1017:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1018:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
1019:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1264              		.loc 1 1019 0
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 0
 1267              		@ frame_needed = 0, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269              	.LVL116:
1020:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1021:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1022:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
1023:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1024:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1025:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR |= (AutoRefreshNumber << 5); 
 1270              		.loc 1 1025 0
 1271 0000 0369     		ldr	r3, [r0, #16]
 1272 0002 43EA4111 		orr	r1, r3, r1, lsl #5
 1273              	.LVL117:
 1274 0006 0161     		str	r1, [r0, #16]
1026:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1027:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
1028:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1275              		.loc 1 1028 0
 1276 0008 0020     		movs	r0, #0
 1277              	.LVL118:
 1278 000a 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE161:
 1282              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1283              		.align	1
 1284              		.global	FMC_SDRAM_GetModeStatus
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1288              		.fpu fpv5-sp-d16
 1290              	FMC_SDRAM_GetModeStatus:
 1291              	.LFB162:
1029:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1030:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1031:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1032:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1033:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be 
1034:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1035:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1036:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or 
ARM GAS  /tmp/cc4xPTKU.s 			page 43


1037:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.           
1038:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1039:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1040:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1292              		.loc 1 1040 0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296              		@ link register save eliminated.
 1297              	.LVL119:
1041:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpreg = 0;
1042:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1043:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1044:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1045:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1046:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1047:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1048:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_SDRAM_BANK1)
 1298              		.loc 1 1048 0
 1299 0000 21B1     		cbz	r1, .L70
1049:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
1051:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1052:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
1053:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1054:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2);
 1300              		.loc 1 1054 0
 1301 0002 8069     		ldr	r0, [r0, #24]
 1302              	.LVL120:
 1303 0004 8008     		lsrs	r0, r0, #2
 1304 0006 00F00600 		and	r0, r0, #6
 1305              	.LVL121:
1055:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1056:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1057:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Return the mode status */
1058:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return tmpreg;
1059:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1306              		.loc 1 1059 0
 1307 000a 7047     		bx	lr
 1308              	.LVL122:
 1309              	.L70:
1050:Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 1310              		.loc 1 1050 0
 1311 000c 8069     		ldr	r0, [r0, #24]
 1312              	.LVL123:
 1313 000e 00F00600 		and	r0, r0, #6
 1314              	.LVL124:
 1315 0012 7047     		bx	lr
 1316              		.cfi_endproc
 1317              	.LFE162:
 1319              		.text
 1320              	.Letext0:
 1321              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1322              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1323              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 1324              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 1325              		.file 6 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
ARM GAS  /tmp/cc4xPTKU.s 			page 44


 1326              		.file 7 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1327              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1328              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1329              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
ARM GAS  /tmp/cc4xPTKU.s 			page 45


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_ll_fmc.c
     /tmp/cc4xPTKU.s:18     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:25     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/cc4xPTKU.s:162    .text.FMC_NORSRAM_Init:000000000000007c $d
     /tmp/cc4xPTKU.s:167    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/cc4xPTKU.s:174    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/cc4xPTKU.s:223    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:230    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/cc4xPTKU.s:316    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:323    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/cc4xPTKU.s:393    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000040 $d
     /tmp/cc4xPTKU.s:398    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/cc4xPTKU.s:405    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/cc4xPTKU.s:425    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/cc4xPTKU.s:432    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/cc4xPTKU.s:452    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:459    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/cc4xPTKU.s:518    .text.FMC_NAND_Init:0000000000000034 $d
     /tmp/cc4xPTKU.s:523    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:530    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/cc4xPTKU.s:567    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:574    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/cc4xPTKU.s:611    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/cc4xPTKU.s:618    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/cc4xPTKU.s:649    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/cc4xPTKU.s:656    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/cc4xPTKU.s:676    .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/cc4xPTKU.s:683    .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/cc4xPTKU.s:703    .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/cc4xPTKU.s:710    .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/cc4xPTKU.s:772    .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:779    .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/cc4xPTKU.s:920    .text.FMC_SDRAM_Init:0000000000000070 $d
     /tmp/cc4xPTKU.s:925    .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/cc4xPTKU.s:932    .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/cc4xPTKU.s:1068   .text.FMC_SDRAM_Timing_Init:0000000000000094 $d
     /tmp/cc4xPTKU.s:1073   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/cc4xPTKU.s:1080   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/cc4xPTKU.s:1111   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/cc4xPTKU.s:1118   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/cc4xPTKU.s:1138   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/cc4xPTKU.s:1145   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/cc4xPTKU.s:1165   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/cc4xPTKU.s:1172   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/cc4xPTKU.s:1227   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/cc4xPTKU.s:1234   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/cc4xPTKU.s:1255   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/cc4xPTKU.s:1262   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/cc4xPTKU.s:1283   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/cc4xPTKU.s:1290   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
