

================================================================
== Vitis HLS Report for 'Autoencoder_Pipeline_VITIS_LOOP_58_2'
================================================================
* Date:           Thu Jul 13 23:01:18 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     20|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       5|     47|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_104_p2  |         +|   0|  0|  11|           3|           1|
    |icmp_ln58_fu_98_p2  |      icmp|   0|  0|   9|           3|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  20|           6|           5|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_d  |   9|          2|    3|          6|
    |d_1_fu_42           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|    7|         14|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |d_1_fu_42    |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  Autoencoder_Pipeline_VITIS_LOOP_58_2|  return value|
|OutputValues_V_3_out         |  out|    1|      ap_vld|                  OutputValues_V_3_out|       pointer|
|OutputValues_V_3_out_ap_vld  |  out|    1|      ap_vld|                  OutputValues_V_3_out|       pointer|
|OutputValues_V_2_out         |  out|    1|      ap_vld|                  OutputValues_V_2_out|       pointer|
|OutputValues_V_2_out_ap_vld  |  out|    1|      ap_vld|                  OutputValues_V_2_out|       pointer|
|OutputValues_V_1_out         |  out|    1|      ap_vld|                  OutputValues_V_1_out|       pointer|
|OutputValues_V_1_out_ap_vld  |  out|    1|      ap_vld|                  OutputValues_V_1_out|       pointer|
|OutputValues_V_out           |  out|    1|      ap_vld|                    OutputValues_V_out|       pointer|
|OutputValues_V_out_ap_vld    |  out|    1|      ap_vld|                    OutputValues_V_out|       pointer|
+-----------------------------+-----+-----+------------+--------------------------------------+--------------+

