DECL|HSMCI_ARGR_ARG_Msk|macro|HSMCI_ARGR_ARG_Msk
DECL|HSMCI_ARGR_ARG_Pos|macro|HSMCI_ARGR_ARG_Pos
DECL|HSMCI_ARGR_ARG|macro|HSMCI_ARGR_ARG
DECL|HSMCI_ARGR|member|__IO uint32_t HSMCI_ARGR; /**< \brief (Hsmci Offset: 0x10) Argument Register */
DECL|HSMCI_BLKR_BCNT_Msk|macro|HSMCI_BLKR_BCNT_Msk
DECL|HSMCI_BLKR_BCNT_Pos|macro|HSMCI_BLKR_BCNT_Pos
DECL|HSMCI_BLKR_BCNT|macro|HSMCI_BLKR_BCNT
DECL|HSMCI_BLKR_BLKLEN_Msk|macro|HSMCI_BLKR_BLKLEN_Msk
DECL|HSMCI_BLKR_BLKLEN_Pos|macro|HSMCI_BLKR_BLKLEN_Pos
DECL|HSMCI_BLKR_BLKLEN|macro|HSMCI_BLKR_BLKLEN
DECL|HSMCI_BLKR|member|__IO uint32_t HSMCI_BLKR; /**< \brief (Hsmci Offset: 0x18) Block Register */
DECL|HSMCI_CFG_FERRCTRL|macro|HSMCI_CFG_FERRCTRL
DECL|HSMCI_CFG_FIFOMODE|macro|HSMCI_CFG_FIFOMODE
DECL|HSMCI_CFG_HSMODE|macro|HSMCI_CFG_HSMODE
DECL|HSMCI_CFG_LSYNC|macro|HSMCI_CFG_LSYNC
DECL|HSMCI_CFG|member|__IO uint32_t HSMCI_CFG; /**< \brief (Hsmci Offset: 0x54) Configuration Register */
DECL|HSMCI_CMDR_ATACS_COMPLETION|macro|HSMCI_CMDR_ATACS_COMPLETION
DECL|HSMCI_CMDR_ATACS_NORMAL|macro|HSMCI_CMDR_ATACS_NORMAL
DECL|HSMCI_CMDR_ATACS|macro|HSMCI_CMDR_ATACS
DECL|HSMCI_CMDR_BOOT_ACK|macro|HSMCI_CMDR_BOOT_ACK
DECL|HSMCI_CMDR_CMDNB_Msk|macro|HSMCI_CMDR_CMDNB_Msk
DECL|HSMCI_CMDR_CMDNB_Pos|macro|HSMCI_CMDR_CMDNB_Pos
DECL|HSMCI_CMDR_CMDNB|macro|HSMCI_CMDR_CMDNB
DECL|HSMCI_CMDR_IOSPCMD_Msk|macro|HSMCI_CMDR_IOSPCMD_Msk
DECL|HSMCI_CMDR_IOSPCMD_Pos|macro|HSMCI_CMDR_IOSPCMD_Pos
DECL|HSMCI_CMDR_IOSPCMD_RESUME|macro|HSMCI_CMDR_IOSPCMD_RESUME
DECL|HSMCI_CMDR_IOSPCMD_STD|macro|HSMCI_CMDR_IOSPCMD_STD
DECL|HSMCI_CMDR_IOSPCMD_SUSPEND|macro|HSMCI_CMDR_IOSPCMD_SUSPEND
DECL|HSMCI_CMDR_MAXLAT_5|macro|HSMCI_CMDR_MAXLAT_5
DECL|HSMCI_CMDR_MAXLAT_64|macro|HSMCI_CMDR_MAXLAT_64
DECL|HSMCI_CMDR_MAXLAT|macro|HSMCI_CMDR_MAXLAT
DECL|HSMCI_CMDR_OPDCMD_OPENDRAIN|macro|HSMCI_CMDR_OPDCMD_OPENDRAIN
DECL|HSMCI_CMDR_OPDCMD_PUSHPULL|macro|HSMCI_CMDR_OPDCMD_PUSHPULL
DECL|HSMCI_CMDR_OPDCMD|macro|HSMCI_CMDR_OPDCMD
DECL|HSMCI_CMDR_RSPTYP_136_BIT|macro|HSMCI_CMDR_RSPTYP_136_BIT
DECL|HSMCI_CMDR_RSPTYP_48_BIT|macro|HSMCI_CMDR_RSPTYP_48_BIT
DECL|HSMCI_CMDR_RSPTYP_Msk|macro|HSMCI_CMDR_RSPTYP_Msk
DECL|HSMCI_CMDR_RSPTYP_NORESP|macro|HSMCI_CMDR_RSPTYP_NORESP
DECL|HSMCI_CMDR_RSPTYP_Pos|macro|HSMCI_CMDR_RSPTYP_Pos
DECL|HSMCI_CMDR_RSPTYP_R1B|macro|HSMCI_CMDR_RSPTYP_R1B
DECL|HSMCI_CMDR_SPCMD_BOR|macro|HSMCI_CMDR_SPCMD_BOR
DECL|HSMCI_CMDR_SPCMD_CE_ATA|macro|HSMCI_CMDR_SPCMD_CE_ATA
DECL|HSMCI_CMDR_SPCMD_EBO|macro|HSMCI_CMDR_SPCMD_EBO
DECL|HSMCI_CMDR_SPCMD_INIT|macro|HSMCI_CMDR_SPCMD_INIT
DECL|HSMCI_CMDR_SPCMD_IT_CMD|macro|HSMCI_CMDR_SPCMD_IT_CMD
DECL|HSMCI_CMDR_SPCMD_IT_RESP|macro|HSMCI_CMDR_SPCMD_IT_RESP
DECL|HSMCI_CMDR_SPCMD_Msk|macro|HSMCI_CMDR_SPCMD_Msk
DECL|HSMCI_CMDR_SPCMD_Pos|macro|HSMCI_CMDR_SPCMD_Pos
DECL|HSMCI_CMDR_SPCMD_STD|macro|HSMCI_CMDR_SPCMD_STD
DECL|HSMCI_CMDR_SPCMD_SYNC|macro|HSMCI_CMDR_SPCMD_SYNC
DECL|HSMCI_CMDR_TRCMD_Msk|macro|HSMCI_CMDR_TRCMD_Msk
DECL|HSMCI_CMDR_TRCMD_NO_DATA|macro|HSMCI_CMDR_TRCMD_NO_DATA
DECL|HSMCI_CMDR_TRCMD_Pos|macro|HSMCI_CMDR_TRCMD_Pos
DECL|HSMCI_CMDR_TRCMD_START_DATA|macro|HSMCI_CMDR_TRCMD_START_DATA
DECL|HSMCI_CMDR_TRCMD_STOP_DATA|macro|HSMCI_CMDR_TRCMD_STOP_DATA
DECL|HSMCI_CMDR_TRDIR_READ|macro|HSMCI_CMDR_TRDIR_READ
DECL|HSMCI_CMDR_TRDIR_WRITE|macro|HSMCI_CMDR_TRDIR_WRITE
DECL|HSMCI_CMDR_TRDIR|macro|HSMCI_CMDR_TRDIR
DECL|HSMCI_CMDR_TRTYP_BLOCK|macro|HSMCI_CMDR_TRTYP_BLOCK
DECL|HSMCI_CMDR_TRTYP_BYTE|macro|HSMCI_CMDR_TRTYP_BYTE
DECL|HSMCI_CMDR_TRTYP_MULTIPLE|macro|HSMCI_CMDR_TRTYP_MULTIPLE
DECL|HSMCI_CMDR_TRTYP_Msk|macro|HSMCI_CMDR_TRTYP_Msk
DECL|HSMCI_CMDR_TRTYP_Pos|macro|HSMCI_CMDR_TRTYP_Pos
DECL|HSMCI_CMDR_TRTYP_SINGLE|macro|HSMCI_CMDR_TRTYP_SINGLE
DECL|HSMCI_CMDR_TRTYP_STREAM|macro|HSMCI_CMDR_TRTYP_STREAM
DECL|HSMCI_CMDR|member|__O uint32_t HSMCI_CMDR; /**< \brief (Hsmci Offset: 0x14) Command Register */
DECL|HSMCI_CR_MCIDIS|macro|HSMCI_CR_MCIDIS
DECL|HSMCI_CR_MCIEN|macro|HSMCI_CR_MCIEN
DECL|HSMCI_CR_PWSDIS|macro|HSMCI_CR_PWSDIS
DECL|HSMCI_CR_PWSEN|macro|HSMCI_CR_PWSEN
DECL|HSMCI_CR_SWRST|macro|HSMCI_CR_SWRST
DECL|HSMCI_CR|member|__O uint32_t HSMCI_CR; /**< \brief (Hsmci Offset: 0x00) Control Register */
DECL|HSMCI_CSTOR_CSTOCYC_Msk|macro|HSMCI_CSTOR_CSTOCYC_Msk
DECL|HSMCI_CSTOR_CSTOCYC_Pos|macro|HSMCI_CSTOR_CSTOCYC_Pos
DECL|HSMCI_CSTOR_CSTOCYC|macro|HSMCI_CSTOR_CSTOCYC
DECL|HSMCI_CSTOR_CSTOMUL_1024|macro|HSMCI_CSTOR_CSTOMUL_1024
DECL|HSMCI_CSTOR_CSTOMUL_1048576|macro|HSMCI_CSTOR_CSTOMUL_1048576
DECL|HSMCI_CSTOR_CSTOMUL_128|macro|HSMCI_CSTOR_CSTOMUL_128
DECL|HSMCI_CSTOR_CSTOMUL_16|macro|HSMCI_CSTOR_CSTOMUL_16
DECL|HSMCI_CSTOR_CSTOMUL_1|macro|HSMCI_CSTOR_CSTOMUL_1
DECL|HSMCI_CSTOR_CSTOMUL_256|macro|HSMCI_CSTOR_CSTOMUL_256
DECL|HSMCI_CSTOR_CSTOMUL_4096|macro|HSMCI_CSTOR_CSTOMUL_4096
DECL|HSMCI_CSTOR_CSTOMUL_65536|macro|HSMCI_CSTOR_CSTOMUL_65536
DECL|HSMCI_CSTOR_CSTOMUL_Msk|macro|HSMCI_CSTOR_CSTOMUL_Msk
DECL|HSMCI_CSTOR_CSTOMUL_Pos|macro|HSMCI_CSTOR_CSTOMUL_Pos
DECL|HSMCI_CSTOR|member|__IO uint32_t HSMCI_CSTOR; /**< \brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register */
DECL|HSMCI_DMA_CHKSIZE_1|macro|HSMCI_DMA_CHKSIZE_1
DECL|HSMCI_DMA_CHKSIZE_4|macro|HSMCI_DMA_CHKSIZE_4
DECL|HSMCI_DMA_CHKSIZE|macro|HSMCI_DMA_CHKSIZE
DECL|HSMCI_DMA_DMAEN|macro|HSMCI_DMA_DMAEN
DECL|HSMCI_DMA_OFFSET_Msk|macro|HSMCI_DMA_OFFSET_Msk
DECL|HSMCI_DMA_OFFSET_Pos|macro|HSMCI_DMA_OFFSET_Pos
DECL|HSMCI_DMA_OFFSET|macro|HSMCI_DMA_OFFSET
DECL|HSMCI_DMA_ROPT|macro|HSMCI_DMA_ROPT
DECL|HSMCI_DMA|member|__IO uint32_t HSMCI_DMA; /**< \brief (Hsmci Offset: 0x50) DMA Configuration Register */
DECL|HSMCI_DTOR_DTOCYC_Msk|macro|HSMCI_DTOR_DTOCYC_Msk
DECL|HSMCI_DTOR_DTOCYC_Pos|macro|HSMCI_DTOR_DTOCYC_Pos
DECL|HSMCI_DTOR_DTOCYC|macro|HSMCI_DTOR_DTOCYC
DECL|HSMCI_DTOR_DTOMUL_1024|macro|HSMCI_DTOR_DTOMUL_1024
DECL|HSMCI_DTOR_DTOMUL_1048576|macro|HSMCI_DTOR_DTOMUL_1048576
DECL|HSMCI_DTOR_DTOMUL_128|macro|HSMCI_DTOR_DTOMUL_128
DECL|HSMCI_DTOR_DTOMUL_16|macro|HSMCI_DTOR_DTOMUL_16
DECL|HSMCI_DTOR_DTOMUL_1|macro|HSMCI_DTOR_DTOMUL_1
DECL|HSMCI_DTOR_DTOMUL_256|macro|HSMCI_DTOR_DTOMUL_256
DECL|HSMCI_DTOR_DTOMUL_4096|macro|HSMCI_DTOR_DTOMUL_4096
DECL|HSMCI_DTOR_DTOMUL_65536|macro|HSMCI_DTOR_DTOMUL_65536
DECL|HSMCI_DTOR_DTOMUL_Msk|macro|HSMCI_DTOR_DTOMUL_Msk
DECL|HSMCI_DTOR_DTOMUL_Pos|macro|HSMCI_DTOR_DTOMUL_Pos
DECL|HSMCI_DTOR|member|__IO uint32_t HSMCI_DTOR; /**< \brief (Hsmci Offset: 0x08) Data Timeout Register */
DECL|HSMCI_FIFO_DATA_Msk|macro|HSMCI_FIFO_DATA_Msk
DECL|HSMCI_FIFO_DATA_Pos|macro|HSMCI_FIFO_DATA_Pos
DECL|HSMCI_FIFO_DATA|macro|HSMCI_FIFO_DATA
DECL|HSMCI_FIFO|member|__IO uint32_t HSMCI_FIFO[256]; /**< \brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 */
DECL|HSMCI_IDR_ACKRCVE|macro|HSMCI_IDR_ACKRCVE
DECL|HSMCI_IDR_ACKRCV|macro|HSMCI_IDR_ACKRCV
DECL|HSMCI_IDR_BLKE|macro|HSMCI_IDR_BLKE
DECL|HSMCI_IDR_BLKOVRE|macro|HSMCI_IDR_BLKOVRE
DECL|HSMCI_IDR_CMDRDY|macro|HSMCI_IDR_CMDRDY
DECL|HSMCI_IDR_CSRCV|macro|HSMCI_IDR_CSRCV
DECL|HSMCI_IDR_CSTOE|macro|HSMCI_IDR_CSTOE
DECL|HSMCI_IDR_DCRCE|macro|HSMCI_IDR_DCRCE
DECL|HSMCI_IDR_DMADONE|macro|HSMCI_IDR_DMADONE
DECL|HSMCI_IDR_DTIP|macro|HSMCI_IDR_DTIP
DECL|HSMCI_IDR_DTOE|macro|HSMCI_IDR_DTOE
DECL|HSMCI_IDR_FIFOEMPTY|macro|HSMCI_IDR_FIFOEMPTY
DECL|HSMCI_IDR_NOTBUSY|macro|HSMCI_IDR_NOTBUSY
DECL|HSMCI_IDR_OVRE|macro|HSMCI_IDR_OVRE
DECL|HSMCI_IDR_RCRCE|macro|HSMCI_IDR_RCRCE
DECL|HSMCI_IDR_RDIRE|macro|HSMCI_IDR_RDIRE
DECL|HSMCI_IDR_RENDE|macro|HSMCI_IDR_RENDE
DECL|HSMCI_IDR_RINDE|macro|HSMCI_IDR_RINDE
DECL|HSMCI_IDR_RTOE|macro|HSMCI_IDR_RTOE
DECL|HSMCI_IDR_RXRDY|macro|HSMCI_IDR_RXRDY
DECL|HSMCI_IDR_SDIOIRQforSlotA|macro|HSMCI_IDR_SDIOIRQforSlotA
DECL|HSMCI_IDR_SDIOIRQforSlotB|macro|HSMCI_IDR_SDIOIRQforSlotB
DECL|HSMCI_IDR_SDIOWAIT|macro|HSMCI_IDR_SDIOWAIT
DECL|HSMCI_IDR_TXRDY|macro|HSMCI_IDR_TXRDY
DECL|HSMCI_IDR_UNRE|macro|HSMCI_IDR_UNRE
DECL|HSMCI_IDR_XFRDONE|macro|HSMCI_IDR_XFRDONE
DECL|HSMCI_IDR|member|__O uint32_t HSMCI_IDR; /**< \brief (Hsmci Offset: 0x48) Interrupt Disable Register */
DECL|HSMCI_IER_ACKRCVE|macro|HSMCI_IER_ACKRCVE
DECL|HSMCI_IER_ACKRCV|macro|HSMCI_IER_ACKRCV
DECL|HSMCI_IER_BLKE|macro|HSMCI_IER_BLKE
DECL|HSMCI_IER_BLKOVRE|macro|HSMCI_IER_BLKOVRE
DECL|HSMCI_IER_CMDRDY|macro|HSMCI_IER_CMDRDY
DECL|HSMCI_IER_CSRCV|macro|HSMCI_IER_CSRCV
DECL|HSMCI_IER_CSTOE|macro|HSMCI_IER_CSTOE
DECL|HSMCI_IER_DCRCE|macro|HSMCI_IER_DCRCE
DECL|HSMCI_IER_DMADONE|macro|HSMCI_IER_DMADONE
DECL|HSMCI_IER_DTIP|macro|HSMCI_IER_DTIP
DECL|HSMCI_IER_DTOE|macro|HSMCI_IER_DTOE
DECL|HSMCI_IER_FIFOEMPTY|macro|HSMCI_IER_FIFOEMPTY
DECL|HSMCI_IER_NOTBUSY|macro|HSMCI_IER_NOTBUSY
DECL|HSMCI_IER_OVRE|macro|HSMCI_IER_OVRE
DECL|HSMCI_IER_RCRCE|macro|HSMCI_IER_RCRCE
DECL|HSMCI_IER_RDIRE|macro|HSMCI_IER_RDIRE
DECL|HSMCI_IER_RENDE|macro|HSMCI_IER_RENDE
DECL|HSMCI_IER_RINDE|macro|HSMCI_IER_RINDE
DECL|HSMCI_IER_RTOE|macro|HSMCI_IER_RTOE
DECL|HSMCI_IER_RXRDY|macro|HSMCI_IER_RXRDY
DECL|HSMCI_IER_SDIOIRQforSlotA|macro|HSMCI_IER_SDIOIRQforSlotA
DECL|HSMCI_IER_SDIOIRQforSlotB|macro|HSMCI_IER_SDIOIRQforSlotB
DECL|HSMCI_IER_SDIOWAIT|macro|HSMCI_IER_SDIOWAIT
DECL|HSMCI_IER_TXRDY|macro|HSMCI_IER_TXRDY
DECL|HSMCI_IER_UNRE|macro|HSMCI_IER_UNRE
DECL|HSMCI_IER_XFRDONE|macro|HSMCI_IER_XFRDONE
DECL|HSMCI_IER|member|__O uint32_t HSMCI_IER; /**< \brief (Hsmci Offset: 0x44) Interrupt Enable Register */
DECL|HSMCI_IMR_ACKRCVE|macro|HSMCI_IMR_ACKRCVE
DECL|HSMCI_IMR_ACKRCV|macro|HSMCI_IMR_ACKRCV
DECL|HSMCI_IMR_BLKE|macro|HSMCI_IMR_BLKE
DECL|HSMCI_IMR_BLKOVRE|macro|HSMCI_IMR_BLKOVRE
DECL|HSMCI_IMR_CMDRDY|macro|HSMCI_IMR_CMDRDY
DECL|HSMCI_IMR_CSRCV|macro|HSMCI_IMR_CSRCV
DECL|HSMCI_IMR_CSTOE|macro|HSMCI_IMR_CSTOE
DECL|HSMCI_IMR_DCRCE|macro|HSMCI_IMR_DCRCE
DECL|HSMCI_IMR_DMADONE|macro|HSMCI_IMR_DMADONE
DECL|HSMCI_IMR_DTIP|macro|HSMCI_IMR_DTIP
DECL|HSMCI_IMR_DTOE|macro|HSMCI_IMR_DTOE
DECL|HSMCI_IMR_FIFOEMPTY|macro|HSMCI_IMR_FIFOEMPTY
DECL|HSMCI_IMR_NOTBUSY|macro|HSMCI_IMR_NOTBUSY
DECL|HSMCI_IMR_OVRE|macro|HSMCI_IMR_OVRE
DECL|HSMCI_IMR_RCRCE|macro|HSMCI_IMR_RCRCE
DECL|HSMCI_IMR_RDIRE|macro|HSMCI_IMR_RDIRE
DECL|HSMCI_IMR_RENDE|macro|HSMCI_IMR_RENDE
DECL|HSMCI_IMR_RINDE|macro|HSMCI_IMR_RINDE
DECL|HSMCI_IMR_RTOE|macro|HSMCI_IMR_RTOE
DECL|HSMCI_IMR_RXRDY|macro|HSMCI_IMR_RXRDY
DECL|HSMCI_IMR_SDIOIRQforSlotA|macro|HSMCI_IMR_SDIOIRQforSlotA
DECL|HSMCI_IMR_SDIOIRQforSlotB|macro|HSMCI_IMR_SDIOIRQforSlotB
DECL|HSMCI_IMR_SDIOWAIT|macro|HSMCI_IMR_SDIOWAIT
DECL|HSMCI_IMR_TXRDY|macro|HSMCI_IMR_TXRDY
DECL|HSMCI_IMR_UNRE|macro|HSMCI_IMR_UNRE
DECL|HSMCI_IMR_XFRDONE|macro|HSMCI_IMR_XFRDONE
DECL|HSMCI_IMR|member|__I uint32_t HSMCI_IMR; /**< \brief (Hsmci Offset: 0x4C) Interrupt Mask Register */
DECL|HSMCI_MR_CLKDIV_Msk|macro|HSMCI_MR_CLKDIV_Msk
DECL|HSMCI_MR_CLKDIV_Pos|macro|HSMCI_MR_CLKDIV_Pos
DECL|HSMCI_MR_CLKDIV|macro|HSMCI_MR_CLKDIV
DECL|HSMCI_MR_FBYTE|macro|HSMCI_MR_FBYTE
DECL|HSMCI_MR_PADV|macro|HSMCI_MR_PADV
DECL|HSMCI_MR_PWSDIV_Msk|macro|HSMCI_MR_PWSDIV_Msk
DECL|HSMCI_MR_PWSDIV_Pos|macro|HSMCI_MR_PWSDIV_Pos
DECL|HSMCI_MR_PWSDIV|macro|HSMCI_MR_PWSDIV
DECL|HSMCI_MR_RDPROOF|macro|HSMCI_MR_RDPROOF
DECL|HSMCI_MR_WRPROOF|macro|HSMCI_MR_WRPROOF
DECL|HSMCI_MR|member|__IO uint32_t HSMCI_MR; /**< \brief (Hsmci Offset: 0x04) Mode Register */
DECL|HSMCI_RDR_DATA_Msk|macro|HSMCI_RDR_DATA_Msk
DECL|HSMCI_RDR_DATA_Pos|macro|HSMCI_RDR_DATA_Pos
DECL|HSMCI_RDR|member|__I uint32_t HSMCI_RDR; /**< \brief (Hsmci Offset: 0x30) Receive Data Register */
DECL|HSMCI_RSPR_RSP_Msk|macro|HSMCI_RSPR_RSP_Msk
DECL|HSMCI_RSPR_RSP_Pos|macro|HSMCI_RSPR_RSP_Pos
DECL|HSMCI_RSPR|member|__I uint32_t HSMCI_RSPR[4]; /**< \brief (Hsmci Offset: 0x20) Response Register */
DECL|HSMCI_SDCR_SDCBUS_1|macro|HSMCI_SDCR_SDCBUS_1
DECL|HSMCI_SDCR_SDCBUS_4|macro|HSMCI_SDCR_SDCBUS_4
DECL|HSMCI_SDCR_SDCBUS_8|macro|HSMCI_SDCR_SDCBUS_8
DECL|HSMCI_SDCR_SDCBUS_Msk|macro|HSMCI_SDCR_SDCBUS_Msk
DECL|HSMCI_SDCR_SDCBUS_Pos|macro|HSMCI_SDCR_SDCBUS_Pos
DECL|HSMCI_SDCR_SDCSEL_Msk|macro|HSMCI_SDCR_SDCSEL_Msk
DECL|HSMCI_SDCR_SDCSEL_Pos|macro|HSMCI_SDCR_SDCSEL_Pos
DECL|HSMCI_SDCR_SDCSEL_SLOTA|macro|HSMCI_SDCR_SDCSEL_SLOTA
DECL|HSMCI_SDCR_SDCSEL_SLOTB|macro|HSMCI_SDCR_SDCSEL_SLOTB
DECL|HSMCI_SDCR_SDCSEL_SLOTC|macro|HSMCI_SDCR_SDCSEL_SLOTC
DECL|HSMCI_SDCR_SDCSEL_SLOTD|macro|HSMCI_SDCR_SDCSEL_SLOTD
DECL|HSMCI_SDCR|member|__IO uint32_t HSMCI_SDCR; /**< \brief (Hsmci Offset: 0x0C) SD/SDIO Card Register */
DECL|HSMCI_SR_ACKRCVE|macro|HSMCI_SR_ACKRCVE
DECL|HSMCI_SR_ACKRCV|macro|HSMCI_SR_ACKRCV
DECL|HSMCI_SR_BLKE|macro|HSMCI_SR_BLKE
DECL|HSMCI_SR_BLKOVRE|macro|HSMCI_SR_BLKOVRE
DECL|HSMCI_SR_CMDRDY|macro|HSMCI_SR_CMDRDY
DECL|HSMCI_SR_CSRCV|macro|HSMCI_SR_CSRCV
DECL|HSMCI_SR_CSTOE|macro|HSMCI_SR_CSTOE
DECL|HSMCI_SR_DCRCE|macro|HSMCI_SR_DCRCE
DECL|HSMCI_SR_DMADONE|macro|HSMCI_SR_DMADONE
DECL|HSMCI_SR_DTIP|macro|HSMCI_SR_DTIP
DECL|HSMCI_SR_DTOE|macro|HSMCI_SR_DTOE
DECL|HSMCI_SR_FIFOEMPTY|macro|HSMCI_SR_FIFOEMPTY
DECL|HSMCI_SR_NOTBUSY|macro|HSMCI_SR_NOTBUSY
DECL|HSMCI_SR_OVRE|macro|HSMCI_SR_OVRE
DECL|HSMCI_SR_RCRCE|macro|HSMCI_SR_RCRCE
DECL|HSMCI_SR_RDIRE|macro|HSMCI_SR_RDIRE
DECL|HSMCI_SR_RENDE|macro|HSMCI_SR_RENDE
DECL|HSMCI_SR_RINDE|macro|HSMCI_SR_RINDE
DECL|HSMCI_SR_RTOE|macro|HSMCI_SR_RTOE
DECL|HSMCI_SR_RXRDY|macro|HSMCI_SR_RXRDY
DECL|HSMCI_SR_SDIOIRQforSlotA|macro|HSMCI_SR_SDIOIRQforSlotA
DECL|HSMCI_SR_SDIOIRQforSlotB|macro|HSMCI_SR_SDIOIRQforSlotB
DECL|HSMCI_SR_SDIOWAIT|macro|HSMCI_SR_SDIOWAIT
DECL|HSMCI_SR_TXRDY|macro|HSMCI_SR_TXRDY
DECL|HSMCI_SR_UNRE|macro|HSMCI_SR_UNRE
DECL|HSMCI_SR_XFRDONE|macro|HSMCI_SR_XFRDONE
DECL|HSMCI_SR|member|__I uint32_t HSMCI_SR; /**< \brief (Hsmci Offset: 0x40) Status Register */
DECL|HSMCI_TDR_DATA_Msk|macro|HSMCI_TDR_DATA_Msk
DECL|HSMCI_TDR_DATA_Pos|macro|HSMCI_TDR_DATA_Pos
DECL|HSMCI_TDR_DATA|macro|HSMCI_TDR_DATA
DECL|HSMCI_TDR|member|__O uint32_t HSMCI_TDR; /**< \brief (Hsmci Offset: 0x34) Transmit Data Register */
DECL|HSMCI_WPMR_WPEN|macro|HSMCI_WPMR_WPEN
DECL|HSMCI_WPMR_WPKEY_Msk|macro|HSMCI_WPMR_WPKEY_Msk
DECL|HSMCI_WPMR_WPKEY_PASSWD|macro|HSMCI_WPMR_WPKEY_PASSWD
DECL|HSMCI_WPMR_WPKEY_Pos|macro|HSMCI_WPMR_WPKEY_Pos
DECL|HSMCI_WPMR|member|__IO uint32_t HSMCI_WPMR; /**< \brief (Hsmci Offset: 0xE4) Write Protection Mode Register */
DECL|HSMCI_WPSR_WPVSRC_Msk|macro|HSMCI_WPSR_WPVSRC_Msk
DECL|HSMCI_WPSR_WPVSRC_Pos|macro|HSMCI_WPSR_WPVSRC_Pos
DECL|HSMCI_WPSR_WPVS|macro|HSMCI_WPSR_WPVS
DECL|HSMCI_WPSR|member|__I uint32_t HSMCI_WPSR; /**< \brief (Hsmci Offset: 0xE8) Write Protection Status Register */
DECL|Hsmci|typedef|} Hsmci;
DECL|Reserved1|member|__I uint32_t Reserved1[2];
DECL|Reserved2|member|__I uint32_t Reserved2[35];
DECL|Reserved3|member|__I uint32_t Reserved3[69];
DECL|_SAM3XA_HSMCI_COMPONENT_|macro|_SAM3XA_HSMCI_COMPONENT_
