<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug 21 10:13:15 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.0" DEVICE="7z020" NAME="LVDS_to_AXIS" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="63" NAME="M_AXIS_0_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_0_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="M_AXIS_0_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="M_AXIS_0_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="m_axis_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_axis_rd_data_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="axis_rd_data_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_axis_wr_data_count">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="axis_wr_data_count"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aclk"/>
        <CONNECTION INSTANCE="sdo" PORT="clk_in"/>
        <CONNECTION INSTANCE="l_clk_in" PORT="clk_in"/>
        <CONNECTION INSTANCE="frame" PORT="clk_in"/>
        <CONNECTION INSTANCE="lvds_master_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="debug_axis_before_fifo_tdata" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="debug_axis_before_fifo_tlast" SIGIS="undef"/>
    <PORT DIR="O" NAME="debug_axis_before_fifo_tready" SIGIS="undef"/>
    <PORT DIR="O" NAME="debug_axis_before_fifo_tvalid" SIGIS="undef"/>
    <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_out" PORT="en"/>
        <CONNECTION INSTANCE="lvds_master_0" PORT="en"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="frame_n" SIGIS="undef" SIGNAME="External_Ports_frame_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frame" PORT="diff_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="frame_p" SIGIS="undef" SIGNAME="External_Ports_frame_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frame" PORT="diff_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="frame_se" SIGIS="undef" SIGNAME="frame_single_ended_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="frame" PORT="single_ended_output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="l_clk_in_n" SIGIS="undef" SIGNAME="External_Ports_l_clk_in_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_in" PORT="diff_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="l_clk_in_p" SIGIS="undef" SIGNAME="External_Ports_l_clk_in_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_in" PORT="diff_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="l_clk_out_n" SIGIS="undef" SIGNAME="l_clk_out_diff_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_out" PORT="diff_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="l_clk_out_p" SIGIS="undef" SIGNAME="l_clk_out_diff_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_out" PORT="diff_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="lclk_se" SIGIS="undef" SIGNAME="l_clk_in_single_ended_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="l_clk_in" PORT="single_ended_output"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="msglen" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_msglen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="lvds_master_0" PORT="msglen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ilvector_logic_0" PORT="Op1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sdo_n" SIGIS="undef" SIGNAME="External_Ports_sdo_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sdo" PORT="diff_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sdo_p" SIGIS="undef" SIGNAME="External_Ports_sdo_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sdo" PORT="diff_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sdo_se" SIGIS="undef" SIGNAME="sdo_single_ended_output">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sdo" PORT="single_ended_output"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="M_AXIS_0" TYPE="MASTER">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="LVDS_to_AXIS_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="M_AXIS_0_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="M_AXIS_0_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="M_AXIS_0_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="M_AXIS_0_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="lvds_master_0_interface_axis" NAME="debug_axis_before_fifo" TYPE="MONITOR">
      <PARAMETER NAME="CLK_DOMAIN" VALUE="LVDS_to_AXIS_clk_0"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="debug_axis_before_fifo_tdata"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="debug_axis_before_fifo_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="debug_axis_before_fifo_tready"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="debug_axis_before_fifo_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="15" FULLNAME="/axis_data_fifo_0" HWVERSION="2.0" INSTANCE="axis_data_fifo_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axis_data_fifo" VLNV="xilinx.com:ip:axis_data_fifo:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axis_data_fifo;v=v2_0;d=pg085-axi4stream-infrastructure.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXIS_SIGNAL_SET" VALUE="0b00000000000000000000000000010011"/>
        <PARAMETER NAME="C_AXIS_TDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXIS_TDEST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXIS_TUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ECC_MODE" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="C_FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="C_FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="C_IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="C_PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="C_PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="C_SYNCHRONIZER_STAGE" VALUE="3"/>
        <PARAMETER NAME="C_USE_ADV_FEATURES" VALUE="825503796"/>
        <PARAMETER NAME="ACLKEN_CONV_MODE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_axis_data_fifo_0_0"/>
        <PARAMETER NAME="ENABLE_ECC" VALUE="0"/>
        <PARAMETER NAME="FIFO_DEPTH" VALUE="512"/>
        <PARAMETER NAME="FIFO_MEMORY_TYPE" VALUE="auto"/>
        <PARAMETER NAME="FIFO_MODE" VALUE="1"/>
        <PARAMETER NAME="HAS_AEMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_AFULL" VALUE="0"/>
        <PARAMETER NAME="HAS_ECC_ERR_INJECT" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_EMPTY" VALUE="0"/>
        <PARAMETER NAME="HAS_PROG_FULL" VALUE="0"/>
        <PARAMETER NAME="HAS_RD_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
        <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
        <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
        <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
        <PARAMETER NAME="HAS_WR_DATA_COUNT" VALUE="1"/>
        <PARAMETER NAME="IS_ACLK_ASYNC" VALUE="0"/>
        <PARAMETER NAME="PROG_EMPTY_THRESH" VALUE="5"/>
        <PARAMETER NAME="PROG_FULL_THRESH" VALUE="11"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="3"/>
        <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
        <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="axis_rd_data_count" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_axis_rd_data_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_rd_data_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="axis_wr_data_count" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_axis_wr_data_count">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axis_wr_data_count"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LVDS_to_AXIS_imp" PORT="M_AXIS_0_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LVDS_to_AXIS_imp" PORT="M_AXIS_0_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LVDS_to_AXIS_imp" PORT="M_AXIS_0_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_m_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="LVDS_to_AXIS_imp" PORT="M_AXIS_0_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axis_aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ilvector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilvector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axis_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lvds_master_0" PORT="tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lvds_master_0" PORT="tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lvds_master_0" PORT="tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lvds_master_0" PORT="tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lvds_master_0_interface_axis" NAME="S_AXIS" TYPE="SLAVE" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="LVDS_to_AXIS_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axis_data_fifo_0_M_AXIS" NAME="M_AXIS" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="LVDS_to_AXIS_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/frame" HWVERSION="1.0" INSTANCE="frame" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lvds_input" VLNV="xilinx.com:module_ref:lvds_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_sdo_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_n" SIGIS="undef" SIGNAME="External_Ports_frame_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="frame_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_p" SIGIS="undef" SIGNAME="External_Ports_frame_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="frame_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="single_ended_output" SIGIS="undef" SIGNAME="frame_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="frame_se"/>
            <CONNECTION INSTANCE="lvds_master_0" PORT="frame"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="0" FULLNAME="/ilvector_logic_0" HWVERSION="2.0" INSTANCE="ilvector_logic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_ilvector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Op1" POLARITY="ACTIVE_HIGH" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Res" POLARITY="ACTIVE_LOW" RIGHT="0" SIGIS="undef" SIGNAME="ilvector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_aresetn"/>
            <CONNECTION INSTANCE="lvds_master_0" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/l_clk_in" HWVERSION="1.0" INSTANCE="l_clk_in" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lvds_input" VLNV="xilinx.com:module_ref:lvds_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_lvds_input_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_n" SIGIS="undef" SIGNAME="External_Ports_l_clk_in_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="l_clk_in_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_p" SIGIS="undef" SIGNAME="External_Ports_l_clk_in_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="l_clk_in_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="single_ended_output" SIGIS="undef" SIGNAME="l_clk_in_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="lclk_se"/>
            <CONNECTION INSTANCE="lvds_master_0" PORT="l_clk_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/l_clk_out" HWVERSION="1.0" INSTANCE="l_clk_out" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lvds_output" VLNV="xilinx.com:module_ref:lvds_output:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_lvds_output_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="lvds_master_0_l_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lvds_master_0" PORT="l_clk_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="diff_n" SIGIS="undef" SIGNAME="l_clk_out_diff_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="l_clk_out_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="diff_p" SIGIS="undef" SIGNAME="l_clk_out_diff_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="l_clk_out_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/lvds_master_0" HWVERSION="1.0" INSTANCE="lvds_master_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lvds_master" VLNV="xilinx.com:module_ref:lvds_master:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="burstsize" VALUE="256"/>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_lvds_master_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="ilvector_logic_0_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ilvector_logic_0" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="External_Ports_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="frame" SIGIS="undef" SIGNAME="frame_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="frame" PORT="single_ended_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="l_clk_in" SIGIS="undef" SIGNAME="l_clk_in_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="l_clk_in" PORT="single_ended_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="l_clk_out" SIGIS="undef" SIGNAME="lvds_master_0_l_clk_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="l_clk_out" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="msglen" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_msglen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="msglen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sdo" SIGIS="undef" SIGNAME="sdo_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sdo" PORT="single_ended_output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="tdata" RIGHT="0" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tlast" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tready" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tvalid" SIGIS="undef" SIGNAME="axis_data_fifo_0_s_axis_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axis_data_fifo_0" PORT="s_axis_tvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="lvds_master_0_interface_axis" NAME="interface_axis" TYPE="MASTER" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="CLK_DOMAIN" VALUE="LVDS_to_AXIS_clk_0"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="8"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="tdata"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="tready"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sdo" HWVERSION="1.0" INSTANCE="sdo" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="lvds_input" VLNV="xilinx.com:module_ref:lvds_input:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="LVDS_to_AXIS_l_clk_in_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_in" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_n" SIGIS="undef" SIGNAME="External_Ports_sdo_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdo_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="diff_p" SIGIS="undef" SIGNAME="External_Ports_sdo_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdo_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="single_ended_output" SIGIS="undef" SIGNAME="sdo_single_ended_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sdo_se"/>
            <CONNECTION INSTANCE="lvds_master_0" PORT="sdo"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
