_svd: ../svd/stm32l4x5.svd

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# SVD incorrectly labels APB1ENR1 bit 15 as SP3EN instead of SPI3EN.
# SVD does not include APB1ENR1 bit 10, RTCAPBEN
# SVD does not include APB1SMENR1 bit 10, RTCAPBSMEN
RCC:
  APB1ENR1:
    _modify:
      SP3EN:
        name: SPI3EN
        description: SPI peripheral 3 clock enable
    _add:
      RTCAPBEN:
        description: Enables the real time clock (RTC) peripheral
        bitOffset: 10
        bitWidth: 1
        access: read-write
  APB1SMENR1:
    _add:
      RTCAPBSMEN:
        description: RTC APB clock enable during Sleep and Stop modes
        bitOffset: 10
        bitWidth: 1
        access: read-write

# TIM3, TIM4 are 16-bit, whilst TIM2 is 32-bit
_copy:
  TIM3:
    from: TIM2
  TIM4:
    from: TIM2

"FMC,FSMC":
  BCR1:
    _add:
      WRAPMOD:
        description: WRAPMOD
        bitOffset: 10
        bitWidth: 1
  "BCR[2-4]":
    _add:
      WFDIS:
        description: Write FIFO disable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      CCLKEN:
        description: CCLKEN
        bitOffset: 20
        bitWidth: 1
  BCR?:
    _add:
      CPSIZE:
        description: CRAM page size
        bitOffset: 16
        bitWidth: 3
        access: read-write
  BWTR?:
    _add:
      BUSTURN:
        description: Bus turnaround phase duration
        bitOffset: 16
        bitWidth: 4
        access: read-write

# RNG interrupt is incorrectly listed as 79 instead of 80
RNG:
  _modify:
    _interrupts:
      RNG:
        value: 80

# Add correct AES interrupt at 79
AES:
  _add:
    _interrupts:
      AES:
        description: AES global interrupt
        value: 79


_include:
 - common_patches/4_nvic_prio_bits.yaml
 - ./common_patches/merge_USART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_CR2_ABRMODx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEDTx_fields.yaml
 - ./common_patches/merge_USART_CR1_DEATx_fields.yaml
 - ./common_patches/rename_USART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_LPUART_CR1_DEATx_fields.yaml
 - ./common_patches/merge_LPUART_CR1_DEDTx_fields.yaml
 - ./common_patches/rename_LPUART_CR2_DATAINV_field.yaml
 - ./common_patches/merge_LPUART_CR2_ADDx_fields.yaml
 - ./common_patches/merge_USART_BRR_fields.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - ../peripherals/can/can.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/dfsdm/dfsdm_v2.yaml
 - ./common_patches/l4_crrcr.yaml
 - common_patches/fsmc/fsmc_sram.yaml
 - common_patches/fsmc/fsmc_nand_v2.yaml
 - ../peripherals/fsmc/fsmc_sram.yaml
 - ../peripherals/fsmc/fsmc_wfdis.yaml
 - ../peripherals/fsmc/fsmc_nand.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/rcc/rcc_l4.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/tim/tim16.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/tim/tim_advanced.yaml
 - ../peripherals/dma/dma_v1_with_remapping.yaml
 - ../peripherals/iwdg/iwdg_with_WINR.yaml
 - ../peripherals/i2c/i2c_v2.yaml
 - ../peripherals/usart/lpuart_v2A.yaml
 - ../peripherals/usart/usart_v2B1.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/tsc/tsc.yaml
 - common_patches/tim/tim_ccr.yaml
 - ./common_patches/flash/flash_boot0s.yaml
 - ../peripherals/tim/tim_ccm_v2.yaml
 - ../peripherals/sai/sai.yaml

