
---------- Begin Simulation Statistics ----------
final_tick                               69486892505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86672                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847868                       # Number of bytes of host memory used
host_op_rate                                    87246                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11537.70                       # Real time elapsed on the host
host_tick_rate                             6022597160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1006613908                       # Number of ops (including micro ops) simulated
sim_seconds                                 69.486893                       # Number of seconds simulated
sim_ticks                                69486892505000                       # Number of ticks simulated
system.cpu.Branches                         155684568                       # Number of branches fetched
system.cpu.committedInsts                  1000000001                       # Number of instructions committed
system.cpu.committedOps                    1006613908                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                     138973785010                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               138973785010                       # Number of busy cycles
system.cpu.num_cc_register_reads            458048619                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           456219826                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    154861820                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      513088                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             852737496                       # Number of integer alu accesses
system.cpu.num_int_insts                    852737496                       # number of integer instructions
system.cpu.num_int_register_reads          1284207907                       # number of times the integer registers were read
system.cpu.num_int_register_writes          707428323                       # number of times the integer registers were written
system.cpu.num_load_insts                   282512978                       # Number of load instructions
system.cpu.num_mem_refs                     425687702                       # number of memory refs
system.cpu.num_store_insts                  143174724                       # Number of store instructions
system.cpu.num_vec_alu_accesses               2439914                       # Number of vector alu accesses
system.cpu.num_vec_insts                      2439914                       # number of vector instructions
system.cpu.num_vec_register_reads             2127992                       # number of times the vector registers were read
system.cpu.num_vec_register_writes            1516764                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2015      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 579280848     57.55%     57.55% # Class of executed instruction
system.cpu.op_class::IntMult                   253856      0.03%     57.57% # Class of executed instruction
system.cpu.op_class::IntDiv                        87      0.00%     57.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                  124440      0.01%     57.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                  497422      0.05%     57.63% # Class of executed instruction
system.cpu.op_class::FloatCvt                  196310      0.02%     57.65% # Class of executed instruction
system.cpu.op_class::FloatMult                  64707      0.01%     57.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                2805      0.00%     57.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                   27880      0.00%     57.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                 383039      0.04%     57.70% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdAdd                     4402      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                     6721      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdCmp                     6364      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12495      0.00%     57.70% # Class of executed instruction
system.cpu.op_class::SimdMisc                   69428      0.01%     57.71% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.71% # Class of executed instruction
system.cpu.op_class::MemRead                282512978     28.07%     85.78% # Class of executed instruction
system.cpu.op_class::MemWrite               143174724     14.22%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1006620521                       # Class of executed instruction
system.cpu.valuePred.lookups                705269479                       # Number of VP lookups
system.cpu.valuePred.numCorrectPredicted    547622953                       # Number of value predictions
system.cpu.valuePred.numIncorrectPredicted       462356                       # Number of incorrect value predictions
system.cpu.valuePred.numLoadCorrectPredicted    279372961                       # Number of Correct Load value predictions
system.cpu.valuePred.numLoadPredicted       279607711                       # Number of Load value predictions
system.cpu.valuePred.numPredicted           548160370                       # Number of value predictions
system.cpu.valuePred.valuePredAccuracy       0.999020                       # VP Accuracy
system.cpu.valuePred.valuePredCoverage       0.776473                       # VP Coverage
system.cpu.workload.numSyscalls                   904                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadReq          1282552037                       # Transaction distribution
system.membus.trans_dist::ReadResp         1282555848                       # Transaction distribution
system.membus.trans_dist::WriteReq          143194093                       # Transaction distribution
system.membus.trans_dist::WriteResp         143194093                       # Transaction distribution
system.membus.trans_dist::SoftPFReq              3024                       # Transaction distribution
system.membus.trans_dist::SoftPFResp             3024                       # Transaction distribution
system.membus.trans_dist::LoadLockedReq          3812                       # Transaction distribution
system.membus.trans_dist::StoreCondReq           3812                       # Transaction distribution
system.membus.trans_dist::StoreCondResp          3812                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrls.port   2000013229                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrls.port    851500326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2851513555                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrls.port   4000026456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrls.port   2614480524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6614506980                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1425756778                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1425756778    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1425756778                       # Request fanout histogram
system.membus.reqLayer0.occupancy        1569629560000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       2265925885250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy       784541984000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst     4000026456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1672324672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5672351128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst   4000026456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    4000026456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data    942155852                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       942155852                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst      1000006614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data       282552258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1282558872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data      143197905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total          143197905                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          57565194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24066764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81631959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     57565194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         57565194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         13558756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13558756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         57565194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         37625521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             95190715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples 1000006615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples 314994718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.044295484250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      2076216                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      2076216                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          2722476838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           31190976                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1282558873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  143197905                       # Number of write requests accepted
system.mem_ctrls.readBursts                1282558873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                143197905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 777520                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts             109977925                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          14490884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          23548474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4735902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            691092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1258328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            344816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4116320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7         934265465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           3175962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5520553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1268858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           212606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6016578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13        275916745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2212642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4006128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           2053153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           2044725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           2039562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           2041915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           2043047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           2038325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           2023988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           2034716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           2152110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           2114288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          2120331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          2105216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          2126953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          2067384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          2144570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          2069676                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3636114375750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               6408906765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            27669514744500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      2836.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                21586.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits               1192067814                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                30843749                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0               3760789                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                 23331                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2            1141567130                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3             136630647                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                576976                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                80246                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                 1876                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2             53862940                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3             89027884                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               224959                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0              1281773101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                2075822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                2076223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                2076217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2076224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2076222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2076217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                2076557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                2076243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                2076232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                2076237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                2076229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                2076216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                2076216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                2076216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                2076216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                2076216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     92089748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    913.891998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   815.803500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.588118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3164489      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2322048      2.52%      5.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4017935      4.36%     10.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       370367      0.40%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       290635      0.32%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2716794      2.95%     13.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3086744      3.35%     17.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1692356      1.84%     19.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     74428380     80.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     92089748                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      2076216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     617.364031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    555.942765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1895.654203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383      2075760     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767          152      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151          134      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919           78      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::278528-294911           85      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       2076216                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      2076216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000226                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.023646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          2075985     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              200      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       2076216                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            82034006592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                49761280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              2126077376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5672351132                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            942155852                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1180.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        30.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  69486892428000                       # Total gap between requests
system.mem_ctrls.avgGap                      48736.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst   4000026460                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1668841433                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.cpu.data    226119496                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 57565194.179782524705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24016636.416427988559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 3254131.647687789984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst   1000006615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data    282552258                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data    143197905                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst 21358801869500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 6310712875000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 1714704577795500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21358.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22334.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data  11974369.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         181680434460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          96565441005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2130076714080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        88220756160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5485236054480.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     29581772017650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1772000812320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       39335552230155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        566.085931                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 4190374878500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 2320319820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 62976197806500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         475840373400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         252915152655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        7021842146340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        85187429820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5485236054480.000977                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     29669203703190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1698374129760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       44688598989645                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.122715                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 3408873100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 2320319820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 63757699585000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 69486892505000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 69486892505000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
