

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:2,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c31c93721e023652a20c610afeebf46a  /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=dct8x8.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/JPEG/gpgpu_ptx_sim__JPEG > _cuobjdump_complete_output_W3VBZe"
Parsing file _cuobjdump_complete_output_W3VBZe
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: dct8x8.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x406eac, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 8
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43293_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43423_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_43956_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bd0 (_1.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ca8 (_1.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34d0 (_1.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44098_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3690 (_1.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3768 (_1.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3f88 (_1.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4058 (_1.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 9
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4188 (_1.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4198 (_1.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4280 (_1.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x42a8 (_1.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c8 (_1.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EYRU8X"
Running: cat _ptx_EYRU8X | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_kKlFiH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_kKlFiH --output-file  /dev/null 2> _ptx_EYRU8Xinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EYRU8X _ptx2_kKlFiH _ptx_EYRU8Xinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x406e1c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x406d8c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x406cfc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x406c6c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x406bdc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x406b3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x406a4e, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x637e60; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638160; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638164; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638168; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x63816c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638170; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638174; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638178; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x638180; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: cudaMallocPitch (width = 2048)

GPGPU-Sim PTX: cudaLaunch for 0x0x406c6c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15CUDAkernel2IDCTPfi' to stream 0, gridDim= (16,32,1) blockDim = (8,4,2) 
kernel '_Z15CUDAkernel2IDCTPfi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15CUDAkernel2IDCTPfi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=76800 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:55:29 2019
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(1,6,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 199680 (ipc=133.1) sim_rate=99840 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 286240 (ipc=114.5) sim_rate=95413 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:55:31 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 410432 (ipc=102.6) sim_rate=102608 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:55:32 2019
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(11,3,0) tid=(7,3,1)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 688992 (ipc=137.8) sim_rate=137798 (inst/sec) elapsed = 0:0:00:05 / Tue Apr 16 16:55:33 2019
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(10,4,0) tid=(7,3,1)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(8,2,0) tid=(7,3,1)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(6,4,0) tid=(7,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,0,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1001376 (ipc=166.9) sim_rate=166896 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:55:34 2019
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(15,3,0) tid=(7,3,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(14,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(7,5,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1308960 (ipc=187.0) sim_rate=186994 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:55:35 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(14,1,0) tid=(7,3,1)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(4,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1631072 (ipc=203.9) sim_rate=203884 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:55:36 2019
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8820,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8820,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8821,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8821,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8832,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8833,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8844,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8856,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8857,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8857,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8868,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8869,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8880,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8881,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8881,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8882,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8892,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8893,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8904,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8905,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8916,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8917,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (8918,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(8919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8922,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8922,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8923,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8934,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8946,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8946,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8947,0)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8947,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8952,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8952,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8953,0)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8953,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8958,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8958,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8959,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8959,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8959,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8959,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8960,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8960,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8970,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8971,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8983,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8984,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8988,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8989,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8990,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8991,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1784480 (ipc=198.3) sim_rate=198275 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9012,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9013,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9018,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9019,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9030,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9031,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9032,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,8,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9043,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9044,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9048,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9049,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9054,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9055,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9067,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9072,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9073,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9090,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9090,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9091,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9091,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9096,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9097,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9114,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9115,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9120,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9120,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9120,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9121,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9121,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9121,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (9132,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(9133,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9144,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9145,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9150,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9151,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (9156,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9156,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(9157,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9157,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (9174,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9174,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(9175,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9175,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9186,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9187,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9192,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9193,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9198,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9198,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9198,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9199,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9199,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9199,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9199,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9200,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9204,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9204,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9205,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9205,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9205,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9206,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9210,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9210,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9211,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9211,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9211,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9212,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9216,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9216,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9217,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9217,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9222,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9223,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9223,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9224,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9235,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9235,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9236,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9236,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9236,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9237,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9241,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9242,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9248,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9249,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9254,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9255,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9260,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9261,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9261,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9262,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9266,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9267,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9268,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9269,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9272,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9273,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (9273,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(9274,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9274,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9275,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9276,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9277,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9278,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9279,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9284,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9284,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9285,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9285,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9294,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9295,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9298,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9299,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9302,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9302,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9303,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9303,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(7,12,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9308,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9310,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9310,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9311,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9311,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9312,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9313,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9317,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9318,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9322,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9323,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9334,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9335,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9336,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9336,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9337,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9337,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9352,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9353,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (9354,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(9355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (9360,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (9360,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(9361,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(9361,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9361,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9362,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9364,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9365,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9370,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9371,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9378,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9379,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9389,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9390,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9396,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9397,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9403,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9404,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9407,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9407,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9408,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9408,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (9421,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(9422,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9422,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9423,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (9432,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(9433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9452,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9453,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (9466,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(9467,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9467,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9481,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9482,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (9489,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(9490,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 1969568 (ipc=207.3) sim_rate=196956 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:55:38 2019
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(14,9,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2068160 (ipc=197.0) sim_rate=188014 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:55:39 2019
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(6,8,0) tid=(7,3,1)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,14,0) tid=(7,3,1)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(15,13,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 2509120 (ipc=209.1) sim_rate=209093 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:55:40 2019
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(5,13,0) tid=(7,3,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(9,9,0) tid=(7,3,1)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(13,10,0) tid=(7,3,1)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(9,7,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 2932672 (ipc=234.6) sim_rate=209476 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:55:42 2019
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(9,7,0) tid=(7,3,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,8,0) tid=(7,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(15,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12830,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12831,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12863,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12864,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12904,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12905,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12965,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12966,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3284992 (ipc=252.7) sim_rate=218999 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13004,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13005,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(12,10,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13016,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13017,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13056,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13057,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13068,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13069,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13074,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13075,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13080,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13081,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13082,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13083,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13098,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13099,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13111,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13112,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13116,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13117,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13128,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13128,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13129,0)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13129,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13134,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13135,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13136,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13137,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13152,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13153,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13158,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13159,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13182,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13183,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13184,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13185,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13200,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13201,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13212,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13213,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(3,13,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13224,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13225,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13236,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13237,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13244,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13245,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13254,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13255,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13266,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13278,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13278,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13279,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(13279,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13284,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13284,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13285,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13285,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13320,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13321,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13334,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13335,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13338,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13339,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13350,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13351,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13381,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13382,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13393,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13394,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13405,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13406,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13422,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13423,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13428,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13429,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(1,15,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (13446,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(13447,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13452,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13453,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13459,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13459,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13460,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13460,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13465,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(13466,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13483,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13484,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3523840 (ipc=261.0) sim_rate=220240 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:55:44 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13500,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13512,0), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13512,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13513,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13513,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13522,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13523,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13532,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13533,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13580,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13581,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13584,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13585,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13592,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13593,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13602,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13602,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13603,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13603,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13610,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13611,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13657,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13658,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13674,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13675,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13679,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13680,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(13681,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(6,11,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13704,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13705,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13710,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13711,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13714,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13715,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13715,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13716,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13719,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13720,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13722,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13723,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13726,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13727,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13731,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13732,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13770,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13771,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13810,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13811,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13821,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13822,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (13831,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(13832,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (13834,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(13835,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (13868,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(13869,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13892,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13893,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13894,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13895,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13898,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13899,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13908,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(13909,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (13918,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(13919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13920,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13921,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13921,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13922,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13923,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13924,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13936,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13937,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (13983,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(13984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (13984,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(13985,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13985,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13986,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 3681888 (ipc=263.0) sim_rate=216581 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: Shader 9 finished CTA #6 (14003,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(14004,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14033,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(14034,0)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14037,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(14038,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(4,20,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (14041,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(14042,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (14053,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(14054,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (14065,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(14066,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (14067,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(14068,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14106,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14107,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14120,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (14129,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(14130,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (14131,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(14132,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14135,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14136,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (14137,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(14138,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (14141,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14141,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14142,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(14142,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (14150,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(14151,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (14186,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(14187,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14237,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14238,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (14245,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(14246,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (14293,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(14294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (14297,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(14298,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (14331,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(14332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14342,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14343,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (14352,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(14353,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (14356,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(14357,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (14391,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(14392,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (14400,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(14401,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (14441,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(14442,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14467,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14468,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (14485,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(14486,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3788544 (ipc=261.3) sim_rate=210474 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:55:46 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(10,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (14536,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(14537,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(14,20,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3975968 (ipc=248.5) sim_rate=209261 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:55:47 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(14,15,0) tid=(7,3,1)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(13,17,0) tid=(7,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(2,19,0) tid=(7,3,1)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(7,16,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4292640 (ipc=260.2) sim_rate=214632 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:55:48 2019
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,17,0) tid=(7,3,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,15,0) tid=(7,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(9,19,0) tid=(7,3,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(2,21,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4706816 (ipc=276.9) sim_rate=224134 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:55:49 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,17,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17123,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17124,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17156,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17157,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17186,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17187,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(11,17,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17242,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17243,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17287,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17288,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17288,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17289,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17299,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17300,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17311,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17312,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17312,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17313,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17318,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17323,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17324,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17333,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17348,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17349,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(4,19,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17371,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17372,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17378,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17379,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17401,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17402,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17408,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17409,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17443,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17444,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17456,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17457,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17474,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17475,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17486,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17487,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17490,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17491,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17496,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17497,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 5086624 (ipc=290.7) sim_rate=221157 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:55:51 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,19,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17515,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17516,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17525,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17526,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17526,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17526,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17527,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17532,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17533,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17539,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17540,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17550,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17551,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17553,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17554,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17559,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17560,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17567,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17568,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17576,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17577,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17577,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17578,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17588,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17589,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17590,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17591,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17596,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17597,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17600,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17601,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17629,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17630,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(12,24,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17658,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17659,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17666,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17667,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17669,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17670,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17675,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17678,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17679,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17679,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(17680,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17708,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17709,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17728,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17729,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17730,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17731,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (17745,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(17746,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17750,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17751,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17758,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17759,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17760,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17761,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17762,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17763,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17780,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17781,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17784,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17785,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17789,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17790,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17815,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17816,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,23,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17821,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(17822,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17841,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17843,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17854,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17855,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17862,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17863,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17882,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17888,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17889,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17914,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17915,0)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17916,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17917,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (17931,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(17932,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17948,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(17949,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17950,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17951,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17968,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(17969,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17982,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17983,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17999,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(18000,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5374656 (ipc=298.6) sim_rate=223944 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18006,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18016,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18017,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18026,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18027,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,21,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (18049,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(18050,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18054,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18055,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18072,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18073,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18080,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18100,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18101,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18116,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18117,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18126,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18127,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18144,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18145,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18152,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18153,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18165,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18188,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(18189,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18190,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(18191,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18193,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18194,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18200,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18201,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (18201,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(18202,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18246,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18247,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18247,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18248,0)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18276,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(18277,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (18284,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(18285,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18294,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(18295,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18330,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(18331,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18340,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18341,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (18343,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(18344,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(9,21,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (18371,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(18372,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18386,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18387,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (18396,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(18397,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18412,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(18413,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18415,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18416,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (18416,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(18417,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (18437,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(18438,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18459,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18460,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18485,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(18486,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5525440 (ipc=298.7) sim_rate=221017 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #7 (18500,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(18501,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (18540,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(18541,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (18541,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(18542,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18549,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(18550,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (18568,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(18569,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18571,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(18572,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (18592,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(18593,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (18637,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(18638,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (18688,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(18689,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (18699,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(18700,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18711,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(18712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18824,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(18825,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(12,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 5627680 (ipc=288.6) sim_rate=216449 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:55:54 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(13,22,0) tid=(7,3,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,24,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 5828896 (ipc=284.3) sim_rate=215885 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:55:55 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(15,25,0) tid=(7,3,1)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(4,26,0) tid=(7,3,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,27,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6159232 (ipc=293.3) sim_rate=219972 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:55:56 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(6,26,0) tid=(7,3,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(15,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21240,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21241,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21241,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21242,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21256,0), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21257,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21272,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21273,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(12,26,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21337,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21338,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21356,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21357,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21411,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21412,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(10,29,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21455,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21456,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 6558304 (ipc=305.0) sim_rate=226148 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21514,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21515,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(14,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21551,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21552,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21566,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21567,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21567,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21569,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21570,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21571,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21589,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21590,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21598,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21599,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21630,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21631,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21648,0), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21649,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21649,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21650,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,30,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21711,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21712,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21720,0), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21721,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21748,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21749,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21752,0), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21753,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21784,0), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21785,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21790,0), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21791,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21794,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21795,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(12,24,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21806,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21807,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21809,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21810,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21821,0), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21822,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21857,0), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21858,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21861,0), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21862,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21869,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21869,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21870,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21874,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21874,0), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21875,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21887,0), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21922,0), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21943,0), 7 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(9,28,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21966,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21967,0), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6926048 (ipc=314.8) sim_rate=223420 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:55:59 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22002,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22006,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22054,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22072,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22072,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22076,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22086,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22087,0), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22095,0), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22100,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22134,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22135,0), 7 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22137,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22142,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22149,0), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22157,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22183,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22186,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22209,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22216,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22244,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22295,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (22308,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22318,0), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22332,0), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22352,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22355,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (22373,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (22380,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22393,0), 5 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(9,28,0) tid=(7,3,1)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22418,0), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22432,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (22442,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22480,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22485,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22486,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22493,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22496,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22502,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22502,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22517,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22537,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22543,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22555,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (22564,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22568,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (22576,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22596,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22643,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (22677,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (22692,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (22697,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (22716,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22736,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (22750,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (22779,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22781,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22785,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22801,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22805,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (22808,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (22812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (22815,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (22841,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (22865,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (22882,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (22907,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (22973,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (22989,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22991,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (22993,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7171936 (ipc=311.8) sim_rate=224123 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: Shader 0 finished CTA #7 (23065,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23108,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (23114,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (23359,0), 3 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(2,30,0) tid=(7,3,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(6,30,0) tid=(7,3,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(10,30,0) tid=(7,3,1)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7416832 (ipc=296.7) sim_rate=224752 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25267,0), 2 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(11,31,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25414,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25422,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25488,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25510,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25528,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25552,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25622,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25627,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25645,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25679,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25708,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25713,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25738,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25743,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25776,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25780,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25798,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25809,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25816,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25822,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25840,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25846,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25924,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25940,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z15CUDAkernel2IDCTPfi').
GPGPU-Sim uArch: GPU detected kernel '_Z15CUDAkernel2IDCTPfi' finished on shader 14.
kernel_name = _Z15CUDAkernel2IDCTPfi 
kernel_launch_uid = 1 
gpu_sim_cycle = 25941
gpu_sim_insn = 7569408
gpu_ipc =     291.7932
gpu_tot_sim_cycle = 25941
gpu_tot_sim_insn = 7569408
gpu_tot_ipc =     291.7932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1183
gpu_stall_icnt2sh    = 6741
gpu_total_sim_rate=229376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 122245
	L1I_total_cache_misses = 3461
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1024, Miss = 624, Miss_rate = 0.609, Pending_hits = 0, Reservation_fails = 2276
	L1D_cache_core[1]: Access = 1120, Miss = 731, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 2602
	L1D_cache_core[2]: Access = 1152, Miss = 660, Miss_rate = 0.573, Pending_hits = 0, Reservation_fails = 1475
	L1D_cache_core[3]: Access = 1024, Miss = 611, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 2697
	L1D_cache_core[4]: Access = 1120, Miss = 726, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 2735
	L1D_cache_core[5]: Access = 1120, Miss = 711, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 2719
	L1D_cache_core[6]: Access = 1056, Miss = 616, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 1837
	L1D_cache_core[7]: Access = 1088, Miss = 697, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 2067
	L1D_cache_core[8]: Access = 1088, Miss = 656, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 1700
	L1D_cache_core[9]: Access = 1120, Miss = 667, Miss_rate = 0.596, Pending_hits = 0, Reservation_fails = 1767
	L1D_cache_core[10]: Access = 1152, Miss = 727, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 1650
	L1D_cache_core[11]: Access = 1120, Miss = 740, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 1586
	L1D_cache_core[12]: Access = 1056, Miss = 660, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 1944
	L1D_cache_core[13]: Access = 1088, Miss = 650, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 2212
	L1D_cache_core[14]: Access = 1056, Miss = 657, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 2064
	L1D_total_cache_accesses = 16384
	L1D_total_cache_misses = 10133
	L1D_total_cache_miss_rate = 0.6185
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 31331
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.021
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 720
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7057
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6251
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24274
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 118784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3461
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 924, 
gpgpu_n_tot_thrd_icount = 7569408
gpgpu_n_tot_w_icount = 236544
gpgpu_n_stall_shd_mem = 31331
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8192
gpgpu_n_mem_write_global = 8192
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 262144
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 1572864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 229376
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 31331
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54065	W0_Idle:92946	W0_Scoreboard:379081	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:236544
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65536 {8:8192,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1114112 {136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1800 {8:225,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1114112 {136:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 30600 {136:225,}
maxmrqlatency = 165 
maxdqlatency = 0 
maxmflatency = 459 
averagemflatency = 242 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 25940 
mrq_lat_table:6910 	265 	275 	383 	1175 	879 	364 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7173 	9241 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8839 	1893 	1438 	3481 	979 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4318 	3313 	565 	26 	0 	0 	0 	0 	0 	309 	3531 	4352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8126      7716      9468      9452      8174      8289      8356      8400      8495      8465     12077     12175     12229     12329     12395     12541 
dram[1]:      4980      9379      9447      9475      8208      8305      8344      8388      8275      8506     12024     12144     12288     12296     12336     12600 
dram[2]:      4912      9444      9394      9494      8237      8357      8402      8437      8472      8487     12141     12175     12274     12431     12542     12506 
dram[3]:      5438      9435      9402      9485      8300      8399      8347      8435      8457      8248     12217     12232     12281     12393     12416     12497 
dram[4]:      6227      9394      9427      9493      8208      8300      8398      8396      8484      8542     12118     12244     12304     12341     12449     12539 
dram[5]:      6925      9128      9432      9510      8213      8322      8360      8416      8527      8533     12128     12156     12372     12448     12536     12607 
average row accesses per activate:
dram[0]: 13.400000 22.000000 32.000000 32.000000  4.421052  4.666667  3.368421  4.129032  4.266667  3.200000  4.266667  3.555556  3.121951  2.909091  2.844445  2.782609 
dram[1]: 16.750000 32.000000 32.000000 32.000000  4.666667  4.000000  3.200000  3.764706  3.121951  3.555556  4.266667  4.129032  2.782609  2.612245  2.976744  2.560000 
dram[2]: 22.000000 32.000000 32.000000 32.000000  4.941176  3.384615  4.266667  3.555556  4.000000  4.000000  4.266667  4.000000  2.666667  2.976744  2.782609  2.909091 
dram[3]: 22.000000 32.000000 32.000000 32.000000  3.652174  4.400000  4.000000  3.200000  3.764706  3.555556  3.368421  4.266667  2.909091  2.666667  2.560000  3.200000 
dram[4]: 22.000000 32.000000 32.000000 32.000000  3.818182  4.400000  3.657143  3.764706  3.764706  4.266667  4.000000  3.764706  2.844445  2.844445  2.723404  3.047619 
dram[5]: 22.000000 21.666666 32.000000 32.000000  5.250000  4.888889  2.909091  3.200000  3.282051  3.764706  5.120000  4.000000  2.666667  2.723404  2.976744  2.560000 
average row locality = 10257/2623 = 3.910408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        66        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[1]:        67        64        64        64        74        74        96        96        96        96        96        96        96        96        96        96 
dram[2]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[3]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[4]:        66        64        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
dram[5]:        66        65        64        64        74        76        96        96        96        96        96        96        96        96        96        96 
total reads: 8209
bank skew: 96/64 = 1.50
chip skew: 1369/1367 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[1]:         0         0         0         0        10        10        32        32        32        32        32        32        32        32        32        32 
dram[2]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[3]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[4]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
dram[5]:         0         0         0         0        10        12        32        32        32        32        32        32        32        32        32        32 
total reads: 2048
min_bank_accesses = 0!
chip skew: 342/340 = 1.01
average mf latency per bank:
dram[0]:        499       448       468       458       431       427       366       371       369       367       367       367       367       366       361       355
dram[1]:        503       472       474       463       430       430       365       371       362       360       363       364       366       366       361       352
dram[2]:        447       464       460       469       426       417       364       367       367       370       365       361       361       366       353       358
dram[3]:        460       463       466       472       430       426       370       367       361       369       364       363       370       365       357       361
dram[4]:        453       463       465       460       426       416       371       367       372       363       367       362       366       362       362       355
dram[5]:        453       466       471       466       435       417       366       372       365       361       364       364       368       365       361       354
maximum mf latency per bank:
dram[0]:        375       345       346       315       412       384       380       421       404       381       399       388       408       380       451       401
dram[1]:        361       369       355       318       366       375       371       400       373       382       384       386       434       374       405       379
dram[2]:        345       348       345       363       372       388       408       393       425       378       388       391       398       406       398       409
dram[3]:        347       330       335       352       367       403       383       398       385       374       417       403       416       390       399       377
dram[4]:        370       347       348       346       352       396       394       399       391       382       406       366       425       386       422       392
dram[5]:        357       341       353       332       367       343       392       358       447       396       406       393       432       459       416       451

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29979 n_act=430 n_pre=414 n_req=1709 n_rd=2738 n_write=680 bw_util=0.1996
n_activity=16206 dram_eff=0.4218
bk0: 134a 33717i bk1: 132a 33851i bk2: 128a 33837i bk3: 128a 33843i bk4: 148a 32721i bk5: 148a 33024i bk6: 192a 32005i bk7: 192a 31831i bk8: 192a 32054i bk9: 192a 31680i bk10: 192a 32076i bk11: 192a 31736i bk12: 192a 31584i bk13: 192a 31339i bk14: 192a 31956i bk15: 192a 31958i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.657633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29945 n_act=449 n_pre=433 n_req=1707 n_rd=2734 n_write=680 bw_util=0.1994
n_activity=16304 dram_eff=0.4188
bk0: 134a 33711i bk1: 128a 33847i bk2: 128a 33863i bk3: 128a 33901i bk4: 148a 33007i bk5: 148a 32621i bk6: 192a 31713i bk7: 192a 31934i bk8: 192a 31902i bk9: 192a 31956i bk10: 192a 32145i bk11: 192a 31769i bk12: 192a 31405i bk13: 192a 31380i bk14: 192a 32068i bk15: 192a 31854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.625829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29987 n_act=425 n_pre=409 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1998
n_activity=16369 dram_eff=0.4179
bk0: 132a 33717i bk1: 128a 33864i bk2: 128a 33806i bk3: 128a 33807i bk4: 148a 33015i bk5: 152a 32672i bk6: 192a 32055i bk7: 192a 31837i bk8: 192a 31737i bk9: 192a 31817i bk10: 192a 31838i bk11: 192a 31874i bk12: 192a 31494i bk13: 192a 31650i bk14: 192a 32071i bk15: 192a 32034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.675769
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29949 n_act=444 n_pre=428 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1998
n_activity=16350 dram_eff=0.4183
bk0: 132a 33759i bk1: 128a 33879i bk2: 128a 33849i bk3: 128a 33970i bk4: 148a 32792i bk5: 152a 33007i bk6: 192a 32029i bk7: 192a 31797i bk8: 192a 31894i bk9: 192a 31540i bk10: 192a 31817i bk11: 192a 31764i bk12: 192a 31373i bk13: 192a 31275i bk14: 192a 31867i bk15: 192a 32069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.642797
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29979 n_act=429 n_pre=413 n_req=1710 n_rd=2736 n_write=684 bw_util=0.1998
n_activity=15983 dram_eff=0.428
bk0: 132a 33775i bk1: 128a 33881i bk2: 128a 33902i bk3: 128a 33801i bk4: 148a 32868i bk5: 152a 32814i bk6: 192a 31808i bk7: 192a 31807i bk8: 192a 31816i bk9: 192a 31962i bk10: 192a 31808i bk11: 192a 31841i bk12: 192a 31570i bk13: 192a 31402i bk14: 192a 31953i bk15: 192a 31999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.677083
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=34241 n_nop=29943 n_act=446 n_pre=430 n_req=1711 n_rd=2738 n_write=684 bw_util=0.1999
n_activity=16319 dram_eff=0.4194
bk0: 132a 33750i bk1: 130a 33839i bk2: 128a 33925i bk3: 128a 33835i bk4: 148a 33093i bk5: 152a 32773i bk6: 192a 31651i bk7: 192a 31729i bk8: 192a 31603i bk9: 192a 31855i bk10: 192a 32122i bk11: 192a 31828i bk12: 192a 31223i bk13: 192a 31471i bk14: 192a 31917i bk15: 192a 31764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.655121

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 326
L2_cache_bank[1]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 179
L2_cache_bank[2]: Access = 1409, Miss = 685, Miss_rate = 0.486, Pending_hits = 9, Reservation_fails = 266
L2_cache_bank[3]: Access = 1364, Miss = 682, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 206
L2_cache_bank[5]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 191
L2_cache_bank[7]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 184
L2_cache_bank[9]: Access = 1368, Miss = 684, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1394, Miss = 684, Miss_rate = 0.491, Pending_hits = 6, Reservation_fails = 184
L2_cache_bank[11]: Access = 1383, Miss = 685, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 116
L2_total_cache_accesses = 16639
L2_total_cache_misses = 8209
L2_total_cache_miss_rate = 0.4934
L2_total_cache_pending_hits = 51
L2_total_cache_reservation_fails = 1652
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8192
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 213
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8192
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 165
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 45
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1439
L2_cache_data_port_util = 0.134
L2_cache_fill_port_util = 0.105

icnt_total_pkts_mem_to_simt=50367
icnt_total_pkts_simt_to_mem=49407
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.4396
	minimum = 6
	maximum = 154
Network latency average = 12.1928
	minimum = 6
	maximum = 141
Slowest packet = 4801
Flit latency average = 11.4758
	minimum = 6
	maximum = 137
Slowest flit = 15256
Fragmentation average = 0.00270449
	minimum = 0
	maximum = 90
Injected packet rate average = 0.0475124
	minimum = 0.0401295 (at node 0)
	maximum = 0.0543156 (at node 15)
Accepted packet rate average = 0.0475124
	minimum = 0.0401295 (at node 0)
	maximum = 0.0543156 (at node 15)
Injected flit rate average = 0.142451
	minimum = 0.119078 (at node 0)
	maximum = 0.16526 (at node 15)
Accepted flit rate average= 0.142451
	minimum = 0.121545 (at node 0)
	maximum = 0.159477 (at node 15)
Injected packet length average = 2.9982
Accepted packet length average = 2.9982
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4396 (1 samples)
	minimum = 6 (1 samples)
	maximum = 154 (1 samples)
Network latency average = 12.1928 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Flit latency average = 11.4758 (1 samples)
	minimum = 6 (1 samples)
	maximum = 137 (1 samples)
Fragmentation average = 0.00270449 (1 samples)
	minimum = 0 (1 samples)
	maximum = 90 (1 samples)
Injected packet rate average = 0.0475124 (1 samples)
	minimum = 0.0401295 (1 samples)
	maximum = 0.0543156 (1 samples)
Accepted packet rate average = 0.0475124 (1 samples)
	minimum = 0.0401295 (1 samples)
	maximum = 0.0543156 (1 samples)
Injected flit rate average = 0.142451 (1 samples)
	minimum = 0.119078 (1 samples)
	maximum = 0.16526 (1 samples)
Accepted flit rate average = 0.142451 (1 samples)
	minimum = 0.121545 (1 samples)
	maximum = 0.159477 (1 samples)
Injected packet size average = 2.9982 (1 samples)
Accepted packet size average = 2.9982 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 222629 (inst/sec)
gpgpu_simulation_rate = 762 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
32882.546875
GPGPU-Sim: exit_simulation called
GPGPU-Sim: simulation thread signaled exit
SUCCESS
