

================================================================
== Vitis HLS Report for 'master_fix_Pipeline_Initialization_SoftMax_Loop'
================================================================
* Date:           Wed Aug 17 18:09:50 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.080 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.104 us|  0.104 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Initialization_SoftMax_Loop  |        8|        8|         6|          1|          1|     4|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1699|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     914|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     914|   1915|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_36_1_1_U1016  |mux_42_36_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+-----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+-----+------------+------------+
    |add_ln309_fu_194_p2         |         +|   0|  0|   11|           3|           1|
    |add_ln961_fu_386_p2         |         +|   0|  0|   39|          32|           7|
    |add_ln968_fu_465_p2         |         +|   0|  0|   11|          11|          11|
    |lsb_index_fu_291_p2         |         +|   0|  0|   39|          32|           7|
    |m_3_fu_426_p2               |         +|   0|  0|   71|          64|          64|
    |sub_ln947_fu_277_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln950_fu_312_p2         |         -|   0|  0|   14|           5|           6|
    |sub_ln962_fu_401_p2         |         -|   0|  0|   39|           6|          32|
    |sub_ln968_fu_460_p2         |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_236_p2             |         -|   0|  0|   43|           1|          36|
    |and_ln949_fu_352_p2         |       and|   0|  0|    2|           1|           1|
    |p_Result_2_fu_327_p2        |       and|   0|  0|   36|          36|          36|
    |tobool31_i_i_i11_fu_377_p2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln309_fu_188_p2        |      icmp|   0|  0|    9|           3|           4|
    |icmp_ln310_1_fu_525_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln310_2_fu_538_p2      |      icmp|   0|  0|    8|           2|           1|
    |icmp_ln310_fu_513_p2        |      icmp|   0|  0|    8|           2|           3|
    |icmp_ln938_fu_231_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln949_fu_306_p2        |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln950_fu_332_p2        |      icmp|   0|  0|   19|          36|           1|
    |icmp_ln961_fu_371_p2        |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln950_fu_321_p2        |      lshr|   0|  0|  116|           2|          36|
    |lshr_ln961_fu_395_p2        |      lshr|   0|  0|  182|          64|          64|
    |a_fu_365_p2                 |        or|   0|  0|    2|           1|           1|
    |m_1_fu_416_p3               |    select|   0|  0|   64|           1|          64|
    |m_3_13_fu_530_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_14_fu_543_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_15_fu_551_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_16_fu_558_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_17_fu_566_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_18_fu_574_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_19_fu_581_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_20_fu_589_p3            |    select|   0|  0|   64|           1|          64|
    |m_3_21_fu_494_p3            |    select|   0|  0|   64|           1|           1|
    |m_3_35_fu_518_p3            |    select|   0|  0|   64|           1|          64|
    |select_ln946_fu_453_p3      |    select|   0|  0|   10|           1|          10|
    |tmp_V_2_fu_241_p3           |    select|   0|  0|   36|           1|          36|
    |shl_ln962_fu_410_p2         |       shl|   0|  0|  182|          64|          64|
    |ap_enable_pp0               |       xor|   0|  0|    2|           1|           2|
    |xor_ln952_fu_346_p2         |       xor|   0|  0|    2|           1|           2|
    +----------------------------+----------+----+---+-----+------------+------------+
    |Total                       |          |   0|  0| 1699|         493|        1114|
    +----------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_1_fu_108               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_1_fu_108                        |   3|   0|    3|          0|
    |icmp_ln309_reg_667                |   1|   0|    1|          0|
    |icmp_ln938_reg_691                |   1|   0|    1|          0|
    |icmp_ln961_reg_720                |   1|   0|    1|          0|
    |m_3_04_fu_124                     |  64|   0|   64|          0|
    |m_3_10_fu_120                     |  64|   0|   64|          0|
    |m_3_1_fu_112                      |  64|   0|   64|          0|
    |m_3_21_reg_740                    |  64|   0|   64|          0|
    |m_3_7_fu_116                      |  64|   0|   64|          0|
    |m_reg_730                         |  63|   0|   63|          0|
    |p_Result_4_reg_735                |   1|   0|    1|          0|
    |p_Result_6_reg_685                |   1|   0|    1|          0|
    |p_Val2_s_reg_678                  |  36|   0|   36|          0|
    |sub_ln947_reg_703                 |  32|   0|   32|          0|
    |sub_ln947_reg_703_pp0_iter2_reg   |  32|   0|   32|          0|
    |tmp_V_2_reg_696                   |  36|   0|   36|          0|
    |tmp_V_2_reg_696_pp0_iter2_reg     |  36|   0|   36|          0|
    |tobool31_i_i_i11_reg_725          |   1|   0|    1|          0|
    |trunc_ln938_reg_671               |   2|   0|    2|          0|
    |trunc_ln946_reg_715               |  11|   0|   11|          0|
    |trunc_ln950_reg_710               |   6|   0|    6|          0|
    |icmp_ln309_reg_667                |  64|  32|    1|          0|
    |icmp_ln938_reg_691                |  64|  32|    1|          0|
    |p_Result_6_reg_685                |  64|  32|    1|          0|
    |trunc_ln938_reg_671               |  64|  32|    2|          0|
    |trunc_ln946_reg_715               |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 914| 160|  610|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  master_fix_Pipeline_Initialization_SoftMax_Loop|  return value|
|den2_V_0_0_05_reload  |   in|   36|     ap_none|                             den2_V_0_0_05_reload|        scalar|
|den2_V_0_1_06_reload  |   in|   36|     ap_none|                             den2_V_0_1_06_reload|        scalar|
|den2_V_0_2_07_reload  |   in|   36|     ap_none|                             den2_V_0_2_07_reload|        scalar|
|den2_V_0_3_08_reload  |   in|   36|     ap_none|                             den2_V_0_3_08_reload|        scalar|
|m_3_04_out            |  out|   64|      ap_vld|                                       m_3_04_out|       pointer|
|m_3_04_out_ap_vld     |  out|    1|      ap_vld|                                       m_3_04_out|       pointer|
|m_2_03_out            |  out|   64|      ap_vld|                                       m_2_03_out|       pointer|
|m_2_03_out_ap_vld     |  out|    1|      ap_vld|                                       m_2_03_out|       pointer|
|m_3_7_out             |  out|   64|      ap_vld|                                        m_3_7_out|       pointer|
|m_3_7_out_ap_vld      |  out|    1|      ap_vld|                                        m_3_7_out|       pointer|
|m_3_10_out            |  out|   64|      ap_vld|                                       m_3_10_out|       pointer|
|m_3_10_out_ap_vld     |  out|    1|      ap_vld|                                       m_3_10_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 9 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%m_3_1 = alloca i32 1"   --->   Operation 10 'alloca' 'm_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%m_3_7 = alloca i32 1"   --->   Operation 11 'alloca' 'm_3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%m_3_10 = alloca i32 1"   --->   Operation 12 'alloca' 'm_3_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%m_3_04 = alloca i32 1"   --->   Operation 13 'alloca' 'm_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%den2_V_0_3_08_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_3_08_reload"   --->   Operation 14 'read' 'den2_V_0_3_08_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%den2_V_0_2_07_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_2_07_reload"   --->   Operation 15 'read' 'den2_V_0_2_07_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%den2_V_0_1_06_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_1_06_reload"   --->   Operation 16 'read' 'den2_V_0_1_06_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%den2_V_0_0_05_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %den2_V_0_0_05_reload"   --->   Operation 17 'read' 'den2_V_0_0_05_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S3_S4_PS2_.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = load i3 %i_1"   --->   Operation 20 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln309 = icmp_eq  i3 %i, i3 4" [model_functions.cpp:309]   --->   Operation 22 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln309 = add i3 %i, i3 1" [model_functions.cpp:309]   --->   Operation 24 'add' 'add_ln309' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %.split8_ifconv, void %.preheader3.preheader.exitStub" [model_functions.cpp:309]   --->   Operation 25 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i3 %i"   --->   Operation 26 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.82ns)   --->   "%p_Val2_s = mux i36 @_ssdm_op_Mux.ap_auto.4i36.i2, i36 %den2_V_0_0_05_reload_read, i36 %den2_V_0_1_06_reload_read, i36 %den2_V_0_2_07_reload_read, i36 %den2_V_0_3_08_reload_read, i2 %trunc_ln938"   --->   Operation 27 'mux' 'p_Val2_s' <Predicate = (!icmp_ln309)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %p_Val2_s, i32 35"   --->   Operation 28 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln309 = store i3 %add_ln309, i3 %i_1" [model_functions.cpp:309]   --->   Operation 29 'store' 'store_ln309' <Predicate = (!icmp_ln309)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.39>
ST_2 : Operation 30 [1/1] (2.50ns)   --->   "%icmp_ln938 = icmp_eq  i36 %p_Val2_s, i36 0"   --->   Operation 30 'icmp' 'icmp_ln938' <Predicate = true> <Delay = 2.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.71ns)   --->   "%tmp_V = sub i36 0, i36 %p_Val2_s"   --->   Operation 31 'sub' 'tmp_V' <Predicate = (p_Result_6)> <Delay = 2.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.12ns)   --->   "%tmp_V_2 = select i1 %p_Result_6, i36 %tmp_V, i36 %p_Val2_s"   --->   Operation 32 'select' 'tmp_V_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i36 @llvm.part.select.i36, i36 %tmp_V_2, i32 35, i32 0"   --->   Operation 33 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 268435455, i36 %p_Result_s"   --->   Operation 34 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = cttz i64 @llvm.cttz.i64, i64 %p_Result_7, i1 1"   --->   Operation 35 'cttz' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%l = trunc i64 %tmp"   --->   Operation 36 'trunc' 'l' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.55ns)   --->   "%sub_ln947 = sub i32 36, i32 %l"   --->   Operation 37 'sub' 'sub_ln947' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln950 = trunc i32 %sub_ln947"   --->   Operation 38 'trunc' 'trunc_ln950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln946 = trunc i64 %tmp"   --->   Operation 39 'trunc' 'trunc_ln946' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.00>
ST_3 : Operation 40 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln947, i32 4294967243"   --->   Operation 40 'add' 'lsb_index' <Predicate = (!icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 41 'partselect' 'tmp_2' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (2.47ns)   --->   "%icmp_ln949 = icmp_sgt  i31 %tmp_2, i31 0"   --->   Operation 42 'icmp' 'icmp_ln949' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.82ns)   --->   "%sub_ln950 = sub i6 26, i6 %trunc_ln950"   --->   Operation 43 'sub' 'sub_ln950' <Predicate = (!icmp_ln938)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%zext_ln950 = zext i6 %sub_ln950"   --->   Operation 44 'zext' 'zext_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%lshr_ln950 = lshr i36 68719476735, i36 %zext_ln950"   --->   Operation 45 'lshr' 'lshr_ln950' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln950)   --->   "%p_Result_2 = and i36 %tmp_V_2, i36 %lshr_ln950"   --->   Operation 46 'and' 'p_Result_2' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.94ns) (out node of the LUT)   --->   "%icmp_ln950 = icmp_ne  i36 %p_Result_2, i36 0"   --->   Operation 47 'icmp' 'icmp_ln950' <Predicate = (!icmp_ln938)> <Delay = 2.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 48 'bitselect' 'tmp_3' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%xor_ln952 = xor i1 %tmp_3, i1 1"   --->   Operation 49 'xor' 'xor_ln952' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%and_ln949 = and i1 %icmp_ln949, i1 %icmp_ln950"   --->   Operation 50 'and' 'and_ln949' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %tmp_V_2, i32 %lsb_index"   --->   Operation 51 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node tobool31_i_i_i11)   --->   "%a = or i1 %p_Result_3, i1 %and_ln949"   --->   Operation 52 'or' 'a' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.47ns)   --->   "%icmp_ln961 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 53 'icmp' 'icmp_ln961' <Predicate = (!icmp_ln938)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool31_i_i_i11 = and i1 %a, i1 %xor_ln952"   --->   Operation 54 'and' 'tobool31_i_i_i11' <Predicate = (!icmp_ln938)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.08>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln960 = zext i36 %tmp_V_2"   --->   Operation 55 'zext' 'zext_ln960' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln961 = add i32 %sub_ln947, i32 4294967242"   --->   Operation 56 'add' 'add_ln961' <Predicate = (icmp_ln961 & !icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln961 = zext i32 %add_ln961"   --->   Operation 57 'zext' 'zext_ln961' <Predicate = (icmp_ln961 & !icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln961 = lshr i64 %zext_ln960, i64 %zext_ln961"   --->   Operation 58 'lshr' 'lshr_ln961' <Predicate = (icmp_ln961 & !icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (2.55ns)   --->   "%sub_ln962 = sub i32 54, i32 %sub_ln947"   --->   Operation 59 'sub' 'sub_ln962' <Predicate = (!icmp_ln961 & !icmp_ln938)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln962 = zext i32 %sub_ln962"   --->   Operation 60 'zext' 'zext_ln962' <Predicate = (!icmp_ln961 & !icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln962 = shl i64 %zext_ln960, i64 %zext_ln962"   --->   Operation 61 'shl' 'shl_ln962' <Predicate = (!icmp_ln961 & !icmp_ln938)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_1 = select i1 %icmp_ln961, i64 %lshr_ln961, i64 %shl_ln962"   --->   Operation 62 'select' 'm_1' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln964 = zext i1 %tobool31_i_i_i11"   --->   Operation 63 'zext' 'zext_ln964' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (4.52ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_1, i64 %zext_ln964"   --->   Operation 64 'add' 'm_3' <Predicate = (!icmp_ln938)> <Delay = 4.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 65 'partselect' 'm' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 66 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln938)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.92>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln965 = zext i63 %m"   --->   Operation 67 'zext' 'zext_ln965' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln946 = select i1 %p_Result_4, i11 1023, i11 1022"   --->   Operation 68 'select' 'select_ln946' <Predicate = (!icmp_ln938)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln968 = sub i11 17, i11 %trunc_ln946"   --->   Operation 69 'sub' 'sub_ln968' <Predicate = (!icmp_ln938)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 70 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln968 = add i11 %sub_ln968, i11 %select_ln946"   --->   Operation 70 'add' 'add_ln968' <Predicate = (!icmp_ln938)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_6, i11 %add_ln968"   --->   Operation 71 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln965, i12 %tmp_s, i32 52, i32 63"   --->   Operation 72 'partset' 'p_Result_8' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln741 = bitcast i64 %p_Result_8"   --->   Operation 73 'bitcast' 'bitcast_ln741' <Predicate = (!icmp_ln938)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.48ns)   --->   "%m_3_21 = select i1 %icmp_ln938, i64 0, i64 %bitcast_ln741"   --->   Operation 74 'select' 'm_3_21' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%m_3_1_load = load i64 %m_3_1"   --->   Operation 97 'load' 'm_3_1_load' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%m_3_7_load = load i64 %m_3_7"   --->   Operation 98 'load' 'm_3_7_load' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%m_3_10_load = load i64 %m_3_10"   --->   Operation 99 'load' 'm_3_10_load' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%m_3_04_load = load i64 %m_3_04"   --->   Operation 100 'load' 'm_3_04_load' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_04_out, i64 %m_3_04_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_2_03_out, i64 %m_3_10_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_7_out, i64 %m_3_7_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %m_3_10_out, i64 %m_3_1_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln309)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.92>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%m_3_1_load_1 = load i64 %m_3_1" [model_functions.cpp:310]   --->   Operation 75 'load' 'm_3_1_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%m_3_7_load_1 = load i64 %m_3_7" [model_functions.cpp:310]   --->   Operation 76 'load' 'm_3_7_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%m_3_10_load_1 = load i64 %m_3_10" [model_functions.cpp:310]   --->   Operation 77 'load' 'm_3_10_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%m_3_04_load_1 = load i64 %m_3_04" [model_functions.cpp:310]   --->   Operation 78 'load' 'm_3_04_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln306 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [model_functions.cpp:306]   --->   Operation 79 'specloopname' 'specloopname_ln306' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln310 = icmp_eq  i2 %trunc_ln938, i2 2" [model_functions.cpp:310]   --->   Operation 80 'icmp' 'icmp_ln310' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_3_13)   --->   "%m_3_35 = select i1 %icmp_ln310, i64 %m_3_04_load_1, i64 %m_3_21" [model_functions.cpp:310]   --->   Operation 81 'select' 'm_3_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln310_1 = icmp_eq  i2 %trunc_ln938, i2 1" [model_functions.cpp:310]   --->   Operation 82 'icmp' 'icmp_ln310_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_13 = select i1 %icmp_ln310_1, i64 %m_3_04_load_1, i64 %m_3_35" [model_functions.cpp:310]   --->   Operation 83 'select' 'm_3_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln310_2 = icmp_eq  i2 %trunc_ln938, i2 0" [model_functions.cpp:310]   --->   Operation 84 'icmp' 'icmp_ln310_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_14 = select i1 %icmp_ln310_2, i64 %m_3_04_load_1, i64 %m_3_13" [model_functions.cpp:310]   --->   Operation 85 'select' 'm_3_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node m_3_16)   --->   "%m_3_15 = select i1 %icmp_ln310, i64 %m_3_21, i64 %m_3_10_load_1" [model_functions.cpp:310]   --->   Operation 86 'select' 'm_3_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_16 = select i1 %icmp_ln310_1, i64 %m_3_10_load_1, i64 %m_3_15" [model_functions.cpp:310]   --->   Operation 87 'select' 'm_3_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_17 = select i1 %icmp_ln310_2, i64 %m_3_10_load_1, i64 %m_3_16" [model_functions.cpp:310]   --->   Operation 88 'select' 'm_3_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node m_3_19)   --->   "%m_3_18 = select i1 %icmp_ln310_1, i64 %m_3_21, i64 %m_3_7_load_1" [model_functions.cpp:310]   --->   Operation 89 'select' 'm_3_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (1.48ns) (out node of the LUT)   --->   "%m_3_19 = select i1 %icmp_ln310_2, i64 %m_3_7_load_1, i64 %m_3_18" [model_functions.cpp:310]   --->   Operation 90 'select' 'm_3_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.48ns)   --->   "%m_3_20 = select i1 %icmp_ln310_2, i64 %m_3_21, i64 %m_3_1_load_1" [model_functions.cpp:310]   --->   Operation 91 'select' 'm_3_20' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%store_ln310 = store i64 %m_3_14, i64 %m_3_04" [model_functions.cpp:310]   --->   Operation 92 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln310 = store i64 %m_3_17, i64 %m_3_10" [model_functions.cpp:310]   --->   Operation 93 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln310 = store i64 %m_3_19, i64 %m_3_7" [model_functions.cpp:310]   --->   Operation 94 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln310 = store i64 %m_3_20, i64 %m_3_1" [model_functions.cpp:310]   --->   Operation 95 'store' 'store_ln310' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10dense2_fixPK8ap_fixedILi36ELi17EL9ap_q_mode4EL9ap_o_mode3ELi0EEPA16_S3_S4_PS2_.exit"   --->   Operation 96 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ den2_V_0_0_05_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_1_06_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_2_07_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ den2_V_0_3_08_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_3_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_2_03_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_3_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_3_10_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                       (alloca           ) [ 0100000]
m_3_1                     (alloca           ) [ 0111111]
m_3_7                     (alloca           ) [ 0111111]
m_3_10                    (alloca           ) [ 0111111]
m_3_04                    (alloca           ) [ 0111111]
den2_V_0_3_08_reload_read (read             ) [ 0000000]
den2_V_0_2_07_reload_read (read             ) [ 0000000]
den2_V_0_1_06_reload_read (read             ) [ 0000000]
den2_V_0_0_05_reload_read (read             ) [ 0000000]
store_ln0                 (store            ) [ 0000000]
br_ln0                    (br               ) [ 0000000]
i                         (load             ) [ 0000000]
specpipeline_ln0          (specpipeline     ) [ 0000000]
icmp_ln309                (icmp             ) [ 0111110]
empty                     (speclooptripcount) [ 0000000]
add_ln309                 (add              ) [ 0000000]
br_ln309                  (br               ) [ 0000000]
trunc_ln938               (trunc            ) [ 0111111]
p_Val2_s                  (mux              ) [ 0110000]
p_Result_6                (bitselect        ) [ 0111110]
store_ln309               (store            ) [ 0000000]
icmp_ln938                (icmp             ) [ 0101110]
tmp_V                     (sub              ) [ 0000000]
tmp_V_2                   (select           ) [ 0101100]
p_Result_s                (partselect       ) [ 0000000]
p_Result_7                (bitconcatenate   ) [ 0000000]
tmp                       (cttz             ) [ 0000000]
l                         (trunc            ) [ 0000000]
sub_ln947                 (sub              ) [ 0101100]
trunc_ln950               (trunc            ) [ 0101000]
trunc_ln946               (trunc            ) [ 0101110]
lsb_index                 (add              ) [ 0000000]
tmp_2                     (partselect       ) [ 0000000]
icmp_ln949                (icmp             ) [ 0000000]
sub_ln950                 (sub              ) [ 0000000]
zext_ln950                (zext             ) [ 0000000]
lshr_ln950                (lshr             ) [ 0000000]
p_Result_2                (and              ) [ 0000000]
icmp_ln950                (icmp             ) [ 0000000]
tmp_3                     (bitselect        ) [ 0000000]
xor_ln952                 (xor              ) [ 0000000]
and_ln949                 (and              ) [ 0000000]
p_Result_3                (bitselect        ) [ 0000000]
a                         (or               ) [ 0000000]
icmp_ln961                (icmp             ) [ 0100100]
tobool31_i_i_i11          (and              ) [ 0100100]
zext_ln960                (zext             ) [ 0000000]
add_ln961                 (add              ) [ 0000000]
zext_ln961                (zext             ) [ 0000000]
lshr_ln961                (lshr             ) [ 0000000]
sub_ln962                 (sub              ) [ 0000000]
zext_ln962                (zext             ) [ 0000000]
shl_ln962                 (shl              ) [ 0000000]
m_1                       (select           ) [ 0000000]
zext_ln964                (zext             ) [ 0000000]
m_3                       (add              ) [ 0000000]
m                         (partselect       ) [ 0100010]
p_Result_4                (bitselect        ) [ 0100010]
zext_ln965                (zext             ) [ 0000000]
select_ln946              (select           ) [ 0000000]
sub_ln968                 (sub              ) [ 0000000]
add_ln968                 (add              ) [ 0000000]
tmp_s                     (bitconcatenate   ) [ 0000000]
p_Result_8                (partset          ) [ 0000000]
bitcast_ln741             (bitcast          ) [ 0000000]
m_3_21                    (select           ) [ 0100001]
m_3_1_load_1              (load             ) [ 0000000]
m_3_7_load_1              (load             ) [ 0000000]
m_3_10_load_1             (load             ) [ 0000000]
m_3_04_load_1             (load             ) [ 0000000]
specloopname_ln306        (specloopname     ) [ 0000000]
icmp_ln310                (icmp             ) [ 0000000]
m_3_35                    (select           ) [ 0000000]
icmp_ln310_1              (icmp             ) [ 0000000]
m_3_13                    (select           ) [ 0000000]
icmp_ln310_2              (icmp             ) [ 0000000]
m_3_14                    (select           ) [ 0000000]
m_3_15                    (select           ) [ 0000000]
m_3_16                    (select           ) [ 0000000]
m_3_17                    (select           ) [ 0000000]
m_3_18                    (select           ) [ 0000000]
m_3_19                    (select           ) [ 0000000]
m_3_20                    (select           ) [ 0000000]
store_ln310               (store            ) [ 0000000]
store_ln310               (store            ) [ 0000000]
store_ln310               (store            ) [ 0000000]
store_ln310               (store            ) [ 0000000]
br_ln0                    (br               ) [ 0000000]
m_3_1_load                (load             ) [ 0000000]
m_3_7_load                (load             ) [ 0000000]
m_3_10_load               (load             ) [ 0000000]
m_3_04_load               (load             ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
write_ln0                 (write            ) [ 0000000]
ret_ln0                   (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="den2_V_0_0_05_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_0_05_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="den2_V_0_1_06_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_1_06_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="den2_V_0_2_07_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_2_07_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="den2_V_0_3_08_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="den2_V_0_3_08_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_3_04_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_04_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_2_03_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_2_03_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_3_7_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_7_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_3_10_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_3_10_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i36"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i36.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i36.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i28.i36"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="i_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="m_3_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="m_3_7_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_7/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="m_3_10_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_10/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="m_3_04_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m_3_04/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="den2_V_0_3_08_reload_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="36" slack="0"/>
<pin id="130" dir="0" index="1" bw="36" slack="0"/>
<pin id="131" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_3_08_reload_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="den2_V_0_2_07_reload_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="36" slack="0"/>
<pin id="136" dir="0" index="1" bw="36" slack="0"/>
<pin id="137" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_2_07_reload_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="den2_V_0_1_06_reload_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="36" slack="0"/>
<pin id="142" dir="0" index="1" bw="36" slack="0"/>
<pin id="143" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_1_06_reload_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="den2_V_0_0_05_reload_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="36" slack="0"/>
<pin id="148" dir="0" index="1" bw="36" slack="0"/>
<pin id="149" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="den2_V_0_0_05_reload_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln0_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="64" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="write_ln0_write_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="0" index="2" bw="64" slack="0"/>
<pin id="163" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln0_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="64" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="write_ln0_write_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="3" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln309_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln309_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln938_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln938/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Val2_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="36" slack="0"/>
<pin id="206" dir="0" index="1" bw="36" slack="0"/>
<pin id="207" dir="0" index="2" bw="36" slack="0"/>
<pin id="208" dir="0" index="3" bw="36" slack="0"/>
<pin id="209" dir="0" index="4" bw="36" slack="0"/>
<pin id="210" dir="0" index="5" bw="2" slack="0"/>
<pin id="211" dir="1" index="6" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_Result_6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="36" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln309_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="3" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln938_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="36" slack="1"/>
<pin id="233" dir="0" index="1" bw="36" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln938/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="36" slack="1"/>
<pin id="239" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_V_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="36" slack="0"/>
<pin id="244" dir="0" index="2" bw="36" slack="1"/>
<pin id="245" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="p_Result_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="36" slack="0"/>
<pin id="249" dir="0" index="1" bw="36" slack="0"/>
<pin id="250" dir="0" index="2" bw="7" slack="0"/>
<pin id="251" dir="0" index="3" bw="1" slack="0"/>
<pin id="252" dir="1" index="4" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_Result_7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="36" slack="0"/>
<pin id="261" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_7/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="l_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sub_ln947_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln950_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln950/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="trunc_ln946_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="64" slack="0"/>
<pin id="289" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln946/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="lsb_index_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="7" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_2_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln949_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="0" index="1" bw="31" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln949/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln950_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="1"/>
<pin id="315" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln950/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln950_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln950/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="lshr_ln950_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="6" slack="0"/>
<pin id="324" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln950/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="36" slack="1"/>
<pin id="329" dir="0" index="1" bw="36" slack="0"/>
<pin id="330" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln950_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="36" slack="0"/>
<pin id="334" dir="0" index="1" bw="36" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln950/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="xor_ln952_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln952/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln949_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_Result_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="36" slack="1"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="a_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln961_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln961/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tobool31_i_i_i11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool31_i_i_i11/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln960_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="36" slack="2"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln960/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln961_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln961/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln961_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="lshr_ln961_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="36" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="0"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln961/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sub_ln962_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln962/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln962_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="shl_ln962_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="36" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln962/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="m_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="64" slack="0"/>
<pin id="420" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln964_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln964/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="m_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="m_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="63" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="0" index="3" bw="7" slack="0"/>
<pin id="437" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_Result_4_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="0" index="2" bw="7" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln965_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="63" slack="1"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln965/5 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln946_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="11" slack="0"/>
<pin id="456" dir="0" index="2" bw="11" slack="0"/>
<pin id="457" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln946/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln968_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="3"/>
<pin id="463" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln968/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln968_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="11" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="0"/>
<pin id="468" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln968/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="12" slack="0"/>
<pin id="473" dir="0" index="1" bw="1" slack="4"/>
<pin id="474" dir="0" index="2" bw="11" slack="0"/>
<pin id="475" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="p_Result_8_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="63" slack="0"/>
<pin id="481" dir="0" index="2" bw="12" slack="0"/>
<pin id="482" dir="0" index="3" bw="7" slack="0"/>
<pin id="483" dir="0" index="4" bw="7" slack="0"/>
<pin id="484" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="bitcast_ln741_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln741/5 "/>
</bind>
</comp>

<comp id="494" class="1004" name="m_3_21_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="3"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="0" index="2" bw="64" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_21/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="m_3_1_load_1_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="5"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_1_load_1/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="m_3_7_load_1_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="5"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_7_load_1/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="m_3_10_load_1_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="64" slack="5"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_10_load_1/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="m_3_04_load_1_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="64" slack="5"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_04_load_1/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln310_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="5"/>
<pin id="515" dir="0" index="1" bw="2" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="m_3_35_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="64" slack="1"/>
<pin id="522" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_35/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="icmp_ln310_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="5"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310_1/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="m_3_13_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="64" slack="0"/>
<pin id="533" dir="0" index="2" bw="64" slack="0"/>
<pin id="534" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_13/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="icmp_ln310_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="2" slack="5"/>
<pin id="540" dir="0" index="1" bw="2" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln310_2/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="m_3_14_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="64" slack="0"/>
<pin id="546" dir="0" index="2" bw="64" slack="0"/>
<pin id="547" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_14/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="m_3_15_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="1"/>
<pin id="554" dir="0" index="2" bw="64" slack="0"/>
<pin id="555" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_15/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="m_3_16_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="0"/>
<pin id="561" dir="0" index="2" bw="64" slack="0"/>
<pin id="562" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_16/6 "/>
</bind>
</comp>

<comp id="566" class="1004" name="m_3_17_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="0" index="2" bw="64" slack="0"/>
<pin id="570" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_17/6 "/>
</bind>
</comp>

<comp id="574" class="1004" name="m_3_18_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="1"/>
<pin id="577" dir="0" index="2" bw="64" slack="0"/>
<pin id="578" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_18/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="m_3_19_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="64" slack="0"/>
<pin id="584" dir="0" index="2" bw="64" slack="0"/>
<pin id="585" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_19/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="m_3_20_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="64" slack="1"/>
<pin id="592" dir="0" index="2" bw="64" slack="0"/>
<pin id="593" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_3_20/6 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln310_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="5"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/6 "/>
</bind>
</comp>

<comp id="601" class="1004" name="store_ln310_store_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="0" index="1" bw="64" slack="5"/>
<pin id="604" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="store_ln310_store_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="5"/>
<pin id="609" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln310_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="64" slack="5"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln310/6 "/>
</bind>
</comp>

<comp id="616" class="1004" name="m_3_1_load_load_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="4"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_1_load/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="m_3_7_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="4"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_7_load/5 "/>
</bind>
</comp>

<comp id="624" class="1004" name="m_3_10_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="64" slack="4"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_10_load/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="m_3_04_load_load_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="4"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_3_04_load/5 "/>
</bind>
</comp>

<comp id="632" class="1005" name="i_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="639" class="1005" name="m_3_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="4"/>
<pin id="641" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="m_3_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="m_3_7_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="4"/>
<pin id="648" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="m_3_7 "/>
</bind>
</comp>

<comp id="653" class="1005" name="m_3_10_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="4"/>
<pin id="655" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="m_3_10 "/>
</bind>
</comp>

<comp id="660" class="1005" name="m_3_04_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="4"/>
<pin id="662" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="m_3_04 "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln309_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="4"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln309 "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln938_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="5"/>
<pin id="673" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln938 "/>
</bind>
</comp>

<comp id="678" class="1005" name="p_Val2_s_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="36" slack="1"/>
<pin id="680" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_Result_6_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="691" class="1005" name="icmp_ln938_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln938 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_V_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="36" slack="1"/>
<pin id="698" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sub_ln947_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln950_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="6" slack="1"/>
<pin id="712" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln950 "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln946_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="3"/>
<pin id="717" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln946 "/>
</bind>
</comp>

<comp id="720" class="1005" name="icmp_ln961_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln961 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tobool31_i_i_i11_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool31_i_i_i11 "/>
</bind>
</comp>

<comp id="730" class="1005" name="m_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="63" slack="1"/>
<pin id="732" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Result_4_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="m_3_21_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_3_21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="106" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="106" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="106" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="106" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="185" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="185" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="146" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="140" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="134" pin="2"/><net_sink comp="204" pin=3"/></net>

<net id="216"><net_src comp="128" pin="2"/><net_sink comp="204" pin=4"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="204" pin=5"/></net>

<net id="223"><net_src comp="40" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="204" pin="6"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="230"><net_src comp="194" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="240"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="241" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="247" pin="4"/><net_sink comp="257" pin=2"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="54" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="265" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="56" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="273" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="265" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="291" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="62" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="70" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="291" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="62" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="350"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="306" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="332" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="291" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="352" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="291" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="346" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="390"><net_src comp="72" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="386" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="74" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="383" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="406" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="395" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="410" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="430"><net_src comp="416" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="76" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="16" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="78" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="426" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="458"><net_src comp="82" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="84" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="86" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="453" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=2"/></net>

<net id="485"><net_src comp="90" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="450" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="471" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="488"><net_src comp="92" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="478" pin=4"/></net>

<net id="493"><net_src comp="478" pin="5"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="517"><net_src comp="100" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="510" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="102" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="510" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="537"><net_src comp="518" pin="3"/><net_sink comp="530" pin=2"/></net>

<net id="542"><net_src comp="104" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="510" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="530" pin="3"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="513" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="507" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="525" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="507" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="551" pin="3"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="538" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="507" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="558" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="579"><net_src comp="525" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="504" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="538" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="504" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="588"><net_src comp="574" pin="3"/><net_sink comp="581" pin=2"/></net>

<net id="594"><net_src comp="538" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="595"><net_src comp="501" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="600"><net_src comp="543" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="566" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="581" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="589" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="616" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="631"><net_src comp="628" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="635"><net_src comp="108" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="642"><net_src comp="112" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="649"><net_src comp="116" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="656"><net_src comp="120" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="659"><net_src comp="653" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="663"><net_src comp="124" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="670"><net_src comp="188" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="200" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="681"><net_src comp="204" pin="6"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="688"><net_src comp="218" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="694"><net_src comp="231" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="699"><net_src comp="241" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="702"><net_src comp="696" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="706"><net_src comp="277" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="709"><net_src comp="703" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="713"><net_src comp="283" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="718"><net_src comp="287" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="723"><net_src comp="371" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="728"><net_src comp="377" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="733"><net_src comp="432" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="738"><net_src comp="442" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="743"><net_src comp="494" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="589" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_3_04_out | {5 }
	Port: m_2_03_out | {5 }
	Port: m_3_7_out | {5 }
	Port: m_3_10_out | {5 }
 - Input state : 
	Port: master_fix_Pipeline_Initialization_SoftMax_Loop : den2_V_0_0_05_reload | {1 }
	Port: master_fix_Pipeline_Initialization_SoftMax_Loop : den2_V_0_1_06_reload | {1 }
	Port: master_fix_Pipeline_Initialization_SoftMax_Loop : den2_V_0_2_07_reload | {1 }
	Port: master_fix_Pipeline_Initialization_SoftMax_Loop : den2_V_0_3_08_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln309 : 2
		add_ln309 : 2
		br_ln309 : 3
		trunc_ln938 : 2
		p_Val2_s : 3
		p_Result_6 : 4
		store_ln309 : 3
	State 2
		tmp_V_2 : 1
		p_Result_s : 2
		p_Result_7 : 3
		tmp : 4
		l : 5
		sub_ln947 : 6
		trunc_ln950 : 7
		trunc_ln946 : 5
	State 3
		tmp_2 : 1
		icmp_ln949 : 2
		zext_ln950 : 1
		lshr_ln950 : 2
		p_Result_2 : 3
		icmp_ln950 : 3
		tmp_3 : 1
		xor_ln952 : 2
		and_ln949 : 4
		p_Result_3 : 1
		a : 4
		icmp_ln961 : 1
		tobool31_i_i_i11 : 4
	State 4
		zext_ln961 : 1
		lshr_ln961 : 2
		zext_ln962 : 1
		shl_ln962 : 2
		m_1 : 3
		m_3 : 4
		m : 5
		p_Result_4 : 5
	State 5
		add_ln968 : 1
		tmp_s : 2
		p_Result_8 : 3
		bitcast_ln741 : 4
		m_3_21 : 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		m_3_35 : 1
		m_3_13 : 2
		m_3_14 : 3
		m_3_15 : 1
		m_3_16 : 2
		m_3_17 : 3
		m_3_18 : 1
		m_3_19 : 2
		m_3_20 : 1
		store_ln310 : 4
		store_ln310 : 4
		store_ln310 : 3
		store_ln310 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |             tmp_V_2_fu_241            |    0    |    36   |
|          |               m_1_fu_416              |    0    |    64   |
|          |          select_ln946_fu_453          |    0    |    11   |
|          |             m_3_21_fu_494             |    0    |    64   |
|          |             m_3_35_fu_518             |    0    |    64   |
|          |             m_3_13_fu_530             |    0    |    64   |
|  select  |             m_3_14_fu_543             |    0    |    64   |
|          |             m_3_15_fu_551             |    0    |    64   |
|          |             m_3_16_fu_558             |    0    |    64   |
|          |             m_3_17_fu_566             |    0    |    64   |
|          |             m_3_18_fu_574             |    0    |    64   |
|          |             m_3_19_fu_581             |    0    |    64   |
|          |             m_3_20_fu_589             |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln309_fu_194           |    0    |    11   |
|          |            lsb_index_fu_291           |    0    |    39   |
|    add   |            add_ln961_fu_386           |    0    |    39   |
|          |               m_3_fu_426              |    0    |    71   |
|          |            add_ln968_fu_465           |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|          |              tmp_V_fu_236             |    0    |    43   |
|          |            sub_ln947_fu_277           |    0    |    39   |
|    sub   |            sub_ln950_fu_312           |    0    |    14   |
|          |            sub_ln962_fu_401           |    0    |    39   |
|          |            sub_ln968_fu_460           |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|   lshr   |           lshr_ln950_fu_321           |    0    |    13   |
|          |           lshr_ln961_fu_395           |    0    |   116   |
|----------|---------------------------------------|---------|---------|
|    shl   |            shl_ln962_fu_410           |    0    |   116   |
|----------|---------------------------------------|---------|---------|
|          |           icmp_ln309_fu_188           |    0    |    8    |
|          |           icmp_ln938_fu_231           |    0    |    19   |
|          |           icmp_ln949_fu_306           |    0    |    17   |
|   icmp   |           icmp_ln950_fu_332           |    0    |    19   |
|          |           icmp_ln961_fu_371           |    0    |    18   |
|          |           icmp_ln310_fu_513           |    0    |    8    |
|          |          icmp_ln310_1_fu_525          |    0    |    8    |
|          |          icmp_ln310_2_fu_538          |    0    |    8    |
|----------|---------------------------------------|---------|---------|
|          |           p_Result_2_fu_327           |    0    |    36   |
|    and   |            and_ln949_fu_352           |    0    |    2    |
|          |        tobool31_i_i_i11_fu_377        |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    mux   |            p_Val2_s_fu_204            |    0    |    20   |
|----------|---------------------------------------|---------|---------|
|    xor   |            xor_ln952_fu_346           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|    or    |                a_fu_365               |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|          | den2_V_0_3_08_reload_read_read_fu_128 |    0    |    0    |
|   read   | den2_V_0_2_07_reload_read_read_fu_134 |    0    |    0    |
|          | den2_V_0_1_06_reload_read_read_fu_140 |    0    |    0    |
|          | den2_V_0_0_05_reload_read_read_fu_146 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |         write_ln0_write_fu_152        |    0    |    0    |
|   write  |         write_ln0_write_fu_159        |    0    |    0    |
|          |         write_ln0_write_fu_166        |    0    |    0    |
|          |         write_ln0_write_fu_173        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           trunc_ln938_fu_200          |    0    |    0    |
|   trunc  |                l_fu_273               |    0    |    0    |
|          |           trunc_ln950_fu_283          |    0    |    0    |
|          |           trunc_ln946_fu_287          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           p_Result_6_fu_218           |    0    |    0    |
| bitselect|              tmp_3_fu_338             |    0    |    0    |
|          |           p_Result_3_fu_358           |    0    |    0    |
|          |           p_Result_4_fu_442           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           p_Result_s_fu_247           |    0    |    0    |
|partselect|              tmp_2_fu_296             |    0    |    0    |
|          |                m_fu_432               |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|bitconcatenate|           p_Result_7_fu_257           |    0    |    0    |
|          |              tmp_s_fu_471             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   cttz   |               tmp_fu_265              |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           zext_ln950_fu_317           |    0    |    0    |
|          |           zext_ln960_fu_383           |    0    |    0    |
|   zext   |           zext_ln961_fu_391           |    0    |    0    |
|          |           zext_ln962_fu_406           |    0    |    0    |
|          |           zext_ln964_fu_423           |    0    |    0    |
|          |           zext_ln965_fu_450           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|  partset |           p_Result_8_fu_478           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   1482  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_1_reg_632      |    3   |
|   icmp_ln309_reg_667   |    1   |
|   icmp_ln938_reg_691   |    1   |
|   icmp_ln961_reg_720   |    1   |
|     m_3_04_reg_660     |   64   |
|     m_3_10_reg_653     |   64   |
|      m_3_1_reg_639     |   64   |
|     m_3_21_reg_740     |   64   |
|      m_3_7_reg_646     |   64   |
|        m_reg_730       |   63   |
|   p_Result_4_reg_735   |    1   |
|   p_Result_6_reg_685   |    1   |
|    p_Val2_s_reg_678    |   36   |
|    sub_ln947_reg_703   |   32   |
|     tmp_V_2_reg_696    |   36   |
|tobool31_i_i_i11_reg_725|    1   |
|   trunc_ln938_reg_671  |    2   |
|   trunc_ln946_reg_715  |   11   |
|   trunc_ln950_reg_710  |    6   |
+------------------------+--------+
|          Total         |   515  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1482  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   515  |    -   |
+-----------+--------+--------+
|   Total   |   515  |  1482  |
+-----------+--------+--------+
