<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cbus_drivers_&amp;_functional_image: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">cbus_drivers_&amp;_functional_image
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_defs_o.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
&#160;

<h3><a id="index_o" name="index_o"></a>- o -</h3><ul>
<li>OB_BOOT1_SRAM&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOOT1_SYSTEM&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOOT_ENTRY_FORCED_FLASH&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93">stm32_hal_legacy.h</a></li>
<li>OB_BOOT_ENTRY_FORCED_NONE&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52">stm32_hal_legacy.h</a></li>
<li>OB_BOR_LEVEL_0&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOR_LEVEL_1&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOR_LEVEL_2&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOR_LEVEL_3&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f">stm32l4xx_hal_flash.h</a></li>
<li>OB_BOR_LEVEL_4&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_HW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_STDBY_FREEZE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_STDBY_RUN&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_STOP_FREEZE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_STOP_RUN&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047">stm32l4xx_hal_flash.h</a></li>
<li>OB_IWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce">stm32l4xx_hal_flash.h</a></li>
<li>OB_PCROP_RDP_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3">stm32l4xx_hal_flash.h</a></li>
<li>OB_PCROP_RDP_NOT_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b">stm32l4xx_hal_flash.h</a></li>
<li>OB_RAM_PARITY_CHECK_RESET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9">stm32_hal_legacy.h</a></li>
<li>OB_RAM_PARITY_CHECK_SET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL0&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL1&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL2&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1">stm32_hal_legacy.h</a></li>
<li>OB_RDP_LEVEL_0&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4">stm32l4xx_hal_flash.h</a></li>
<li>OB_RDP_LEVEL_1&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc">stm32l4xx_hal_flash.h</a></li>
<li>OB_RDP_LEVEL_2&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6">stm32l4xx_hal_flash.h</a></li>
<li>OB_SDADC12_VDD_MONITOR_RESET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11">stm32_hal_legacy.h</a></li>
<li>OB_SDADC12_VDD_MONITOR_SET&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3">stm32_hal_legacy.h</a></li>
<li>OB_SHUTDOWN_NORST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895">stm32l4xx_hal_flash.h</a></li>
<li>OB_SHUTDOWN_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc">stm32l4xx_hal_flash.h</a></li>
<li>OB_SRAM2_PARITY_DISABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#ga388861d528db5d266dab3d9bcae3a50f">stm32l4xx_hal_flash.h</a></li>
<li>OB_SRAM2_PARITY_ENABLE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#gae38da2c33e7c1b90b2f8f24038d86660">stm32l4xx_hal_flash.h</a></li>
<li>OB_SRAM2_RST_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5">stm32l4xx_hal_flash.h</a></li>
<li>OB_SRAM2_RST_NOT_ERASE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2">stm32l4xx_hal_flash.h</a></li>
<li>OB_STANDBY_NORST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272">stm32l4xx_hal_flash.h</a></li>
<li>OB_STANDBY_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809">stm32l4xx_hal_flash.h</a></li>
<li>OB_STOP_NORST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584">stm32l4xx_hal_flash.h</a></li>
<li>OB_STOP_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_BOR_LEV&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_IWDG_STDBY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_IWDG_STOP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_IWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_nBOOT1&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_nRST_SHDW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_nRST_STDBY&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_nRST_STOP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_SRAM2_PE&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#gaf7f61a276da546daed9962abcbc1e2ce">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_SRAM2_RST&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750">stm32l4xx_hal_flash.h</a></li>
<li>OB_USER_WWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756">stm32l4xx_hal_flash.h</a></li>
<li>OB_WDG_HW&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3">stm32_hal_legacy.h</a></li>
<li>OB_WDG_SW&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8">stm32_hal_legacy.h</a></li>
<li>OB_WRPAREA_BANK1_AREAA&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91">stm32l4xx_hal_flash.h</a></li>
<li>OB_WRPAREA_BANK1_AREAB&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca">stm32l4xx_hal_flash.h</a></li>
<li>OB_WWDG_HW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f">stm32l4xx_hal_flash.h</a></li>
<li>OB_WWDG_SW&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9">stm32l4xx_hal_flash.h</a></li>
<li>OBEX_BOOTCONFIG&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e">stm32_hal_legacy.h</a></li>
<li>OBEX_PCROP&#160;:&#160;<a class="el" href="group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c">stm32_hal_legacy.h</a></li>
<li>ODEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a">stm32_hal_legacy.h</a></li>
<li>ODSWEN_BitNumber&#160;:&#160;<a class="el" href="group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2">stm32_hal_legacy.h</a></li>
<li>OPAMP&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6">stm32l4a6xx.h</a></li>
<li>OPAMP1&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488">stm32l4a6xx.h</a></li>
<li>OPAMP12_COMMON&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#ga4b1ee26305e87c88f198841409da1214">stm32l4a6xx.h</a></li>
<li>OPAMP1_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd6bce1498db53652cd9e14365631dd">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26fe89b0a8e951d86048f77bbce8fbd3">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_CALSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga139d4533657f05bf9c9e3fd6de380656">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0da24ad32237ab12098531b0837a271c">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPALPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPALPM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPALPM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ab2101563ca27033b684dd17623d416">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPAMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7db35be52d67f04c5fa6a1a832625ae5">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPARANGE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPARANGE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_OPARANGE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bea9a71dc78101698cf1df59bcda075">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_PGAGAIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_PGAGAIN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_PGAGAIN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_PGAGAIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_PGAGAIN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4785f40b7329adfe05aaaa7c5941722e">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_USERTRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_USERTRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_USERTRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5131d98e569863a0c69dad00288314">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VMSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VMSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VMSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VMSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VMSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae76309f17791f58f98211ea3cbed609a">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VPSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VPSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af">stm32l4a6xx.h</a></li>
<li>OPAMP1_CSR_VPSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3b33c8d1522452e1af6b9f0ecf7c8fe">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb3258dca47c587a271f4fd4f14623da">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d">stm32l4a6xx.h</a></li>
<li>OPAMP1_LPOTR_TRIMLPOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3acfe3dd4f17418525c4fc438971421b">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb900f84ac4ebc8d596d81226541ba24">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb">stm32l4a6xx.h</a></li>
<li>OPAMP1_OTR_TRIMOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1eedb0471b1e7795eefba502f3c450a">stm32l4a6xx.h</a></li>
<li>OPAMP2&#160;:&#160;<a class="el" href="group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e">stm32l4a6xx.h</a></li>
<li>OPAMP2_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab55bab0ad842e467ec64f6fd533ad02e">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b918288dea1ddce23ebe682f8f5dda7">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d9cec22aaafc3a8922b53b90970bc5b">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac550c8ee0c6e1ee735eec230c0e0c2ed">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_CALSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a2f01e8c0bb8f74ec2e05db2e43795f">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga989826bfe4bd293f5ee6e9816fb19ce6">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b6654f0c0541272970cda438b44c08">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05b1557a3d7bcb51a5d1264084f928f4">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPALPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9655c1723d266efe45afd2d4104edee">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPALPM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f27931eaa9192671edae5606cfa42a9">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPALPM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed757c5e1fe823a88b4f11b0cf5a8bc5">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a14681f8b51e020ec028b9fd8799cec">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8558ced1ded8967308e18f95fceb2348">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4aaee5846c725d65cda56f7cc1ff320">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78edb2456481540f8d87f495010df932">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_OPAMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a148b2417dc72f4a7f8c780f7ce16d0">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_PGAGAIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43352f64323d276cf241016401694d25">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_PGAGAIN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga000ff3b227857cd7792d4942ff67e8bd">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_PGAGAIN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebe5b2940ee5c72cb6cd5661831d5647">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_PGAGAIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c84f6eae3947d76bf774307b339662f">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_PGAGAIN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0a72489c9a00717cbf83046b8d1096d">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_USERTRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_USERTRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_USERTRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaac6690c0debf84cdf58bd8733a8192f">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VMSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VMSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VMSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VMSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VMSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7fa393373361be0273f98b45d0c2f4e">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VPSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VPSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5">stm32l4a6xx.h</a></li>
<li>OPAMP2_CSR_VPSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdd379eac6c1b93d7d4ac03eb1b7de87">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca6ee5e9aad37b23598141b8181895e">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4ef8d544386719bb25679b1ef7a484">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae88ccd1b6531e0449dd3ef6355b11c6">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2149494af32d1cb3eb70b44de56130c">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e2be8e9cb74da2ac40f8721674a3360">stm32l4a6xx.h</a></li>
<li>OPAMP2_LPOTR_TRIMLPOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47910cdbfd4a5725ea4ff5934b43bd1c">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d28d7a551f1d768fed19ee8f5c5ef8a">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga158824342911959b698a3488b95a1a0a">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e5af41cbd33bd6cd76c535297fc8e4a">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73bd03c39731a0847da6a983cda5bd05">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62651728968a537c2c1d2fecedf800fb">stm32l4a6xx.h</a></li>
<li>OPAMP2_OTR_TRIMOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac32ec4c6f4f12c02fbd58dff0cd34993">stm32l4a6xx.h</a></li>
<li>OPAMP_BASE&#160;:&#160;<a class="el" href="group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALON&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALON_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALON_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22572bc87e0835ac1c9c21d678cecd23">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALOUT_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf3a793c3a25128015320fe3211b0a20">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_CALSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccb557962b393c58a14137c8bb6f6f5e">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPALPM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPALPM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPALPM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc44451d715c1c75a02468bad6429a5c">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMODE_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMODE_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMODE_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e248c17bf2194fb967b11f2f0c7388">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMPxEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMPxEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_OPAMPxEN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_PGGAIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_PGGAIN_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_PGGAIN_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_PGGAIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_PGGAIN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_USERTRIM&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_USERTRIM_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_USERTRIM_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6089250803220b54bca714acbb7aefc1">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VMSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VMSEL_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VMSEL_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VMSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VMSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga480b38580315aa0940cfc29e8491127f">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VPSEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VPSEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480">stm32l4a6xx.h</a></li>
<li>OPAMP_CSR_VPSEL_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4252d962ff051d1b1b9564c84f5622ee">stm32l4a6xx.h</a></li>
<li>OPAMP_INVERTINGINPUT_VINM&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc">stm32_hal_legacy.h</a></li>
<li>OPAMP_INVERTINGINPUT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2">stm32_hal_legacy.h</a></li>
<li>OPAMP_INVERTINGINPUT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a">stm32_hal_legacy.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5">stm32l4a6xx.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2">stm32l4a6xx.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe5172714779f9eaf95a244c5b843c06">stm32l4a6xx.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850">stm32l4a6xx.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f">stm32l4a6xx.h</a></li>
<li>OPAMP_LPOTR_TRIMLPOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga10191ef87117035b347f51f56248b166">stm32l4a6xx.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP2&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce">stm32_hal_legacy.h</a></li>
<li>OPAMP_NONINVERTINGINPUT_VP3&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e">stm32_hal_legacy.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5">stm32l4a6xx.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474">stm32l4a6xx.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETN_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56dea05ff46186f4a7dae1684f3a9ef8">stm32l4a6xx.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620">stm32l4a6xx.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f">stm32l4a6xx.h</a></li>
<li>OPAMP_OTR_TRIMOFFSETP_Pos&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9843e46c3d5faf3ca1528cc893a3459c">stm32l4a6xx.h</a></li>
<li>OPAMP_PGACONNECT_NO&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83">stm32_hal_legacy.h</a></li>
<li>OPAMP_PGACONNECT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921">stm32_hal_legacy.h</a></li>
<li>OPAMP_PGACONNECT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_INVERTINGINPUT_VM0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_INVERTINGINPUT_VM1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP0&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP1&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP2&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02">stm32_hal_legacy.h</a></li>
<li>OPAMP_SEC_NONINVERTINGINPUT_VP3&#160;:&#160;<a class="el" href="group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b">stm32_hal_legacy.h</a></li>
<li>OPTIONBYTE_PCROP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b">stm32l4xx_hal_flash.h</a></li>
<li>OPTIONBYTE_RDP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06">stm32l4xx_hal_flash.h</a></li>
<li>OPTIONBYTE_USER&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5">stm32l4xx_hal_flash.h</a></li>
<li>OPTIONBYTE_WRP&#160;:&#160;<a class="el" href="group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec">stm32l4xx_hal_flash.h</a></li>
<li>OUTPUT_OD&#160;:&#160;<a class="el" href="group___g_p_i_o___private___constants.html#gaea041a6db0843f4b27a6a39b829d56e7">stm32l4xx_hal_gpio.h</a></li>
<li>OUTPUT_PP&#160;:&#160;<a class="el" href="group___g_p_i_o___private___constants.html#ga282324fff426c331d129b53d159ea008">stm32l4xx_hal_gpio.h</a></li>
<li>OUTPUT_TYPE&#160;:&#160;<a class="el" href="group___g_p_i_o___private___constants.html#gaf282b119b7274dd3e3beb01a18ae9803">stm32l4xx_hal_gpio.h</a></li>
<li>Output_type&#160;:&#160;<a class="el" href="_c_o_d_e_c___r_e_g_8h.html#af6c3c2f0ba094b5110f83184be31defb">CODEC_REG.h</a></li>
<li>OUTPUT_TYPE_Pos&#160;:&#160;<a class="el" href="group___g_p_i_o___private___constants.html#gafe471d87fbc31effdccdf78ec66dfd15">stm32l4xx_hal_gpio.h</a></li>
<li>OVR_DATA_OVERWRITTEN&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039">stm32_hal_legacy.h</a></li>
<li>OVR_DATA_PRESERVED&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6">stm32_hal_legacy.h</a></li>
<li>OVR_EVENT&#160;:&#160;<a class="el" href="group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f">stm32_hal_legacy.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
