/*
 / _____)             _              | |
( (____  _____ ____ _| |_ _____  ____| |__
 \____ \| ___ |    (_   _) ___ |/ ___)  _ \
 _____) ) ____| | | || |_| ____( (___| | | |
(______/|_____)_|_|_| \__)_____)\____)_| |_|
  (C)2018 Semtech

Description:
    TODO

License: Revised BSD License, see LICENSE.TXT file include in the project
*/


#ifndef _LORAGW_REG_H
#define _LORAGW_REG_H

/* -------------------------------------------------------------------------- */
/* --- DEPENDANCIES --------------------------------------------------------- */

#include <stdint.h>     /* C99 types */
#include <stdbool.h>    /* bool type */

#include "config.h"     /* library configuration options (dynamically generated) */

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED TYPES ------------------------------------------------ */

struct lgw_reg_s {
    int8_t   page;        /*!< page containing the register (-1 for all pages) */
    uint16_t addr;        /*!< base address of the register (15 bit) */
    uint8_t  offs;        /*!< position of the register LSB (between 0 to 7) */
    bool     sign;        /*!< 1 indicates the register is signed (2 complem.) */
    uint8_t  leng;        /*!< number of bits in the register */
    bool     rdon;        /*!< 1 indicates a read-only register */
    int32_t  dflt;        /*!< register default value */
};

/* -------------------------------------------------------------------------- */
/* --- INTERNAL SHARED FUNCTIONS -------------------------------------------- */

int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value);
int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value);

/* -------------------------------------------------------------------------- */
/* --- PUBLIC MACROS -------------------------------------------------------- */

/* -------------------------------------------------------------------------- */
/* --- PUBLIC CONSTANTS ----------------------------------------------------- */

#define LGW_REG_SUCCESS  0
#define LGW_REG_ERROR    -1

#define SX1302_REG_COMMON_PAGE_PAGE 0
#define SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL 1
#define SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL 2
#define SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN 3
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B 4
#define SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A 5
#define SX1302_REG_COMMON_CTRL1_SX1250_RADIO_B_FGPA_MODE_B 6
#define SX1302_REG_COMMON_CTRL1_SX1250_RADIO_A_FGPA_MODE_B 7
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B 8
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B 9
#define SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A 10
#define SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A 11
#define SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD 12
#define SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT 13
#define SX1302_REG_COMMON_GEN_GLOBAL_EN 14
#define SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE 15
#define SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE 16
#define SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE 17
#define SX1302_REG_COMMON_VERSION_VERSION 18
#define SX1302_REG_COMMON_DUMMY_DUMMY 19
#define SX1302_REG_AGC_MCU_CTRL_CLK_EN 20
#define SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL 21
#define SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR 22
#define SX1302_REG_AGC_MCU_CTRL_HOST_PROG 23
#define SX1302_REG_AGC_MCU_CTRL_PARITY_ERROR 24
#define SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS 25
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN 26
#define SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN 27
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST 28
#define SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN 29
#define SX1302_REG_AGC_MCU_RF_EN_A_PA_EN 30
#define SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN 31
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST 32
#define SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN 33
#define SX1302_REG_AGC_MCU_RF_EN_B_PA_EN 34
#define SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN 35
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT 36
#define SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT 37
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT 38
#define SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT 39
#define SX1302_REG_AGC_MCU_UART_CFG_MSBF 40
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_EN 41
#define SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE 42
#define SX1302_REG_AGC_MCU_UART_CFG_START_LEN 43
#define SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN 44
#define SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN 45
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA 46
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA 47
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA 48
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA 49
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA 50
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA 51
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA 52
#define SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA 53
#define SX1302_REG_AGC_MCU_DUMMY_DUMMY3 54
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN 55
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL 56
#define SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL 57
#define SX1302_REG_CLK_CTRL_DUMMY_DUMMY 58
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_FSM_CLR 59
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS 60
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED 61
#define SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE 62
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 63
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 64
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 65
#define SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 66
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY 67
#define SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY 68
#define SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER 69
#define SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION 70
#define SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE 71
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_CTRL 72
#define SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_SEL 73
#define SX1302_REG_TX_TOP_A_TX_FLAG_TX_TIMEOUT 74
#define SX1302_REG_TX_TOP_A_TX_FLAG_PKT_DONE 75
#define SX1302_REG_TX_TOP_A_AGC_TX_BW_AGC_TX_BW 76
#define SX1302_REG_TX_TOP_A_AGC_TX_PWR_AGC_TX_PWR 77
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 78
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 79
#define SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 80
#define SX1302_REG_TX_TOP_A_TX_FSM_STATUS_TX_STATUS 81
#define SX1302_REG_TX_TOP_A_DUMMY_CONTROL_DUMMY 82
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 83
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE 84
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE 85
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST 86
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC 87
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 88
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_I_OFFSET_I_OFFSET 89
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 90
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 91
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 92
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 93
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 94
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 95
#define SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ 96
#define SX1302_REG_TX_TOP_A_DUMMY_MODULATOR_DUMMY 97
#define SX1302_REG_TX_TOP_A_FSK_PKT_LEN_PKT_LENGTH 98
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_CONT 99
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM 100
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC 101
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN 102
#define SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE 103
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 104
#define SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 105
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_MSB_BIT_RATE 106
#define SX1302_REG_TX_TOP_A_FSK_BIT_RATE_LSB_BIT_RATE 107
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_SIZE 108
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_PREAMBLE_SEQ 109
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_EN 110
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 111
#define SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_EN 112
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 113
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 114
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 115
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 116
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 117
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 118
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 119
#define SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 120
#define SX1302_REG_TX_TOP_A_DUMMY_GSFK_DUMMY 121
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW 122
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF 123
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 124
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET 125
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 126
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE 127
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN 128
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN 129
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX 130
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER 131
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN 132
#define SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH 133
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN 134
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE 135
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START 136
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE 137
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD 138
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB 139
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB 140
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 141
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX 142
#define SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX 143
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS 144
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG 145
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP 146
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT 147
#define SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS 148
#define SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING 149
#define SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB 150
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL 151
#define SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS 152
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE 153
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH 154
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN 155
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS 156
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST 157
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT 158
#define SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS 159
#define SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS 160
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE 161
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE 162
#define SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE 163
#define SX1302_REG_TX_TOP_A_DUMMY_LORA_DUMMY 164
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_FSM_CLR 165
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS 166
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED 167
#define SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE 168
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG 169
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG 170
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG 171
#define SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG 172
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY 173
#define SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY 174
#define SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER 175
#define SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION 176
#define SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE 177
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_CTRL 178
#define SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_SEL 179
#define SX1302_REG_TX_TOP_B_TX_FLAG_TX_TIMEOUT 180
#define SX1302_REG_TX_TOP_B_TX_FLAG_PKT_DONE 181
#define SX1302_REG_TX_TOP_B_AGC_TX_BW_AGC_TX_BW 182
#define SX1302_REG_TX_TOP_B_AGC_TX_PWR_AGC_TX_PWR 183
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT 184
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT 185
#define SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT 186
#define SX1302_REG_TX_TOP_B_TX_FSM_STATUS_TX_STATUS 187
#define SX1302_REG_TX_TOP_B_DUMMY_CONTROL_DUMMY 188
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL 189
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE 190
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE 191
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST 192
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC 193
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN 194
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_I_OFFSET_I_OFFSET 195
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_Q_OFFSET_Q_OFFSET 196
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF 197
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF 198
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF 199
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV 200
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV 201
#define SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ 202
#define SX1302_REG_TX_TOP_B_DUMMY_MODULATOR_DUMMY 203
#define SX1302_REG_TX_TOP_B_FSK_PKT_LEN_PKT_LENGTH 204
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_CONT 205
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM 206
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC 207
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN 208
#define SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE 209
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE 210
#define SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE 211
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_MSB_BIT_RATE 212
#define SX1302_REG_TX_TOP_B_FSK_BIT_RATE_LSB_BIT_RATE 213
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_SIZE 214
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_PREAMBLE_SEQ 215
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_EN 216
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_SELECT_BT 217
#define SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_EN 218
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 219
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 220
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 221
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 222
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 223
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 224
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 225
#define SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 226
#define SX1302_REG_TX_TOP_B_DUMMY_GSFK_DUMMY 227
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW 228
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF 229
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL 230
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET 231
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG 232
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE 233
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN 234
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN 235
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX 236
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER 237
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN 238
#define SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH 239
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN 240
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE 241
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START 242
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE 243
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD 244
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB 245
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB 246
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY 247
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX 248
#define SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX 249
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS 250
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG 251
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP 252
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT 253
#define SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS 254
#define SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING 255
#define SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB 256
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL 257
#define SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS 258
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE 259
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH 260
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN 261
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS 262
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST 263
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT 264
#define SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS 265
#define SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS 266
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE 267
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE 268
#define SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE 269
#define SX1302_REG_TX_TOP_B_DUMMY_LORA_DUMMY 270
#define SX1302_REG_GPIO_GPIO_DIR_H_DIRECTION 271
#define SX1302_REG_GPIO_GPIO_DIR_L_DIRECTION 272
#define SX1302_REG_GPIO_GPIO_OUT_H_OUT_VALUE 273
#define SX1302_REG_GPIO_GPIO_OUT_L_OUT_VALUE 274
#define SX1302_REG_GPIO_GPIO_IN_H_IN_VALUE 275
#define SX1302_REG_GPIO_GPIO_IN_L_IN_VALUE 276
#define SX1302_REG_GPIO_GPIO_PD_H_PD_VALUE 277
#define SX1302_REG_GPIO_GPIO_PD_L_PD_VALUE 278
#define SX1302_REG_GPIO_GPIO_SEL_0_SELECTION 279
#define SX1302_REG_GPIO_GPIO_SEL_1_SELECTION 280
#define SX1302_REG_GPIO_GPIO_SEL_2_SELECTION 281
#define SX1302_REG_GPIO_GPIO_SEL_3_SELECTION 282
#define SX1302_REG_GPIO_GPIO_SEL_4_SELECTION 283
#define SX1302_REG_GPIO_GPIO_SEL_5_SELECTION 284
#define SX1302_REG_GPIO_GPIO_SEL_6_SELECTION 285
#define SX1302_REG_GPIO_GPIO_SEL_7_SELECTION 286
#define SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_11_9_SEL 287
#define SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_8_SEL 288
#define SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_B 289
#define SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_A 290
#define SX1302_REG_GPIO_HOST_IRQ_TX_DONE_B 291
#define SX1302_REG_GPIO_HOST_IRQ_TX_DONE_A 292
#define SX1302_REG_GPIO_HOST_IRQ_TIMESTAMP 293
#define SX1302_REG_GPIO_HOST_IRQ_RX_BUFFER_WATERMARK 294
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_B 295
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_A 296
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_B 297
#define SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_A 298
#define SX1302_REG_GPIO_HOST_IRQ_EN_TIMESTAMP 299
#define SX1302_REG_GPIO_HOST_IRQ_EN_RX_BUFFER_WATERMARK 300
#define SX1302_REG_GPIO_DUMMY_DUMMY 301
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL 302
#define SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN 303
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS 304
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS 305
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS 306
#define SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS 307
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP 308
#define SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP 309
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP 310
#define SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP 311
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET3_TIMESTAMP 312
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET2_TIMESTAMP 313
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET1_TIMESTAMP 314
#define SX1302_REG_TIMESTAMP_TIMESTAMP_SET0_TIMESTAMP 315
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_3_TIMESTAMP 316
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_2_TIMESTAMP 317
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_1_TIMESTAMP 318
#define SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_0_TIMESTAMP 319
#define SX1302_REG_TIMESTAMP_DUMMY_DUMMY 320
#define SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0 321
#define SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0 322
#define SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1 323
#define SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1 324
#define SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2 325
#define SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2 326
#define SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3 327
#define SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3 328
#define SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4 329
#define SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4 330
#define SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5 331
#define SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5 332
#define SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6 333
#define SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6 334
#define SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7 335
#define SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7 336
#define SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT 337
#define SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA 338
#define SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI 339
#define SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE 340
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG1_CHAN_DAGC_THRESHOLD_HIGH 341
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG2_CHAN_DAGC_THRESHOLD_LOW 342
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MAX_ATTEN 343
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MIN_ATTEN 344
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG4_CHAN_DAGC_STEP 345
#define SX1302_REG_RX_TOP_CHANN_DAGC_CFG5_CHAN_DAGC_MODE 346
#define SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI 347
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID 348
#define SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN 349
#define SX1302_REG_RX_TOP_CLK_CONTROL_CHAN_CLK_EN 350
#define SX1302_REG_RX_TOP_DUMMY0_DUMMY0 351
#define SX1302_REG_RX_TOP_CORR_CLOCK_ENABLE_CLK_EN 352
#define SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN 353
#define SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN 354
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ONLY_FIRST_DET_EDGE_ENABLE_ONLY_FIRST_DET_EDGE 355
#define SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ACC_CLEAR_ENABLE_CORR_ACC_CLEAR 356
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN 357
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL 358
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF 359
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE 360
#define SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS 361
#define SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR 362
#define SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK 363
#define SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR 364
#define SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR 365
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB 366
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE 367
#define SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL 368
#define SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB 369
#define SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF 370
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN 371
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL 372
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF 373
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE 374
#define SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS 375
#define SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR 376
#define SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK 377
#define SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR 378
#define SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR 379
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB 380
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE 381
#define SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL 382
#define SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB 383
#define SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF 384
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN 385
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL 386
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF 387
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE 388
#define SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS 389
#define SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR 390
#define SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK 391
#define SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR 392
#define SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR 393
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB 394
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE 395
#define SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL 396
#define SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB 397
#define SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF 398
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN 399
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL 400
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF 401
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE 402
#define SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS 403
#define SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR 404
#define SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK 405
#define SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR 406
#define SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR 407
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB 408
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE 409
#define SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL 410
#define SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB 411
#define SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF 412
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN 413
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL 414
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF 415
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE 416
#define SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS 417
#define SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR 418
#define SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK 419
#define SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR 420
#define SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR 421
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB 422
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE 423
#define SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL 424
#define SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB 425
#define SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF 426
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN 427
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL 428
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF 429
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE 430
#define SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS 431
#define SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR 432
#define SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK 433
#define SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR 434
#define SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR 435
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB 436
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE 437
#define SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL 438
#define SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB 439
#define SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF 440
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN 441
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL 442
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF 443
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE 444
#define SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS 445
#define SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR 446
#define SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK 447
#define SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR 448
#define SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR 449
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB 450
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE 451
#define SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL 452
#define SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB 453
#define SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF 454
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN 455
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL 456
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF 457
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE 458
#define SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS 459
#define SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR 460
#define SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK 461
#define SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR 462
#define SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR 463
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB 464
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE 465
#define SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL 466
#define SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB 467
#define SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF 468
#define SX1302_REG_RX_TOP_DUMMY1_DUMMY1 469
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START 470
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED 471
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START 472
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS 473
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE 474
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED 475
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW 476
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED 477
#define SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME 478
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0 479
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1 480
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2 481
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3 482
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4 483
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5 484
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6 485
#define SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7 486
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0 487
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1 488
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2 489
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3 490
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4 491
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5 492
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6 493
#define SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7 494
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 495
#define SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB 496
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN 497
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR 498
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH 499
#define SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC 500
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_IN_COMP 501
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_FIR_HYST 502
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE 503
#define SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE 504
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_DAGC_FIR_FAST 505
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR 506
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1 507
#define SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2 508
#define SX1302_REG_RX_TOP_DAGC_CFG_TARGET_LVL 509
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_INCR_STEP 510
#define SX1302_REG_RX_TOP_DAGC_CFG_GAIN_DROP_COMP 511
#define SX1302_REG_RX_TOP_DAGC_CFG_COMB_FILTER_EN 512
#define SX1302_REG_RX_TOP_DAGC_CFG_NO_FREEZE_START 513
#define SX1302_REG_RX_TOP_DAGC_CFG_FREEZE_ON_SYNC 514
#define SX1302_REG_RX_TOP_DAGC_CNT0_SAMPLE 515
#define SX1302_REG_RX_TOP_DAGC_CNT1_THR_M6 516
#define SX1302_REG_RX_TOP_DAGC_CNT2_THR_M12 517
#define SX1302_REG_RX_TOP_DAGC_CNT3_THR_M18 518
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 519
#define SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET 520
#define SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN 521
#define SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE 522
#define SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START 523
#define SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX 524
#define SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER 525
#define SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN 526
#define SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH 527
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN 528
#define SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE 529
#define SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE 530
#define SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD 531
#define SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB 532
#define SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB 533
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY 534
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX 535
#define SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX 536
#define SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 537
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF12 538
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF11 539
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF10 540
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF9 541
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF8 542
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF7 543
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF6 544
#define SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF5 545
#define SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN 546
#define SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT 547
#define SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ 548
#define SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS 549
#define SX1302_REG_RX_TOP_RX_CFG1_DETECT_TIMEOUT 550
#define SX1302_REG_RX_TOP_RX_CFG2_CLK_EN_RESYNC_DIN 551
#define SX1302_REG_RX_TOP_RX_CFG2_LLR_SCALE 552
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF5_PEAK1_POS_SF5 553
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF5_PEAK2_POS_SF5 554
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF6_PEAK1_POS_SF6 555
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF6_PEAK2_POS_SF6 556
#define SX1302_REG_RX_TOP_FRAME_SYNCH0_SF7TO12_PEAK1_POS_SF7TO12 557
#define SX1302_REG_RX_TOP_FRAME_SYNCH1_SF7TO12_PEAK2_POS_SF7TO12 558
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST 559
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE 560
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH 561
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN 562
#define SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT 563
#define SX1302_REG_RX_TOP_FINE_TIMING0_GAIN_P_HDR_RED 564
#define SX1302_REG_RX_TOP_FINE_TIMING0_ROUNDING 565
#define SX1302_REG_RX_TOP_FINE_TIMING0_POS_LIMIT 566
#define SX1302_REG_RX_TOP_FINE_TIMING0_SUM_SIZE 567
#define SX1302_REG_RX_TOP_FINE_TIMING0_MODE 568
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_AUTO 569
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_PAYLOAD 570
#define SX1302_REG_RX_TOP_FINE_TIMING1_GAIN_P_PREAMB 571
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_AUTO 572
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_PAYLOAD 573
#define SX1302_REG_RX_TOP_FINE_TIMING2_GAIN_I_PREAMB 574
#define SX1302_REG_RX_TOP_FINE_TIMING3_FINESYNCH_SUM 575
#define SX1302_REG_RX_TOP_FINE_TIMING3_FINESYNCH_GAIN 576
#define SX1302_REG_RX_TOP_FINE_TIMING3_GAIN_I_AUTO_MAX 577
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF8 578
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF7 579
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF6 580
#define SX1302_REG_RX_TOP_FINE_TIMING4_GAIN_I_EN_SF5 581
#define SX1302_REG_RX_TOP_FINE_TIMING5_GAIN_I_EN_SF12 582
#define SX1302_REG_RX_TOP_FINE_TIMING5_GAIN_I_EN_SF11 583
#define SX1302_REG_RX_TOP_FINE_TIMING5_GAIN_I_EN_SF10 584
#define SX1302_REG_RX_TOP_FINE_TIMING5_GAIN_I_EN_SF9 585
#define SX1302_REG_RX_TOP_FINE_TIMING6_GAIN_P_PREAMB_SF12 586
#define SX1302_REG_RX_TOP_FINE_TIMING6_GAIN_P_PREAMB_SF5_6 587
#define SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 588
#define SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 589
#define SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 590
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 591
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 592
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 593
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 594
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 595
#define SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 596
#define SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 597
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF8 598
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF7 599
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF6 600
#define SX1302_REG_RX_TOP_FREQ_TRACK0_FREQ_TRACK_EN_SF5 601
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF12 602
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF11 603
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF10 604
#define SX1302_REG_RX_TOP_FREQ_TRACK1_FREQ_TRACK_EN_SF9 605
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_FINE 606
#define SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_HDR_SKIP 607
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_SYNCH_GAIN 608
#define SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_TRACK_AUTO_THR 609
#define SX1302_REG_RX_TOP_FREQ_TRACK4_FREQ_SYNCH_THR 610
#define SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR 611
#define SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR 612
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB 613
#define SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB 614
#define SX1302_REG_RX_TOP_DETECT_MSP3_ACC_WIN_LEN 615
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL 616
#define SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE 617
#define SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR 618
#define SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF 619
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF 620
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS 621
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE 622
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL 623
#define SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN 624
#define SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK 625
#define SX1302_REG_RX_TOP_TIMESTAMP_ENABLE 626
#define SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB 627
#define SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY 628
#define SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY 629
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE 630
#define SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE 631
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_H 632
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_L 633
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_SIGN 634
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA 635
#define SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA 636
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8 637
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7 638
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6 639
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5 640
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12 641
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11 642
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10 643
#define SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9 644
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_3_CLK_OVERRIDE 645
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_2_CLK_OVERRIDE 646
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_1_CLK_OVERRIDE 647
#define SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 648
#define SX1302_REG_RX_TOP_DUMMY2_DUMMY2 649
#define SX1302_REG_RX_TOP_RX_BUFFER_DEBUG_MODE 650
#define SX1302_REG_RX_TOP_RX_BUFFER_DIRECT_RAM_IF 651
#define SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP 652
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META 653
#define SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META 654
#define SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS 655
#define SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_MSB_RX_BUFFER_IRQ_THRESHOLD 656
#define SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_LSB_RX_BUFFER_IRQ_THRESHOLD 657
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ 658
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ 659
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE 660
#define SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE 661
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES 662
#define SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES 663
#define SX1302_REG_RX_TOP_MULTI_SF_SYNC_ERR_PKT_CNT_MULTI_SF_SYNC_ERR_PKTS 664
#define SX1302_REG_RX_TOP_MULTI_SF_PLD_ERR_PKT_CNT_MULTI_SF_PLD_ERR_PKTS 665
#define SX1302_REG_RX_TOP_MULTI_SF_GOOD_PKT_CNT_MULTI_SF_GOOD_PKTS 666
#define SX1302_REG_RX_TOP_SERV_MODEM_SYNC_ERR_PKT_CNT_SERV_MODEM_SYNC_ERR_PKTS 667
#define SX1302_REG_RX_TOP_SERV_MODEM_PLD_ERR_PKT_CNT_SERV_MODEM_PLD_ERR_PKTS 668
#define SX1302_REG_RX_TOP_SERV_MODEM_GOOD_PKT_CNT_SERV_MODEM_GOOD_PKTS 669
#define SX1302_REG_RX_TOP_GFSK_MODEM_SYNC_ERR_PKT_CNT_GFSK_MODEM_SYNC_ERR_PKTS 670
#define SX1302_REG_RX_TOP_GFSK_MODEM_PLD_ERR_PKT_CNT_GFSK_MODEM_PLD_ERR_PKTS 671
#define SX1302_REG_RX_TOP_GFSK_MODEM_GOOD_PKT_CNT_GFSK_MODEM_GOOD_PKTS 672
#define SX1302_REG_RX_TOP_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE 673
#define SX1302_REG_RX_TOP_SAMPLE_4_MSPS_LATCHED_125K_SAMPLE_4_MSPS_LATCHED_125K 674
#define SX1302_REG_RX_TOP_DUMMY3_DUMMY3 675
#define SX1302_REG_ARB_MCU_CTRL_CLK_EN 676
#define SX1302_REG_ARB_MCU_CTRL_RADIO_RST 677
#define SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL 678
#define SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR 679
#define SX1302_REG_ARB_MCU_CTRL_HOST_PROG 680
#define SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR 681
#define SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS 682
#define SX1302_REG_ARB_MCU_UART_CFG_MSBF 683
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_EN 684
#define SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE 685
#define SX1302_REG_ARB_MCU_UART_CFG_START_LEN 686
#define SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN 687
#define SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN 688
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_0_ARB_DEBUG_CFG_0 689
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_1_ARB_DEBUG_CFG_1 690
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_2_ARB_DEBUG_CFG_2 691
#define SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_3_ARB_DEBUG_CFG_3 692
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_0_ARB_DEBUG_STS_0 693
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_1_ARB_DEBUG_STS_1 694
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_2_ARB_DEBUG_STS_2 695
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_3_ARB_DEBUG_STS_3 696
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_4_ARB_DEBUG_STS_4 697
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_5_ARB_DEBUG_STS_5 698
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_6_ARB_DEBUG_STS_6 699
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_7_ARB_DEBUG_STS_7 700
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_8_ARB_DEBUG_STS_8 701
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_9_ARB_DEBUG_STS_9 702
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_10_ARB_DEBUG_STS_10 703
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_11_ARB_DEBUG_STS_11 704
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_12_ARB_DEBUG_STS_12 705
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_13_ARB_DEBUG_STS_13 706
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_14_ARB_DEBUG_STS_14 707
#define SX1302_REG_ARB_MCU_ARB_DEBUG_STS_15_ARB_DEBUG_STS_15 708
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_1_OFFSET 709
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_0_OFFSET 710
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_3_OFFSET 711
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_2_OFFSET 712
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_5_OFFSET 713
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_4_OFFSET 714
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_7_OFFSET 715
#define SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_6_OFFSET 716
#define SX1302_REG_ARB_MCU_DUMMY_DUMMY3 717
#define SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_B_CLR 718
#define SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_A_CLR 719
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN 720
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN 721
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN 722
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE 723
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE 724
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT 725
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT 726
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN 727
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA 728
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA 729
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF 730
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF 731
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_A_DIO_TEST_MODE 732
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_A_DIO_TEST_DIR 733
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_A_DIO_DIR 734
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN 735
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN 736
#define SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN 737
#define SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE 738
#define SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE 739
#define SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT 740
#define SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT 741
#define SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN 742
#define SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA 743
#define SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA 744
#define SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF 745
#define SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF 746
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_B_DIO_TEST_MODE 747
#define SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_B_DIO_TEST_DIR 748
#define SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_B_DIO_DIR 749
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID 750
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_BUSY 751
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_DURATION 752
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_FORCE_HAL_CTRL 753
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_START 754
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL 755
#define SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN 756
#define SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ 757
#define SX1302_REG_RADIO_FE_SIG_ANA_ABS_MSB_CORR_ABS_OUT 758
#define SX1302_REG_RADIO_FE_SIG_ANA_ABS_LSB_CORR_ABS_OUT 759
#define SX1302_REG_RADIO_FE_DUMMY_DUMMY 760
#define SX1302_REG_OTP_BYTE_ADDR_ADDR 761
#define SX1302_REG_OTP_RD_DATA_RD_DATA 762
#define SX1302_REG_OTP_STATUS_CHECKSUM_STATUS 763
#define SX1302_REG_OTP_STATUS_FSM_READY 764
#define SX1302_REG_OTP_CFG_ACCESS_MODE 765
#define SX1302_REG_OTP_BIT_POS_POS 766
#define SX1302_REG_OTP_PIN_CTRL_0_TM 767
#define SX1302_REG_OTP_PIN_CTRL_0_STROBE 768
#define SX1302_REG_OTP_PIN_CTRL_0_PGENB 769
#define SX1302_REG_OTP_PIN_CTRL_0_LOAD 770
#define SX1302_REG_OTP_PIN_CTRL_0_CSB 771
#define SX1302_REG_OTP_PIN_CTRL_1_FSCK 772
#define SX1302_REG_OTP_PIN_CTRL_1_FSI 773
#define SX1302_REG_OTP_PIN_CTRL_1_FRST 774
#define SX1302_REG_OTP_PIN_STATUS_FSO 775
#define SX1302_REG_OTP_MODEM_EN_0_MODEM_EN 776
#define SX1302_REG_OTP_MODEM_EN_1_MODEM_EN 777
#define SX1302_REG_OTP_MODEM_SF_EN_SF_EN 778
#define SX1302_REG_OTP_TIMESTAMP_EN_TIMESTAMP_EN 779
#define SX1302_REG_OTP_DUMMY_DUMMY 780
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_MSB_IF_FREQ_0 781
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_LSB_IF_FREQ_0 782
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_RADIO_SEL_RADIO_SELECT 783
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BW_START 784
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_AUTO_BW_RED 785
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_NO_FAST_START 786
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BYPASS 787
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_ENABLE 788
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW_LOCKED 789
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW 790
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG3_BW_RED 791
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG4_IIR_DCC_TIME 792
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_0_FIR1_COEFF_0 793
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_1_FIR1_COEFF_1 794
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_2_FIR1_COEFF_2 795
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_3_FIR1_COEFF_3 796
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_4_FIR1_COEFF_4 797
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_5_FIR1_COEFF_5 798
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_6_FIR1_COEFF_6 799
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_7_FIR1_COEFF_7 800
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_0_FIR2_COEFF_0 801
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_1_FIR2_COEFF_1 802
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_2_FIR2_COEFF_2 803
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_3_FIR2_COEFF_3 804
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_4_FIR2_COEFF_4 805
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_5_FIR2_COEFF_5 806
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_6_FIR2_COEFF_6 807
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_7_FIR2_COEFF_7 808
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_SEL 809
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_DB 810
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_DC_COMP_EN 811
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FORCE_DEFAULT_FIR 812
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_RSSI_EARLY_LATCH 813
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FREEZE_ON_SYNC 814
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_IN_COMP 815
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_FIR_HYST 816
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MAX_SAMPLE 817
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MIN_SAMPLE 818
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_DAGC_FIR_FAST 819
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_FORCE_GAIN_FIR 820
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR1 821
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR2 822
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_TARGET_LVL 823
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_INCR_STEP 824
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_DROP_COMP 825
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_COMB_FILTER_EN 826
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_NO_FREEZE_START 827
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_FREEZE_ON_SYNC 828
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT0_SAMPLE 829
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT1_THR_M6 830
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT2_THR_M12 831
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT3_THR_M18 832
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_BW 833
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_SF 834
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET_HDR_CTRL 835
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET 836
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_MODEM_EN 837
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_CODING_RATE 838
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_FINE_SYNCH_EN 839
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_MODEM_START 840
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CADRXTX 841
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_IMPLICIT_HEADER 842
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CRC_EN 843
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG3_PAYLOAD_LENGTH 844
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE_EN 845
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE 846
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_HEADER_DIFF_MODE 847
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_ZERO_PAD 848
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG6_PREAMBLE_SYMB_NB 849
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG7_PREAMBLE_SYMB_NB 850
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_INT_DELAY 851
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_RX 852
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_TX 853
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_POST_PREAMBLE_GAP_LONG 854
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_DFT_PEAK_EN 855
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CHIRP_INVERT 856
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_SWAP_IQ 857
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CONTINUOUS 858
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG1_DETECT_TIMEOUT 859
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_RANGE 860
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_DELAY 861
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_RESTART_ON_HDR_ERR 862
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_CLK_EN_RESYNC_DIN 863
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_LLR_SCALE 864
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH0_PEAK1_POS 865
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH1_PEAK2_POS 866
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_FINETIME_ON_LAST 867
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_AUTO_SCALE 868
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_DROP_ON_SYNCH 869
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_GAIN 870
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_TIMEOUT_OPT 871
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_HDR_RED 872
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_ROUNDING 873
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_POS_LIMIT 874
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_SUM_SIZE 875
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_MODE 876
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_AUTO 877
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PAYLOAD 878
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PREAMB 879
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_EN 880
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PAYLOAD 881
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PREAMB 882
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_SUM 883
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_GAIN 884
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_AUTO_MAX 885
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_AUTO 886
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT 887
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT 888
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP 889
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA 890
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA 891
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR 892
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB 893
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET 894
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT 895
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG 896
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_FINE 897
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP 898
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_EN 899
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_SYNCH_GAIN 900
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_TRACK_AUTO_THR 901
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_FREQ_SYNCH_THR 902
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP0_MSP_PNR 903
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP1_MSP2_PNR 904
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP2_PEAK_NB 905
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP_PEAK_NB 906
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_ACC_WIN_LEN 907
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_POS_SEL 908
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_CNT_MODE 909
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_ACC_PNR 910
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_NOISE_COEFF 911
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_COEFF 912
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_2_SAME_PEAKS 913
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_AUTO_RESCALE 914
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_POS_SEL 915
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_SUM_EN 916
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC3_MIN_SINGLE_PEAK 917
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_ENABLE 918
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_NB_SYMB 919
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_TRANSPOSE_CLK_OVERRIDE 920
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_MODEM_CLK_OVERRIDE 921
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_TRANSPOSE_CLK_OVERRIDE 922
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_MODEM_CLK_OVERRIDE 923
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY0_DUMMY0 924
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_MSB_IF_FREQ_0 925
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_LSB_IF_FREQ_0 926
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_IBM 927
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_DCFREE_ENC 928
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_EN 929
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_PKT_MODE 930
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_ADRS_COMP 931
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_PSIZE 932
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_CH_BW_EXPO 933
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_MODEM_INVERT_IQ 934
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_AUTO_AFC 935
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RADIO_SELECT 936
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RX_INVERT 937
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_RSSI_LENGTH 938
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_ERROR_OSR_TOL 939
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_NODE_ADRS_NODE_ADRS 940
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_BROADCAST_BROADCAST 941
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_PKT_LENGTH_PKT_LENGTH 942
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_MSB_TIMEOUT 943
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_LSB_TIMEOUT 944
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_MSB_BIT_RATE 945
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_LSB_BIT_RATE 946
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN 947
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN 948
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN 949
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN 950
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN 951
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN 952
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN 953
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN 954
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_RSSI_FILTER_ALPHA_FSK_RSSI_FILTER_ALPHA 955
#define SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY1_DUMMY1 956
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_ENABLE 957
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREWRAP 958
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREFORCETRIGGER 959
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTURESTART 960
#define SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_RAMCONFIG 961
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_A_SOURCEMUX 962
#define SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_B_SOURCEMUX 963
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_0_CAPTUREPERIOD 964
#define SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_1_CAPTUREPERIOD 965
#define SX1302_REG_CAPTURE_RAM_STATUS_CAPCOMPLETE 966
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_0_LASTRAMADDR 967
#define SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_1_LASTRAMADDR 968
#define SX1302_REG_CAPTURE_RAM_CLOCK_GATE_OVERRIDE_CLK_OVERRIDE 969
#define SX1302_REG_CAPTURE_RAM_DUMMY0_DUMMY0 970

#define LGW_TOTALREGS 971

/* -------------------------------------------------------------------------- */
/* --- PUBLIC FUNCTIONS PROTOTYPES ------------------------------------------ */

/**
@brief Connect LoRa concentrator by opening SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_connect(void);

/**
@brief Disconnect LoRa concentrator by closing SPI link
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_disconnect(void);

/**
@brief LoRa concentrator register write
@param register_id register number in the data structure describing registers
@param reg_value signed value to write to the register (for u32, use cast)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_w(uint16_t register_id, int32_t reg_value);

/**
@brief LoRa concentrator register read
@param register_id register number in the data structure describing registers
@param reg_value pointer to a variable where to write register read value
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_r(uint16_t register_id, int32_t *reg_value);

/**
@brief LoRa concentrator register burst write
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be sent to the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size);

/**
@brief LoRa concentrator register burst read
@param register_id register number in the data structure describing registers
@param data pointer to byte array that will be written from the LoRa concentrator
@param size size of the transfer, in byte(s)
@return status of register operation (LGW_REG_SUCCESS/LGW_REG_ERROR)
*/
int lgw_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size);

int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size);
int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size);

#endif

/* --- EOF ------------------------------------------------------------------ */
