{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 02 01:34:03 2014 " "Info: Processing started: Thu Oct 02 01:34:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info (12023): Found entity 1: part2" {  } { { "part2.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Info (12023): Found entity 2: full_adder" {  } { { "part2.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Info (12023): Found entity 1: part3" {  } { { "Verilog1.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Info (12023): Found entity 2: fulladder" {  } { { "Verilog1.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/Verilog1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Info (12127): Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x part2.v(7) " "Warning (10036): Verilog HDL or VHDL warning at part2.v(7): object \"x\" assigned a value but never read" {  } { { "part2.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 1 part2.v(8) " "Warning (10230): Verilog HDL assignment warning at part2.v(8): truncated value with size 9 to match size of target (1)" {  } { { "part2.v" "" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:FA0 " "Info (12128): Elaborating entity \"full_adder\" for hierarchy \"full_adder:FA0\"" {  } { { "part2.v" "FA0" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part2.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part2.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part2.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c1 " "Warning (12110): Net \"c1\" is missing source, defaulting to GND" {  } { { "part2.v" "c1" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c2 " "Warning (12110): Net \"c2\" is missing source, defaulting to GND" {  } { { "part2.v" "c2" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "c3 " "Warning (12110): Net \"c3\" is missing source, defaulting to GND" {  } { { "part2.v" "c3" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[7\] LEDR\[7\] " "Error (12014): Net \"SW\[7\]\", which fans out to \"LEDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA3\|cout " "Error (12015): Net is fed by \"full_adder:FA3\|cout\"" {  } { { "part2.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[7\] " "Error (12015): Net is fed by \"SW\[7\]\"" {  } { { "part2.v" "SW\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[7\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[6\] LEDR\[6\] " "Error (12014): Net \"SW\[6\]\", which fans out to \"LEDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA2\|cout " "Error (12015): Net is fed by \"full_adder:FA2\|cout\"" {  } { { "part2.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[6\] " "Error (12015): Net is fed by \"SW\[6\]\"" {  } { { "part2.v" "SW\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[6\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[5\] LEDR\[5\] " "Error (12014): Net \"SW\[5\]\", which fans out to \"LEDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA1\|cout " "Error (12015): Net is fed by \"full_adder:FA1\|cout\"" {  } { { "part2.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[5\] " "Error (12015): Net is fed by \"SW\[5\]\"" {  } { { "part2.v" "SW\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[5\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[4\] LEDR\[4\] " "Error (12014): Net \"SW\[4\]\", which fans out to \"LEDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA0\|cout " "Error (12015): Net is fed by \"full_adder:FA0\|cout\"" {  } { { "part2.v" "cout" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[4\] " "Error (12015): Net is fed by \"SW\[4\]\"" {  } { { "part2.v" "SW\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[4\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[3\] LEDR\[3\] " "Error (12014): Net \"SW\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA3\|sum " "Error (12015): Net is fed by \"full_adder:FA3\|sum\"" {  } { { "part2.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[3\] " "Error (12015): Net is fed by \"SW\[3\]\"" {  } { { "part2.v" "SW\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[3\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[2\] LEDR\[2\] " "Error (12014): Net \"SW\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA2\|sum " "Error (12015): Net is fed by \"full_adder:FA2\|sum\"" {  } { { "part2.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[2\] " "Error (12015): Net is fed by \"SW\[2\]\"" {  } { { "part2.v" "SW\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[2\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[1\] LEDR\[1\] " "Error (12014): Net \"SW\[1\]\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA1\|sum " "Error (12015): Net is fed by \"full_adder:FA1\|sum\"" {  } { { "part2.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[1\] " "Error (12015): Net is fed by \"SW\[1\]\"" {  } { { "part2.v" "SW\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[1\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[0\] LEDR\[0\] " "Error (12014): Net \"SW\[0\]\", which fans out to \"LEDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "full_adder:FA0\|sum " "Error (12015): Net is fed by \"full_adder:FA0\|sum\"" {  } { { "part2.v" "sum" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 21 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[0\] " "Error (12015): Net is fed by \"SW\[0\]\"" {  } { { "part2.v" "SW\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "part2.v" "SW\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 3 -1 0 } } { "part2.v" "LEDR\[0\]" { Text "E:/U of Toronto/Yr.2/Fall Semester/CSC258H1F/Labs/CSC258 Lab 2 - Verilog/part2/part2.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 12 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 24 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Error: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 02 01:34:05 2014 " "Error: Processing ended: Thu Oct 02 01:34:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 12 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 26 errors, 12 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
