// Seed: 302596323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (-1),
        .id_6 (id_7),
        .id_8 (id_9),
        .id_10(1),
        .id_11(id_12),
        .id_13(1)
    ),
    id_14,
    id_15,
    id_16#(
        .id_17(1),
        .id_18(1),
        .id_19(id_20),
        .id_21(-1),
        .id_22(-1)
    ),
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_45;
  localparam id_46 = id_38++;
  assign id_37 = "";
  wire id_47;
  wire \id_48 ;
endmodule
macromodule module_1 (
    output logic id_0,
    output tri0  id_1,
    input  wand  id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  always begin : LABEL_0
    id_0 <= -1;
    $clog2(79);
    ;
    id_0 <= -1 == id_2;
    SystemTFIdentifier(1, -1);
    return 1;
  end
  assign id_1 = id_2;
  wire id_5;
  wire id_6;
endmodule
