

================================================================
== Vitis HLS Report for 'dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s'
================================================================
* Date:           Mon May 20 13:45:20 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  6.164 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        7|        8|  0.175 us|  0.200 us|    7|    7|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |        7|        7|         2|          1|          1|     7|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       52|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       99|     -|
|Memory               |        0|      -|       16|       17|     -|
|Multiplexer          |        -|      -|        -|      189|     -|
|Register             |        -|      -|       98|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      114|      357|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_10s_10ns_20_1_1_U171  |mul_10s_10ns_20_1_1  |        0|   0|  0|  62|    0|
    |mux_7_3_10_1_1_U170       |mux_7_3_10_1_1       |        0|   0|  0|  37|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|   0|  0|  99|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w16_U  |dense_array_ap_ufixed_7u_array_ap_fixed_16_6_5_3_0_1u_config16_s_w16_ROM_AUTOJfO  |        0|  16|  17|    0|     7|   10|     1|           70|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                                                                                  |        0|  16|  17|    0|     7|   10|     1|           70|
    +-------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |in_index_fu_344_p2                |         +|   0|  0|  10|           3|           1|
    |x_fu_475_p2                       |         +|   0|  0|  22|          15|          15|
    |ap_condition_95                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_350_p2               |      icmp|   0|  0|  10|           3|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  52|          26|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_data_1_phi_phi_fu_295_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_2_phi_phi_fu_283_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_3_phi_phi_fu_271_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_4_phi_phi_fu_259_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_5_phi_phi_fu_319_p4  |  14|          3|   10|         30|
    |ap_phi_mux_data_6_phi_phi_fu_307_p4  |  14|          3|   10|         30|
    |ap_phi_mux_in_index3_phi_fu_132_p6   |  14|          3|    3|          9|
    |ap_phi_mux_p_phi_phi_fu_331_p4       |  14|          3|   10|         30|
    |in_index3_reg_128                    |   9|          2|    3|          6|
    |layer15_out_blk_n                    |   9|          2|    1|          2|
    |layer16_out_blk_n                    |   9|          2|    1|          2|
    |real_start                           |   9|          2|    1|          2|
    |res4_reg_241                         |   9|          2|   15|         30|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 189|         41|   97|        268|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |data_1_rewind_reg_185    |  10|   0|   10|          0|
    |data_2_rewind_reg_171    |  10|   0|   10|          0|
    |data_3_rewind_reg_157    |  10|   0|   10|          0|
    |data_4_rewind_reg_143    |  10|   0|   10|          0|
    |data_5_rewind_reg_213    |  10|   0|   10|          0|
    |data_6_rewind_reg_199    |  10|   0|   10|          0|
    |do_init_reg_112          |   1|   0|    1|          0|
    |icmp_ln42_reg_498        |   1|   0|    1|          0|
    |in_index3_reg_128        |   3|   0|    3|          0|
    |in_index_reg_493         |   3|   0|    3|          0|
    |p_rewind_reg_227         |  10|   0|   10|          0|
    |res4_reg_241             |  15|   0|   15|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  98|   0|   98|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  dense<array<ap_ufixed,7u>,array<ap_fixed<16,6,5,3,0>,1u>,config16>|  return value|
|layer15_out_dout            |   in|   70|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_empty_n         |   in|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer15_out_read            |  out|    1|     ap_fifo|                                                         layer15_out|       pointer|
|layer16_out_din             |  out|   16|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_num_data_valid  |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_fifo_cap        |   in|    2|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_full_n          |   in|    1|     ap_fifo|                                                         layer16_out|       pointer|
|layer16_out_write           |  out|    1|     ap_fifo|                                                         layer16_out|       pointer|
+----------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

